
SmartInverGenHub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013db0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fac  08013f40  08013f40  00014f40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .font.u8g2_font_5x8_mf 000007db  08014eec  08014eec  00015eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000001  080156c7  080156c7  000166c7  2**0
                  ALLOC
  5 .ARM          00000008  080156c8  080156c8  000166c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  080156d0  080156d0  00017388  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000014  080156d0  080156d0  000166d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  080156e4  080156e4  000166e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000388  20000000  080156e8  00017000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
 10 .ccmram       00000000  10000000  10000000  00017388  2**0
                  CONTENTS
 11 .bss          0000e6f4  20000388  20000388  00017388  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000ea7c  2000ea7c  00017388  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00017388  2**0
                  CONTENTS, READONLY
 14 .debug_info   00063dd7  00000000  00000000  000173b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000b63f  00000000  00000000  0007b18f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00003550  00000000  00000000  000867d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000288e  00000000  00000000  00089d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000350c1  00000000  00000000  0008c5ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000497b0  00000000  00000000  000c166f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00109030  00000000  00000000  0010ae1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00213e4f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000ef70  00000000  00000000  00213e94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000060  00000000  00000000  00222e04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000388 	.word	0x20000388
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013f28 	.word	0x08013f28

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000038c 	.word	0x2000038c
 80001cc:	08013f28 	.word	0x08013f28

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <_Z11ControlTaskPv>:

char batTime[20];



void ControlTask(void *pvParameters) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	f5ad 6d92 	sub.w	sp, sp, #1168	@ 0x490
 8000f7e:	af04      	add	r7, sp, #16
 8000f80:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8000f84:	f2a3 437c 	subw	r3, r3, #1148	@ 0x47c
 8000f88:	6018      	str	r0, [r3, #0]

	struct ModemData_Queue ModemData = { 0 };
 8000f8a:	f507 7369 	add.w	r3, r7, #932	@ 0x3a4
 8000f8e:	22d9      	movs	r2, #217	@ 0xd9
 8000f90:	2100      	movs	r1, #0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f010 fe6b 	bl	8011c6e <memset>

	struct ControlData_Queue ControlData = { 0 };
 8000f98:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8000f9c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	2374      	movs	r3, #116	@ 0x74
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	f010 fe61 	bl	8011c6e <memset>

	InverterData_Queue InverterData = { 0 };
 8000fac:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8000fb0:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f44f 7349 	mov.w	r3, #804	@ 0x324
 8000fba:	461a      	mov	r2, r3
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	f010 fe56 	bl	8011c6e <memset>

	System_Rtos::delay(1000);
 8000fc2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fc6:	f003 ff6b 	bl	8004ea0 <_ZN11System_Rtos5delayEm>


	//parsing.convertEpochToSTMTime(&hrtc, 1732186868, 5);

	std::strcpy(ControlData.uniqueID, UniqueID::GetUid());
 8000fca:	f001 f88d 	bl	80020e8 <_ZN8UniqueID6GetUidEv>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8000fd4:	4611      	mov	r1, r2
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f010 ff55 	bl	8011e86 <strcpy>

	while (1) {



		stmRTC.getTime(nullptr, nullptr, &ControlData.timestamp);
 8000fdc:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8000fe0:	3310      	adds	r3, #16
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	489d      	ldr	r0, [pc, #628]	@ (800125c <_Z11ControlTaskPv+0x2e4>)
 8000fe8:	f004 f884 	bl	80050f4 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm>
//		std::sprintf(time, "%02d:%02d:%02d", sTime.Hours, sTime.Minutes,
//				sTime.Seconds);
//		std::sprintf(date, "%02d-%s-%02d", sDate.Date, months[sDate.Month],
//				sDate.Year);

		if (ModemDataQueue.queueReceive((void*) &ModemData)
 8000fec:	f507 7369 	add.w	r3, r7, #932	@ 0x3a4
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	489b      	ldr	r0, [pc, #620]	@ (8001260 <_Z11ControlTaskPv+0x2e8>)
 8000ff4:	f003 fff9 	bl	8004fea <_ZN11System_Rtos15freertos_queues12queueReceiveEPv>
 8000ff8:	4603      	mov	r3, r0
				== ModemDataQueue.queues_recived) {
 8000ffa:	2b00      	cmp	r3, #0
//					ModemData.internet == 1 ?
//							const_cast<char*>("Conn") :
//							const_cast<char*>("DisConn"));
		}

		if (InverterDataQueue.queueReceive((void*) &InverterData)
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	4619      	mov	r1, r3
 8001002:	4898      	ldr	r0, [pc, #608]	@ (8001264 <_Z11ControlTaskPv+0x2ec>)
 8001004:	f003 fff1 	bl	8004fea <_ZN11System_Rtos15freertos_queues12queueReceiveEPv>
 8001008:	4603      	mov	r3, r0
				== InverterDataQueue.queues_recived) {
 800100a:	2b00      	cmp	r3, #0
 800100c:	bf0c      	ite	eq
 800100e:	2301      	moveq	r3, #1
 8001010:	2300      	movne	r3, #0
 8001012:	b2db      	uxtb	r3, r3
		if (InverterDataQueue.queueReceive((void*) &InverterData)
 8001014:	2b00      	cmp	r3, #0
 8001016:	f000 8095 	beq.w	8001144 <_Z11ControlTaskPv+0x1cc>

			ControlData.batteryLevel =
					std::atoi(
 800101a:	f107 030c 	add.w	r3, r7, #12
 800101e:	3364      	adds	r3, #100	@ 0x64
 8001020:	4618      	mov	r0, r3
 8001022:	f010 f81f 	bl	8011064 <atoi>
 8001026:	4602      	mov	r2, r0
			ControlData.batteryLevel =
 8001028:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 800102c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001030:	661a      	str	r2, [r3, #96]	@ 0x60
							const_cast<const char*>(InverterData.inverterData_qpigs[static_cast<int>(inverter_data_qpigs_cmd::batt_cap)]));

			parsing.binarystringToUint8(
 8001032:	f107 030c 	add.w	r3, r7, #12
 8001036:	33a0      	adds	r3, #160	@ 0xa0
 8001038:	4a8b      	ldr	r2, [pc, #556]	@ (8001268 <_Z11ControlTaskPv+0x2f0>)
 800103a:	4619      	mov	r1, r3
 800103c:	488b      	ldr	r0, [pc, #556]	@ (800126c <_Z11ControlTaskPv+0x2f4>)
 800103e:	f004 fc44 	bl	80058ca <_ZN10System_sys16Parsing_Checking19binarystringToUint8EPcPh>
					InverterData.inverterData_qpigs[static_cast<int>(inverter_data_qpigs_cmd::dev_stat_1)],
					&batt_charging_status);
			if (InverterData.device_mode == 3) {
 8001042:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8001046:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 800104a:	f893 32c1 	ldrb.w	r3, [r3, #705]	@ 0x2c1
 800104e:	2b03      	cmp	r3, #3
//				LCD.SendTextData(LCD.source_bat, const_cast<char*>("OFF"));
//				LCD.SendTextData(LCD.source_gen, const_cast<char*>("OFF"));
//				LCD.SendTextData(LCD.source_sol, const_cast<char*>("OFF"));
			}

			ControlData.sourceIdentification = InverterData.device_mode;
 8001050:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8001054:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 8001058:	f893 22c1 	ldrb.w	r2, [r3, #705]	@ 0x2c1
 800105c:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8001060:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001064:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

//			LCD.SendNumericData(LCD.Battery,
//					static_cast<uint16_t>(ControlData.batteryLevel));

			ControlData.V_1 = InverterData.rms_volt1;
 8001068:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 800106c:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 8001070:	f8d3 2318 	ldr.w	r2, [r3, #792]	@ 0x318
 8001074:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8001078:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800107c:	615a      	str	r2, [r3, #20]
			ControlData.V_2 = InverterData.rms_volt2;
 800107e:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8001082:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 8001086:	f8d3 231c 	ldr.w	r2, [r3, #796]	@ 0x31c
 800108a:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 800108e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001092:	619a      	str	r2, [r3, #24]
			ControlData.V_3 = InverterData.rms_volt3;
 8001094:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8001098:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 800109c:	f8d3 2320 	ldr.w	r2, [r3, #800]	@ 0x320
 80010a0:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80010a4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80010a8:	61da      	str	r2, [r3, #28]

			ControlData.I_1 = InverterData.pzem1_data.current;
 80010aa:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80010ae:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80010b2:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 80010b6:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80010ba:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80010be:	621a      	str	r2, [r3, #32]
			ControlData.I_2 = InverterData.pzem2_data.current;
 80010c0:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80010c4:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80010c8:	f8d3 22e4 	ldr.w	r2, [r3, #740]	@ 0x2e4
 80010cc:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80010d0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80010d4:	625a      	str	r2, [r3, #36]	@ 0x24
			ControlData.I_3 = InverterData.pzem3_data.current;
 80010d6:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80010da:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80010de:	f8d3 2300 	ldr.w	r2, [r3, #768]	@ 0x300
 80010e2:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80010e6:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80010ea:	629a      	str	r2, [r3, #40]	@ 0x28

			ControlData.P_1 = InverterData.pzem1_data.power;
 80010ec:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80010f0:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80010f4:	f8d3 22cc 	ldr.w	r2, [r3, #716]	@ 0x2cc
 80010f8:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80010fc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001100:	62da      	str	r2, [r3, #44]	@ 0x2c
			ControlData.P_2 = InverterData.pzem2_data.power;
 8001102:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8001106:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 800110a:	f8d3 22e8 	ldr.w	r2, [r3, #744]	@ 0x2e8
 800110e:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8001112:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001116:	631a      	str	r2, [r3, #48]	@ 0x30
			ControlData.P_3 = InverterData.pzem3_data.power;
 8001118:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 800111c:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 8001120:	f8d3 2304 	ldr.w	r2, [r3, #772]	@ 0x304
 8001124:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8001128:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800112c:	635a      	str	r2, [r3, #52]	@ 0x34

			ControlData.Energy = InverterData.pzem1_data.energy;
 800112e:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8001132:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 8001136:	f8d3 22d0 	ldr.w	r2, [r3, #720]	@ 0x2d0
 800113a:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 800113e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001142:	639a      	str	r2, [r3, #56]	@ 0x38
//
//			LCD.SendFloatData(LCD.energy, ControlData.Energy);

		}

		if ((batt_charging_status & 0x07) == SCC_AC_charge_on
 8001144:	4b48      	ldr	r3, [pc, #288]	@ (8001268 <_Z11ControlTaskPv+0x2f0>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	f003 0307 	and.w	r3, r3, #7
 800114c:	2b07      	cmp	r3, #7
 800114e:	d00b      	beq.n	8001168 <_Z11ControlTaskPv+0x1f0>
				|| (batt_charging_status & 0x07) == SCC_charge_on
 8001150:	4b45      	ldr	r3, [pc, #276]	@ (8001268 <_Z11ControlTaskPv+0x2f0>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	f003 0307 	and.w	r3, r3, #7
 8001158:	2b06      	cmp	r3, #6
 800115a:	d005      	beq.n	8001168 <_Z11ControlTaskPv+0x1f0>
				|| (batt_charging_status & 0x07) == AC_charge_on) {
 800115c:	4b42      	ldr	r3, [pc, #264]	@ (8001268 <_Z11ControlTaskPv+0x2f0>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	2b05      	cmp	r3, #5
 8001166:	d11f      	bne.n	80011a8 <_Z11ControlTaskPv+0x230>
			if (!batt_chargetimekeeping_Flag) {
 8001168:	4b41      	ldr	r3, [pc, #260]	@ (8001270 <_Z11ControlTaskPv+0x2f8>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d13a      	bne.n	80011e6 <_Z11ControlTaskPv+0x26e>
				batt_chargetimekeeping_Flag = 1;
 8001170:	4b3f      	ldr	r3, [pc, #252]	@ (8001270 <_Z11ControlTaskPv+0x2f8>)
 8001172:	2201      	movs	r2, #1
 8001174:	701a      	strb	r2, [r3, #0]
				ControlData.batteryChargeStartTime = ControlData.timestamp;
 8001176:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 800117a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800117e:	691a      	ldr	r2, [r3, #16]
 8001180:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 8001184:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001188:	665a      	str	r2, [r3, #100]	@ 0x64
				std::sprintf(batTime, "%02d:%02d:%02d", sTime.Hours,
 800118a:	4b3a      	ldr	r3, [pc, #232]	@ (8001274 <_Z11ControlTaskPv+0x2fc>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	461a      	mov	r2, r3
						sTime.Minutes, sTime.Seconds);
 8001190:	4b38      	ldr	r3, [pc, #224]	@ (8001274 <_Z11ControlTaskPv+0x2fc>)
 8001192:	785b      	ldrb	r3, [r3, #1]
				std::sprintf(batTime, "%02d:%02d:%02d", sTime.Hours,
 8001194:	4619      	mov	r1, r3
						sTime.Minutes, sTime.Seconds);
 8001196:	4b37      	ldr	r3, [pc, #220]	@ (8001274 <_Z11ControlTaskPv+0x2fc>)
 8001198:	789b      	ldrb	r3, [r3, #2]
				std::sprintf(batTime, "%02d:%02d:%02d", sTime.Hours,
 800119a:	9300      	str	r3, [sp, #0]
 800119c:	460b      	mov	r3, r1
 800119e:	4936      	ldr	r1, [pc, #216]	@ (8001278 <_Z11ControlTaskPv+0x300>)
 80011a0:	4836      	ldr	r0, [pc, #216]	@ (800127c <_Z11ControlTaskPv+0x304>)
 80011a2:	f010 fd01 	bl	8011ba8 <siprintf>
			if (!batt_chargetimekeeping_Flag) {
 80011a6:	e01e      	b.n	80011e6 <_Z11ControlTaskPv+0x26e>
//				LCD.SendTextData(LCD.chrgT, batTime);
			}
		} else {
			if (batt_chargetimekeeping_Flag) {
 80011a8:	4b31      	ldr	r3, [pc, #196]	@ (8001270 <_Z11ControlTaskPv+0x2f8>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d01a      	beq.n	80011e6 <_Z11ControlTaskPv+0x26e>
				batt_chargetimekeeping_Flag = 0;
 80011b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001270 <_Z11ControlTaskPv+0x2f8>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	701a      	strb	r2, [r3, #0]
				ControlData.batteryChargeEndTime = ControlData.timestamp;
 80011b6:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80011ba:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80011be:	691a      	ldr	r2, [r3, #16]
 80011c0:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80011c4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80011c8:	669a      	str	r2, [r3, #104]	@ 0x68
				std::sprintf(batTime, "%02d:%02d:%02d", sTime.Hours,
 80011ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001274 <_Z11ControlTaskPv+0x2fc>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	461a      	mov	r2, r3
						sTime.Minutes, sTime.Seconds);
 80011d0:	4b28      	ldr	r3, [pc, #160]	@ (8001274 <_Z11ControlTaskPv+0x2fc>)
 80011d2:	785b      	ldrb	r3, [r3, #1]
				std::sprintf(batTime, "%02d:%02d:%02d", sTime.Hours,
 80011d4:	4619      	mov	r1, r3
						sTime.Minutes, sTime.Seconds);
 80011d6:	4b27      	ldr	r3, [pc, #156]	@ (8001274 <_Z11ControlTaskPv+0x2fc>)
 80011d8:	789b      	ldrb	r3, [r3, #2]
				std::sprintf(batTime, "%02d:%02d:%02d", sTime.Hours,
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	460b      	mov	r3, r1
 80011de:	4926      	ldr	r1, [pc, #152]	@ (8001278 <_Z11ControlTaskPv+0x300>)
 80011e0:	4826      	ldr	r0, [pc, #152]	@ (800127c <_Z11ControlTaskPv+0x304>)
 80011e2:	f010 fce1 	bl	8011ba8 <siprintf>
//				LCD.SendTextData(LCD.dchgT, batTime);
			}
		}

		liquidSensor.Measurement_loop(sensor_liquidMeas::liquidSensor::Meter,
 80011e6:	f507 6390 	add.w	r3, r7, #1152	@ 0x480
 80011ea:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80011ee:	691b      	ldr	r3, [r3, #16]
 80011f0:	f507 724c 	add.w	r2, r7, #816	@ 0x330
 80011f4:	f102 0054 	add.w	r0, r2, #84	@ 0x54
 80011f8:	f507 724c 	add.w	r2, r7, #816	@ 0x330
 80011fc:	f102 0150 	add.w	r1, r2, #80	@ 0x50
 8001200:	f507 724c 	add.w	r2, r7, #816	@ 0x330
 8001204:	325c      	adds	r2, #92	@ 0x5c
 8001206:	9202      	str	r2, [sp, #8]
 8001208:	f507 724c 	add.w	r2, r7, #816	@ 0x330
 800120c:	3258      	adds	r2, #88	@ 0x58
 800120e:	9201      	str	r2, [sp, #4]
 8001210:	9300      	str	r3, [sp, #0]
 8001212:	4603      	mov	r3, r0
 8001214:	460a      	mov	r2, r1
 8001216:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 8001280 <_Z11ControlTaskPv+0x308>
 800121a:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 800121e:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8001284 <_Z11ControlTaskPv+0x30c>
 8001222:	2100      	movs	r1, #0
 8001224:	4818      	ldr	r0, [pc, #96]	@ (8001288 <_Z11ControlTaskPv+0x310>)
 8001226:	f003 fc6b 	bl	8004b00 <_ZN17sensor_liquidMeas12liquidSensor16Measurement_loopENS0_4unitEfffPhPfmPmS4_>
				0.0, 10.0, 3.3, &ControlData.fuelPer, &ControlData.fuelConsp,
				ControlData.timestamp, &ControlData.refuelingStartTime,
				&ControlData.refuelingEndTime);
		AHT20.measure(&ControlData.temp, &ControlData.humid);
 800122a:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800122e:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001232:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001236:	336c      	adds	r3, #108	@ 0x6c
 8001238:	4619      	mov	r1, r3
 800123a:	4814      	ldr	r0, [pc, #80]	@ (800128c <_Z11ControlTaskPv+0x314>)
 800123c:	f003 fb1e 	bl	800487c <_ZN15sensor_TempHumd5AHT207measureEPmS1_>
//		LCD.SendNumericData(LCD.Temperature,
//				static_cast<uint16_t>(ControlData.temp));
//		LCD.SendNumericData(LCD.Humidity,
//				static_cast<uint16_t>(ControlData.humid));

		ControlDataQueue.queueSend(reinterpret_cast<void*>(&ControlData));
 8001240:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001244:	4619      	mov	r1, r3
 8001246:	4812      	ldr	r0, [pc, #72]	@ (8001290 <_Z11ControlTaskPv+0x318>)
 8001248:	f003 feb2 	bl	8004fb0 <_ZN11System_Rtos15freertos_queues9queueSendEPv>

		HAL_GPIO_TogglePin(alive_led_GPIO_Port, alive_led_Pin);
 800124c:	2102      	movs	r1, #2
 800124e:	4811      	ldr	r0, [pc, #68]	@ (8001294 <_Z11ControlTaskPv+0x31c>)
 8001250:	f009 f8bf 	bl	800a3d2 <HAL_GPIO_TogglePin>
		System_Rtos::delay(150);
 8001254:	2096      	movs	r0, #150	@ 0x96
 8001256:	f003 fe23 	bl	8004ea0 <_ZN11System_Rtos5delayEm>
		stmRTC.getTime(nullptr, nullptr, &ControlData.timestamp);
 800125a:	e6bf      	b.n	8000fdc <_Z11ControlTaskPv+0x64>
 800125c:	200035e8 	.word	0x200035e8
 8001260:	2000313c 	.word	0x2000313c
 8001264:	2000358c 	.word	0x2000358c
 8001268:	200003f9 	.word	0x200003f9
 800126c:	200003f8 	.word	0x200003f8
 8001270:	200003fa 	.word	0x200003fa
 8001274:	200003a4 	.word	0x200003a4
 8001278:	08013f40 	.word	0x08013f40
 800127c:	200003fc 	.word	0x200003fc
 8001280:	40533333 	.word	0x40533333
 8001284:	00000000 	.word	0x00000000
 8001288:	200003b8 	.word	0x200003b8
 800128c:	200003e4 	.word	0x200003e4
 8001290:	2000320c 	.word	0x2000320c
 8001294:	40020000 	.word	0x40020000

08001298 <_Z41__static_initialization_and_destruction_0ii>:
	}

}
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d112      	bne.n	80012ce <_Z41__static_initialization_and_destruction_0ii+0x36>
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d10d      	bne.n	80012ce <_Z41__static_initialization_and_destruction_0ii+0x36>
sensor_liquidMeas::liquidSensor liquidSensor(&hadc1);
 80012b2:	4909      	ldr	r1, [pc, #36]	@ (80012d8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80012b4:	4809      	ldr	r0, [pc, #36]	@ (80012dc <_Z41__static_initialization_and_destruction_0ii+0x44>)
 80012b6:	f003 fbf9 	bl	8004aac <_ZN17sensor_liquidMeas12liquidSensorC1EP17ADC_HandleTypeDef>
sensor_TempHumd::AHT20 AHT20(&hi2c1, 0x38);
 80012ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012be:	2238      	movs	r2, #56	@ 0x38
 80012c0:	4907      	ldr	r1, [pc, #28]	@ (80012e0 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 80012c2:	4808      	ldr	r0, [pc, #32]	@ (80012e4 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80012c4:	f003 fac2 	bl	800484c <_ZN15sensor_TempHumd5AHT20C1EP17I2C_HandleTypeDefhm>
System_sys::Parsing_Checking parsing;
 80012c8:	4807      	ldr	r0, [pc, #28]	@ (80012e8 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80012ca:	f004 f95a 	bl	8005582 <_ZN10System_sys16Parsing_CheckingC1Ev>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20003b50 	.word	0x20003b50
 80012dc:	200003b8 	.word	0x200003b8
 80012e0:	20003c40 	.word	0x20003c40
 80012e4:	200003e4 	.word	0x200003e4
 80012e8:	200003f8 	.word	0x200003f8

080012ec <_GLOBAL__sub_I_sDate>:
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80012f4:	2001      	movs	r0, #1
 80012f6:	f7ff ffcf 	bl	8001298 <_Z41__static_initialization_and_destruction_0ii>
 80012fa:	bd80      	pop	{r7, pc}

080012fc <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv>:

u8g2_t u8g2_M;


uint8_t u8x8_stm32_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
  {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	607b      	str	r3, [r7, #4]
 8001306:	460b      	mov	r3, r1
 8001308:	72fb      	strb	r3, [r7, #11]
 800130a:	4613      	mov	r3, r2
 800130c:	72bb      	strb	r3, [r7, #10]
      /* STM32 supports HW SPI, Remove unused cases like U8X8_MSG_DELAY_XXX & U8X8_MSG_GPIO_XXX */
      switch(msg)
 800130e:	7afb      	ldrb	r3, [r7, #11]
 8001310:	3b28      	subs	r3, #40	@ 0x28
 8001312:	2b23      	cmp	r3, #35	@ 0x23
 8001314:	d867      	bhi.n	80013e6 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xea>
 8001316:	a201      	add	r2, pc, #4	@ (adr r2, 800131c <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x20>)
 8001318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131c:	080013e7 	.word	0x080013e7
 8001320:	080013ad 	.word	0x080013ad
 8001324:	080013e7 	.word	0x080013e7
 8001328:	080013e7 	.word	0x080013e7
 800132c:	080013e7 	.word	0x080013e7
 8001330:	080013e7 	.word	0x080013e7
 8001334:	080013e7 	.word	0x080013e7
 8001338:	080013e7 	.word	0x080013e7
 800133c:	080013e7 	.word	0x080013e7
 8001340:	080013e7 	.word	0x080013e7
 8001344:	080013e7 	.word	0x080013e7
 8001348:	080013e7 	.word	0x080013e7
 800134c:	080013e7 	.word	0x080013e7
 8001350:	080013e7 	.word	0x080013e7
 8001354:	080013e7 	.word	0x080013e7
 8001358:	080013e7 	.word	0x080013e7
 800135c:	080013e7 	.word	0x080013e7
 8001360:	080013e7 	.word	0x080013e7
 8001364:	080013e7 	.word	0x080013e7
 8001368:	080013e7 	.word	0x080013e7
 800136c:	080013e7 	.word	0x080013e7
 8001370:	080013e7 	.word	0x080013e7
 8001374:	080013e7 	.word	0x080013e7
 8001378:	080013e7 	.word	0x080013e7
 800137c:	080013e7 	.word	0x080013e7
 8001380:	080013e7 	.word	0x080013e7
 8001384:	080013e7 	.word	0x080013e7
 8001388:	080013e7 	.word	0x080013e7
 800138c:	080013e7 	.word	0x080013e7
 8001390:	080013e7 	.word	0x080013e7
 8001394:	080013e7 	.word	0x080013e7
 8001398:	080013e7 	.word	0x080013e7
 800139c:	080013e7 	.word	0x080013e7
 80013a0:	080013b7 	.word	0x080013b7
 80013a4:	080013c7 	.word	0x080013c7
 80013a8:	080013d7 	.word	0x080013d7
      case U8X8_MSG_GPIO_AND_DELAY_INIT:
          /* Insert codes for initialization */
          break;
      case U8X8_MSG_DELAY_MILLI:
          /* ms Delay */
       	System_Rtos::delay(arg_int);
 80013ac:	7abb      	ldrb	r3, [r7, #10]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f003 fd76 	bl	8004ea0 <_ZN11System_Rtos5delayEm>
          break;
 80013b4:	e017      	b.n	80013e6 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xea>
      case U8X8_MSG_GPIO_CS:
          /* Insert codes for SS pin control */
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, (GPIO_PinState)arg_int);
 80013b6:	7abb      	ldrb	r3, [r7, #10]
 80013b8:	461a      	mov	r2, r3
 80013ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013be:	480c      	ldr	r0, [pc, #48]	@ (80013f0 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xf4>)
 80013c0:	f008 ffee 	bl	800a3a0 <HAL_GPIO_WritePin>

          break;
 80013c4:	e00f      	b.n	80013e6 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xea>
      case U8X8_MSG_GPIO_DC:
          /* Insert codes for DC pin control */
            HAL_GPIO_WritePin(DISPLAY_DC_GPIO_Port, DISPLAY_DC_Pin, (GPIO_PinState)arg_int);
 80013c6:	7abb      	ldrb	r3, [r7, #10]
 80013c8:	461a      	mov	r2, r3
 80013ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013ce:	4809      	ldr	r0, [pc, #36]	@ (80013f4 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xf8>)
 80013d0:	f008 ffe6 	bl	800a3a0 <HAL_GPIO_WritePin>

          break;
 80013d4:	e007      	b.n	80013e6 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xea>
      case U8X8_MSG_GPIO_RESET:
          /* Insert codes for RST pin control */
           HAL_GPIO_WritePin(DISPLAY_RES_GPIO_Port, DISPLAY_RES_Pin,  (GPIO_PinState)arg_int);
 80013d6:	7abb      	ldrb	r3, [r7, #10]
 80013d8:	461a      	mov	r2, r3
 80013da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013de:	4805      	ldr	r0, [pc, #20]	@ (80013f4 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xf8>)
 80013e0:	f008 ffde 	bl	800a3a0 <HAL_GPIO_WritePin>

          break;
 80013e4:	bf00      	nop
      }
      return 1;
 80013e6:	2301      	movs	r3, #1
  }
 80013e8:	4618      	mov	r0, r3
 80013ea:	3710      	adds	r7, #16
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40020c00 	.word	0x40020c00
 80013f4:	40020400 	.word	0x40020400

080013f8 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv>:

uint8_t u8x8_byte_stm32_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
  {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60f8      	str	r0, [r7, #12]
 8001400:	607b      	str	r3, [r7, #4]
 8001402:	460b      	mov	r3, r1
 8001404:	72fb      	strb	r3, [r7, #11]
 8001406:	4613      	mov	r3, r2
 8001408:	72bb      	strb	r3, [r7, #10]
      switch(msg) {
 800140a:	7afb      	ldrb	r3, [r7, #11]
 800140c:	3b14      	subs	r3, #20
 800140e:	2b0c      	cmp	r3, #12
 8001410:	d844      	bhi.n	800149c <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xa4>
 8001412:	a201      	add	r2, pc, #4	@ (adr r2, 8001418 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0x20>)
 8001414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001418:	080014a1 	.word	0x080014a1
 800141c:	0800149d 	.word	0x0800149d
 8001420:	0800149d 	.word	0x0800149d
 8001424:	0800144d 	.word	0x0800144d
 8001428:	0800146d 	.word	0x0800146d
 800142c:	08001485 	.word	0x08001485
 8001430:	0800149d 	.word	0x0800149d
 8001434:	0800149d 	.word	0x0800149d
 8001438:	0800149d 	.word	0x0800149d
 800143c:	0800149d 	.word	0x0800149d
 8001440:	0800149d 	.word	0x0800149d
 8001444:	0800149d 	.word	0x0800149d
 8001448:	0800145f 	.word	0x0800145f
      case U8X8_MSG_BYTE_SEND:
          /* Insert codes to transmit data */
          HAL_SPI_Transmit(&OLEDSpi,(uint8_t *)arg_ptr, arg_int, 5000);
 800144c:	7abb      	ldrb	r3, [r7, #10]
 800144e:	b29a      	uxth	r2, r3
 8001450:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001454:	6879      	ldr	r1, [r7, #4]
 8001456:	4815      	ldr	r0, [pc, #84]	@ (80014ac <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xb4>)
 8001458:	f00b f8c3 	bl	800c5e2 <HAL_SPI_Transmit>
           break;
 800145c:	e021      	b.n	80014a2 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xaa>
          /* Insert codes to begin SPI transmission */

          break;
      case U8X8_MSG_BYTE_SET_DC:
          /* Control DC pin, U8X8_MSG_GPIO_DC will be called */
          u8x8_gpio_SetDC(u8x8, arg_int);
 800145e:	7abb      	ldrb	r3, [r7, #10]
 8001460:	461a      	mov	r2, r3
 8001462:	214a      	movs	r1, #74	@ 0x4a
 8001464:	68f8      	ldr	r0, [r7, #12]
 8001466:	f006 f93b 	bl	80076e0 <u8x8_gpio_call>
          break;
 800146a:	e01a      	b.n	80014a2 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xaa>
      case U8X8_MSG_BYTE_START_TRANSFER:
          /* Select slave, U8X8_MSG_GPIO_CS will be called */
          u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_enable_level);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	461a      	mov	r2, r3
 8001474:	2149      	movs	r1, #73	@ 0x49
 8001476:	68f8      	ldr	r0, [r7, #12]
 8001478:	f006 f932 	bl	80076e0 <u8x8_gpio_call>
        	System_Rtos::delay(1);
 800147c:	2001      	movs	r0, #1
 800147e:	f003 fd0f 	bl	8004ea0 <_ZN11System_Rtos5delayEm>

          break;
 8001482:	e00e      	b.n	80014a2 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xaa>
      case U8X8_MSG_BYTE_END_TRANSFER:
    	  	System_Rtos::delay(1);
 8001484:	2001      	movs	r0, #1
 8001486:	f003 fd0b 	bl	8004ea0 <_ZN11System_Rtos5delayEm>
          /* Insert codes to end SPI transmission */
          u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_disable_level);
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	785b      	ldrb	r3, [r3, #1]
 8001490:	461a      	mov	r2, r3
 8001492:	2149      	movs	r1, #73	@ 0x49
 8001494:	68f8      	ldr	r0, [r7, #12]
 8001496:	f006 f923 	bl	80076e0 <u8x8_gpio_call>
          break;
 800149a:	e002      	b.n	80014a2 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xaa>
      default:
          return 0;
 800149c:	2300      	movs	r3, #0
 800149e:	e001      	b.n	80014a4 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xac>
          break;
 80014a0:	bf00      	nop
      }
      return 1;
 80014a2:	2301      	movs	r3, #1
  }
 80014a4:	4618      	mov	r0, r3
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20003cb4 	.word	0x20003cb4

080014b0 <_Z11DisplayTaskPv>:


void DisplayTask(void *pvParameters)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af02      	add	r7, sp, #8
 80014b6:	6078      	str	r0, [r7, #4]

  u8g2_Setup_ssd1309_128x64_noname0_f(&u8g2_M, U8G2_R0, u8x8_byte_stm32_hw_spi,u8x8_stm32_gpio_and_delay);
 80014b8:	4b16      	ldr	r3, [pc, #88]	@ (8001514 <_Z11DisplayTaskPv+0x64>)
 80014ba:	4a17      	ldr	r2, [pc, #92]	@ (8001518 <_Z11DisplayTaskPv+0x68>)
 80014bc:	4917      	ldr	r1, [pc, #92]	@ (800151c <_Z11DisplayTaskPv+0x6c>)
 80014be:	4818      	ldr	r0, [pc, #96]	@ (8001520 <_Z11DisplayTaskPv+0x70>)
 80014c0:	f004 fdb0 	bl	8006024 <u8g2_Setup_ssd1309_128x64_noname0_f>
  u8g2_InitDisplay(&u8g2_M);
 80014c4:	4816      	ldr	r0, [pc, #88]	@ (8001520 <_Z11DisplayTaskPv+0x70>)
 80014c6:	f006 f8dc 	bl	8007682 <u8x8_InitDisplay>
  u8g2_ClearBuffer(&u8g2_M);
 80014ca:	4815      	ldr	r0, [pc, #84]	@ (8001520 <_Z11DisplayTaskPv+0x70>)
 80014cc:	f004 fd19 	bl	8005f02 <u8g2_ClearBuffer>
  u8g2_SetPowerSave(&u8g2_M, 0);
 80014d0:	2100      	movs	r1, #0
 80014d2:	4813      	ldr	r0, [pc, #76]	@ (8001520 <_Z11DisplayTaskPv+0x70>)
 80014d4:	f006 f8e4 	bl	80076a0 <u8x8_SetPowerSave>
  u8g2_DrawXBM(&u8g2_M,32,0,smartgrid.w,smartgrid.h,smartgrid.img);
 80014d8:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <_Z11DisplayTaskPv+0x74>)
 80014da:	7919      	ldrb	r1, [r3, #4]
 80014dc:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <_Z11DisplayTaskPv+0x74>)
 80014de:	795b      	ldrb	r3, [r3, #5]
 80014e0:	4a10      	ldr	r2, [pc, #64]	@ (8001524 <_Z11DisplayTaskPv+0x74>)
 80014e2:	6812      	ldr	r2, [r2, #0]
 80014e4:	9201      	str	r2, [sp, #4]
 80014e6:	9300      	str	r3, [sp, #0]
 80014e8:	460b      	mov	r3, r1
 80014ea:	2200      	movs	r2, #0
 80014ec:	2120      	movs	r1, #32
 80014ee:	480c      	ldr	r0, [pc, #48]	@ (8001520 <_Z11DisplayTaskPv+0x70>)
 80014f0:	f004 fcc4 	bl	8005e7c <u8g2_DrawXBM>
  u8g2_SendBuffer(&u8g2_M);
 80014f4:	480a      	ldr	r0, [pc, #40]	@ (8001520 <_Z11DisplayTaskPv+0x70>)
 80014f6:	f004 fd77 	bl	8005fe8 <u8g2_SendBuffer>
  System_Rtos::delay(2000);
 80014fa:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80014fe:	f003 fccf 	bl	8004ea0 <_ZN11System_Rtos5delayEm>


	while(1)
	{

		UI::loop(&u8g2_M);
 8001502:	4807      	ldr	r0, [pc, #28]	@ (8001520 <_Z11DisplayTaskPv+0x70>)
 8001504:	f004 fba6 	bl	8005c54 <_ZN2UI4loopEP11u8g2_struct>
		System_Rtos::delay(500);
 8001508:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800150c:	f003 fcc8 	bl	8004ea0 <_ZN11System_Rtos5delayEm>
		UI::loop(&u8g2_M);
 8001510:	bf00      	nop
 8001512:	e7f6      	b.n	8001502 <_Z11DisplayTaskPv+0x52>
 8001514:	080012fd 	.word	0x080012fd
 8001518:	080013f9 	.word	0x080013f9
 800151c:	08014af0 	.word	0x08014af0
 8001520:	20000410 	.word	0x20000410
 8001524:	08014ad0 	.word	0x08014ad0

08001528 <_Z13calculate_rmsPttff>:

#define ADC_MAX 4095.0  // 12-bit ADC
#define V_REF 3.3     // ADC reference voltage
#define ZMPT_SCALE 1.0 // Adjust based on calibration

float calculate_rms(uint16_t *adc_buffer, uint16_t buffer_size, float vref, float adc_max_value) {
 8001528:	b580      	push	{r7, lr}
 800152a:	b08a      	sub	sp, #40	@ 0x28
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	460b      	mov	r3, r1
 8001532:	ed87 0a01 	vstr	s0, [r7, #4]
 8001536:	edc7 0a00 	vstr	s1, [r7]
 800153a:	817b      	strh	r3, [r7, #10]
    float sum_square = 0.0;
 800153c:	f04f 0300 	mov.w	r3, #0
 8001540:	627b      	str	r3, [r7, #36]	@ 0x24
    float dc_offset = vref / 2.0;  // DC offset (e.g., 1.65V for 3.3V Vref)
 8001542:	ed97 7a01 	vldr	s14, [r7, #4]
 8001546:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800154a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800154e:	edc7 7a07 	vstr	s15, [r7, #28]

    for (uint16_t i = 0; i < buffer_size; i++) {
 8001552:	2300      	movs	r3, #0
 8001554:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001556:	e027      	b.n	80015a8 <_Z13calculate_rmsPttff+0x80>
        // Convert ADC value to voltage
        float voltage = (adc_buffer[i] / adc_max_value) * vref;
 8001558:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	68fa      	ldr	r2, [r7, #12]
 800155e:	4413      	add	r3, r2
 8001560:	881b      	ldrh	r3, [r3, #0]
 8001562:	ee07 3a90 	vmov	s15, r3
 8001566:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800156a:	ed97 7a00 	vldr	s14, [r7]
 800156e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001572:	ed97 7a01 	vldr	s14, [r7, #4]
 8001576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800157a:	edc7 7a05 	vstr	s15, [r7, #20]

        // Subtract DC offset to get the AC component
        float ac_component = voltage - dc_offset;
 800157e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001582:	edd7 7a07 	vldr	s15, [r7, #28]
 8001586:	ee77 7a67 	vsub.f32	s15, s14, s15
 800158a:	edc7 7a04 	vstr	s15, [r7, #16]

        // Accumulate squared values
        sum_square += ac_component * ac_component;
 800158e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001592:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001596:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800159a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800159e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    for (uint16_t i = 0; i < buffer_size; i++) {
 80015a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80015a4:	3301      	adds	r3, #1
 80015a6:	847b      	strh	r3, [r7, #34]	@ 0x22
 80015a8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80015aa:	897b      	ldrh	r3, [r7, #10]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d3d3      	bcc.n	8001558 <_Z13calculate_rmsPttff+0x30>
    }

    // Calculate mean of squared values
    float mean_square = sum_square / buffer_size;
 80015b0:	897b      	ldrh	r3, [r7, #10]
 80015b2:	ee07 3a90 	vmov	s15, r3
 80015b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ba:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80015be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015c2:	edc7 7a06 	vstr	s15, [r7, #24]

    // Return the RMS value
    return sqrt(mean_square);
 80015c6:	69b8      	ldr	r0, [r7, #24]
 80015c8:	f7fe ffbe 	bl	8000548 <__aeabi_f2d>
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	ec43 2b10 	vmov	d0, r2, r3
 80015d4:	f00f fc40 	bl	8010e58 <sqrt>
 80015d8:	ec53 2b10 	vmov	r2, r3, d0
 80015dc:	4610      	mov	r0, r2
 80015de:	4619      	mov	r1, r3
 80015e0:	f7ff fb02 	bl	8000be8 <__aeabi_d2f>
 80015e4:	4603      	mov	r3, r0
 80015e6:	ee07 3a90 	vmov	s15, r3
}
 80015ea:	eeb0 0a67 	vmov.f32	s0, s15
 80015ee:	3728      	adds	r7, #40	@ 0x28
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	0000      	movs	r0, r0
	...

080015f8 <_Z12InverterTaskPv>:


void InverterTask(void *pvParameters) {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	f5ad 7d4c 	sub.w	sp, sp, #816	@ 0x330
 80015fe:	af00      	add	r7, sp, #0
 8001600:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001604:	f5a3 734b 	sub.w	r3, r3, #812	@ 0x32c
 8001608:	6018      	str	r0, [r3, #0]

	InverterData_Queue InverterData = {0};
 800160a:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800160e:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001612:	4618      	mov	r0, r3
 8001614:	f44f 7349 	mov.w	r3, #804	@ 0x324
 8001618:	461a      	mov	r2, r3
 800161a:	2100      	movs	r1, #0
 800161c:	f010 fb27 	bl	8011c6e <memset>

	System_Rtos::delay(1000);
 8001620:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001624:	f003 fc3c 	bl	8004ea0 <_ZN11System_Rtos5delayEm>

	PZEM1.init();
 8001628:	487d      	ldr	r0, [pc, #500]	@ (8001820 <_Z12InverterTaskPv+0x228>)
 800162a:	f003 fc1d 	bl	8004e68 <_ZN11sensor_pzem9PZEM_004T4initEv>
	PZEM2.init();
 800162e:	487d      	ldr	r0, [pc, #500]	@ (8001824 <_Z12InverterTaskPv+0x22c>)
 8001630:	f003 fc1a 	bl	8004e68 <_ZN11sensor_pzem9PZEM_004T4initEv>
	PZEM3.init();
 8001634:	487c      	ldr	r0, [pc, #496]	@ (8001828 <_Z12InverterTaskPv+0x230>)
 8001636:	f003 fc17 	bl	8004e68 <_ZN11sensor_pzem9PZEM_004T4initEv>

HAL_ADC_Start_DMA(&hadc2,(uint32_t *) adcData, BUFFER_SIZE);
 800163a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800163e:	497b      	ldr	r1, [pc, #492]	@ (800182c <_Z12InverterTaskPv+0x234>)
 8001640:	487b      	ldr	r0, [pc, #492]	@ (8001830 <_Z12InverterTaskPv+0x238>)
 8001642:	f007 fcc1 	bl	8008fc8 <HAL_ADC_Start_DMA>
HAL_TIM_Base_Start(&htim8);
 8001646:	487b      	ldr	r0, [pc, #492]	@ (8001834 <_Z12InverterTaskPv+0x23c>)
 8001648:	f00b fa3c 	bl	800cac4 <HAL_TIM_Base_Start>
//		PZEM3.read(&InverterData.pzem3_data);
//
//		//Voltronic.ProtocolID_Inquiry(protoID);
//		//Voltronic.DeviceID_Inquiry(devID);
//		//Voltronic.CPUFW_Ver_Inquiry(ver);
		Voltronic.DeviceStat_Inquiry_qpigs(InverterData.inverterData_qpigs);
 800164c:	f107 030c 	add.w	r3, r7, #12
 8001650:	4619      	mov	r1, r3
 8001652:	4879      	ldr	r0, [pc, #484]	@ (8001838 <_Z12InverterTaskPv+0x240>)
 8001654:	f000 feb4 	bl	80023c0 <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c>
//		//Voltronic.DeviceStat_Inquiry_qipgs2(InverterData.inverterData_qpigs2);
//		//Voltronic.DeviceStat_Inquiry_qipgsN(InverterData.inverterData_qpigsN);
		Voltronic.DeviceStat_Inquiry_mode(&InverterData.device_mode);
 8001658:	f107 030c 	add.w	r3, r7, #12
 800165c:	f203 23c1 	addw	r3, r3, #705	@ 0x2c1
 8001660:	4619      	mov	r1, r3
 8001662:	4875      	ldr	r0, [pc, #468]	@ (8001838 <_Z12InverterTaskPv+0x240>)
 8001664:	f000 ff24 	bl	80024b0 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh>



		if(flag)
 8001668:	4b74      	ldr	r3, [pc, #464]	@ (800183c <_Z12InverterTaskPv+0x244>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	b2db      	uxtb	r3, r3
 800166e:	2b00      	cmp	r3, #0
 8001670:	bf14      	ite	ne
 8001672:	2301      	movne	r3, #1
 8001674:	2300      	moveq	r3, #0
 8001676:	b2db      	uxtb	r3, r3
 8001678:	2b00      	cmp	r3, #0
 800167a:	f000 80c0 	beq.w	80017fe <_Z12InverterTaskPv+0x206>
		{
			flag = 0;
 800167e:	4b6f      	ldr	r3, [pc, #444]	@ (800183c <_Z12InverterTaskPv+0x244>)
 8001680:	2200      	movs	r2, #0
 8001682:	701a      	strb	r2, [r3, #0]

			   // Perform RMS calculation
			 InverterData.rms_volt1 = calculate_rms(channel_1_data, SAMPLES_PER_CHANNEL,V_REF,ADC_MAX);
 8001684:	eddf 0a6e 	vldr	s1, [pc, #440]	@ 8001840 <_Z12InverterTaskPv+0x248>
 8001688:	ed9f 0a6e 	vldr	s0, [pc, #440]	@ 8001844 <_Z12InverterTaskPv+0x24c>
 800168c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001690:	486d      	ldr	r0, [pc, #436]	@ (8001848 <_Z12InverterTaskPv+0x250>)
 8001692:	f7ff ff49 	bl	8001528 <_Z13calculate_rmsPttff>
 8001696:	eef0 7a40 	vmov.f32	s15, s0
 800169a:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800169e:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 80016a2:	edc3 7ac6 	vstr	s15, [r3, #792]	@ 0x318
			 if( InverterData.rms_volt1 < 0.03)
 80016a6:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80016aa:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 80016ae:	f8d3 3318 	ldr.w	r3, [r3, #792]	@ 0x318
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7fe ff48 	bl	8000548 <__aeabi_f2d>
 80016b8:	a357      	add	r3, pc, #348	@ (adr r3, 8001818 <_Z12InverterTaskPv+0x220>)
 80016ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016be:	f7ff fa0d 	bl	8000adc <__aeabi_dcmplt>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d008      	beq.n	80016da <_Z12InverterTaskPv+0xe2>
					 {
						 InverterData.rms_volt1 = 0;
 80016c8:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80016cc:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 80016d0:	f04f 0200 	mov.w	r2, #0
 80016d4:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
 80016d8:	e00f      	b.n	80016fa <_Z12InverterTaskPv+0x102>
					 }
					 else
					 {
						 InverterData.rms_volt1 =  InverterData.rms_volt1*500.0;
 80016da:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80016de:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 80016e2:	edd3 7ac6 	vldr	s15, [r3, #792]	@ 0x318
 80016e6:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800184c <_Z12InverterTaskPv+0x254>
 80016ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016ee:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80016f2:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 80016f6:	edc3 7ac6 	vstr	s15, [r3, #792]	@ 0x318
					 }


			 InverterData.rms_volt2 = calculate_rms(channel_2_data, SAMPLES_PER_CHANNEL,V_REF,ADC_MAX);
 80016fa:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8001840 <_Z12InverterTaskPv+0x248>
 80016fe:	ed9f 0a51 	vldr	s0, [pc, #324]	@ 8001844 <_Z12InverterTaskPv+0x24c>
 8001702:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001706:	4852      	ldr	r0, [pc, #328]	@ (8001850 <_Z12InverterTaskPv+0x258>)
 8001708:	f7ff ff0e 	bl	8001528 <_Z13calculate_rmsPttff>
 800170c:	eef0 7a40 	vmov.f32	s15, s0
 8001710:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001714:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001718:	edc3 7ac7 	vstr	s15, [r3, #796]	@ 0x31c
			 if( InverterData.rms_volt2 < 0.03)
 800171c:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001720:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001724:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 8001728:	4618      	mov	r0, r3
 800172a:	f7fe ff0d 	bl	8000548 <__aeabi_f2d>
 800172e:	a33a      	add	r3, pc, #232	@ (adr r3, 8001818 <_Z12InverterTaskPv+0x220>)
 8001730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001734:	f7ff f9d2 	bl	8000adc <__aeabi_dcmplt>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d008      	beq.n	8001750 <_Z12InverterTaskPv+0x158>
					 {
						 InverterData.rms_volt2 = 0;
 800173e:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001742:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001746:	f04f 0200 	mov.w	r2, #0
 800174a:	f8c3 231c 	str.w	r2, [r3, #796]	@ 0x31c
 800174e:	e00f      	b.n	8001770 <_Z12InverterTaskPv+0x178>
					 }
					 else
					 {
						 InverterData.rms_volt2 =  InverterData.rms_volt2*500.0;
 8001750:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001754:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001758:	edd3 7ac7 	vldr	s15, [r3, #796]	@ 0x31c
 800175c:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800184c <_Z12InverterTaskPv+0x254>
 8001760:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001764:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001768:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 800176c:	edc3 7ac7 	vstr	s15, [r3, #796]	@ 0x31c
					 }

			 InverterData.rms_volt3 = calculate_rms(channel_3_data, SAMPLES_PER_CHANNEL,V_REF,ADC_MAX);
 8001770:	eddf 0a33 	vldr	s1, [pc, #204]	@ 8001840 <_Z12InverterTaskPv+0x248>
 8001774:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 8001844 <_Z12InverterTaskPv+0x24c>
 8001778:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800177c:	4835      	ldr	r0, [pc, #212]	@ (8001854 <_Z12InverterTaskPv+0x25c>)
 800177e:	f7ff fed3 	bl	8001528 <_Z13calculate_rmsPttff>
 8001782:	eef0 7a40 	vmov.f32	s15, s0
 8001786:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800178a:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 800178e:	edc3 7ac8 	vstr	s15, [r3, #800]	@ 0x320
			 if( InverterData.rms_volt3 < 0.03)
 8001792:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8001796:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 800179a:	f8d3 3320 	ldr.w	r3, [r3, #800]	@ 0x320
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe fed2 	bl	8000548 <__aeabi_f2d>
 80017a4:	a31c      	add	r3, pc, #112	@ (adr r3, 8001818 <_Z12InverterTaskPv+0x220>)
 80017a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017aa:	f7ff f997 	bl	8000adc <__aeabi_dcmplt>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d008      	beq.n	80017c6 <_Z12InverterTaskPv+0x1ce>
			 {
				 InverterData.rms_volt3 = 0;
 80017b4:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80017b8:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 80017bc:	f04f 0200 	mov.w	r2, #0
 80017c0:	f8c3 2320 	str.w	r2, [r3, #800]	@ 0x320
 80017c4:	e00f      	b.n	80017e6 <_Z12InverterTaskPv+0x1ee>
			 }
			 else
			 {
				 InverterData.rms_volt3 =  InverterData.rms_volt3*500.0;
 80017c6:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80017ca:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 80017ce:	edd3 7ac8 	vldr	s15, [r3, #800]	@ 0x320
 80017d2:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800184c <_Z12InverterTaskPv+0x254>
 80017d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017da:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80017de:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 80017e2:	edc3 7ac8 	vstr	s15, [r3, #800]	@ 0x320
			 }

			 HAL_ADC_Start_DMA(&hadc2,(uint32_t *) adcData, BUFFER_SIZE);
 80017e6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80017ea:	4910      	ldr	r1, [pc, #64]	@ (800182c <_Z12InverterTaskPv+0x234>)
 80017ec:	4810      	ldr	r0, [pc, #64]	@ (8001830 <_Z12InverterTaskPv+0x238>)
 80017ee:	f007 fbeb 	bl	8008fc8 <HAL_ADC_Start_DMA>

		     InverterDataQueue.queueSend(reinterpret_cast<void*>(&InverterData));
 80017f2:	f107 030c 	add.w	r3, r7, #12
 80017f6:	4619      	mov	r1, r3
 80017f8:	4817      	ldr	r0, [pc, #92]	@ (8001858 <_Z12InverterTaskPv+0x260>)
 80017fa:	f003 fbd9 	bl	8004fb0 <_ZN11System_Rtos15freertos_queues9queueSendEPv>

		}

		InverterDataQueue.queueSend(reinterpret_cast<void*>(&InverterData));
 80017fe:	f107 030c 	add.w	r3, r7, #12
 8001802:	4619      	mov	r1, r3
 8001804:	4814      	ldr	r0, [pc, #80]	@ (8001858 <_Z12InverterTaskPv+0x260>)
 8001806:	f003 fbd3 	bl	8004fb0 <_ZN11System_Rtos15freertos_queues9queueSendEPv>

		System_Rtos::delay(100);
 800180a:	2064      	movs	r0, #100	@ 0x64
 800180c:	f003 fb48 	bl	8004ea0 <_ZN11System_Rtos5delayEm>
		Voltronic.DeviceStat_Inquiry_qpigs(InverterData.inverterData_qpigs);
 8001810:	e71c      	b.n	800164c <_Z12InverterTaskPv+0x54>
 8001812:	bf00      	nop
 8001814:	f3af 8000 	nop.w
 8001818:	eb851eb8 	.word	0xeb851eb8
 800181c:	3f9eb851 	.word	0x3f9eb851
 8001820:	200006c0 	.word	0x200006c0
 8001824:	200006e4 	.word	0x200006e4
 8001828:	20000708 	.word	0x20000708
 800182c:	2000072c 	.word	0x2000072c
 8001830:	20003b98 	.word	0x20003b98
 8001834:	20003d58 	.word	0x20003d58
 8001838:	20000490 	.word	0x20000490
 800183c:	20001e9c 	.word	0x20001e9c
 8001840:	457ff000 	.word	0x457ff000
 8001844:	40533333 	.word	0x40533333
 8001848:	200012e4 	.word	0x200012e4
 800184c:	43fa0000 	.word	0x43fa0000
 8001850:	200016cc 	.word	0x200016cc
 8001854:	20001ab4 	.word	0x20001ab4
 8001858:	2000358c 	.word	0x2000358c

0800185c <HAL_ADC_ConvCpltCallback>:
	}

}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 800185c:	b480      	push	{r7}
 800185e:	b085      	sub	sp, #20
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
	 if (hadc->Instance == ADC2)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a1c      	ldr	r2, [pc, #112]	@ (80018dc <HAL_ADC_ConvCpltCallback+0x80>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d12f      	bne.n	80018ce <HAL_ADC_ConvCpltCallback+0x72>
	 {
	// Separate data for each channel
    for (int i = 0; i < SAMPLES_PER_CHANNEL; i++) {
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	e025      	b.n	80018c0 <HAL_ADC_ConvCpltCallback+0x64>
        channel_1_data[i] = adcData[i * NUM_CHANNELS];     // Channel 1
 8001874:	68fa      	ldr	r2, [r7, #12]
 8001876:	4613      	mov	r3, r2
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	4413      	add	r3, r2
 800187c:	4a18      	ldr	r2, [pc, #96]	@ (80018e0 <HAL_ADC_ConvCpltCallback+0x84>)
 800187e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001882:	4a18      	ldr	r2, [pc, #96]	@ (80018e4 <HAL_ADC_ConvCpltCallback+0x88>)
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        channel_2_data[i] = adcData[i * NUM_CHANNELS + 1]; // Channel 2
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	4613      	mov	r3, r2
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	4413      	add	r3, r2
 8001892:	3301      	adds	r3, #1
 8001894:	4a12      	ldr	r2, [pc, #72]	@ (80018e0 <HAL_ADC_ConvCpltCallback+0x84>)
 8001896:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800189a:	4a13      	ldr	r2, [pc, #76]	@ (80018e8 <HAL_ADC_ConvCpltCallback+0x8c>)
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        channel_3_data[i] = adcData[i * NUM_CHANNELS + 2]; // Channel 3
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	4613      	mov	r3, r2
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	4413      	add	r3, r2
 80018aa:	3302      	adds	r3, #2
 80018ac:	4a0c      	ldr	r2, [pc, #48]	@ (80018e0 <HAL_ADC_ConvCpltCallback+0x84>)
 80018ae:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80018b2:	4a0e      	ldr	r2, [pc, #56]	@ (80018ec <HAL_ADC_ConvCpltCallback+0x90>)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < SAMPLES_PER_CHANNEL; i++) {
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	3301      	adds	r3, #1
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80018c6:	dbd5      	blt.n	8001874 <HAL_ADC_ConvCpltCallback+0x18>
    }

    flag = 1;
 80018c8:	4b09      	ldr	r3, [pc, #36]	@ (80018f0 <HAL_ADC_ConvCpltCallback+0x94>)
 80018ca:	2201      	movs	r2, #1
 80018cc:	701a      	strb	r2, [r3, #0]
	 }
    // Process each channel's data (e.g., calculate RMS)
}
 80018ce:	bf00      	nop
 80018d0:	3714      	adds	r7, #20
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	40012100 	.word	0x40012100
 80018e0:	2000072c 	.word	0x2000072c
 80018e4:	200012e4 	.word	0x200012e4
 80018e8:	200016cc 	.word	0x200016cc
 80018ec:	20001ab4 	.word	0x20001ab4
 80018f0:	20001e9c 	.word	0x20001e9c

080018f4 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
	 if (hadc->Instance == ADC2)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a1a      	ldr	r2, [pc, #104]	@ (800196c <HAL_ADC_ConvHalfCpltCallback+0x78>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d12b      	bne.n	800195e <HAL_ADC_ConvHalfCpltCallback+0x6a>
	 {
    // Same processing as full-complete but for the first half of the buffer
    for (int i = 0; i < SAMPLES_PER_CHANNEL / 2; i++) {
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	e025      	b.n	8001958 <HAL_ADC_ConvHalfCpltCallback+0x64>
        channel_1_data[i] = adcData[i * NUM_CHANNELS];     // Channel 1
 800190c:	68fa      	ldr	r2, [r7, #12]
 800190e:	4613      	mov	r3, r2
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	4413      	add	r3, r2
 8001914:	4a16      	ldr	r2, [pc, #88]	@ (8001970 <HAL_ADC_ConvHalfCpltCallback+0x7c>)
 8001916:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800191a:	4a16      	ldr	r2, [pc, #88]	@ (8001974 <HAL_ADC_ConvHalfCpltCallback+0x80>)
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        channel_2_data[i] = adcData[i * NUM_CHANNELS + 1]; // Channel 2
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	4613      	mov	r3, r2
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	4413      	add	r3, r2
 800192a:	3301      	adds	r3, #1
 800192c:	4a10      	ldr	r2, [pc, #64]	@ (8001970 <HAL_ADC_ConvHalfCpltCallback+0x7c>)
 800192e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001932:	4a11      	ldr	r2, [pc, #68]	@ (8001978 <HAL_ADC_ConvHalfCpltCallback+0x84>)
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        channel_3_data[i] = adcData[i * NUM_CHANNELS + 2]; // Channel 3
 800193a:	68fa      	ldr	r2, [r7, #12]
 800193c:	4613      	mov	r3, r2
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	4413      	add	r3, r2
 8001942:	3302      	adds	r3, #2
 8001944:	4a0a      	ldr	r2, [pc, #40]	@ (8001970 <HAL_ADC_ConvHalfCpltCallback+0x7c>)
 8001946:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800194a:	4a0c      	ldr	r2, [pc, #48]	@ (800197c <HAL_ADC_ConvHalfCpltCallback+0x88>)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < SAMPLES_PER_CHANNEL / 2; i++) {
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	3301      	adds	r3, #1
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2bf9      	cmp	r3, #249	@ 0xf9
 800195c:	ddd6      	ble.n	800190c <HAL_ADC_ConvHalfCpltCallback+0x18>
    }

	 }
}
 800195e:	bf00      	nop
 8001960:	3714      	adds	r7, #20
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	40012100 	.word	0x40012100
 8001970:	2000072c 	.word	0x2000072c
 8001974:	200012e4 	.word	0x200012e4
 8001978:	200016cc 	.word	0x200016cc
 800197c:	20001ab4 	.word	0x20001ab4

08001980 <_Z41__static_initialization_and_destruction_0ii>:
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d117      	bne.n	80019c0 <_Z41__static_initialization_and_destruction_0ii+0x40>
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001996:	4293      	cmp	r3, r2
 8001998:	d112      	bne.n	80019c0 <_Z41__static_initialization_and_destruction_0ii+0x40>
Inverter::Voltronic Voltronic(&INVERTER_U,DE_GPIO_Port,DE_Pin);
 800199a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800199e:	4a0a      	ldr	r2, [pc, #40]	@ (80019c8 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 80019a0:	490a      	ldr	r1, [pc, #40]	@ (80019cc <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80019a2:	480b      	ldr	r0, [pc, #44]	@ (80019d0 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80019a4:	f000 fca2 	bl	80022ec <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft>
sensor_pzem::PZEM_004T PZEM1(&PZEM1_U);
 80019a8:	490a      	ldr	r1, [pc, #40]	@ (80019d4 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80019aa:	480b      	ldr	r0, [pc, #44]	@ (80019d8 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 80019ac:	f003 fa48 	bl	8004e40 <_ZN11sensor_pzem9PZEM_004TC1EP20__UART_HandleTypeDef>
sensor_pzem::PZEM_004T PZEM2(&PZEM2_U);
 80019b0:	490a      	ldr	r1, [pc, #40]	@ (80019dc <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 80019b2:	480b      	ldr	r0, [pc, #44]	@ (80019e0 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 80019b4:	f003 fa44 	bl	8004e40 <_ZN11sensor_pzem9PZEM_004TC1EP20__UART_HandleTypeDef>
sensor_pzem::PZEM_004T PZEM3(&PZEM3_U);
 80019b8:	490a      	ldr	r1, [pc, #40]	@ (80019e4 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 80019ba:	480b      	ldr	r0, [pc, #44]	@ (80019e8 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80019bc:	f003 fa40 	bl	8004e40 <_ZN11sensor_pzem9PZEM_004TC1EP20__UART_HandleTypeDef>
}
 80019c0:	bf00      	nop
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40021000 	.word	0x40021000
 80019cc:	20003e78 	.word	0x20003e78
 80019d0:	20000490 	.word	0x20000490
 80019d4:	20003de8 	.word	0x20003de8
 80019d8:	200006c0 	.word	0x200006c0
 80019dc:	20003ec0 	.word	0x20003ec0
 80019e0:	200006e4 	.word	0x200006e4
 80019e4:	20003da0 	.word	0x20003da0
 80019e8:	20000708 	.word	0x20000708

080019ec <_GLOBAL__sub_I_Voltronic>:
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80019f4:	2001      	movs	r0, #1
 80019f6:	f7ff ffc3 	bl	8001980 <_Z41__static_initialization_and_destruction_0ii>
 80019fa:	bd80      	pop	{r7, pc}

080019fc <_ZSt6strstrPcPKc>:
  strrchr(char* __s, int __n)
  { return __builtin_strrchr(__s, __n); }

  inline char*
  strstr(char* __s1, const char* __s2)
  { return __builtin_strstr(__s1, __s2); }
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
 8001a06:	6839      	ldr	r1, [r7, #0]
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f010 f958 	bl	8011cbe <strstr>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	4618      	mov	r0, r3
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <_Z9ModemTaskPv>:


char command_buffer[255] = {0};


void ModemTask(void *pvParameters) {
 8001a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a1c:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 8001a20:	af22      	add	r7, sp, #136	@ 0x88
 8001a22:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001a26:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001a2a:	6018      	str	r0, [r3, #0]

	simA7672.init();
 8001a2c:	48c9      	ldr	r0, [pc, #804]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001a2e:	f001 f817 	bl	8002a60 <_ZN5Modem8simA76724initEv>

	struct ModemData_Queue ModemData = { 0 };
 8001a32:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001a36:	22d9      	movs	r2, #217	@ 0xd9
 8001a38:	2100      	movs	r1, #0
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f010 f917 	bl	8011c6e <memset>

	struct ControlData_Queue ControlData = {0};
 8001a40:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001a44:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001a48:	4618      	mov	r0, r3
 8001a4a:	2374      	movs	r3, #116	@ 0x74
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	2100      	movs	r1, #0
 8001a50:	f010 f90d 	bl	8011c6e <memset>

	Modem::simA7672::UE_systemInfo cpsiInfo;
	Modem::simA7672::pdp_stat pdpinfo;
	Modem::simA7672::status modeminfo;
	Modem::simA7672::mqtt_flags mqttstartinfo = Modem::simA7672::mqtt_ERR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
	Modem::simA7672::mqtt_flags mqttserverinfo = Modem::simA7672::mqtt_ERR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	f887 31be 	strb.w	r3, [r7, #446]	@ 0x1be

	enum routine mqtt_routine = net_enable;
 8001a60:	2300      	movs	r3, #0
 8001a62:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd


	std::strcpy(ModemData.serverAddr, "tcp://apfp7i6y92d6b-ats.iot.us-east-1.amazonaws.com:8883");
 8001a66:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001a6a:	334b      	adds	r3, #75	@ 0x4b
 8001a6c:	4aba      	ldr	r2, [pc, #744]	@ (8001d58 <_Z9ModemTaskPv+0x340>)
 8001a6e:	4614      	mov	r4, r2
 8001a70:	469c      	mov	ip, r3
 8001a72:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 8001a76:	4665      	mov	r5, ip
 8001a78:	4626      	mov	r6, r4
 8001a7a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001a7c:	6028      	str	r0, [r5, #0]
 8001a7e:	6069      	str	r1, [r5, #4]
 8001a80:	60aa      	str	r2, [r5, #8]
 8001a82:	60eb      	str	r3, [r5, #12]
 8001a84:	3410      	adds	r4, #16
 8001a86:	f10c 0c10 	add.w	ip, ip, #16
 8001a8a:	4574      	cmp	r4, lr
 8001a8c:	d1f3      	bne.n	8001a76 <_Z9ModemTaskPv+0x5e>
 8001a8e:	4662      	mov	r2, ip
 8001a90:	4623      	mov	r3, r4
 8001a92:	cb03      	ldmia	r3!, {r0, r1}
 8001a94:	6010      	str	r0, [r2, #0]
 8001a96:	6051      	str	r1, [r2, #4]
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	7213      	strb	r3, [r2, #8]
	std::strcpy(ModemData.apn, "zonginternet");
 8001a9c:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001aa0:	3337      	adds	r3, #55	@ 0x37
 8001aa2:	4aae      	ldr	r2, [pc, #696]	@ (8001d5c <_Z9ModemTaskPv+0x344>)
 8001aa4:	461c      	mov	r4, r3
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001aaa:	6020      	str	r0, [r4, #0]
 8001aac:	6061      	str	r1, [r4, #4]
 8001aae:	60a2      	str	r2, [r4, #8]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	7323      	strb	r3, [r4, #12]
	std::strcpy(ModemData.mqttSubTopic, "TEST1");
 8001ab4:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001ab8:	33c3      	adds	r3, #195	@ 0xc3
 8001aba:	4aa9      	ldr	r2, [pc, #676]	@ (8001d60 <_Z9ModemTaskPv+0x348>)
 8001abc:	6810      	ldr	r0, [r2, #0]
 8001abe:	6018      	str	r0, [r3, #0]
 8001ac0:	8892      	ldrh	r2, [r2, #4]
 8001ac2:	809a      	strh	r2, [r3, #4]
	std::strcpy(ModemData.mqttPubTopic, "devicedata");
 8001ac4:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001ac8:	33af      	adds	r3, #175	@ 0xaf
 8001aca:	49a6      	ldr	r1, [pc, #664]	@ (8001d64 <_Z9ModemTaskPv+0x34c>)
 8001acc:	461a      	mov	r2, r3
 8001ace:	460b      	mov	r3, r1
 8001ad0:	cb03      	ldmia	r3!, {r0, r1}
 8001ad2:	6010      	str	r0, [r2, #0]
 8001ad4:	6051      	str	r1, [r2, #4]
 8001ad6:	8819      	ldrh	r1, [r3, #0]
 8001ad8:	789b      	ldrb	r3, [r3, #2]
 8001ada:	8111      	strh	r1, [r2, #8]
 8001adc:	7293      	strb	r3, [r2, #10]


	uint8_t mqtt_counter = 0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	f887 31bc 	strb.w	r3, [r7, #444]	@ 0x1bc

		//simA7672.getTimeDate(ModemData.time, ModemData.date,
		//		ModemData.timezone);

		//ModemData.timestamp = parsing.convertToEpoch(ModemData.date, ModemData.time, ModemData.timezone);
		simA7672.getSim(ModemData.pin);
 8001ae4:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001ae8:	4619      	mov	r1, r3
 8001aea:	489a      	ldr	r0, [pc, #616]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001aec:	f001 f9a4 	bl	8002e38 <_ZN5Modem8simA76726getSimEPc>
		simA7672.getNetwork(ModemData.networkStat);
 8001af0:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001af4:	330f      	adds	r3, #15
 8001af6:	4619      	mov	r1, r3
 8001af8:	4896      	ldr	r0, [pc, #600]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001afa:	f001 fa07 	bl	8002f0c <_ZN5Modem8simA767210getNetworkEPc>
		simA7672.getNetworkPDP(ModemData.networkStatpdp);
 8001afe:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001b02:	331e      	adds	r3, #30
 8001b04:	4619      	mov	r1, r3
 8001b06:	4893      	ldr	r0, [pc, #588]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001b08:	f001 fae6 	bl	80030d8 <_ZN5Modem8simA767213getNetworkPDPEPc>
		simA7672.getSignalQ(ModemData.quality);
 8001b0c:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001b10:	332d      	adds	r3, #45	@ 0x2d
 8001b12:	4619      	mov	r1, r3
 8001b14:	488f      	ldr	r0, [pc, #572]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001b16:	f001 fcd3 	bl	80034c0 <_ZN5Modem8simA767210getSignalQEPc>
		simA7672.getUEsystemInfo(&cpsiInfo);
 8001b1a:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8001b1e:	4619      	mov	r1, r3
 8001b20:	488c      	ldr	r0, [pc, #560]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001b22:	f001 fc1d 	bl	8003360 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE>
		simA7672.getPDPstatus(&pdpinfo);
 8001b26:	f107 036a 	add.w	r3, r7, #106	@ 0x6a
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4889      	ldr	r0, [pc, #548]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001b2e:	f001 fbab 	bl	8003288 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE>





		ModemDataQueue.queueSend(reinterpret_cast<void*>(&ModemData));
 8001b32:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001b36:	4619      	mov	r1, r3
 8001b38:	488b      	ldr	r0, [pc, #556]	@ (8001d68 <_Z9ModemTaskPv+0x350>)
 8001b3a:	f003 fa39 	bl	8004fb0 <_ZN11System_Rtos15freertos_queues9queueSendEPv>
		System_Rtos::delay(50);
 8001b3e:	2032      	movs	r0, #50	@ 0x32
 8001b40:	f003 f9ae 	bl	8004ea0 <_ZN11System_Rtos5delayEm>


		if(ControlDataQueue.queueReceive((void *)&ControlData) == ControlDataQueue.queues_recived)
 8001b44:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4888      	ldr	r0, [pc, #544]	@ (8001d6c <_Z9ModemTaskPv+0x354>)
 8001b4c:	f003 fa4d 	bl	8004fea <_ZN11System_Rtos15freertos_queues12queueReceiveEPv>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0





		switch (mqtt_routine) {
 8001b54:	f897 31bd 	ldrb.w	r3, [r7, #445]	@ 0x1bd
 8001b58:	2b03      	cmp	r3, #3
 8001b5a:	f200 8270 	bhi.w	800203e <_Z9ModemTaskPv+0x626>
 8001b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8001b64 <_Z9ModemTaskPv+0x14c>)
 8001b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b64:	08001b75 	.word	0x08001b75
 8001b68:	08001c5d 	.word	0x08001c5d
 8001b6c:	08001d7d 	.word	0x08001d7d
 8001b70:	08001dcd 	.word	0x08001dcd

		case net_enable: {

			/*Enable Net support*/

			if ((std::strstr(ModemData.networkStat, networkInfo[0])
 8001b74:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001b78:	330f      	adds	r3, #15
 8001b7a:	497d      	ldr	r1, [pc, #500]	@ (8001d70 <_Z9ModemTaskPv+0x358>)
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff ff3d 	bl	80019fc <_ZSt6strstrPcPKc>
 8001b82:	4603      	mov	r3, r0
					|| std::strstr(ModemData.networkStat, networkInfo[1]))
					&& (std::strstr(ModemData.networkStatpdp, networkInfo[0])
							|| std::strstr(ModemData.networkStatpdp, networkInfo[1]))
					&& cpsiInfo != Modem::simA7672::no_service) {
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d109      	bne.n	8001b9c <_Z9ModemTaskPv+0x184>
					|| std::strstr(ModemData.networkStat, networkInfo[1]))
 8001b88:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001b8c:	330f      	adds	r3, #15
 8001b8e:	4979      	ldr	r1, [pc, #484]	@ (8001d74 <_Z9ModemTaskPv+0x35c>)
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff ff33 	bl	80019fc <_ZSt6strstrPcPKc>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d01c      	beq.n	8001bd6 <_Z9ModemTaskPv+0x1be>
					&& (std::strstr(ModemData.networkStatpdp, networkInfo[0])
 8001b9c:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001ba0:	331e      	adds	r3, #30
 8001ba2:	4973      	ldr	r1, [pc, #460]	@ (8001d70 <_Z9ModemTaskPv+0x358>)
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff ff29 	bl	80019fc <_ZSt6strstrPcPKc>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d109      	bne.n	8001bc4 <_Z9ModemTaskPv+0x1ac>
							|| std::strstr(ModemData.networkStatpdp, networkInfo[1]))
 8001bb0:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001bb4:	331e      	adds	r3, #30
 8001bb6:	496f      	ldr	r1, [pc, #444]	@ (8001d74 <_Z9ModemTaskPv+0x35c>)
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff ff1f 	bl	80019fc <_ZSt6strstrPcPKc>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d008      	beq.n	8001bd6 <_Z9ModemTaskPv+0x1be>
					&& cpsiInfo != Modem::simA7672::no_service) {
 8001bc4:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001bc8:	f2a3 1355 	subw	r3, r3, #341	@ 0x155
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <_Z9ModemTaskPv+0x1be>
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e000      	b.n	8001bd8 <_Z9ModemTaskPv+0x1c0>
 8001bd6:	2300      	movs	r3, #0
			if ((std::strstr(ModemData.networkStat, networkInfo[0])
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f000 8232 	beq.w	8002042 <_Z9ModemTaskPv+0x62a>


				modeminfo = simA7672.setAPN(ModemData.apn);
 8001bde:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001be2:	3337      	adds	r3, #55	@ 0x37
 8001be4:	4619      	mov	r1, r3
 8001be6:	485b      	ldr	r0, [pc, #364]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001be8:	f001 f87a 	bl	8002ce0 <_ZN5Modem8simA76726setAPNEPc>
 8001bec:	4603      	mov	r3, r0
 8001bee:	f887 31bb 	strb.w	r3, [r7, #443]	@ 0x1bb

				simA7672.sslversionset();
 8001bf2:	4858      	ldr	r0, [pc, #352]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001bf4:	f002 f9cc 	bl	8003f90 <_ZN5Modem8simA767213sslversionsetEv>
				simA7672.sslauthset();
 8001bf8:	4856      	ldr	r0, [pc, #344]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001bfa:	f002 fa05 	bl	8004008 <_ZN5Modem8simA767210sslauthsetEv>
				simA7672.sslcacertset();
 8001bfe:	4855      	ldr	r0, [pc, #340]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001c00:	f002 fa3e 	bl	8004080 <_ZN5Modem8simA767212sslcacertsetEv>
				simA7672.ssldevicecertset();
 8001c04:	4853      	ldr	r0, [pc, #332]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001c06:	f002 fa77 	bl	80040f8 <_ZN5Modem8simA767216ssldevicecertsetEv>
				simA7672.ssldevicekeyset();
 8001c0a:	4852      	ldr	r0, [pc, #328]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001c0c:	f002 fab0 	bl	8004170 <_ZN5Modem8simA767215ssldevicekeysetEv>


				if (modeminfo == Modem::simA7672::simA7672_OK) {
 8001c10:	f897 31bb 	ldrb.w	r3, [r7, #443]	@ 0x1bb
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	f040 8214 	bne.w	8002042 <_Z9ModemTaskPv+0x62a>
	//				simA7672.activate_deactivatePDP(Modem::simA7672::pdp_deactivated);
	//				simA7672.activate_deactivatePDP(Modem::simA7672::pdp_activate);

					if (mqttserverinfo == Modem::simA7672::mqtt_serverConnected) {
 8001c1a:	f897 31be 	ldrb.w	r3, [r7, #446]	@ 0x1be
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d108      	bne.n	8001c34 <_Z9ModemTaskPv+0x21c>

						simA7672.mqttDisconnectServer(ModemData.mqtt_client_index);
 8001c22:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 8001c26:	4619      	mov	r1, r3
 8001c28:	484a      	ldr	r0, [pc, #296]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001c2a:	f001 ff63 	bl	8003af4 <_ZN5Modem8simA767220mqttDisconnectServerEh>
						mqttserverinfo = Modem::simA7672::mqtt_ERR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	f887 31be 	strb.w	r3, [r7, #446]	@ 0x1be
					}

					if (mqttstartinfo == Modem::simA7672::mqtt_OK) {
 8001c34:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d10b      	bne.n	8001c54 <_Z9ModemTaskPv+0x23c>
						simA7672.mqttReleaseClient(ModemData.mqtt_client_index);
 8001c3c:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 8001c40:	4619      	mov	r1, r3
 8001c42:	4844      	ldr	r0, [pc, #272]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001c44:	f001 fe7c 	bl	8003940 <_ZN5Modem8simA767217mqttReleaseClientEh>
						simA7672.mqttStop();
 8001c48:	4842      	ldr	r0, [pc, #264]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001c4a:	f001 fdb1 	bl	80037b0 <_ZN5Modem8simA76728mqttStopEv>
						mqttstartinfo = Modem::simA7672::mqtt_ERR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
					}

					mqtt_routine = mqtt_enable;
 8001c54:	2301      	movs	r3, #1
 8001c56:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd

				}

			}

			break;
 8001c5a:	e1f2      	b.n	8002042 <_Z9ModemTaskPv+0x62a>
		}

		case mqtt_enable: {

			/*Enable MQTT*/
			if ((std::strstr(ModemData.networkStat, networkInfo[0])
 8001c5c:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001c60:	330f      	adds	r3, #15
 8001c62:	4943      	ldr	r1, [pc, #268]	@ (8001d70 <_Z9ModemTaskPv+0x358>)
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff fec9 	bl	80019fc <_ZSt6strstrPcPKc>
 8001c6a:	4603      	mov	r3, r0
					|| std::strstr(ModemData.networkStat, networkInfo[1]))
					&& (std::strstr(ModemData.networkStatpdp, networkInfo[0])
							|| std::strstr(ModemData.networkStatpdp, networkInfo[1]))
					&& cpsiInfo != Modem::simA7672::no_service
					&& mqttstartinfo != Modem::simA7672::mqtt_OK) {
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d109      	bne.n	8001c84 <_Z9ModemTaskPv+0x26c>
					|| std::strstr(ModemData.networkStat, networkInfo[1]))
 8001c70:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001c74:	330f      	adds	r3, #15
 8001c76:	493f      	ldr	r1, [pc, #252]	@ (8001d74 <_Z9ModemTaskPv+0x35c>)
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff febf 	bl	80019fc <_ZSt6strstrPcPKc>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d020      	beq.n	8001cc6 <_Z9ModemTaskPv+0x2ae>
					&& (std::strstr(ModemData.networkStatpdp, networkInfo[0])
 8001c84:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001c88:	331e      	adds	r3, #30
 8001c8a:	4939      	ldr	r1, [pc, #228]	@ (8001d70 <_Z9ModemTaskPv+0x358>)
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff feb5 	bl	80019fc <_ZSt6strstrPcPKc>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d109      	bne.n	8001cac <_Z9ModemTaskPv+0x294>
							|| std::strstr(ModemData.networkStatpdp, networkInfo[1]))
 8001c98:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001c9c:	331e      	adds	r3, #30
 8001c9e:	4935      	ldr	r1, [pc, #212]	@ (8001d74 <_Z9ModemTaskPv+0x35c>)
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff feab 	bl	80019fc <_ZSt6strstrPcPKc>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d00c      	beq.n	8001cc6 <_Z9ModemTaskPv+0x2ae>
					&& cpsiInfo != Modem::simA7672::no_service
 8001cac:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001cb0:	f2a3 1355 	subw	r3, r3, #341	@ 0x155
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d005      	beq.n	8001cc6 <_Z9ModemTaskPv+0x2ae>
					&& mqttstartinfo != Modem::simA7672::mqtt_OK) {
 8001cba:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <_Z9ModemTaskPv+0x2ae>
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e000      	b.n	8001cc8 <_Z9ModemTaskPv+0x2b0>
 8001cc6:	2300      	movs	r3, #0
			if ((std::strstr(ModemData.networkStat, networkInfo[0])
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	f000 81bc 	beq.w	8002046 <_Z9ModemTaskPv+0x62e>

				simA7672.activate_deactivatePDP(Modem::simA7672::pdp_deactivated);
 8001cce:	2100      	movs	r1, #0
 8001cd0:	4820      	ldr	r0, [pc, #128]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001cd2:	f001 f85d 	bl	8002d90 <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE>
				simA7672.activate_deactivatePDP(Modem::simA7672::pdp_activate);
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	481e      	ldr	r0, [pc, #120]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001cda:	f001 f859 	bl	8002d90 <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE>
				mqttstartinfo = simA7672.mqttStart(&ModemData.mqtt_client_index);
 8001cde:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001ce2:	33d8      	adds	r3, #216	@ 0xd8
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	481b      	ldr	r0, [pc, #108]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001ce8:	f001 fcf2 	bl	80036d0 <_ZN5Modem8simA76729mqttStartEPh>
 8001cec:	4603      	mov	r3, r0
 8001cee:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
				if (mqttstartinfo == Modem::simA7672::mqtt_OK) {
 8001cf2:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d121      	bne.n	8001d3e <_Z9ModemTaskPv+0x326>

					mqttstartinfo = simA7672.mqttSetClient(
 8001cfa:	f897 11b8 	ldrb.w	r1, [r7, #440]	@ 0x1b8
 8001cfe:	2301      	movs	r3, #1
 8001d00:	4a1d      	ldr	r2, [pc, #116]	@ (8001d78 <_Z9ModemTaskPv+0x360>)
 8001d02:	4814      	ldr	r0, [pc, #80]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001d04:	f001 fdba 	bl	800387c <_ZN5Modem8simA767213mqttSetClientEhPch>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
							ModemData.mqtt_client_index,
							const_cast<char*>("STM32"),1);

					if(mqttstartinfo == Modem::simA7672::mqtt_OK)
 8001d0e:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d109      	bne.n	8001d2a <_Z9ModemTaskPv+0x312>
					{

						simA7672.mqttsslenable(ModemData.mqtt_client_index);
 8001d16:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	480d      	ldr	r0, [pc, #52]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001d1e:	f002 f8db 	bl	8003ed8 <_ZN5Modem8simA767213mqttsslenableEh>
						mqtt_routine = mqtt_connect;
 8001d22:	2302      	movs	r3, #2
 8001d24:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd
					simA7672.mqttStop();
				}

			}

			break;
 8001d28:	e18d      	b.n	8002046 <_Z9ModemTaskPv+0x62e>
						simA7672.mqttReleaseClient(ModemData.mqtt_client_index);
 8001d2a:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4808      	ldr	r0, [pc, #32]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001d32:	f001 fe05 	bl	8003940 <_ZN5Modem8simA767217mqttReleaseClientEh>
						simA7672.mqttStop();
 8001d36:	4807      	ldr	r0, [pc, #28]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001d38:	f001 fd3a 	bl	80037b0 <_ZN5Modem8simA76728mqttStopEv>
			break;
 8001d3c:	e183      	b.n	8002046 <_Z9ModemTaskPv+0x62e>
					simA7672.mqttReleaseClient(ModemData.mqtt_client_index);
 8001d3e:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 8001d42:	4619      	mov	r1, r3
 8001d44:	4803      	ldr	r0, [pc, #12]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001d46:	f001 fdfb 	bl	8003940 <_ZN5Modem8simA767217mqttReleaseClientEh>
					simA7672.mqttStop();
 8001d4a:	4802      	ldr	r0, [pc, #8]	@ (8001d54 <_Z9ModemTaskPv+0x33c>)
 8001d4c:	f001 fd30 	bl	80037b0 <_ZN5Modem8simA76728mqttStopEv>
			break;
 8001d50:	e179      	b.n	8002046 <_Z9ModemTaskPv+0x62e>
 8001d52:	bf00      	nop
 8001d54:	20001ea0 	.word	0x20001ea0
 8001d58:	08013f50 	.word	0x08013f50
 8001d5c:	08013f8c 	.word	0x08013f8c
 8001d60:	08013f9c 	.word	0x08013f9c
 8001d64:	08013fa4 	.word	0x08013fa4
 8001d68:	2000313c 	.word	0x2000313c
 8001d6c:	2000320c 	.word	0x2000320c
 8001d70:	08014648 	.word	0x08014648
 8001d74:	08014654 	.word	0x08014654
 8001d78:	08013fb0 	.word	0x08013fb0
		case mqtt_connect: {



			/*Connect to Mqtt Server*/
			if (mqttstartinfo == Modem::simA7672::mqtt_OK
 8001d7c:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	f040 8162 	bne.w	800204a <_Z9ModemTaskPv+0x632>
					&& mqttserverinfo != Modem::simA7672::mqtt_serverConnected) {
 8001d86:	f897 31be 	ldrb.w	r3, [r7, #446]	@ 0x1be
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	f000 815d 	beq.w	800204a <_Z9ModemTaskPv+0x632>

				mqttserverinfo = simA7672.mqttConnectServer(
 8001d90:	f897 11b8 	ldrb.w	r1, [r7, #440]	@ 0x1b8
 8001d94:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001d98:	334b      	adds	r3, #75	@ 0x4b
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	48ad      	ldr	r0, [pc, #692]	@ (8002054 <_Z9ModemTaskPv+0x63c>)
 8001d9e:	f001 fe2b 	bl	80039f8 <_ZN5Modem8simA767217mqttConnectServerEhPc>
 8001da2:	4603      	mov	r3, r0
 8001da4:	f887 31be 	strb.w	r3, [r7, #446]	@ 0x1be
						ModemData.mqtt_client_index, ModemData.serverAddr);

				if (mqttserverinfo == Modem::simA7672::mqtt_serverConnected) {
 8001da8:	f897 31be 	ldrb.w	r3, [r7, #446]	@ 0x1be
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d103      	bne.n	8001db8 <_Z9ModemTaskPv+0x3a0>

					mqtt_routine = mqtt_loop;
 8001db0:	2303      	movs	r3, #3
 8001db2:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd
					mqtt_routine = net_enable;
				}

			}

			break;
 8001db6:	e148      	b.n	800204a <_Z9ModemTaskPv+0x632>
					simA7672.mqttDisconnectServer(ModemData.mqtt_client_index);
 8001db8:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	48a5      	ldr	r0, [pc, #660]	@ (8002054 <_Z9ModemTaskPv+0x63c>)
 8001dc0:	f001 fe98 	bl	8003af4 <_ZN5Modem8simA767220mqttDisconnectServerEh>
					mqtt_routine = net_enable;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd
			break;
 8001dca:	e13e      	b.n	800204a <_Z9ModemTaskPv+0x632>
		}

		case mqtt_loop: {

			mqttserverinfo = simA7672.getmqttconnectionstatus(ModemData.serverAddr);
 8001dcc:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001dd0:	334b      	adds	r3, #75	@ 0x4b
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	489f      	ldr	r0, [pc, #636]	@ (8002054 <_Z9ModemTaskPv+0x63c>)
 8001dd6:	f001 fc03 	bl	80035e0 <_ZN5Modem8simA767223getmqttconnectionstatusEPc>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	f887 31be 	strb.w	r3, [r7, #446]	@ 0x1be
			mqtt_counter++;
 8001de0:	f897 31bc 	ldrb.w	r3, [r7, #444]	@ 0x1bc
 8001de4:	3301      	adds	r3, #1
 8001de6:	f887 31bc 	strb.w	r3, [r7, #444]	@ 0x1bc
			/*get retries as well as sometimes we can get some issue */
			if (mqttserverinfo != Modem::simA7672::mqtt_serverConnected && mqtt_counter > 3) {
 8001dea:	f897 31be 	ldrb.w	r3, [r7, #446]	@ 0x1be
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	d010      	beq.n	8001e14 <_Z9ModemTaskPv+0x3fc>
 8001df2:	f897 31bc 	ldrb.w	r3, [r7, #444]	@ 0x1bc
 8001df6:	2b03      	cmp	r3, #3
 8001df8:	d90c      	bls.n	8001e14 <_Z9ModemTaskPv+0x3fc>
				ModemData.internet = 0;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
				simA7672.mqttDisconnectServer(ModemData.mqtt_client_index);
 8001e00:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 8001e04:	4619      	mov	r1, r3
 8001e06:	4893      	ldr	r0, [pc, #588]	@ (8002054 <_Z9ModemTaskPv+0x63c>)
 8001e08:	f001 fe74 	bl	8003af4 <_ZN5Modem8simA767220mqttDisconnectServerEh>
				mqtt_routine = net_enable;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd
                      /*take flag to do something*/
				}
				simA7672.mqttunsubTopic(ModemData.mqtt_client_index,  ModemData.mqttSubTopic);
			}

			break;
 8001e12:	e11c      	b.n	800204e <_Z9ModemTaskPv+0x636>
			else if(mqttserverinfo == Modem::simA7672::mqtt_serverConnected )
 8001e14:	f897 31be 	ldrb.w	r3, [r7, #446]	@ 0x1be
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	f040 8118 	bne.w	800204e <_Z9ModemTaskPv+0x636>
				ModemData.internet = 1;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
				mqtt_counter = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	f887 31bc 	strb.w	r3, [r7, #444]	@ 0x1bc
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001e2a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001e2e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001e32:	691b      	ldr	r3, [r3, #16]
 8001e34:	663b      	str	r3, [r7, #96]	@ 0x60
						 ,ControlData.V_1
 8001e36:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001e3a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001e3e:	695b      	ldr	r3, [r3, #20]
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fb81 	bl	8000548 <__aeabi_f2d>
 8001e46:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
						 ,ControlData.V_2
 8001e4a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001e4e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001e52:	699b      	ldr	r3, [r3, #24]
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7fe fb77 	bl	8000548 <__aeabi_f2d>
 8001e5a:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
						 ,ControlData.V_3
 8001e5e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001e62:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001e66:	69db      	ldr	r3, [r3, #28]
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7fe fb6d 	bl	8000548 <__aeabi_f2d>
 8001e6e:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
						 ,ControlData.I_1
 8001e72:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001e76:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7fe fb63 	bl	8000548 <__aeabi_f2d>
 8001e82:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
						 ,ControlData.I_2
 8001e86:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001e8a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fb59 	bl	8000548 <__aeabi_f2d>
 8001e96:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
						 ,ControlData.I_3
 8001e9a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001e9e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7fe fb4f 	bl	8000548 <__aeabi_f2d>
 8001eaa:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
						 ,ControlData.P_1
 8001eae:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001eb2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7fe fb45 	bl	8000548 <__aeabi_f2d>
 8001ebe:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
						 ,ControlData.P_2
 8001ec2:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001ec6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7fe fb3b 	bl	8000548 <__aeabi_f2d>
 8001ed2:	e9c7 0108 	strd	r0, r1, [r7, #32]
						 ,ControlData.P_3
 8001ed6:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001eda:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001ede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7fe fb31 	bl	8000548 <__aeabi_f2d>
 8001ee6:	e9c7 0106 	strd	r0, r1, [r7, #24]
						 ,ControlData.Energy
 8001eea:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001eee:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7fe fb27 	bl	8000548 <__aeabi_f2d>
 8001efa:	4682      	mov	sl, r0
 8001efc:	468b      	mov	fp, r1
						 ,ControlData.Freq
 8001efe:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001f02:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe fb1d 	bl	8000548 <__aeabi_f2d>
 8001f0e:	4680      	mov	r8, r0
 8001f10:	4689      	mov	r9, r1
						 ,ControlData.sourceIdentification
 8001f12:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001f16:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001f1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001f1e:	617b      	str	r3, [r7, #20]
						 ,ControlData.fuelPer
 8001f20:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001f24:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001f28:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001f2c:	613b      	str	r3, [r7, #16]
						 ,ControlData.fuelConsp
 8001f2e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001f32:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001f36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7fe fb05 	bl	8000548 <__aeabi_f2d>
 8001f3e:	4604      	mov	r4, r0
 8001f40:	460d      	mov	r5, r1
 8001f42:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001f46:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001f4a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f4c:	60fa      	str	r2, [r7, #12]
 8001f4e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001f52:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001f56:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001f5e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001f62:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
 8001f64:	607e      	str	r6, [r7, #4]
 8001f66:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001f6a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001f6e:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8001f70:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001f74:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001f78:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8001f7a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001f7e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001f82:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001f84:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001f88:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f8e:	f107 066c 	add.w	r6, r7, #108	@ 0x6c
 8001f92:	9320      	str	r3, [sp, #128]	@ 0x80
 8001f94:	921f      	str	r2, [sp, #124]	@ 0x7c
 8001f96:	911e      	str	r1, [sp, #120]	@ 0x78
 8001f98:	901d      	str	r0, [sp, #116]	@ 0x74
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	921c      	str	r2, [sp, #112]	@ 0x70
 8001f9e:	68b9      	ldr	r1, [r7, #8]
 8001fa0:	911b      	str	r1, [sp, #108]	@ 0x6c
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	921a      	str	r2, [sp, #104]	@ 0x68
 8001fa6:	e9cd 4518 	strd	r4, r5, [sp, #96]	@ 0x60
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	9217      	str	r2, [sp, #92]	@ 0x5c
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	9216      	str	r2, [sp, #88]	@ 0x58
 8001fb2:	e9cd 8914 	strd	r8, r9, [sp, #80]	@ 0x50
 8001fb6:	e9cd ab12 	strd	sl, fp, [sp, #72]	@ 0x48
 8001fba:	ed97 7b06 	vldr	d7, [r7, #24]
 8001fbe:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8001fc2:	ed97 7b08 	vldr	d7, [r7, #32]
 8001fc6:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8001fca:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8001fce:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8001fd2:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8001fd6:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8001fda:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8001fde:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001fe2:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8001fe6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001fea:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8001fee:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001ff2:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8001ff6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001ffa:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8001ffe:	ed8d 7b00 	vstr	d7, [sp]
 8002002:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002004:	4632      	mov	r2, r6
 8002006:	4914      	ldr	r1, [pc, #80]	@ (8002058 <_Z9ModemTaskPv+0x640>)
 8002008:	4814      	ldr	r0, [pc, #80]	@ (800205c <_Z9ModemTaskPv+0x644>)
 800200a:	f00f fdcd 	bl	8011ba8 <siprintf>
				if(simA7672.mqttsubTopicAndRead(ModemData.mqtt_client_index, ModemData.mqttSubTopic, command_buffer,255) == Modem::simA7672::mqtt_msgrecv)
 800200e:	f897 11b8 	ldrb.w	r1, [r7, #440]	@ 0x1b8
 8002012:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8002016:	f103 02c3 	add.w	r2, r3, #195	@ 0xc3
 800201a:	23ff      	movs	r3, #255	@ 0xff
 800201c:	9300      	str	r3, [sp, #0]
 800201e:	4b10      	ldr	r3, [pc, #64]	@ (8002060 <_Z9ModemTaskPv+0x648>)
 8002020:	480c      	ldr	r0, [pc, #48]	@ (8002054 <_Z9ModemTaskPv+0x63c>)
 8002022:	f001 fde3 	bl	8003bec <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t>
 8002026:	4603      	mov	r3, r0
 8002028:	2b05      	cmp	r3, #5
				simA7672.mqttunsubTopic(ModemData.mqtt_client_index,  ModemData.mqttSubTopic);
 800202a:	f897 11b8 	ldrb.w	r1, [r7, #440]	@ 0x1b8
 800202e:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8002032:	33c3      	adds	r3, #195	@ 0xc3
 8002034:	461a      	mov	r2, r3
 8002036:	4807      	ldr	r0, [pc, #28]	@ (8002054 <_Z9ModemTaskPv+0x63c>)
 8002038:	f001 fe94 	bl	8003d64 <_ZN5Modem8simA767214mqttunsubTopicEhPc>
			break;
 800203c:	e007      	b.n	800204e <_Z9ModemTaskPv+0x636>
		}

		default:
			break;
 800203e:	bf00      	nop
 8002040:	e550      	b.n	8001ae4 <_Z9ModemTaskPv+0xcc>
			break;
 8002042:	bf00      	nop
 8002044:	e54e      	b.n	8001ae4 <_Z9ModemTaskPv+0xcc>
			break;
 8002046:	bf00      	nop
 8002048:	e54c      	b.n	8001ae4 <_Z9ModemTaskPv+0xcc>
			break;
 800204a:	bf00      	nop
 800204c:	e54a      	b.n	8001ae4 <_Z9ModemTaskPv+0xcc>
			break;
 800204e:	bf00      	nop
		simA7672.getSim(ModemData.pin);
 8002050:	e548      	b.n	8001ae4 <_Z9ModemTaskPv+0xcc>
 8002052:	bf00      	nop
 8002054:	20001ea0 	.word	0x20001ea0
 8002058:	08013fb8 	.word	0x08013fb8
 800205c:	200026a0 	.word	0x200026a0
 8002060:	20002ed0 	.word	0x20002ed0

08002064 <_Z41__static_initialization_and_destruction_0ii>:



	}

}
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d108      	bne.n	8002086 <_Z41__static_initialization_and_destruction_0ii+0x22>
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800207a:	4293      	cmp	r3, r2
 800207c:	d103      	bne.n	8002086 <_Z41__static_initialization_and_destruction_0ii+0x22>
Modem::simA7672 simA7672(&GSM_U);
 800207e:	4904      	ldr	r1, [pc, #16]	@ (8002090 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8002080:	4804      	ldr	r0, [pc, #16]	@ (8002094 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8002082:	f000 fc89 	bl	8002998 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef>
}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20003e30 	.word	0x20003e30
 8002094:	20001ea0 	.word	0x20001ea0

08002098 <_GLOBAL__sub_I_simA7672>:
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
 800209c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80020a0:	2001      	movs	r0, #1
 80020a2:	f7ff ffdf 	bl	8002064 <_Z41__static_initialization_and_destruction_0ii>
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <_ZN8UniqueID12CharToHexascEPhh>:


const char kaHexAsc[16] = {'0','1','2','3','4','5','6','7','8','9','A','B','C','D','E','F'};

void UniqueID::CharToHexasc(uint8_t *pPos, uint8_t Wert)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	70fb      	strb	r3, [r7, #3]
     *pPos++ = kaHexAsc[Wert >> 4];
 80020b4:	78fb      	ldrb	r3, [r7, #3]
 80020b6:	091b      	lsrs	r3, r3, #4
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	461a      	mov	r2, r3
 80020bc:	4b09      	ldr	r3, [pc, #36]	@ (80020e4 <_ZN8UniqueID12CharToHexascEPhh+0x3c>)
 80020be:	5c99      	ldrb	r1, [r3, r2]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	1c5a      	adds	r2, r3, #1
 80020c4:	607a      	str	r2, [r7, #4]
 80020c6:	460a      	mov	r2, r1
 80020c8:	701a      	strb	r2, [r3, #0]
     *pPos = kaHexAsc[Wert & 0x0f];
 80020ca:	78fb      	ldrb	r3, [r7, #3]
 80020cc:	f003 030f 	and.w	r3, r3, #15
 80020d0:	4a04      	ldr	r2, [pc, #16]	@ (80020e4 <_ZN8UniqueID12CharToHexascEPhh+0x3c>)
 80020d2:	5cd2      	ldrb	r2, [r2, r3]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	701a      	strb	r2, [r3, #0]
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	08014660 	.word	0x08014660

080020e8 <_ZN8UniqueID6GetUidEv>:

char *UniqueID::GetUid()
{
 80020e8:	b590      	push	{r4, r7, lr}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
	static uint8_t sUid[13];
	uint32_t iWafer;

	iWafer = HAL_GetUIDw1() & 0x00FFul;
 80020ee:	f006 fc6f 	bl	80089d0 <HAL_GetUIDw1>
 80020f2:	4603      	mov	r3, r0
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	607b      	str	r3, [r7, #4]
	// 7 lot numbers are already in ASCII
	*(uint32_t*) (&sUid[0]) = HAL_GetUIDw1() >> 8;
 80020f8:	f006 fc6a 	bl	80089d0 <HAL_GetUIDw1>
 80020fc:	4603      	mov	r3, r0
 80020fe:	4a1d      	ldr	r2, [pc, #116]	@ (8002174 <_ZN8UniqueID6GetUidEv+0x8c>)
 8002100:	0a1b      	lsrs	r3, r3, #8
 8002102:	6013      	str	r3, [r2, #0]
	*(uint32_t*) (&sUid[3]) = HAL_GetUIDw2();
 8002104:	4c1c      	ldr	r4, [pc, #112]	@ (8002178 <_ZN8UniqueID6GetUidEv+0x90>)
 8002106:	f006 fc6f 	bl	80089e8 <HAL_GetUIDw2>
 800210a:	4603      	mov	r3, r0
 800210c:	6023      	str	r3, [r4, #0]

	// Convert wafer number to 1 ASCII character
	if (iWafer >= 36)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2b23      	cmp	r3, #35	@ 0x23
 8002112:	d909      	bls.n	8002128 <_ZN8UniqueID6GetUidEv+0x40>
		sUid[7] = (iWafer >= 62) ? 'z' : ('a' + (iWafer - 36));
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2b3d      	cmp	r3, #61	@ 0x3d
 8002118:	bf28      	it	cs
 800211a:	233d      	movcs	r3, #61	@ 0x3d
 800211c:	b2db      	uxtb	r3, r3
 800211e:	333d      	adds	r3, #61	@ 0x3d
 8002120:	b2da      	uxtb	r2, r3
 8002122:	4b14      	ldr	r3, [pc, #80]	@ (8002174 <_ZN8UniqueID6GetUidEv+0x8c>)
 8002124:	71da      	strb	r2, [r3, #7]
 8002126:	e00b      	b.n	8002140 <_ZN8UniqueID6GetUidEv+0x58>
	// Display with 10 + 26 + 26 symbols
	else
		sUid[7] = ((iWafer >= 10) ? 'A' : '0') + iWafer;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2b09      	cmp	r3, #9
 800212c:	d901      	bls.n	8002132 <_ZN8UniqueID6GetUidEv+0x4a>
 800212e:	2241      	movs	r2, #65	@ 0x41
 8002130:	e000      	b.n	8002134 <_ZN8UniqueID6GetUidEv+0x4c>
 8002132:	2230      	movs	r2, #48	@ 0x30
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	b2db      	uxtb	r3, r3
 8002138:	4413      	add	r3, r2
 800213a:	b2da      	uxtb	r2, r3
 800213c:	4b0d      	ldr	r3, [pc, #52]	@ (8002174 <_ZN8UniqueID6GetUidEv+0x8c>)
 800213e:	71da      	strb	r2, [r3, #7]

	// Convert X and Y to 4 ASCII-HEX
	CharToHexasc(&sUid[8], (HAL_GetUIDw0() >> 16) & 0x00FFul);
 8002140:	f006 fc3a 	bl	80089b8 <HAL_GetUIDw0>
 8002144:	4603      	mov	r3, r0
 8002146:	0c1b      	lsrs	r3, r3, #16
 8002148:	b2db      	uxtb	r3, r3
 800214a:	4619      	mov	r1, r3
 800214c:	480b      	ldr	r0, [pc, #44]	@ (800217c <_ZN8UniqueID6GetUidEv+0x94>)
 800214e:	f7ff ffab 	bl	80020a8 <_ZN8UniqueID12CharToHexascEPhh>
	CharToHexasc(&sUid[10], HAL_GetUIDw0() & 0x00FFul);
 8002152:	f006 fc31 	bl	80089b8 <HAL_GetUIDw0>
 8002156:	4603      	mov	r3, r0
 8002158:	b2db      	uxtb	r3, r3
 800215a:	4619      	mov	r1, r3
 800215c:	4808      	ldr	r0, [pc, #32]	@ (8002180 <_ZN8UniqueID6GetUidEv+0x98>)
 800215e:	f7ff ffa3 	bl	80020a8 <_ZN8UniqueID12CharToHexascEPhh>
	sUid[12] = 0;
 8002162:	4b04      	ldr	r3, [pc, #16]	@ (8002174 <_ZN8UniqueID6GetUidEv+0x8c>)
 8002164:	2200      	movs	r2, #0
 8002166:	731a      	strb	r2, [r3, #12]
	return ((char*) sUid);
 8002168:	4b02      	ldr	r3, [pc, #8]	@ (8002174 <_ZN8UniqueID6GetUidEv+0x8c>)
}
 800216a:	4618      	mov	r0, r3
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	bd90      	pop	{r4, r7, pc}
 8002172:	bf00      	nop
 8002174:	200035f8 	.word	0x200035f8
 8002178:	200035fb 	.word	0x200035fb
 800217c:	20003600 	.word	0x20003600
 8002180:	20003602 	.word	0x20003602

08002184 <_Z11app_mainCppv>:




void app_mainCpp()
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0

	ModemTaskHandler.createTask();
 8002188:	480b      	ldr	r0, [pc, #44]	@ (80021b8 <_Z11app_mainCppv+0x34>)
 800218a:	f002 fec0 	bl	8004f0e <_ZN11System_Rtos14freertos_Tasks10createTaskEv>
	InverterTaskHandler.createTask();
 800218e:	480b      	ldr	r0, [pc, #44]	@ (80021bc <_Z11app_mainCppv+0x38>)
 8002190:	f002 febd 	bl	8004f0e <_ZN11System_Rtos14freertos_Tasks10createTaskEv>
    ControlTaskHandler.createTask();
 8002194:	480a      	ldr	r0, [pc, #40]	@ (80021c0 <_Z11app_mainCppv+0x3c>)
 8002196:	f002 feba 	bl	8004f0e <_ZN11System_Rtos14freertos_Tasks10createTaskEv>
    DisplayTaskHandler.createTask();
 800219a:	480a      	ldr	r0, [pc, #40]	@ (80021c4 <_Z11app_mainCppv+0x40>)
 800219c:	f002 feb7 	bl	8004f0e <_ZN11System_Rtos14freertos_Tasks10createTaskEv>

    ModemDataQueue.queueCreate();
 80021a0:	4809      	ldr	r0, [pc, #36]	@ (80021c8 <_Z11app_mainCppv+0x44>)
 80021a2:	f002 fee9 	bl	8004f78 <_ZN11System_Rtos15freertos_queues11queueCreateEv>
    ControlDataQueue.queueCreate();
 80021a6:	4809      	ldr	r0, [pc, #36]	@ (80021cc <_Z11app_mainCppv+0x48>)
 80021a8:	f002 fee6 	bl	8004f78 <_ZN11System_Rtos15freertos_queues11queueCreateEv>
    InverterDataQueue.queueCreate();
 80021ac:	4808      	ldr	r0, [pc, #32]	@ (80021d0 <_Z11app_mainCppv+0x4c>)
 80021ae:	f002 fee3 	bl	8004f78 <_ZN11System_Rtos15freertos_queues11queueCreateEv>



}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20002fd0 	.word	0x20002fd0
 80021bc:	20002ff4 	.word	0x20002ff4
 80021c0:	20003018 	.word	0x20003018
 80021c4:	2000303c 	.word	0x2000303c
 80021c8:	2000313c 	.word	0x2000313c
 80021cc:	2000320c 	.word	0x2000320c
 80021d0:	2000358c 	.word	0x2000358c

080021d4 <app_mainC>:
// All the functions that need to be used in C files transport from here
extern "C"
{

    void app_mainC()
    {
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
    	app_mainCpp();
 80021d8:	f7ff ffd4 	bl	8002184 <_Z11app_mainCppv>
    }
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}

080021e0 <_Z41__static_initialization_and_destruction_0ii>:


}
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af02      	add	r7, sp, #8
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d148      	bne.n	8002282 <_Z41__static_initialization_and_destruction_0ii+0xa2>
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d143      	bne.n	8002282 <_Z41__static_initialization_and_destruction_0ii+0xa2>
System_Rtos::freertos_Tasks ModemTaskHandler(ModemTask,"Modem",_StackSize_Modem, (void*) 1,24);
 80021fa:	2318      	movs	r3, #24
 80021fc:	9301      	str	r3, [sp, #4]
 80021fe:	2301      	movs	r3, #1
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002206:	4a21      	ldr	r2, [pc, #132]	@ (800228c <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8002208:	4921      	ldr	r1, [pc, #132]	@ (8002290 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 800220a:	4822      	ldr	r0, [pc, #136]	@ (8002294 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 800220c:	f002 fe5e 	bl	8004ecc <_ZN11System_Rtos14freertos_TasksC1EPFvPvEPKctS1_m>
System_Rtos::freertos_Tasks InverterTaskHandler(InverterTask,"Inverter",_StackSize_Inverter, (void*) 1,24);
 8002210:	2318      	movs	r3, #24
 8002212:	9301      	str	r3, [sp, #4]
 8002214:	2301      	movs	r3, #1
 8002216:	9300      	str	r3, [sp, #0]
 8002218:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800221c:	4a1e      	ldr	r2, [pc, #120]	@ (8002298 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 800221e:	491f      	ldr	r1, [pc, #124]	@ (800229c <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8002220:	481f      	ldr	r0, [pc, #124]	@ (80022a0 <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8002222:	f002 fe53 	bl	8004ecc <_ZN11System_Rtos14freertos_TasksC1EPFvPvEPKctS1_m>
System_Rtos::freertos_Tasks ControlTaskHandler(ControlTask,"Control",_StackSize_Control, (void*) 1,24);
 8002226:	2318      	movs	r3, #24
 8002228:	9301      	str	r3, [sp, #4]
 800222a:	2301      	movs	r3, #1
 800222c:	9300      	str	r3, [sp, #0]
 800222e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002232:	4a1c      	ldr	r2, [pc, #112]	@ (80022a4 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8002234:	491c      	ldr	r1, [pc, #112]	@ (80022a8 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 8002236:	481d      	ldr	r0, [pc, #116]	@ (80022ac <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8002238:	f002 fe48 	bl	8004ecc <_ZN11System_Rtos14freertos_TasksC1EPFvPvEPKctS1_m>
System_Rtos::freertos_Tasks DisplayTaskHandler(DisplayTask,"Display",_StackSize_Display, (void*) 1,24);
 800223c:	2318      	movs	r3, #24
 800223e:	9301      	str	r3, [sp, #4]
 8002240:	2301      	movs	r3, #1
 8002242:	9300      	str	r3, [sp, #0]
 8002244:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002248:	4a19      	ldr	r2, [pc, #100]	@ (80022b0 <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 800224a:	491a      	ldr	r1, [pc, #104]	@ (80022b4 <_Z41__static_initialization_and_destruction_0ii+0xd4>)
 800224c:	481a      	ldr	r0, [pc, #104]	@ (80022b8 <_Z41__static_initialization_and_destruction_0ii+0xd8>)
 800224e:	f002 fe3d 	bl	8004ecc <_ZN11System_Rtos14freertos_TasksC1EPFvPvEPKctS1_m>
System_Rtos::freertos_queues ModemDataQueue(1,sizeof(struct ModemData_Queue),	queuebuffer);
 8002252:	4b1a      	ldr	r3, [pc, #104]	@ (80022bc <_Z41__static_initialization_and_destruction_0ii+0xdc>)
 8002254:	22d9      	movs	r2, #217	@ 0xd9
 8002256:	2101      	movs	r1, #1
 8002258:	4819      	ldr	r0, [pc, #100]	@ (80022c0 <_Z41__static_initialization_and_destruction_0ii+0xe0>)
 800225a:	f002 fe72 	bl	8004f42 <_ZN11System_Rtos15freertos_queuesC1EttPh>
System_Rtos::freertos_queues ControlDataQueue(1,sizeof(struct ControlData_Queue),	queuebuffer_1);
 800225e:	4b19      	ldr	r3, [pc, #100]	@ (80022c4 <_Z41__static_initialization_and_destruction_0ii+0xe4>)
 8002260:	2274      	movs	r2, #116	@ 0x74
 8002262:	2101      	movs	r1, #1
 8002264:	4818      	ldr	r0, [pc, #96]	@ (80022c8 <_Z41__static_initialization_and_destruction_0ii+0xe8>)
 8002266:	f002 fe6c 	bl	8004f42 <_ZN11System_Rtos15freertos_queuesC1EttPh>
System_Rtos::freertos_queues InverterDataQueue(1,sizeof(struct InverterData_Queue),	queuebuffer_2);
 800226a:	4b18      	ldr	r3, [pc, #96]	@ (80022cc <_Z41__static_initialization_and_destruction_0ii+0xec>)
 800226c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8002270:	2101      	movs	r1, #1
 8002272:	4817      	ldr	r0, [pc, #92]	@ (80022d0 <_Z41__static_initialization_and_destruction_0ii+0xf0>)
 8002274:	f002 fe65 	bl	8004f42 <_ZN11System_Rtos15freertos_queuesC1EttPh>
System_rtc::stmRTC stmRTC(&hrtc,5);
 8002278:	2205      	movs	r2, #5
 800227a:	4916      	ldr	r1, [pc, #88]	@ (80022d4 <_Z41__static_initialization_and_destruction_0ii+0xf4>)
 800227c:	4816      	ldr	r0, [pc, #88]	@ (80022d8 <_Z41__static_initialization_and_destruction_0ii+0xf8>)
 800227e:	f002 ff18 	bl	80050b2 <_ZN10System_rtc6stmRTCC1EP17RTC_HandleTypeDefa>
}
 8002282:	bf00      	nop
 8002284:	3708      	adds	r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	08014294 	.word	0x08014294
 8002290:	08001a19 	.word	0x08001a19
 8002294:	20002fd0 	.word	0x20002fd0
 8002298:	0801429c 	.word	0x0801429c
 800229c:	080015f9 	.word	0x080015f9
 80022a0:	20002ff4 	.word	0x20002ff4
 80022a4:	080142a8 	.word	0x080142a8
 80022a8:	08000f79 	.word	0x08000f79
 80022ac:	20003018 	.word	0x20003018
 80022b0:	080142b0 	.word	0x080142b0
 80022b4:	080014b1 	.word	0x080014b1
 80022b8:	2000303c 	.word	0x2000303c
 80022bc:	20003060 	.word	0x20003060
 80022c0:	2000313c 	.word	0x2000313c
 80022c4:	20003198 	.word	0x20003198
 80022c8:	2000320c 	.word	0x2000320c
 80022cc:	20003268 	.word	0x20003268
 80022d0:	2000358c 	.word	0x2000358c
 80022d4:	20003c94 	.word	0x20003c94
 80022d8:	200035e8 	.word	0x200035e8

080022dc <_GLOBAL__sub_I_ModemTaskHandler>:
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
 80022e0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80022e4:	2001      	movs	r0, #1
 80022e6:	f7ff ff7b 	bl	80021e0 <_Z41__static_initialization_and_destruction_0ii>
 80022ea:	bd80      	pop	{r7, pc}

080022ec <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft>:
struct Voltronic::classInstanceRecorder Voltronic::ClassInstances[numberofuart] =
		{ nullptr };

uint8_t Voltronic::ClassInstanceIncrementer = 0;

Voltronic::Voltronic(UART_HandleTypeDef *huart, GPIO_TypeDef *GPIOx,
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
 80022f8:	807b      	strh	r3, [r7, #2]
		uint16_t GPIO_Pin) :
		GlobalTxBufs { Voltronic::Txbuffer }, GlobalRxBufs { Voltronic::Rxbuffer }, serial_(
				huart), checking() {
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	4618      	mov	r0, r3
 80022fe:	23ff      	movs	r3, #255	@ 0xff
 8002300:	461a      	mov	r2, r3
 8002302:	2100      	movs	r1, #0
 8002304:	f00f fcb3 	bl	8011c6e <memset>
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	33ff      	adds	r3, #255	@ 0xff
 800230c:	22ff      	movs	r2, #255	@ 0xff
 800230e:	2100      	movs	r1, #0
 8002310:	4618      	mov	r0, r3
 8002312:	f00f fcac 	bl	8011c6e <memset>
		GlobalTxBufs { Voltronic::Txbuffer }, GlobalRxBufs { Voltronic::Rxbuffer }, serial_(
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	f103 02ff 	add.w	r2, r3, #255	@ 0xff
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 8002330:	68b9      	ldr	r1, [r7, #8]
 8002332:	4618      	mov	r0, r3
 8002334:	f003 f8c3 	bl	80054be <_ZN13System_serial6serialC1EP20__UART_HandleTypeDef>
				huart), checking() {
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 800233e:	4618      	mov	r0, r3
 8002340:	f003 f91f 	bl	8005582 <_ZN10System_sys16Parsing_CheckingC1Ev>

	Voltronic::ClassInstances[ClassInstanceIncrementer].huart = huart;
 8002344:	4b1a      	ldr	r3, [pc, #104]	@ (80023b0 <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft+0xc4>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	4619      	mov	r1, r3
 800234a:	4a1a      	ldr	r2, [pc, #104]	@ (80023b4 <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft+0xc8>)
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	Voltronic::ClassInstances[ClassInstanceIncrementer].Instance = this;
 8002352:	4b17      	ldr	r3, [pc, #92]	@ (80023b0 <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft+0xc4>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	4a17      	ldr	r2, [pc, #92]	@ (80023b4 <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft+0xc8>)
 8002358:	00db      	lsls	r3, r3, #3
 800235a:	4413      	add	r3, r2
 800235c:	68fa      	ldr	r2, [r7, #12]
 800235e:	605a      	str	r2, [r3, #4]

	Voltronic::ClassInstanceIncrementer++;
 8002360:	4b13      	ldr	r3, [pc, #76]	@ (80023b0 <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft+0xc4>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	3301      	adds	r3, #1
 8002366:	b2da      	uxtb	r2, r3
 8002368:	4b11      	ldr	r3, [pc, #68]	@ (80023b0 <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft+0xc4>)
 800236a:	701a      	strb	r2, [r3, #0]
	if (Voltronic::ClassInstanceIncrementer > numberofuart) {
 800236c:	4b10      	ldr	r3, [pc, #64]	@ (80023b0 <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft+0xc4>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	2b03      	cmp	r3, #3
 8002372:	d902      	bls.n	800237a <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft+0x8e>
		Voltronic::ClassInstanceIncrementer = 0;
 8002374:	4b0e      	ldr	r3, [pc, #56]	@ (80023b0 <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft+0xc4>)
 8002376:	2200      	movs	r2, #0
 8002378:	701a      	strb	r2, [r3, #0]
	}

	setInverterCallback(Voltronic::RxCBStatic, Voltronic::TxCBStatic);
 800237a:	490f      	ldr	r1, [pc, #60]	@ (80023b8 <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft+0xcc>)
 800237c:	480f      	ldr	r0, [pc, #60]	@ (80023bc <_ZN8Inverter9VoltronicC1EP20__UART_HandleTypeDefP12GPIO_TypeDeft+0xd0>)
 800237e:	f002 ff45 	bl	800520c <_Z19setInverterCallbackPFvP20__UART_HandleTypeDefhEPFvS0_E>

	DE_Port_ = GPIOx;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
	DE_Pin_ = GPIO_Pin;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	887a      	ldrh	r2, [r7, #2]
 800238e:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
	Disable_DE
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f8d3 020c 	ldr.w	r0, [r3, #524]	@ 0x20c
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 800239e:	2200      	movs	r2, #0
 80023a0:	4619      	mov	r1, r3
 80023a2:	f007 fffd 	bl	800a3a0 <HAL_GPIO_WritePin>
	; // lower the DE         NAK
}
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	4618      	mov	r0, r3
 80023aa:	3710      	adds	r7, #16
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	20003620 	.word	0x20003620
 80023b4:	20003608 	.word	0x20003608
 80023b8:	08002985 	.word	0x08002985
 80023bc:	08002921 	.word	0x08002921

080023c0 <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c>:
void Voltronic::Model_Inquiry(char *Model) {
	//status stat = Voltronic_OK;

}

void Voltronic::DeviceStat_Inquiry_qpigs(char buf[24][10]) {
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b088      	sub	sp, #32
 80023c4:	af02      	add	r7, sp, #8
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
	uint16_t len;
	uint8_t i = 0;
 80023ca:	2300      	movs	r3, #0
 80023cc:	75fb      	strb	r3, [r7, #23]
	status stat = Voltronic_OK;
 80023ce:	2300      	movs	r3, #0
 80023d0:	73fb      	strb	r3, [r7, #15]
	uint8_t *current;
	PrepRxTx(DevGenStatus, sizeof(DevGenStatus) - 1, 1000, _CR, 1);
 80023d2:	2301      	movs	r3, #1
 80023d4:	9301      	str	r3, [sp, #4]
 80023d6:	230d      	movs	r3, #13
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023de:	2206      	movs	r2, #6
 80023e0:	4931      	ldr	r1, [pc, #196]	@ (80024a8 <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xe8>)
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f000 f8f4 	bl	80025d0 <_ZN8Inverter9Voltronic8PrepRxTxEPKhtthh>
	stat = check_eventTimeout(rx_evt, 1200);
 80023e8:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80023ec:	2100      	movs	r1, #0
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f000 f9e3 	bl	80027ba <_ZN8Inverter9Voltronic18check_eventTimeoutENS0_9eventTypeEt>
 80023f4:	4603      	mov	r3, r0
 80023f6:	73fb      	strb	r3, [r7, #15]
	if (stat == Voltronic_OK) {
 80023f8:	7bfb      	ldrb	r3, [r7, #15]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d13a      	bne.n	8002474 <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xb4>

		if (Rxbuffer[0] == '(' && Rxbuffer[1] != 'N' && Rxbuffer[2] != 'A'
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	2b28      	cmp	r3, #40	@ 0x28
 8002404:	d136      	bne.n	8002474 <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xb4>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	785b      	ldrb	r3, [r3, #1]
 800240a:	2b4e      	cmp	r3, #78	@ 0x4e
 800240c:	d032      	beq.n	8002474 <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xb4>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	789b      	ldrb	r3, [r3, #2]
 8002412:	2b41      	cmp	r3, #65	@ 0x41
 8002414:	d02e      	beq.n	8002474 <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xb4>
				&& Rxbuffer[3] != 'K') {
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	78db      	ldrb	r3, [r3, #3]
 800241a:	2b4b      	cmp	r3, #75	@ 0x4b
 800241c:	d02a      	beq.n	8002474 <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xb4>
			current = Rxbuffer;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	613b      	str	r3, [r7, #16]
			while (i < 24
 8002422:	e007      	b.n	8002434 <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0x74>
					&& checking.extractdatainsegments(
							reinterpret_cast<char*>(current), buf[i], 10, &len,
							' ') == checking.sys_ok) {
				current += len; //increment buffer to next position we got from function
 8002424:	89bb      	ldrh	r3, [r7, #12]
 8002426:	461a      	mov	r2, r3
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	4413      	add	r3, r2
 800242c:	613b      	str	r3, [r7, #16]
				i++;
 800242e:	7dfb      	ldrb	r3, [r7, #23]
 8002430:	3301      	adds	r3, #1
 8002432:	75fb      	strb	r3, [r7, #23]
					&& checking.extractdatainsegments(
 8002434:	7dfb      	ldrb	r3, [r7, #23]
 8002436:	2b17      	cmp	r3, #23
 8002438:	d818      	bhi.n	800246c <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xac>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f503 7006 	add.w	r0, r3, #536	@ 0x218
							reinterpret_cast<char*>(current), buf[i], 10, &len,
 8002440:	7dfa      	ldrb	r2, [r7, #23]
 8002442:	4613      	mov	r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	4413      	add	r3, r2
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	461a      	mov	r2, r3
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	441a      	add	r2, r3
					&& checking.extractdatainsegments(
 8002450:	2320      	movs	r3, #32
 8002452:	9301      	str	r3, [sp, #4]
 8002454:	f107 030c 	add.w	r3, r7, #12
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	230a      	movs	r3, #10
 800245c:	6939      	ldr	r1, [r7, #16]
 800245e:	f003 f9dc 	bl	800581a <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d101      	bne.n	800246c <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xac>
 8002468:	2301      	movs	r3, #1
 800246a:	e000      	b.n	800246e <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xae>
 800246c:	2300      	movs	r3, #0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1d8      	bne.n	8002424 <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0x64>
			}

			return;
 8002472:	e015      	b.n	80024a0 <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xe0>
		}

	}

	/*will reach this point only if something is not right*/
	i = 0;
 8002474:	2300      	movs	r3, #0
 8002476:	75fb      	strb	r3, [r7, #23]
	while (i < 24) {
 8002478:	e00f      	b.n	800249a <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xda>
		std::strncpy(buf[i], "0", 2);
 800247a:	7dfa      	ldrb	r2, [r7, #23]
 800247c:	4613      	mov	r3, r2
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	4413      	add	r3, r2
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	461a      	mov	r2, r3
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	4413      	add	r3, r2
 800248a:	4908      	ldr	r1, [pc, #32]	@ (80024ac <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xec>)
 800248c:	461a      	mov	r2, r3
 800248e:	460b      	mov	r3, r1
 8002490:	881b      	ldrh	r3, [r3, #0]
 8002492:	8013      	strh	r3, [r2, #0]
		i++;
 8002494:	7dfb      	ldrb	r3, [r7, #23]
 8002496:	3301      	adds	r3, #1
 8002498:	75fb      	strb	r3, [r7, #23]
	while (i < 24) {
 800249a:	7dfb      	ldrb	r3, [r7, #23]
 800249c:	2b17      	cmp	r3, #23
 800249e:	d9ec      	bls.n	800247a <_ZN8Inverter9Voltronic24DeviceStat_Inquiry_qpigsEPA10_c+0xba>
	}

}
 80024a0:	3718      	adds	r7, #24
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	08014670 	.word	0x08014670
 80024ac:	080142c0 	.word	0x080142c0

080024b0 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh>:
		i++;
	}

}

void Voltronic::DeviceStat_Inquiry_mode(uint8_t *mode) {
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b088      	sub	sp, #32
 80024b4:	af02      	add	r7, sp, #8
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
	uint16_t len;
	uint8_t i = 0;
 80024ba:	2300      	movs	r3, #0
 80024bc:	75fb      	strb	r3, [r7, #23]
	status stat = Voltronic_OK;
 80024be:	2300      	movs	r3, #0
 80024c0:	75bb      	strb	r3, [r7, #22]
	uint8_t *current;
	char buf[5];
	PrepRxTx(DevModeInquiry, sizeof(DevModeInquiry) - 1, 1000, _CR, 1);
 80024c2:	2301      	movs	r3, #1
 80024c4:	9301      	str	r3, [sp, #4]
 80024c6:	230d      	movs	r3, #13
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024ce:	2205      	movs	r2, #5
 80024d0:	493e      	ldr	r1, [pc, #248]	@ (80025cc <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x11c>)
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 f87c 	bl	80025d0 <_ZN8Inverter9Voltronic8PrepRxTxEPKhtthh>
	stat = check_eventTimeout(rx_evt, 1200);
 80024d8:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80024dc:	2100      	movs	r1, #0
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f000 f96b 	bl	80027ba <_ZN8Inverter9Voltronic18check_eventTimeoutENS0_9eventTypeEt>
 80024e4:	4603      	mov	r3, r0
 80024e6:	75bb      	strb	r3, [r7, #22]
	if (stat == Voltronic_OK) {
 80024e8:	7dbb      	ldrb	r3, [r7, #22]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d16b      	bne.n	80025c6 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x116>

		if (Rxbuffer[0] == '(' && Rxbuffer[1] != 'N' && Rxbuffer[2] != 'A'
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	2b28      	cmp	r3, #40	@ 0x28
 80024f4:	d167      	bne.n	80025c6 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x116>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	785b      	ldrb	r3, [r3, #1]
 80024fa:	2b4e      	cmp	r3, #78	@ 0x4e
 80024fc:	d063      	beq.n	80025c6 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x116>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	789b      	ldrb	r3, [r3, #2]
 8002502:	2b41      	cmp	r3, #65	@ 0x41
 8002504:	d05f      	beq.n	80025c6 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x116>
				&& Rxbuffer[3] != 'K') {
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	78db      	ldrb	r3, [r3, #3]
 800250a:	2b4b      	cmp	r3, #75	@ 0x4b
 800250c:	d05b      	beq.n	80025c6 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x116>
			current = Rxbuffer;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	613b      	str	r3, [r7, #16]
			if (checking.extractdatainsegments(reinterpret_cast<char*>(current),
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f503 7006 	add.w	r0, r3, #536	@ 0x218
 8002518:	f107 0208 	add.w	r2, r7, #8
 800251c:	2320      	movs	r3, #32
 800251e:	9301      	str	r3, [sp, #4]
 8002520:	f107 030e 	add.w	r3, r7, #14
 8002524:	9300      	str	r3, [sp, #0]
 8002526:	2302      	movs	r3, #2
 8002528:	6939      	ldr	r1, [r7, #16]
 800252a:	f003 f976 	bl	800581a <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth>
 800252e:	4603      	mov	r3, r0
					buf, 2, &len, ' ') == checking.sys_ok) {
 8002530:	2b00      	cmp	r3, #0
 8002532:	bf0c      	ite	eq
 8002534:	2301      	moveq	r3, #1
 8002536:	2300      	movne	r3, #0
 8002538:	b2db      	uxtb	r3, r3
			if (checking.extractdatainsegments(reinterpret_cast<char*>(current),
 800253a:	2b00      	cmp	r3, #0
 800253c:	d043      	beq.n	80025c6 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x116>

				switch (static_cast<invertermode>(buf[0])) {
 800253e:	7a3b      	ldrb	r3, [r7, #8]
 8002540:	3b42      	subs	r3, #66	@ 0x42
 8002542:	2b11      	cmp	r3, #17
 8002544:	d83e      	bhi.n	80025c4 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x114>
 8002546:	a201      	add	r2, pc, #4	@ (adr r2, 800254c <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x9c>)
 8002548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800254c:	080025ad 	.word	0x080025ad
 8002550:	080025c5 	.word	0x080025c5
 8002554:	080025bd 	.word	0x080025bd
 8002558:	080025c5 	.word	0x080025c5
 800255c:	080025b5 	.word	0x080025b5
 8002560:	080025c5 	.word	0x080025c5
 8002564:	080025c5 	.word	0x080025c5
 8002568:	080025c5 	.word	0x080025c5
 800256c:	080025c5 	.word	0x080025c5
 8002570:	080025c5 	.word	0x080025c5
 8002574:	080025a5 	.word	0x080025a5
 8002578:	080025c5 	.word	0x080025c5
 800257c:	080025c5 	.word	0x080025c5
 8002580:	080025c5 	.word	0x080025c5
 8002584:	08002595 	.word	0x08002595
 8002588:	080025c5 	.word	0x080025c5
 800258c:	080025c5 	.word	0x080025c5
 8002590:	0800259d 	.word	0x0800259d
				case invertermode::PowerOnMode: {
					*mode = 1;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	2201      	movs	r2, #1
 8002598:	701a      	strb	r2, [r3, #0]
					break;
 800259a:	e014      	b.n	80025c6 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x116>
				}

				case invertermode::StandByMode: {
					*mode = 2;
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	2202      	movs	r2, #2
 80025a0:	701a      	strb	r2, [r3, #0]
					break;
 80025a2:	e010      	b.n	80025c6 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x116>
				}

				case invertermode::LineMode: {
					*mode = 3;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	2203      	movs	r2, #3
 80025a8:	701a      	strb	r2, [r3, #0]
					break;
 80025aa:	e00c      	b.n	80025c6 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x116>
				}

				case invertermode::BatteryMode: {
					*mode = 4;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	2204      	movs	r2, #4
 80025b0:	701a      	strb	r2, [r3, #0]
					break;
 80025b2:	e008      	b.n	80025c6 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x116>
				}

				case invertermode::FaultMode: {
					*mode = 5;
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	2205      	movs	r2, #5
 80025b8:	701a      	strb	r2, [r3, #0]
					break;
 80025ba:	e004      	b.n	80025c6 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x116>
				}

				case invertermode::ShutdownMode: {
					*mode = 6;
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	2206      	movs	r2, #6
 80025c0:	701a      	strb	r2, [r3, #0]
					break;
 80025c2:	e000      	b.n	80025c6 <_ZN8Inverter9Voltronic23DeviceStat_Inquiry_modeEPh+0x116>
				}

				}

				return;
 80025c4:	bf00      	nop
			}
		}

	}
}
 80025c6:	3718      	adds	r7, #24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	08014678 	.word	0x08014678

080025d0 <_ZN8Inverter9Voltronic8PrepRxTxEPKhtthh>:

void Voltronic::PrepRxTx(const uint8_t *Txbuf, uint16_t len, uint16_t timeout,
		uint8_t end_char, uint8_t cal_crc) {
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b086      	sub	sp, #24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	4611      	mov	r1, r2
 80025dc:	461a      	mov	r2, r3
 80025de:	460b      	mov	r3, r1
 80025e0:	80fb      	strh	r3, [r7, #6]
 80025e2:	4613      	mov	r3, r2
 80025e4:	80bb      	strh	r3, [r7, #4]

	memset(Rxbuffer, 0, BufferLen);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	22ff      	movs	r2, #255	@ 0xff
 80025ea:	2100      	movs	r1, #0
 80025ec:	4618      	mov	r0, r3
 80025ee:	f00f fb3e 	bl	8011c6e <memset>
	memset(Txbuffer, 0, BufferLen);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	33ff      	adds	r3, #255	@ 0xff
 80025f6:	22ff      	movs	r2, #255	@ 0xff
 80025f8:	2100      	movs	r1, #0
 80025fa:	4618      	mov	r0, r3
 80025fc:	f00f fb37 	bl	8011c6e <memset>
	rst_event(rx_evt);
 8002600:	2100      	movs	r1, #0
 8002602:	68f8      	ldr	r0, [r7, #12]
 8002604:	f000 f899 	bl	800273a <_ZN8Inverter9Voltronic9rst_eventENS0_9eventTypeE>
	rst_event(tx_evt);
 8002608:	2101      	movs	r1, #1
 800260a:	68f8      	ldr	r0, [r7, #12]
 800260c:	f000 f895 	bl	800273a <_ZN8Inverter9Voltronic9rst_eventENS0_9eventTypeE>

	Rx_info.EndChar = end_char;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002616:	f883 222a 	strb.w	r2, [r3, #554]	@ 0x22a
	Rx_info.Rx = Rxbuffer;
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	Rx_info.Rxcount = 0;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2200      	movs	r2, #0
 8002626:	f8a3 2220 	strh.w	r2, [r3, #544]	@ 0x220
	serial_.RxintEn(Rx_info.Rx, BufferLen);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f503 7005 	add.w	r0, r3, #532	@ 0x214
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8002636:	22ff      	movs	r2, #255	@ 0xff
 8002638:	4619      	mov	r1, r3
 800263a:	f002 ff75 	bl	8005528 <_ZN13System_serial6serial7RxintEnEPht>

	if (cal_crc == 1) {
 800263e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002642:	2b01      	cmp	r3, #1
 8002644:	d13e      	bne.n	80026c4 <_ZN8Inverter9Voltronic8PrepRxTxEPKhtthh+0xf4>
		uint16_t crc = CRC16_cal(Txbuf, len - 1);
 8002646:	88fb      	ldrh	r3, [r7, #6]
 8002648:	3b01      	subs	r3, #1
 800264a:	b29b      	uxth	r3, r3
 800264c:	461a      	mov	r2, r3
 800264e:	68b9      	ldr	r1, [r7, #8]
 8002650:	68f8      	ldr	r0, [r7, #12]
 8002652:	f000 f8ee 	bl	8002832 <_ZN8Inverter9Voltronic9CRC16_calEPKht>
 8002656:	4603      	mov	r3, r0
 8002658:	82fb      	strh	r3, [r7, #22]
		memcpy(Txbuffer, Txbuf, len - 1);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	f103 00ff 	add.w	r0, r3, #255	@ 0xff
 8002660:	88fb      	ldrh	r3, [r7, #6]
 8002662:	3b01      	subs	r3, #1
 8002664:	461a      	mov	r2, r3
 8002666:	68b9      	ldr	r1, [r7, #8]
 8002668:	f00f fc15 	bl	8011e96 <memcpy>
		breaking_bits.w = crc;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8afa      	ldrh	r2, [r7, #22]
 8002670:	f8a3 2208 	strh.w	r2, [r3, #520]	@ 0x208
		Txbuffer[len - 1] = breaking_bits.bytes.Hb;
 8002674:	88fb      	ldrh	r3, [r7, #6]
 8002676:	3b01      	subs	r3, #1
 8002678:	68fa      	ldr	r2, [r7, #12]
 800267a:	f892 1209 	ldrb.w	r1, [r2, #521]	@ 0x209
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	4413      	add	r3, r2
 8002682:	460a      	mov	r2, r1
 8002684:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		len = len + 1;
 8002688:	88fb      	ldrh	r3, [r7, #6]
 800268a:	3301      	adds	r3, #1
 800268c:	80fb      	strh	r3, [r7, #6]
		Txbuffer[len - 1] = breaking_bits.bytes.Lb;
 800268e:	88fb      	ldrh	r3, [r7, #6]
 8002690:	3b01      	subs	r3, #1
 8002692:	68fa      	ldr	r2, [r7, #12]
 8002694:	f892 1208 	ldrb.w	r1, [r2, #520]	@ 0x208
 8002698:	68fa      	ldr	r2, [r7, #12]
 800269a:	4413      	add	r3, r2
 800269c:	460a      	mov	r2, r1
 800269e:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		len = len + 1;
 80026a2:	88fb      	ldrh	r3, [r7, #6]
 80026a4:	3301      	adds	r3, #1
 80026a6:	80fb      	strh	r3, [r7, #6]
		Txbuffer[len - 1] = _CR;
 80026a8:	88fb      	ldrh	r3, [r7, #6]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	68fa      	ldr	r2, [r7, #12]
 80026ae:	4413      	add	r3, r2
 80026b0:	220d      	movs	r2, #13
 80026b2:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		Txbuffer[len] = _EOS;
 80026b6:	88fb      	ldrh	r3, [r7, #6]
 80026b8:	68fa      	ldr	r2, [r7, #12]
 80026ba:	4413      	add	r3, r2
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
 80026c2:	e006      	b.n	80026d2 <_ZN8Inverter9Voltronic8PrepRxTxEPKhtthh+0x102>
	} else {
		memcpy(Txbuffer, Txbuf, len);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	33ff      	adds	r3, #255	@ 0xff
 80026c8:	88fa      	ldrh	r2, [r7, #6]
 80026ca:	68b9      	ldr	r1, [r7, #8]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f00f fbe2 	bl	8011e96 <memcpy>
	}

	Enable_DE
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	f8d3 020c 	ldr.w	r0, [r3, #524]	@ 0x20c
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 80026de:	2201      	movs	r2, #1
 80026e0:	4619      	mov	r1, r3
 80026e2:	f007 fe5d 	bl	800a3a0 <HAL_GPIO_WritePin>
	;
	serial_.TransmitData(Txbuffer, len, timeout);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f503 7005 	add.w	r0, r3, #532	@ 0x214
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f103 01ff 	add.w	r1, r3, #255	@ 0xff
 80026f2:	88bb      	ldrh	r3, [r7, #4]
 80026f4:	88fa      	ldrh	r2, [r7, #6]
 80026f6:	f002 ff04 	bl	8005502 <_ZN13System_serial6serial12TransmitDataEPKhtm>
	Disable_DE
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f8d3 020c 	ldr.w	r0, [r3, #524]	@ 0x20c
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8002706:	2200      	movs	r2, #0
 8002708:	4619      	mov	r1, r3
 800270a:	f007 fe49 	bl	800a3a0 <HAL_GPIO_WritePin>
	;
}
 800270e:	bf00      	nop
 8002710:	3718      	adds	r7, #24
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <_ZN8Inverter9Voltronic9set_eventENS0_9eventTypeE>:

inline void Voltronic::set_event(enum eventType event) {
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
 800271e:	460b      	mov	r3, r1
 8002720:	70fb      	strb	r3, [r7, #3]
	Event[event] = 1;
 8002722:	78fb      	ldrb	r3, [r7, #3]
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	4413      	add	r3, r2
 8002728:	2201      	movs	r2, #1
 800272a:	f883 222c 	strb.w	r2, [r3, #556]	@ 0x22c
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr

0800273a <_ZN8Inverter9Voltronic9rst_eventENS0_9eventTypeE>:
inline void Voltronic::rst_event(enum eventType event) {
 800273a:	b480      	push	{r7}
 800273c:	b083      	sub	sp, #12
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
 8002742:	460b      	mov	r3, r1
 8002744:	70fb      	strb	r3, [r7, #3]
	Event[event] = 0;
 8002746:	78fb      	ldrb	r3, [r7, #3]
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	4413      	add	r3, r2
 800274c:	2200      	movs	r2, #0
 800274e:	f883 222c 	strb.w	r2, [r3, #556]	@ 0x22c
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr

0800275e <_ZN8Inverter9Voltronic11check_eventENS0_9eventTypeE>:
enum Voltronic::status Voltronic::check_event(enum eventType event) {
 800275e:	b480      	push	{r7}
 8002760:	b085      	sub	sp, #20
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
 8002766:	460b      	mov	r3, r1
 8002768:	70fb      	strb	r3, [r7, #3]

	status stat = Voltronic_OK;
 800276a:	2300      	movs	r3, #0
 800276c:	73fb      	strb	r3, [r7, #15]

	if (Event[event]) {
 800276e:	78fb      	ldrb	r3, [r7, #3]
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	4413      	add	r3, r2
 8002774:	f893 322c 	ldrb.w	r3, [r3, #556]	@ 0x22c
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	bf14      	ite	ne
 800277e:	2301      	movne	r3, #1
 8002780:	2300      	moveq	r3, #0
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b00      	cmp	r3, #0
 8002786:	d002      	beq.n	800278e <_ZN8Inverter9Voltronic11check_eventENS0_9eventTypeE+0x30>
		stat = Voltronic_OK;
 8002788:	2300      	movs	r3, #0
 800278a:	73fb      	strb	r3, [r7, #15]
 800278c:	e00e      	b.n	80027ac <_ZN8Inverter9Voltronic11check_eventENS0_9eventTypeE+0x4e>
	} else if (!Event[event]) {
 800278e:	78fb      	ldrb	r3, [r7, #3]
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	4413      	add	r3, r2
 8002794:	f893 322c 	ldrb.w	r3, [r3, #556]	@ 0x22c
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b00      	cmp	r3, #0
 800279c:	bf0c      	ite	eq
 800279e:	2301      	moveq	r3, #1
 80027a0:	2300      	movne	r3, #0
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <_ZN8Inverter9Voltronic11check_eventENS0_9eventTypeE+0x4e>
		stat = Voltronic_ERR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	73fb      	strb	r3, [r7, #15]
	}

	return stat;
 80027ac:	7bfb      	ldrb	r3, [r7, #15]

}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3714      	adds	r7, #20
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr

080027ba <_ZN8Inverter9Voltronic18check_eventTimeoutENS0_9eventTypeEt>:

	return stat;

}
enum Voltronic::status Voltronic::check_eventTimeout(enum eventType event,
		uint16_t timeout) {
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b084      	sub	sp, #16
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
 80027c2:	460b      	mov	r3, r1
 80027c4:	70fb      	strb	r3, [r7, #3]
 80027c6:	4613      	mov	r3, r2
 80027c8:	803b      	strh	r3, [r7, #0]
	status stat = Voltronic_OK;
 80027ca:	2300      	movs	r3, #0
 80027cc:	73fb      	strb	r3, [r7, #15]
	uint32_t prev_time = 0;
 80027ce:	2300      	movs	r3, #0
 80027d0:	60bb      	str	r3, [r7, #8]

	prev_time = HAL_GetTick(); //we get new time before going into while
 80027d2:	f006 f8e5 	bl	80089a0 <HAL_GetTick>
 80027d6:	60b8      	str	r0, [r7, #8]
	while ((check_event(event) != Voltronic_OK)
 80027d8:	e002      	b.n	80027e0 <_ZN8Inverter9Voltronic18check_eventTimeoutENS0_9eventTypeEt+0x26>
			&& (HAL_GetTick() - prev_time < timeout)) {
		//wait here until get event or time passes
		System_Rtos::delay(10);
 80027da:	200a      	movs	r0, #10
 80027dc:	f002 fb60 	bl	8004ea0 <_ZN11System_Rtos5delayEm>
	while ((check_event(event) != Voltronic_OK)
 80027e0:	78fb      	ldrb	r3, [r7, #3]
 80027e2:	4619      	mov	r1, r3
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f7ff ffba 	bl	800275e <_ZN8Inverter9Voltronic11check_eventENS0_9eventTypeE>
 80027ea:	4603      	mov	r3, r0
			&& (HAL_GetTick() - prev_time < timeout)) {
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d009      	beq.n	8002804 <_ZN8Inverter9Voltronic18check_eventTimeoutENS0_9eventTypeEt+0x4a>
 80027f0:	f006 f8d6 	bl	80089a0 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	1ad2      	subs	r2, r2, r3
 80027fa:	883b      	ldrh	r3, [r7, #0]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d201      	bcs.n	8002804 <_ZN8Inverter9Voltronic18check_eventTimeoutENS0_9eventTypeEt+0x4a>
 8002800:	2301      	movs	r3, #1
 8002802:	e000      	b.n	8002806 <_ZN8Inverter9Voltronic18check_eventTimeoutENS0_9eventTypeEt+0x4c>
 8002804:	2300      	movs	r3, #0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d1e7      	bne.n	80027da <_ZN8Inverter9Voltronic18check_eventTimeoutENS0_9eventTypeEt+0x20>
	}

	if (check_event(event) != Voltronic_OK) {
 800280a:	78fb      	ldrb	r3, [r7, #3]
 800280c:	4619      	mov	r1, r3
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7ff ffa5 	bl	800275e <_ZN8Inverter9Voltronic11check_eventENS0_9eventTypeE>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	bf14      	ite	ne
 800281a:	2301      	movne	r3, #1
 800281c:	2300      	moveq	r3, #0
 800281e:	b2db      	uxtb	r3, r3
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <_ZN8Inverter9Voltronic18check_eventTimeoutENS0_9eventTypeEt+0x6e>
		stat = Voltronic_ERR;
 8002824:	2301      	movs	r3, #1
 8002826:	73fb      	strb	r3, [r7, #15]
	}

	return stat;
 8002828:	7bfb      	ldrb	r3, [r7, #15]

}
 800282a:	4618      	mov	r0, r3
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}

08002832 <_ZN8Inverter9Voltronic9CRC16_calEPKht>:

uint16_t Voltronic::CRC16_cal(const uint8_t *P, uint16_t len) {
 8002832:	b480      	push	{r7}
 8002834:	b087      	sub	sp, #28
 8002836:	af00      	add	r7, sp, #0
 8002838:	60f8      	str	r0, [r7, #12]
 800283a:	60b9      	str	r1, [r7, #8]
 800283c:	4613      	mov	r3, r2
 800283e:	80fb      	strh	r3, [r7, #6]
	uint8_t temp;
	uint8_t i;
	uint16_t c;
	uint8_t TT;
	uint16_t crc = 0xFFFF;
 8002840:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002844:	827b      	strh	r3, [r7, #18]

	for (c = 0; c < len; c++) {
 8002846:	2300      	movs	r3, #0
 8002848:	82bb      	strh	r3, [r7, #20]
 800284a:	e02b      	b.n	80028a4 <_ZN8Inverter9Voltronic9CRC16_calEPKht+0x72>
		temp = P[c];
 800284c:	8abb      	ldrh	r3, [r7, #20]
 800284e:	68ba      	ldr	r2, [r7, #8]
 8002850:	4413      	add	r3, r2
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	747b      	strb	r3, [r7, #17]
		crc = crc ^ temp;
 8002856:	7c7b      	ldrb	r3, [r7, #17]
 8002858:	b29a      	uxth	r2, r3
 800285a:	8a7b      	ldrh	r3, [r7, #18]
 800285c:	4053      	eors	r3, r2
 800285e:	827b      	strh	r3, [r7, #18]

		for (i = 0; i < 8; i++) {
 8002860:	2300      	movs	r3, #0
 8002862:	75fb      	strb	r3, [r7, #23]
 8002864:	e018      	b.n	8002898 <_ZN8Inverter9Voltronic9CRC16_calEPKht+0x66>
			TT = crc & 1;
 8002866:	8a7b      	ldrh	r3, [r7, #18]
 8002868:	b2db      	uxtb	r3, r3
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	743b      	strb	r3, [r7, #16]
			crc = crc >> 1;
 8002870:	8a7b      	ldrh	r3, [r7, #18]
 8002872:	085b      	lsrs	r3, r3, #1
 8002874:	827b      	strh	r3, [r7, #18]
			crc = crc & 0x7FFF;
 8002876:	8a7b      	ldrh	r3, [r7, #18]
 8002878:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800287c:	827b      	strh	r3, [r7, #18]

			if (TT == 1) {
 800287e:	7c3b      	ldrb	r3, [r7, #16]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d106      	bne.n	8002892 <_ZN8Inverter9Voltronic9CRC16_calEPKht+0x60>
				crc = crc ^ 0xA001;
 8002884:	8a7b      	ldrh	r3, [r7, #18]
 8002886:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 800288a:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 800288e:	43db      	mvns	r3, r3
 8002890:	827b      	strh	r3, [r7, #18]
		for (i = 0; i < 8; i++) {
 8002892:	7dfb      	ldrb	r3, [r7, #23]
 8002894:	3301      	adds	r3, #1
 8002896:	75fb      	strb	r3, [r7, #23]
 8002898:	7dfb      	ldrb	r3, [r7, #23]
 800289a:	2b07      	cmp	r3, #7
 800289c:	d9e3      	bls.n	8002866 <_ZN8Inverter9Voltronic9CRC16_calEPKht+0x34>
	for (c = 0; c < len; c++) {
 800289e:	8abb      	ldrh	r3, [r7, #20]
 80028a0:	3301      	adds	r3, #1
 80028a2:	82bb      	strh	r3, [r7, #20]
 80028a4:	8aba      	ldrh	r2, [r7, #20]
 80028a6:	88fb      	ldrh	r3, [r7, #6]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d3cf      	bcc.n	800284c <_ZN8Inverter9Voltronic9CRC16_calEPKht+0x1a>

			crc = crc & 0xFFFF;
		}
	}

	return crc;
 80028ac:	8a7b      	ldrh	r3, [r7, #18]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	371c      	adds	r7, #28
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr

080028ba <_ZN8Inverter9Voltronic4RxCBEh>:

/*Interrupt callbacks*/

void Voltronic::RxCB(uint8_t data) {
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b082      	sub	sp, #8
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
 80028c2:	460b      	mov	r3, r1
 80028c4:	70fb      	strb	r3, [r7, #3]
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wvolatile"
	*Rx_info.Rx++ = data;
 80028c6:	78f8      	ldrb	r0, [r7, #3]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80028ce:	1c59      	adds	r1, r3, #1
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	f8c2 121c 	str.w	r1, [r2, #540]	@ 0x21c
 80028d6:	4602      	mov	r2, r0
 80028d8:	701a      	strb	r2, [r3, #0]
	Rx_info.Rxcount++;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f8b3 3220 	ldrh.w	r3, [r3, #544]	@ 0x220
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	3301      	adds	r3, #1
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f8a3 2220 	strh.w	r2, [r3, #544]	@ 0x220

	if (data == Rx_info.EndChar) {
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f893 322a 	ldrb.w	r3, [r3, #554]	@ 0x22a
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	78fa      	ldrb	r2, [r7, #3]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	bf0c      	ite	eq
 80028fa:	2301      	moveq	r3, #1
 80028fc:	2300      	movne	r3, #0
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	2b00      	cmp	r3, #0
 8002902:	d009      	beq.n	8002918 <_ZN8Inverter9Voltronic4RxCBEh+0x5e>
		set_event(rx_evt);
 8002904:	2100      	movs	r1, #0
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7ff ff05 	bl	8002716 <_ZN8Inverter9Voltronic9set_eventENS0_9eventTypeE>
		serial_.RxintDis();
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 8002912:	4618      	mov	r0, r3
 8002914:	f002 fe1a 	bl	800554c <_ZN13System_serial6serial8RxintDisEv>
	}
#pragma GCC diagnostic pop
}
 8002918:	bf00      	nop
 800291a:	3708      	adds	r7, #8
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <_ZN8Inverter9Voltronic10RxCBStaticEP20__UART_HandleTypeDefh>:

void Voltronic::TxCB(UART_HandleTypeDef *huart) {

}

void Voltronic::RxCBStatic(UART_HandleTypeDef *huart, uint8_t data) {
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	460b      	mov	r3, r1
 800292a:	70fb      	strb	r3, [r7, #3]
	// Find the instance and call its instance method
	uint8_t i = 0;
 800292c:	2300      	movs	r3, #0
 800292e:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < numberofuart; i++) {
 8002930:	2300      	movs	r3, #0
 8002932:	73fb      	strb	r3, [r7, #15]
 8002934:	e009      	b.n	800294a <_ZN8Inverter9Voltronic10RxCBStaticEP20__UART_HandleTypeDefh+0x2a>
		if (ClassInstances[i].huart == huart) {
 8002936:	7bfb      	ldrb	r3, [r7, #15]
 8002938:	4a11      	ldr	r2, [pc, #68]	@ (8002980 <_ZN8Inverter9Voltronic10RxCBStaticEP20__UART_HandleTypeDefh+0x60>)
 800293a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	429a      	cmp	r2, r3
 8002942:	d006      	beq.n	8002952 <_ZN8Inverter9Voltronic10RxCBStaticEP20__UART_HandleTypeDefh+0x32>
	for (i = 0; i < numberofuart; i++) {
 8002944:	7bfb      	ldrb	r3, [r7, #15]
 8002946:	3301      	adds	r3, #1
 8002948:	73fb      	strb	r3, [r7, #15]
 800294a:	7bfb      	ldrb	r3, [r7, #15]
 800294c:	2b02      	cmp	r3, #2
 800294e:	d9f2      	bls.n	8002936 <_ZN8Inverter9Voltronic10RxCBStaticEP20__UART_HandleTypeDefh+0x16>
 8002950:	e000      	b.n	8002954 <_ZN8Inverter9Voltronic10RxCBStaticEP20__UART_HandleTypeDefh+0x34>
			break;
 8002952:	bf00      	nop
		}
	}

	if (ClassInstances[i].Instance) {
 8002954:	7bfb      	ldrb	r3, [r7, #15]
 8002956:	4a0a      	ldr	r2, [pc, #40]	@ (8002980 <_ZN8Inverter9Voltronic10RxCBStaticEP20__UART_HandleTypeDefh+0x60>)
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	4413      	add	r3, r2
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d009      	beq.n	8002976 <_ZN8Inverter9Voltronic10RxCBStaticEP20__UART_HandleTypeDefh+0x56>
		ClassInstances[i].Instance->RxCB(data); // Delegate to instance-specific method
 8002962:	7bfb      	ldrb	r3, [r7, #15]
 8002964:	4a06      	ldr	r2, [pc, #24]	@ (8002980 <_ZN8Inverter9Voltronic10RxCBStaticEP20__UART_HandleTypeDefh+0x60>)
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4413      	add	r3, r2
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	78fa      	ldrb	r2, [r7, #3]
 800296e:	4611      	mov	r1, r2
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff ffa2 	bl	80028ba <_ZN8Inverter9Voltronic4RxCBEh>
	}

}
 8002976:	bf00      	nop
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	20003608 	.word	0x20003608

08002984 <_ZN8Inverter9Voltronic10TxCBStaticEP20__UART_HandleTypeDef>:
void Voltronic::TxCBStatic(UART_HandleTypeDef *huart) {
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]

}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef>:
struct simA7672::classInstanceRecorder simA7672::ClassInstances[numberofuart] =
		{ nullptr };

uint8_t simA7672::ClassInstanceIncrementer = 0;

simA7672::simA7672(UART_HandleTypeDef *huart) :
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
		GlobalTxBufs { simA7672::Txbuffer }, GlobalRxBufs { simA7672::Rxbuffer }, serial_(
				huart), checking() {
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80029aa:	461a      	mov	r2, r3
 80029ac:	2100      	movs	r1, #0
 80029ae:	f00f f95e 	bl	8011c6e <memset>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80029bc:	2100      	movs	r1, #0
 80029be:	4618      	mov	r0, r3
 80029c0:	f00f f955 	bl	8011c6e <memset>
		GlobalTxBufs { simA7672::Txbuffer }, GlobalRxBufs { simA7672::Rxbuffer }, serial_(
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80029d0:	6013      	str	r3, [r2, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80029da:	6053      	str	r3, [r2, #4]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80029e2:	3304      	adds	r3, #4
 80029e4:	6839      	ldr	r1, [r7, #0]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f002 fd69 	bl	80054be <_ZN13System_serial6serialC1EP20__UART_HandleTypeDef>
				huart), checking() {
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80029f2:	3308      	adds	r3, #8
 80029f4:	4618      	mov	r0, r3
 80029f6:	f002 fdc4 	bl	8005582 <_ZN10System_sys16Parsing_CheckingC1Ev>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a00:	461a      	mov	r2, r3
 8002a02:	2300      	movs	r3, #0
 8002a04:	62d3      	str	r3, [r2, #44]	@ 0x2c

	simA7672::ClassInstances[ClassInstanceIncrementer].huart = huart;
 8002a06:	4b12      	ldr	r3, [pc, #72]	@ (8002a50 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xb8>)
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4a11      	ldr	r2, [pc, #68]	@ (8002a54 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xbc>)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	simA7672::ClassInstances[ClassInstanceIncrementer].Instance = this;
 8002a14:	4b0e      	ldr	r3, [pc, #56]	@ (8002a50 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xb8>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	4a0e      	ldr	r2, [pc, #56]	@ (8002a54 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xbc>)
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	4413      	add	r3, r2
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	605a      	str	r2, [r3, #4]

	simA7672::ClassInstanceIncrementer++;
 8002a22:	4b0b      	ldr	r3, [pc, #44]	@ (8002a50 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xb8>)
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	3301      	adds	r3, #1
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	4b09      	ldr	r3, [pc, #36]	@ (8002a50 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xb8>)
 8002a2c:	701a      	strb	r2, [r3, #0]
	if (simA7672::ClassInstanceIncrementer > numberofuart) {
 8002a2e:	4b08      	ldr	r3, [pc, #32]	@ (8002a50 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xb8>)
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	2b03      	cmp	r3, #3
 8002a34:	d902      	bls.n	8002a3c <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xa4>
		simA7672::ClassInstanceIncrementer = 0;
 8002a36:	4b06      	ldr	r3, [pc, #24]	@ (8002a50 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xb8>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	701a      	strb	r2, [r3, #0]
	}

	setModemCallback(simA7672::RxCBStatic, simA7672::TxCBStatic);
 8002a3c:	4906      	ldr	r1, [pc, #24]	@ (8002a58 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xc0>)
 8002a3e:	4807      	ldr	r0, [pc, #28]	@ (8002a5c <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xc4>)
 8002a40:	f002 fbce 	bl	80051e0 <_Z16setModemCallbackPFvP20__UART_HandleTypeDefhEPFvS0_E>

}
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4618      	mov	r0, r3
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	2000363c 	.word	0x2000363c
 8002a54:	20003624 	.word	0x20003624
 8002a58:	08004839 	.word	0x08004839
 8002a5c:	080047d5 	.word	0x080047d5

08002a60 <_ZN5Modem8simA76724initEv>:

enum simA7672::status simA7672::init() {
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af02      	add	r7, sp, #8
 8002a66:	6078      	str	r0, [r7, #4]
	status stat = simA7672_OK;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	73fb      	strb	r3, [r7, #15]

	//Run 3 times
	PrepRxTx(atcmd_AT, sizeof(atcmd_AT) - 1, 1000, _LF, CMD_mode);
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	9301      	str	r3, [sp, #4]
 8002a70:	230a      	movs	r3, #10
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a78:	2204      	movs	r2, #4
 8002a7a:	498f      	ldr	r1, [pc, #572]	@ (8002cb8 <_ZN5Modem8simA76724initEv+0x258>)
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f001 fbb3 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a86:	2100      	movs	r1, #0
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f001 fcda 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_AT, sizeof(atcmd_AT) - 1, 1000, _LF, CMD_mode);
 8002a92:	2301      	movs	r3, #1
 8002a94:	9301      	str	r3, [sp, #4]
 8002a96:	230a      	movs	r3, #10
 8002a98:	9300      	str	r3, [sp, #0]
 8002a9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a9e:	2204      	movs	r2, #4
 8002aa0:	4985      	ldr	r1, [pc, #532]	@ (8002cb8 <_ZN5Modem8simA76724initEv+0x258>)
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f001 fba0 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002aa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aac:	2100      	movs	r1, #0
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f001 fcc7 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_AT, sizeof(atcmd_AT) - 1, 1000, _LF, CMD_mode);
 8002ab8:	2301      	movs	r3, #1
 8002aba:	9301      	str	r3, [sp, #4]
 8002abc:	230a      	movs	r3, #10
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ac4:	2204      	movs	r2, #4
 8002ac6:	497c      	ldr	r1, [pc, #496]	@ (8002cb8 <_ZN5Modem8simA76724initEv+0x258>)
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f001 fb8d 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002ace:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f001 fcb4 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002ada:	4603      	mov	r3, r0
 8002adc:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCRESET, sizeof(atcmd_ATCRESET) - 1, 1000, _LF, CMD_mode);
 8002ade:	2301      	movs	r3, #1
 8002ae0:	9301      	str	r3, [sp, #4]
 8002ae2:	230a      	movs	r3, #10
 8002ae4:	9300      	str	r3, [sp, #0]
 8002ae6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002aea:	220b      	movs	r2, #11
 8002aec:	4973      	ldr	r1, [pc, #460]	@ (8002cbc <_ZN5Modem8simA76724initEv+0x25c>)
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f001 fb7a 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002af4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002af8:	2100      	movs	r1, #0
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f001 fca1 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002b00:	4603      	mov	r3, r0
 8002b02:	73fb      	strb	r3, [r7, #15]

	System_Rtos::delay(15000);
 8002b04:	f643 2098 	movw	r0, #15000	@ 0x3a98
 8002b08:	f002 f9ca 	bl	8004ea0 <_ZN11System_Rtos5delayEm>

	/*After reset send two AT just to make gsm responsive*/
	PrepRxTx(atcmd_AT, sizeof(atcmd_AT) - 1, 1000, _LF, CMD_mode);
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	9301      	str	r3, [sp, #4]
 8002b10:	230a      	movs	r3, #10
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b18:	2204      	movs	r2, #4
 8002b1a:	4967      	ldr	r1, [pc, #412]	@ (8002cb8 <_ZN5Modem8simA76724initEv+0x258>)
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f001 fb63 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002b22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b26:	2100      	movs	r1, #0
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f001 fc8a 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_AT, sizeof(atcmd_AT) - 1, 1000, _LF, CMD_mode);
 8002b32:	2301      	movs	r3, #1
 8002b34:	9301      	str	r3, [sp, #4]
 8002b36:	230a      	movs	r3, #10
 8002b38:	9300      	str	r3, [sp, #0]
 8002b3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b3e:	2204      	movs	r2, #4
 8002b40:	495d      	ldr	r1, [pc, #372]	@ (8002cb8 <_ZN5Modem8simA76724initEv+0x258>)
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f001 fb50 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002b48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f001 fc77 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002b54:	4603      	mov	r3, r0
 8002b56:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_AT, sizeof(atcmd_AT) - 1, 1000, _LF, CMD_mode);
 8002b58:	2301      	movs	r3, #1
 8002b5a:	9301      	str	r3, [sp, #4]
 8002b5c:	230a      	movs	r3, #10
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b64:	2204      	movs	r2, #4
 8002b66:	4954      	ldr	r1, [pc, #336]	@ (8002cb8 <_ZN5Modem8simA76724initEv+0x258>)
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f001 fb3d 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002b6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b72:	2100      	movs	r1, #0
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f001 fc64 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_AT_F0, sizeof(atcmd_AT_F0) - 1, 1000, _LF, CMD_mode);
 8002b7e:	2301      	movs	r3, #1
 8002b80:	9301      	str	r3, [sp, #4]
 8002b82:	230a      	movs	r3, #10
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b8a:	2207      	movs	r2, #7
 8002b8c:	494c      	ldr	r1, [pc, #304]	@ (8002cc0 <_ZN5Modem8simA76724initEv+0x260>)
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f001 fb2a 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002b94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b98:	2100      	movs	r1, #0
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f001 fc51 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATE1, sizeof(atcmd_ATE1) - 1, 1000, _LF, CMD_mode);
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	9301      	str	r3, [sp, #4]
 8002ba8:	230a      	movs	r3, #10
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bb0:	2206      	movs	r2, #6
 8002bb2:	4944      	ldr	r1, [pc, #272]	@ (8002cc4 <_ZN5Modem8simA76724initEv+0x264>)
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f001 fb17 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f001 fc3e 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCREG, sizeof(atcmd_ATCREG) - 1, 1000, _LF, CMD_mode);
 8002bca:	2301      	movs	r3, #1
 8002bcc:	9301      	str	r3, [sp, #4]
 8002bce:	230a      	movs	r3, #10
 8002bd0:	9300      	str	r3, [sp, #0]
 8002bd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bd6:	220b      	movs	r2, #11
 8002bd8:	493b      	ldr	r1, [pc, #236]	@ (8002cc8 <_ZN5Modem8simA76724initEv+0x268>)
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f001 fb04 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002be0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002be4:	2100      	movs	r1, #0
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f001 fc2b 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002bec:	4603      	mov	r3, r0
 8002bee:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCGREG, sizeof(atcmd_ATCGREG) - 1, 1000, _LF, CMD_mode);
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	9301      	str	r3, [sp, #4]
 8002bf4:	230a      	movs	r3, #10
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bfc:	220c      	movs	r2, #12
 8002bfe:	4933      	ldr	r1, [pc, #204]	@ (8002ccc <_ZN5Modem8simA76724initEv+0x26c>)
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f001 faf1 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002c06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c0a:	2100      	movs	r1, #0
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f001 fc18 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002c12:	4603      	mov	r3, r0
 8002c14:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCPMS, sizeof(atcmd_ATCPMS) - 1, 1000, _LF, CMD_mode);
 8002c16:	2301      	movs	r3, #1
 8002c18:	9301      	str	r3, [sp, #4]
 8002c1a:	230a      	movs	r3, #10
 8002c1c:	9300      	str	r3, [sp, #0]
 8002c1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c22:	2218      	movs	r2, #24
 8002c24:	492a      	ldr	r1, [pc, #168]	@ (8002cd0 <_ZN5Modem8simA76724initEv+0x270>)
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f001 fade 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002c2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c30:	2100      	movs	r1, #0
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f001 fc05 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCOPS, sizeof(atcmd_ATCOPS) - 1, 1000, _LF, CMD_mode);
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	9301      	str	r3, [sp, #4]
 8002c40:	230a      	movs	r3, #10
 8002c42:	9300      	str	r3, [sp, #0]
 8002c44:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c48:	220b      	movs	r2, #11
 8002c4a:	4922      	ldr	r1, [pc, #136]	@ (8002cd4 <_ZN5Modem8simA76724initEv+0x274>)
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f001 facb 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002c52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c56:	2100      	movs	r1, #0
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f001 fbf2 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCMGF, sizeof(atcmd_ATCMGF) - 1, 1000, _LF, CMD_mode);
 8002c62:	2301      	movs	r3, #1
 8002c64:	9301      	str	r3, [sp, #4]
 8002c66:	230a      	movs	r3, #10
 8002c68:	9300      	str	r3, [sp, #0]
 8002c6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c6e:	220b      	movs	r2, #11
 8002c70:	4919      	ldr	r1, [pc, #100]	@ (8002cd8 <_ZN5Modem8simA76724initEv+0x278>)
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f001 fab8 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002c78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f001 fbdf 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002c84:	4603      	mov	r3, r0
 8002c86:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCGATT, sizeof(atcmd_ATCGATT) - 1, 1000, _LF, CMD_mode);
 8002c88:	2301      	movs	r3, #1
 8002c8a:	9301      	str	r3, [sp, #4]
 8002c8c:	230a      	movs	r3, #10
 8002c8e:	9300      	str	r3, [sp, #0]
 8002c90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c94:	220c      	movs	r2, #12
 8002c96:	4911      	ldr	r1, [pc, #68]	@ (8002cdc <_ZN5Modem8simA76724initEv+0x27c>)
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f001 faa5 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f001 fbcc 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002caa:	4603      	mov	r3, r0
 8002cac:	73fb      	strb	r3, [r7, #15]

	return stat;
 8002cae:	7bfb      	ldrb	r3, [r7, #15]

}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	08014680 	.word	0x08014680
 8002cbc:	08014688 	.word	0x08014688
 8002cc0:	0801473c 	.word	0x0801473c
 8002cc4:	08014744 	.word	0x08014744
 8002cc8:	08014694 	.word	0x08014694
 8002ccc:	080146a0 	.word	0x080146a0
 8002cd0:	080146b0 	.word	0x080146b0
 8002cd4:	080146cc 	.word	0x080146cc
 8002cd8:	080146d8 	.word	0x080146d8
 8002cdc:	080146e4 	.word	0x080146e4

08002ce0 <_ZN5Modem8simA76726setAPNEPc>:

	}
	return stat;
}

enum simA7672::status simA7672::setAPN(char *apn) {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b092      	sub	sp, #72	@ 0x48
 8002ce4:	af02      	add	r7, sp, #8
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]

	status stat = simA7672_OK;
 8002cea:	2300      	movs	r3, #0
 8002cec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	char buf[50] = { 0 };
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	60fb      	str	r3, [r7, #12]
 8002cf4:	f107 0310 	add.w	r3, r7, #16
 8002cf8:	222e      	movs	r2, #46	@ 0x2e
 8002cfa:	2100      	movs	r1, #0
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f00e ffb6 	bl	8011c6e <memset>

	std::sprintf(buf, "AT+CGDCONT=1,\"ip\",\"%s\"\r\n", apn);
 8002d02:	f107 030c 	add.w	r3, r7, #12
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	4920      	ldr	r1, [pc, #128]	@ (8002d8c <_ZN5Modem8simA76726setAPNEPc+0xac>)
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f00e ff4c 	bl	8011ba8 <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, _LF, CMD_mode);
 8002d10:	f107 030c 	add.w	r3, r7, #12
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7fd faab 	bl	8000270 <strlen>
 8002d1a:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	f107 010c 	add.w	r1, r7, #12
 8002d22:	2301      	movs	r3, #1
 8002d24:	9301      	str	r3, [sp, #4]
 8002d26:	230a      	movs	r3, #10
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f001 fa5a 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 8002d34:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002d38:	2100      	movs	r1, #0
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f001 fb81 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002d40:	4603      	mov	r3, r0
 8002d42:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (stat != simA7672_OK
			|| checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002d46:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10f      	bne.n	8002d6e <_ZN5Modem8simA76726setAPNEPc+0x8e>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002d54:	3308      	adds	r3, #8
 8002d56:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) != checking.sys_ok) {
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d5e:	8a92      	ldrh	r2, [r2, #20]
 8002d60:	b292      	uxth	r2, r2
			|| checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002d62:	4618      	mov	r0, r3
 8002d64:	f002 fc18 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <_ZN5Modem8simA76726setAPNEPc+0x92>
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e000      	b.n	8002d74 <_ZN5Modem8simA76726setAPNEPc+0x94>
 8002d72:	2300      	movs	r3, #0
	if (stat != simA7672_OK
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d002      	beq.n	8002d7e <_ZN5Modem8simA76726setAPNEPc+0x9e>

		stat = simA7672_ERR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	}

	return stat;
 8002d7e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f

}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3740      	adds	r7, #64	@ 0x40
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	080142d4 	.word	0x080142d4

08002d90 <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE>:
enum simA7672::status simA7672::activate_deactivatePDP(
		enum pdp_stat activate_deactivate) {
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b08a      	sub	sp, #40	@ 0x28
 8002d94:	af02      	add	r7, sp, #8
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	460b      	mov	r3, r1
 8002d9a:	70fb      	strb	r3, [r7, #3]

	status stat = simA7672_OK;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	77fb      	strb	r3, [r7, #31]
	char buf[20] = { 0 };
 8002da0:	2300      	movs	r3, #0
 8002da2:	60bb      	str	r3, [r7, #8]
 8002da4:	f107 030c 	add.w	r3, r7, #12
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	605a      	str	r2, [r3, #4]
 8002dae:	609a      	str	r2, [r3, #8]
 8002db0:	60da      	str	r2, [r3, #12]

	std::sprintf(buf, "AT+CGACT=%d,1\r\n", activate_deactivate);
 8002db2:	78fa      	ldrb	r2, [r7, #3]
 8002db4:	f107 0308 	add.w	r3, r7, #8
 8002db8:	491e      	ldr	r1, [pc, #120]	@ (8002e34 <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE+0xa4>)
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f00e fef4 	bl	8011ba8 <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, _LF, CMD_mode);
 8002dc0:	f107 0308 	add.w	r3, r7, #8
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7fd fa53 	bl	8000270 <strlen>
 8002dca:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8002dcc:	b29a      	uxth	r2, r3
 8002dce:	f107 0108 	add.w	r1, r7, #8
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	9301      	str	r3, [sp, #4]
 8002dd6:	230a      	movs	r3, #10
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f001 fa02 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002de4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002de8:	2100      	movs	r1, #0
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f001 fb29 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002df0:	4603      	mov	r3, r0
 8002df2:	77fb      	strb	r3, [r7, #31]

	if (stat != simA7672_OK
			|| checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002df4:	7ffb      	ldrb	r3, [r7, #31]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d10f      	bne.n	8002e1a <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE+0x8a>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002e00:	3308      	adds	r3, #8
 8002e02:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) != checking.sys_ok) {
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e0a:	8a92      	ldrh	r2, [r2, #20]
 8002e0c:	b292      	uxth	r2, r2
			|| checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f002 fbc2 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE+0x8e>
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e000      	b.n	8002e20 <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE+0x90>
 8002e1e:	2300      	movs	r3, #0
	if (stat != simA7672_OK
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE+0x98>

		stat = simA7672_ERR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	77fb      	strb	r3, [r7, #31]

	}

	return stat;
 8002e28:	7ffb      	ldrb	r3, [r7, #31]

}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3720      	adds	r7, #32
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	080142f0 	.word	0x080142f0

08002e38 <_ZN5Modem8simA76726getSimEPc>:

/*Get Functions*/
void simA7672::getSim(char *pin) {
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b088      	sub	sp, #32
 8002e3c:	af04      	add	r7, sp, #16
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]
	status stat;

	PrepRxTx(atcmd_ATCPIN, sizeof(atcmd_ATCPIN) - 1, 1000, _LF, CMD_mode);
 8002e42:	2301      	movs	r3, #1
 8002e44:	9301      	str	r3, [sp, #4]
 8002e46:	230a      	movs	r3, #10
 8002e48:	9300      	str	r3, [sp, #0]
 8002e4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e4e:	220a      	movs	r2, #10
 8002e50:	492b      	ldr	r1, [pc, #172]	@ (8002f00 <_ZN5Modem8simA76726getSimEPc+0xc8>)
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f001 f9c8 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 8002e58:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f001 faef 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002e64:	4603      	mov	r3, r0
 8002e66:	73fb      	strb	r3, [r7, #15]
	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002e68:	7bfb      	ldrb	r3, [r7, #15]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d111      	bne.n	8002e92 <_ZN5Modem8simA76726getSimEPc+0x5a>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002e74:	3308      	adds	r3, #8
 8002e76:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e7e:	8a92      	ldrh	r2, [r2, #20]
 8002e80:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002e82:	4618      	mov	r0, r3
 8002e84:	f002 fb88 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <_ZN5Modem8simA76726getSimEPc+0x5a>
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e000      	b.n	8002e94 <_ZN5Modem8simA76726getSimEPc+0x5c>
 8002e92:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d024      	beq.n	8002ee2 <_ZN5Modem8simA76726getSimEPc+0xaa>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8002e9e:	3008      	adds	r0, #8
 8002ea0:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CPIN:", ':', _CR, pin)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ea8:	8a9b      	ldrh	r3, [r3, #20]
 8002eaa:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	9302      	str	r3, [sp, #8]
 8002eb0:	230d      	movs	r3, #13
 8002eb2:	9301      	str	r3, [sp, #4]
 8002eb4:	233a      	movs	r3, #58	@ 0x3a
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	4b12      	ldr	r3, [pc, #72]	@ (8002f04 <_ZN5Modem8simA76726getSimEPc+0xcc>)
 8002eba:	f002 fb93 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8002ebe:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	bf0c      	ite	eq
 8002ec4:	2301      	moveq	r3, #1
 8002ec6:	2300      	movne	r3, #0
 8002ec8:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d113      	bne.n	8002ef6 <_ZN5Modem8simA76726getSimEPc+0xbe>
			return;
		} else {
			std::strcpy(pin, "--------");
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	490d      	ldr	r1, [pc, #52]	@ (8002f08 <_ZN5Modem8simA76726getSimEPc+0xd0>)
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	cb03      	ldmia	r3!, {r0, r1}
 8002ed8:	6010      	str	r0, [r2, #0]
 8002eda:	6051      	str	r1, [r2, #4]
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	7213      	strb	r3, [r2, #8]
 8002ee0:	e00a      	b.n	8002ef8 <_ZN5Modem8simA76726getSimEPc+0xc0>
		}

	} else {
		std::strcpy(pin, "--------");
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	4908      	ldr	r1, [pc, #32]	@ (8002f08 <_ZN5Modem8simA76726getSimEPc+0xd0>)
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	460b      	mov	r3, r1
 8002eea:	cb03      	ldmia	r3!, {r0, r1}
 8002eec:	6010      	str	r0, [r2, #0]
 8002eee:	6051      	str	r1, [r2, #4]
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	7213      	strb	r3, [r2, #8]
 8002ef4:	e000      	b.n	8002ef8 <_ZN5Modem8simA76726getSimEPc+0xc0>
			return;
 8002ef6:	bf00      	nop
	}

}
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	080146f4 	.word	0x080146f4
 8002f04:	08014300 	.word	0x08014300
 8002f08:	08014308 	.word	0x08014308

08002f0c <_ZN5Modem8simA767210getNetworkEPc>:
void simA7672::getPin() {

}
void simA7672::getNetwork(char *networkStat) {
 8002f0c:	b590      	push	{r4, r7, lr}
 8002f0e:	b089      	sub	sp, #36	@ 0x24
 8002f10:	af04      	add	r7, sp, #16
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
	status stat;

	PrepRxTx(atcmd_GATCREG, sizeof(atcmd_GATCREG) - 1, 1000, _LF, CMD_mode);
 8002f16:	2301      	movs	r3, #1
 8002f18:	9301      	str	r3, [sp, #4]
 8002f1a:	230a      	movs	r3, #10
 8002f1c:	9300      	str	r3, [sp, #0]
 8002f1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f22:	220a      	movs	r2, #10
 8002f24:	4961      	ldr	r1, [pc, #388]	@ (80030ac <_ZN5Modem8simA767210getNetworkEPc+0x1a0>)
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f001 f95e 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 8002f2c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002f30:	2100      	movs	r1, #0
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f001 fa85 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	73fb      	strb	r3, [r7, #15]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002f3c:	7bfb      	ldrb	r3, [r7, #15]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d111      	bne.n	8002f66 <_ZN5Modem8simA767210getNetworkEPc+0x5a>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002f48:	3308      	adds	r3, #8
 8002f4a:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002f52:	8a92      	ldrh	r2, [r2, #20]
 8002f54:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002f56:	4618      	mov	r0, r3
 8002f58:	f002 fb1e 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <_ZN5Modem8simA767210getNetworkEPc+0x5a>
 8002f62:	2301      	movs	r3, #1
 8002f64:	e000      	b.n	8002f68 <_ZN5Modem8simA767210getNetworkEPc+0x5c>
 8002f66:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f000 8093 	beq.w	8003094 <_ZN5Modem8simA767210getNetworkEPc+0x188>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8002f74:	3008      	adds	r0, #8
 8002f76:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CREG:", ',', _CR, networkStat)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f7e:	8a9b      	ldrh	r3, [r3, #20]
 8002f80:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	9302      	str	r3, [sp, #8]
 8002f86:	230d      	movs	r3, #13
 8002f88:	9301      	str	r3, [sp, #4]
 8002f8a:	232c      	movs	r3, #44	@ 0x2c
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	4b48      	ldr	r3, [pc, #288]	@ (80030b0 <_ZN5Modem8simA767210getNetworkEPc+0x1a4>)
 8002f90:	f002 fb28 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8002f94:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	bf0c      	ite	eq
 8002f9a:	2301      	moveq	r3, #1
 8002f9c:	2300      	movne	r3, #0
 8002f9e:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d06d      	beq.n	8003080 <_ZN5Modem8simA767210getNetworkEPc+0x174>
			switch (*networkStat) {
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	3b30      	subs	r3, #48	@ 0x30
 8002faa:	2b07      	cmp	r3, #7
 8002fac:	d85d      	bhi.n	800306a <_ZN5Modem8simA767210getNetworkEPc+0x15e>
 8002fae:	a201      	add	r2, pc, #4	@ (adr r2, 8002fb4 <_ZN5Modem8simA767210getNetworkEPc+0xa8>)
 8002fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb4:	08002fd5 	.word	0x08002fd5
 8002fb8:	08002fe5 	.word	0x08002fe5
 8002fbc:	08002ff9 	.word	0x08002ff9
 8002fc0:	0800300d 	.word	0x0800300d
 8002fc4:	08003025 	.word	0x08003025
 8002fc8:	08003035 	.word	0x08003035
 8002fcc:	08003047 	.word	0x08003047
 8002fd0:	08003057 	.word	0x08003057
			case '0': {
				std::strcpy(networkStat, "Not-Reg");
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	4937      	ldr	r1, [pc, #220]	@ (80030b4 <_ZN5Modem8simA767210getNetworkEPc+0x1a8>)
 8002fd8:	461a      	mov	r2, r3
 8002fda:	460b      	mov	r3, r1
 8002fdc:	cb03      	ldmia	r3!, {r0, r1}
 8002fde:	6010      	str	r0, [r2, #0]
 8002fe0:	6051      	str	r1, [r2, #4]

				break;
 8002fe2:	e04c      	b.n	800307e <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '1': {
				std::strcpy(networkStat, "Reg-Home");
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	4934      	ldr	r1, [pc, #208]	@ (80030b8 <_ZN5Modem8simA767210getNetworkEPc+0x1ac>)
 8002fe8:	461a      	mov	r2, r3
 8002fea:	460b      	mov	r3, r1
 8002fec:	cb03      	ldmia	r3!, {r0, r1}
 8002fee:	6010      	str	r0, [r2, #0]
 8002ff0:	6051      	str	r1, [r2, #4]
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	7213      	strb	r3, [r2, #8]

				break;
 8002ff6:	e042      	b.n	800307e <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '2': {
				std::strcpy(networkStat, "Searching");
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	4930      	ldr	r1, [pc, #192]	@ (80030bc <_ZN5Modem8simA767210getNetworkEPc+0x1b0>)
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	460b      	mov	r3, r1
 8003000:	cb03      	ldmia	r3!, {r0, r1}
 8003002:	6010      	str	r0, [r2, #0]
 8003004:	6051      	str	r1, [r2, #4]
 8003006:	881b      	ldrh	r3, [r3, #0]
 8003008:	8113      	strh	r3, [r2, #8]

				break;
 800300a:	e038      	b.n	800307e <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '3': {
				std::strcpy(networkStat, "Reg-denied");
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	492c      	ldr	r1, [pc, #176]	@ (80030c0 <_ZN5Modem8simA767210getNetworkEPc+0x1b4>)
 8003010:	461a      	mov	r2, r3
 8003012:	460b      	mov	r3, r1
 8003014:	cb03      	ldmia	r3!, {r0, r1}
 8003016:	6010      	str	r0, [r2, #0]
 8003018:	6051      	str	r1, [r2, #4]
 800301a:	8819      	ldrh	r1, [r3, #0]
 800301c:	789b      	ldrb	r3, [r3, #2]
 800301e:	8111      	strh	r1, [r2, #8]
 8003020:	7293      	strb	r3, [r2, #10]

				break;
 8003022:	e02c      	b.n	800307e <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '4': {
				std::strcpy(networkStat, "Unknown");
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	4927      	ldr	r1, [pc, #156]	@ (80030c4 <_ZN5Modem8simA767210getNetworkEPc+0x1b8>)
 8003028:	461a      	mov	r2, r3
 800302a:	460b      	mov	r3, r1
 800302c:	cb03      	ldmia	r3!, {r0, r1}
 800302e:	6010      	str	r0, [r2, #0]
 8003030:	6051      	str	r1, [r2, #4]

				break;
 8003032:	e024      	b.n	800307e <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '5': {
				std::strcpy(networkStat, "Reg-Roaming");
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	4a24      	ldr	r2, [pc, #144]	@ (80030c8 <_ZN5Modem8simA767210getNetworkEPc+0x1bc>)
 8003038:	461c      	mov	r4, r3
 800303a:	4613      	mov	r3, r2
 800303c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800303e:	6020      	str	r0, [r4, #0]
 8003040:	6061      	str	r1, [r4, #4]
 8003042:	60a2      	str	r2, [r4, #8]

				break;
 8003044:	e01b      	b.n	800307e <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '6': {
				std::strcpy(networkStat, "Reg-SMS");
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	4920      	ldr	r1, [pc, #128]	@ (80030cc <_ZN5Modem8simA767210getNetworkEPc+0x1c0>)
 800304a:	461a      	mov	r2, r3
 800304c:	460b      	mov	r3, r1
 800304e:	cb03      	ldmia	r3!, {r0, r1}
 8003050:	6010      	str	r0, [r2, #0]
 8003052:	6051      	str	r1, [r2, #4]

				break;
 8003054:	e013      	b.n	800307e <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '7': {
				std::strcpy(networkStat, "Reg-SMSR");
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	491d      	ldr	r1, [pc, #116]	@ (80030d0 <_ZN5Modem8simA767210getNetworkEPc+0x1c4>)
 800305a:	461a      	mov	r2, r3
 800305c:	460b      	mov	r3, r1
 800305e:	cb03      	ldmia	r3!, {r0, r1}
 8003060:	6010      	str	r0, [r2, #0]
 8003062:	6051      	str	r1, [r2, #4]
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	7213      	strb	r3, [r2, #8]

				break;
 8003068:	e009      	b.n	800307e <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			default: {
				std::strcpy(networkStat, "--------");
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	4919      	ldr	r1, [pc, #100]	@ (80030d4 <_ZN5Modem8simA767210getNetworkEPc+0x1c8>)
 800306e:	461a      	mov	r2, r3
 8003070:	460b      	mov	r3, r1
 8003072:	cb03      	ldmia	r3!, {r0, r1}
 8003074:	6010      	str	r0, [r2, #0]
 8003076:	6051      	str	r1, [r2, #4]
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	7213      	strb	r3, [r2, #8]

				break;
 800307c:	bf00      	nop
			}
			}
			return;
 800307e:	e012      	b.n	80030a6 <_ZN5Modem8simA767210getNetworkEPc+0x19a>
		} else {
			std::strcpy(networkStat, "--------");
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	4914      	ldr	r1, [pc, #80]	@ (80030d4 <_ZN5Modem8simA767210getNetworkEPc+0x1c8>)
 8003084:	461a      	mov	r2, r3
 8003086:	460b      	mov	r3, r1
 8003088:	cb03      	ldmia	r3!, {r0, r1}
 800308a:	6010      	str	r0, [r2, #0]
 800308c:	6051      	str	r1, [r2, #4]
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	7213      	strb	r3, [r2, #8]
 8003092:	e008      	b.n	80030a6 <_ZN5Modem8simA767210getNetworkEPc+0x19a>
		}

	} else {
		std::strcpy(networkStat, "--------");
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	490f      	ldr	r1, [pc, #60]	@ (80030d4 <_ZN5Modem8simA767210getNetworkEPc+0x1c8>)
 8003098:	461a      	mov	r2, r3
 800309a:	460b      	mov	r3, r1
 800309c:	cb03      	ldmia	r3!, {r0, r1}
 800309e:	6010      	str	r0, [r2, #0]
 80030a0:	6051      	str	r1, [r2, #4]
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	7213      	strb	r3, [r2, #8]
	}

}
 80030a6:	3714      	adds	r7, #20
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd90      	pop	{r4, r7, pc}
 80030ac:	08014700 	.word	0x08014700
 80030b0:	08014314 	.word	0x08014314
 80030b4:	0801431c 	.word	0x0801431c
 80030b8:	08014324 	.word	0x08014324
 80030bc:	08014330 	.word	0x08014330
 80030c0:	0801433c 	.word	0x0801433c
 80030c4:	08014348 	.word	0x08014348
 80030c8:	08014350 	.word	0x08014350
 80030cc:	0801435c 	.word	0x0801435c
 80030d0:	08014364 	.word	0x08014364
 80030d4:	08014308 	.word	0x08014308

080030d8 <_ZN5Modem8simA767213getNetworkPDPEPc>:

void simA7672::getNetworkPDP(char *networkStatpdp) {
 80030d8:	b590      	push	{r4, r7, lr}
 80030da:	b089      	sub	sp, #36	@ 0x24
 80030dc:	af04      	add	r7, sp, #16
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
	status stat;

	PrepRxTx(atcmd_GATCGREG, sizeof(atcmd_GATCGREG) - 1, 1000, _LF, CMD_mode);
 80030e2:	2301      	movs	r3, #1
 80030e4:	9301      	str	r3, [sp, #4]
 80030e6:	230a      	movs	r3, #10
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030ee:	220b      	movs	r2, #11
 80030f0:	495b      	ldr	r1, [pc, #364]	@ (8003260 <_ZN5Modem8simA767213getNetworkPDPEPc+0x188>)
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f001 f878 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 80030f8:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80030fc:	2100      	movs	r1, #0
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f001 f99f 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8003104:	4603      	mov	r3, r0
 8003106:	73fb      	strb	r3, [r7, #15]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003108:	7bfb      	ldrb	r3, [r7, #15]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d111      	bne.n	8003132 <_ZN5Modem8simA767213getNetworkPDPEPc+0x5a>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8003114:	3308      	adds	r3, #8
 8003116:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800311e:	8a92      	ldrh	r2, [r2, #20]
 8003120:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003122:	4618      	mov	r0, r3
 8003124:	f002 fa38 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d101      	bne.n	8003132 <_ZN5Modem8simA767213getNetworkPDPEPc+0x5a>
 800312e:	2301      	movs	r3, #1
 8003130:	e000      	b.n	8003134 <_ZN5Modem8simA767213getNetworkPDPEPc+0x5c>
 8003132:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8003134:	2b00      	cmp	r3, #0
 8003136:	f000 8087 	beq.w	8003248 <_ZN5Modem8simA767213getNetworkPDPEPc+0x170>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003140:	3008      	adds	r0, #8
 8003142:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CGREG:", ',', _CR, networkStatpdp)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800314a:	8a9b      	ldrh	r3, [r3, #20]
 800314c:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	9302      	str	r3, [sp, #8]
 8003152:	230d      	movs	r3, #13
 8003154:	9301      	str	r3, [sp, #4]
 8003156:	232c      	movs	r3, #44	@ 0x2c
 8003158:	9300      	str	r3, [sp, #0]
 800315a:	4b42      	ldr	r3, [pc, #264]	@ (8003264 <_ZN5Modem8simA767213getNetworkPDPEPc+0x18c>)
 800315c:	f002 fa42 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8003160:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8003162:	2b00      	cmp	r3, #0
 8003164:	bf0c      	ite	eq
 8003166:	2301      	moveq	r3, #1
 8003168:	2300      	movne	r3, #0
 800316a:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800316c:	2b00      	cmp	r3, #0
 800316e:	d061      	beq.n	8003234 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15c>
			switch (*networkStatpdp) {
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	3b30      	subs	r3, #48	@ 0x30
 8003176:	2b06      	cmp	r3, #6
 8003178:	d851      	bhi.n	800321e <_ZN5Modem8simA767213getNetworkPDPEPc+0x146>
 800317a:	a201      	add	r2, pc, #4	@ (adr r2, 8003180 <_ZN5Modem8simA767213getNetworkPDPEPc+0xa8>)
 800317c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003180:	0800319d 	.word	0x0800319d
 8003184:	080031ad 	.word	0x080031ad
 8003188:	080031c1 	.word	0x080031c1
 800318c:	080031d5 	.word	0x080031d5
 8003190:	080031ed 	.word	0x080031ed
 8003194:	080031fd 	.word	0x080031fd
 8003198:	0800320f 	.word	0x0800320f
			case '0': {
				std::strcpy(networkStatpdp, "Not-Reg");
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	4932      	ldr	r1, [pc, #200]	@ (8003268 <_ZN5Modem8simA767213getNetworkPDPEPc+0x190>)
 80031a0:	461a      	mov	r2, r3
 80031a2:	460b      	mov	r3, r1
 80031a4:	cb03      	ldmia	r3!, {r0, r1}
 80031a6:	6010      	str	r0, [r2, #0]
 80031a8:	6051      	str	r1, [r2, #4]

				break;
 80031aa:	e042      	b.n	8003232 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			case '1': {
				std::strcpy(networkStatpdp, "Reg-Home");
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	492f      	ldr	r1, [pc, #188]	@ (800326c <_ZN5Modem8simA767213getNetworkPDPEPc+0x194>)
 80031b0:	461a      	mov	r2, r3
 80031b2:	460b      	mov	r3, r1
 80031b4:	cb03      	ldmia	r3!, {r0, r1}
 80031b6:	6010      	str	r0, [r2, #0]
 80031b8:	6051      	str	r1, [r2, #4]
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	7213      	strb	r3, [r2, #8]

				break;
 80031be:	e038      	b.n	8003232 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			case '2': {
				std::strcpy(networkStatpdp, "Searching");
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	492b      	ldr	r1, [pc, #172]	@ (8003270 <_ZN5Modem8simA767213getNetworkPDPEPc+0x198>)
 80031c4:	461a      	mov	r2, r3
 80031c6:	460b      	mov	r3, r1
 80031c8:	cb03      	ldmia	r3!, {r0, r1}
 80031ca:	6010      	str	r0, [r2, #0]
 80031cc:	6051      	str	r1, [r2, #4]
 80031ce:	881b      	ldrh	r3, [r3, #0]
 80031d0:	8113      	strh	r3, [r2, #8]

				break;
 80031d2:	e02e      	b.n	8003232 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			case '3': {
				std::strcpy(networkStatpdp, "Reg-denied");
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	4927      	ldr	r1, [pc, #156]	@ (8003274 <_ZN5Modem8simA767213getNetworkPDPEPc+0x19c>)
 80031d8:	461a      	mov	r2, r3
 80031da:	460b      	mov	r3, r1
 80031dc:	cb03      	ldmia	r3!, {r0, r1}
 80031de:	6010      	str	r0, [r2, #0]
 80031e0:	6051      	str	r1, [r2, #4]
 80031e2:	8819      	ldrh	r1, [r3, #0]
 80031e4:	789b      	ldrb	r3, [r3, #2]
 80031e6:	8111      	strh	r1, [r2, #8]
 80031e8:	7293      	strb	r3, [r2, #10]

				break;
 80031ea:	e022      	b.n	8003232 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			case '4': {
				std::strcpy(networkStatpdp, "Unknown");
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	4922      	ldr	r1, [pc, #136]	@ (8003278 <_ZN5Modem8simA767213getNetworkPDPEPc+0x1a0>)
 80031f0:	461a      	mov	r2, r3
 80031f2:	460b      	mov	r3, r1
 80031f4:	cb03      	ldmia	r3!, {r0, r1}
 80031f6:	6010      	str	r0, [r2, #0]
 80031f8:	6051      	str	r1, [r2, #4]

				break;
 80031fa:	e01a      	b.n	8003232 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			case '5': {
				std::strcpy(networkStatpdp, "Reg-Roaming");
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	4a1f      	ldr	r2, [pc, #124]	@ (800327c <_ZN5Modem8simA767213getNetworkPDPEPc+0x1a4>)
 8003200:	461c      	mov	r4, r3
 8003202:	4613      	mov	r3, r2
 8003204:	cb07      	ldmia	r3!, {r0, r1, r2}
 8003206:	6020      	str	r0, [r4, #0]
 8003208:	6061      	str	r1, [r4, #4]
 800320a:	60a2      	str	r2, [r4, #8]

				break;
 800320c:	e011      	b.n	8003232 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			case '6': {
				std::strcpy(networkStatpdp, "Reg-SMS");
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	491b      	ldr	r1, [pc, #108]	@ (8003280 <_ZN5Modem8simA767213getNetworkPDPEPc+0x1a8>)
 8003212:	461a      	mov	r2, r3
 8003214:	460b      	mov	r3, r1
 8003216:	cb03      	ldmia	r3!, {r0, r1}
 8003218:	6010      	str	r0, [r2, #0]
 800321a:	6051      	str	r1, [r2, #4]

				break;
 800321c:	e009      	b.n	8003232 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			default: {
				std::strcpy(networkStatpdp, "--------");
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	4918      	ldr	r1, [pc, #96]	@ (8003284 <_ZN5Modem8simA767213getNetworkPDPEPc+0x1ac>)
 8003222:	461a      	mov	r2, r3
 8003224:	460b      	mov	r3, r1
 8003226:	cb03      	ldmia	r3!, {r0, r1}
 8003228:	6010      	str	r0, [r2, #0]
 800322a:	6051      	str	r1, [r2, #4]
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	7213      	strb	r3, [r2, #8]

				break;
 8003230:	bf00      	nop
			}
			}
			return;
 8003232:	e012      	b.n	800325a <_ZN5Modem8simA767213getNetworkPDPEPc+0x182>
		} else {
			std::strcpy(networkStatpdp, "--------");
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	4913      	ldr	r1, [pc, #76]	@ (8003284 <_ZN5Modem8simA767213getNetworkPDPEPc+0x1ac>)
 8003238:	461a      	mov	r2, r3
 800323a:	460b      	mov	r3, r1
 800323c:	cb03      	ldmia	r3!, {r0, r1}
 800323e:	6010      	str	r0, [r2, #0]
 8003240:	6051      	str	r1, [r2, #4]
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	7213      	strb	r3, [r2, #8]
 8003246:	e008      	b.n	800325a <_ZN5Modem8simA767213getNetworkPDPEPc+0x182>
		}

	} else {
		std::strcpy(networkStatpdp, "--------");
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	490e      	ldr	r1, [pc, #56]	@ (8003284 <_ZN5Modem8simA767213getNetworkPDPEPc+0x1ac>)
 800324c:	461a      	mov	r2, r3
 800324e:	460b      	mov	r3, r1
 8003250:	cb03      	ldmia	r3!, {r0, r1}
 8003252:	6010      	str	r0, [r2, #0]
 8003254:	6051      	str	r1, [r2, #4]
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	7213      	strb	r3, [r2, #8]
	}

}
 800325a:	3714      	adds	r7, #20
 800325c:	46bd      	mov	sp, r7
 800325e:	bd90      	pop	{r4, r7, pc}
 8003260:	0801470c 	.word	0x0801470c
 8003264:	08014370 	.word	0x08014370
 8003268:	0801431c 	.word	0x0801431c
 800326c:	08014324 	.word	0x08014324
 8003270:	08014330 	.word	0x08014330
 8003274:	0801433c 	.word	0x0801433c
 8003278:	08014348 	.word	0x08014348
 800327c:	08014350 	.word	0x08014350
 8003280:	0801435c 	.word	0x0801435c
 8003284:	08014308 	.word	0x08014308

08003288 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE>:

void simA7672::getPDPstatus(enum pdp_stat *status_pdp) {
 8003288:	b580      	push	{r7, lr}
 800328a:	b08a      	sub	sp, #40	@ 0x28
 800328c:	af04      	add	r7, sp, #16
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]

	status stat;

	char buf[10] = { 0 };
 8003292:	2300      	movs	r3, #0
 8003294:	60fb      	str	r3, [r7, #12]
 8003296:	f107 0310 	add.w	r3, r7, #16
 800329a:	2200      	movs	r2, #0
 800329c:	601a      	str	r2, [r3, #0]
 800329e:	809a      	strh	r2, [r3, #4]

	*status_pdp = pdp_noReply;
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	2202      	movs	r2, #2
 80032a4:	701a      	strb	r2, [r3, #0]

	PrepRxTx(atcmd_GATCGACT, sizeof(atcmd_GATCGACT) - 1, 1000, _LF, CMD_mode);
 80032a6:	2301      	movs	r3, #1
 80032a8:	9301      	str	r3, [sp, #4]
 80032aa:	230a      	movs	r3, #10
 80032ac:	9300      	str	r3, [sp, #0]
 80032ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032b2:	220b      	movs	r2, #11
 80032b4:	4928      	ldr	r1, [pc, #160]	@ (8003358 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xd0>)
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 ff96 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 80032bc:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80032c0:	2100      	movs	r1, #0
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f001 f8bd 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80032c8:	4603      	mov	r3, r0
 80032ca:	75fb      	strb	r3, [r7, #23]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80032cc:	7dfb      	ldrb	r3, [r7, #23]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d111      	bne.n	80032f6 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0x6e>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80032d8:	3308      	adds	r3, #8
 80032da:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80032e2:	8a92      	ldrh	r2, [r2, #20]
 80032e4:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80032e6:	4618      	mov	r0, r3
 80032e8:	f002 f956 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0x6e>
 80032f2:	2301      	movs	r3, #1
 80032f4:	e000      	b.n	80032f8 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0x70>
 80032f6:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d029      	beq.n	8003350 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xc8>

		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003302:	3008      	adds	r0, #8
 8003304:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CGACT:", ':', ',', buf)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800330c:	8a9b      	ldrh	r3, [r3, #20]
 800330e:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003310:	f107 030c 	add.w	r3, r7, #12
 8003314:	9302      	str	r3, [sp, #8]
 8003316:	232c      	movs	r3, #44	@ 0x2c
 8003318:	9301      	str	r3, [sp, #4]
 800331a:	233a      	movs	r3, #58	@ 0x3a
 800331c:	9300      	str	r3, [sp, #0]
 800331e:	4b0f      	ldr	r3, [pc, #60]	@ (800335c <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xd4>)
 8003320:	f002 f960 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8003324:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8003326:	2b00      	cmp	r3, #0
 8003328:	bf0c      	ite	eq
 800332a:	2301      	moveq	r3, #1
 800332c:	2300      	movne	r3, #0
 800332e:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00d      	beq.n	8003350 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xc8>
			switch (*buf) {
 8003334:	7b3b      	ldrb	r3, [r7, #12]
 8003336:	2b30      	cmp	r3, #48	@ 0x30
 8003338:	d002      	beq.n	8003340 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xb8>
 800333a:	2b31      	cmp	r3, #49	@ 0x31
 800333c:	d004      	beq.n	8003348 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xc0>

		}

	}

}
 800333e:	e007      	b.n	8003350 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xc8>
				*status_pdp = pdp_deactivated;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	2200      	movs	r2, #0
 8003344:	701a      	strb	r2, [r3, #0]
				break;
 8003346:	e003      	b.n	8003350 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xc8>
				*status_pdp = pdp_activate;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	2201      	movs	r2, #1
 800334c:	701a      	strb	r2, [r3, #0]
				break;
 800334e:	bf00      	nop
}
 8003350:	bf00      	nop
 8003352:	3718      	adds	r7, #24
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	08014718 	.word	0x08014718
 800335c:	08014378 	.word	0x08014378

08003360 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE>:

void simA7672::getUEsystemInfo(enum UE_systemInfo *status_ue) {
 8003360:	b580      	push	{r7, lr}
 8003362:	b08a      	sub	sp, #40	@ 0x28
 8003364:	af04      	add	r7, sp, #16
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]

	status stat;

	char buf[15] = { 0 };
 800336a:	2300      	movs	r3, #0
 800336c:	60bb      	str	r3, [r7, #8]
 800336e:	f107 030c 	add.w	r3, r7, #12
 8003372:	2200      	movs	r2, #0
 8003374:	601a      	str	r2, [r3, #0]
 8003376:	605a      	str	r2, [r3, #4]
 8003378:	f8c3 2007 	str.w	r2, [r3, #7]

	*status_ue = no_service;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	2200      	movs	r2, #0
 8003380:	701a      	strb	r2, [r3, #0]

	PrepRxTx(atcmd_GATCPSI, sizeof(atcmd_GATCPSI) - 1, 1000, _LF, CMD_mode);
 8003382:	2301      	movs	r3, #1
 8003384:	9301      	str	r3, [sp, #4]
 8003386:	230a      	movs	r3, #10
 8003388:	9300      	str	r3, [sp, #0]
 800338a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800338e:	220a      	movs	r2, #10
 8003390:	4945      	ldr	r1, [pc, #276]	@ (80034a8 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x148>)
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 ff28 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8003398:	f241 3288 	movw	r2, #5000	@ 0x1388
 800339c:	2100      	movs	r1, #0
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f001 f84f 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80033a4:	4603      	mov	r3, r0
 80033a6:	75fb      	strb	r3, [r7, #23]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80033a8:	7dfb      	ldrb	r3, [r7, #23]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d111      	bne.n	80033d2 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x72>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80033b4:	3308      	adds	r3, #8
 80033b6:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80033be:	8a92      	ldrh	r2, [r2, #20]
 80033c0:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80033c2:	4618      	mov	r0, r3
 80033c4:	f002 f8e8 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x72>
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x74>
 80033d2:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d062      	beq.n	800349e <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x13e>

		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 80033de:	3008      	adds	r0, #8
 80033e0:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CPSI:", ':', ',', buf)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033e8:	8a9b      	ldrh	r3, [r3, #20]
 80033ea:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80033ec:	f107 0308 	add.w	r3, r7, #8
 80033f0:	9302      	str	r3, [sp, #8]
 80033f2:	232c      	movs	r3, #44	@ 0x2c
 80033f4:	9301      	str	r3, [sp, #4]
 80033f6:	233a      	movs	r3, #58	@ 0x3a
 80033f8:	9300      	str	r3, [sp, #0]
 80033fa:	4b2c      	ldr	r3, [pc, #176]	@ (80034ac <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x14c>)
 80033fc:	f002 f8f2 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8003400:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8003402:	2b00      	cmp	r3, #0
 8003404:	bf0c      	ite	eq
 8003406:	2301      	moveq	r3, #1
 8003408:	2300      	movne	r3, #0
 800340a:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800340c:	2b00      	cmp	r3, #0
 800340e:	d046      	beq.n	800349e <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x13e>
			if (std::strstr(buf, "NO SERVICE")) {
 8003410:	f107 0308 	add.w	r3, r7, #8
 8003414:	4926      	ldr	r1, [pc, #152]	@ (80034b0 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x150>)
 8003416:	4618      	mov	r0, r3
 8003418:	f7fe faf0 	bl	80019fc <_ZSt6strstrPcPKc>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	bf14      	ite	ne
 8003422:	2301      	movne	r3, #1
 8003424:	2300      	moveq	r3, #0
 8003426:	b2db      	uxtb	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	d003      	beq.n	8003434 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0xd4>
				*status_ue = no_service;
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	2200      	movs	r2, #0
 8003430:	701a      	strb	r2, [r3, #0]

		}

	}

}
 8003432:	e034      	b.n	800349e <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x13e>
			} else if (std::strstr(buf, "GSM")) {
 8003434:	f107 0308 	add.w	r3, r7, #8
 8003438:	491e      	ldr	r1, [pc, #120]	@ (80034b4 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x154>)
 800343a:	4618      	mov	r0, r3
 800343c:	f7fe fade 	bl	80019fc <_ZSt6strstrPcPKc>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	bf14      	ite	ne
 8003446:	2301      	movne	r3, #1
 8003448:	2300      	moveq	r3, #0
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b00      	cmp	r3, #0
 800344e:	d003      	beq.n	8003458 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0xf8>
				*status_ue = gsm;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	2201      	movs	r2, #1
 8003454:	701a      	strb	r2, [r3, #0]
}
 8003456:	e022      	b.n	800349e <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x13e>
			} else if (std::strstr(buf, "WCDMA")) {
 8003458:	f107 0308 	add.w	r3, r7, #8
 800345c:	4916      	ldr	r1, [pc, #88]	@ (80034b8 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x158>)
 800345e:	4618      	mov	r0, r3
 8003460:	f7fe facc 	bl	80019fc <_ZSt6strstrPcPKc>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	bf14      	ite	ne
 800346a:	2301      	movne	r3, #1
 800346c:	2300      	moveq	r3, #0
 800346e:	b2db      	uxtb	r3, r3
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x11c>
				*status_ue = wcdma;
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	2202      	movs	r2, #2
 8003478:	701a      	strb	r2, [r3, #0]
}
 800347a:	e010      	b.n	800349e <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x13e>
			} else if (std::strstr(buf, "LTE")) {
 800347c:	f107 0308 	add.w	r3, r7, #8
 8003480:	490e      	ldr	r1, [pc, #56]	@ (80034bc <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x15c>)
 8003482:	4618      	mov	r0, r3
 8003484:	f7fe faba 	bl	80019fc <_ZSt6strstrPcPKc>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	bf14      	ite	ne
 800348e:	2301      	movne	r3, #1
 8003490:	2300      	moveq	r3, #0
 8003492:	b2db      	uxtb	r3, r3
 8003494:	2b00      	cmp	r3, #0
 8003496:	d002      	beq.n	800349e <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x13e>
				*status_ue = lte;
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	2203      	movs	r2, #3
 800349c:	701a      	strb	r2, [r3, #0]
}
 800349e:	bf00      	nop
 80034a0:	3718      	adds	r7, #24
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	08014724 	.word	0x08014724
 80034ac:	08014380 	.word	0x08014380
 80034b0:	08014388 	.word	0x08014388
 80034b4:	08014394 	.word	0x08014394
 80034b8:	08014398 	.word	0x08014398
 80034bc:	080143a0 	.word	0x080143a0

080034c0 <_ZN5Modem8simA767210getSignalQEPc>:

void simA7672::getSignalQ(char *quality) {
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08a      	sub	sp, #40	@ 0x28
 80034c4:	af04      	add	r7, sp, #16
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]

	status stat;

	char buffer[10] = { 0 };
 80034ca:	2300      	movs	r3, #0
 80034cc:	60fb      	str	r3, [r7, #12]
 80034ce:	f107 0310 	add.w	r3, r7, #16
 80034d2:	2200      	movs	r2, #0
 80034d4:	601a      	str	r2, [r3, #0]
 80034d6:	809a      	strh	r2, [r3, #4]
	int8_t csq = 0;
 80034d8:	2300      	movs	r3, #0
 80034da:	75fb      	strb	r3, [r7, #23]
	PrepRxTx(atcmd_ATCSQ, sizeof(atcmd_ATCSQ) - 1, 1000, _LF, CMD_mode);
 80034dc:	2301      	movs	r3, #1
 80034de:	9301      	str	r3, [sp, #4]
 80034e0:	230a      	movs	r3, #10
 80034e2:	9300      	str	r3, [sp, #0]
 80034e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034e8:	2208      	movs	r2, #8
 80034ea:	4939      	ldr	r1, [pc, #228]	@ (80035d0 <_ZN5Modem8simA767210getSignalQEPc+0x110>)
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 fe7b 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 80034f2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80034f6:	2100      	movs	r1, #0
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f000 ffa2 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80034fe:	4603      	mov	r3, r0
 8003500:	75bb      	strb	r3, [r7, #22]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003502:	7dbb      	ldrb	r3, [r7, #22]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d111      	bne.n	800352c <_ZN5Modem8simA767210getSignalQEPc+0x6c>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800350e:	3308      	adds	r3, #8
 8003510:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003518:	8a92      	ldrh	r2, [r2, #20]
 800351a:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 800351c:	4618      	mov	r0, r3
 800351e:	f002 f83b 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d101      	bne.n	800352c <_ZN5Modem8simA767210getSignalQEPc+0x6c>
 8003528:	2301      	movs	r3, #1
 800352a:	e000      	b.n	800352e <_ZN5Modem8simA767210getSignalQEPc+0x6e>
 800352c:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 800352e:	2b00      	cmp	r3, #0
 8003530:	d041      	beq.n	80035b6 <_ZN5Modem8simA767210getSignalQEPc+0xf6>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003538:	3008      	adds	r0, #8
 800353a:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CSQ:", ':', ',', buffer)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003542:	8a9b      	ldrh	r3, [r3, #20]
 8003544:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003546:	f107 030c 	add.w	r3, r7, #12
 800354a:	9302      	str	r3, [sp, #8]
 800354c:	232c      	movs	r3, #44	@ 0x2c
 800354e:	9301      	str	r3, [sp, #4]
 8003550:	233a      	movs	r3, #58	@ 0x3a
 8003552:	9300      	str	r3, [sp, #0]
 8003554:	4b1f      	ldr	r3, [pc, #124]	@ (80035d4 <_ZN5Modem8simA767210getSignalQEPc+0x114>)
 8003556:	f002 f845 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 800355a:	4603      	mov	r3, r0
				== checking.sys_ok) {
 800355c:	2b00      	cmp	r3, #0
 800355e:	bf0c      	ite	eq
 8003560:	2301      	moveq	r3, #1
 8003562:	2300      	movne	r3, #0
 8003564:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003566:	2b00      	cmp	r3, #0
 8003568:	d01b      	beq.n	80035a2 <_ZN5Modem8simA767210getSignalQEPc+0xe2>

			csq = std::atoi(buffer);
 800356a:	f107 030c 	add.w	r3, r7, #12
 800356e:	4618      	mov	r0, r3
 8003570:	f00d fd78 	bl	8011064 <atoi>
 8003574:	4603      	mov	r3, r0
 8003576:	75fb      	strb	r3, [r7, #23]
			if (csq >= 99) {
 8003578:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800357c:	2b62      	cmp	r3, #98	@ 0x62
 800357e:	dd02      	ble.n	8003586 <_ZN5Modem8simA767210getSignalQEPc+0xc6>
				csq = 0;
 8003580:	2300      	movs	r3, #0
 8003582:	75fb      	strb	r3, [r7, #23]
 8003584:	e005      	b.n	8003592 <_ZN5Modem8simA767210getSignalQEPc+0xd2>

			} else {
				csq = (2 * (csq)) - 113;
 8003586:	7dfb      	ldrb	r3, [r7, #23]
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	b2db      	uxtb	r3, r3
 800358c:	3b71      	subs	r3, #113	@ 0x71
 800358e:	b2db      	uxtb	r3, r3
 8003590:	75fb      	strb	r3, [r7, #23]
			}

			std::sprintf(quality, "%02d dbm", csq);
 8003592:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003596:	461a      	mov	r2, r3
 8003598:	490f      	ldr	r1, [pc, #60]	@ (80035d8 <_ZN5Modem8simA767210getSignalQEPc+0x118>)
 800359a:	6838      	ldr	r0, [r7, #0]
 800359c:	f00e fb04 	bl	8011ba8 <siprintf>
 80035a0:	e012      	b.n	80035c8 <_ZN5Modem8simA767210getSignalQEPc+0x108>

			return;
		} else {
			std::strcpy(quality, "--------");
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	490d      	ldr	r1, [pc, #52]	@ (80035dc <_ZN5Modem8simA767210getSignalQEPc+0x11c>)
 80035a6:	461a      	mov	r2, r3
 80035a8:	460b      	mov	r3, r1
 80035aa:	cb03      	ldmia	r3!, {r0, r1}
 80035ac:	6010      	str	r0, [r2, #0]
 80035ae:	6051      	str	r1, [r2, #4]
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	7213      	strb	r3, [r2, #8]
 80035b4:	e008      	b.n	80035c8 <_ZN5Modem8simA767210getSignalQEPc+0x108>
		}

	} else {
		std::strcpy(quality, "--------");
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	4908      	ldr	r1, [pc, #32]	@ (80035dc <_ZN5Modem8simA767210getSignalQEPc+0x11c>)
 80035ba:	461a      	mov	r2, r3
 80035bc:	460b      	mov	r3, r1
 80035be:	cb03      	ldmia	r3!, {r0, r1}
 80035c0:	6010      	str	r0, [r2, #0]
 80035c2:	6051      	str	r1, [r2, #4]
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	7213      	strb	r3, [r2, #8]
	}

}
 80035c8:	3718      	adds	r7, #24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	08014730 	.word	0x08014730
 80035d4:	080143a4 	.word	0x080143a4
 80035d8:	080143ac 	.word	0x080143ac
 80035dc:	08014308 	.word	0x08014308

080035e0 <_ZN5Modem8simA767223getmqttconnectionstatusEPc>:
		/*ToDo*/
	}

}

enum simA7672::mqtt_flags simA7672::getmqttconnectionstatus(char *serverAddr) {
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b0a0      	sub	sp, #128	@ 0x80
 80035e4:	af04      	add	r7, sp, #16
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	6039      	str	r1, [r7, #0]
	status stat = simA7672_ERR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
	mqtt_flags statMqtt = mqtt_serverDisconnected;
 80035f0:	2303      	movs	r3, #3
 80035f2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	char buf[100] = { 0 };
 80035f6:	2300      	movs	r3, #0
 80035f8:	60bb      	str	r3, [r7, #8]
 80035fa:	f107 030c 	add.w	r3, r7, #12
 80035fe:	2260      	movs	r2, #96	@ 0x60
 8003600:	2100      	movs	r1, #0
 8003602:	4618      	mov	r0, r3
 8003604:	f00e fb33 	bl	8011c6e <memset>

	PrepRxTx(atcmd_GATCMQTTCONNECT, sizeof(atcmd_GATCMQTTCONNECT) - 1, 1000,
 8003608:	2301      	movs	r3, #1
 800360a:	9301      	str	r3, [sp, #4]
 800360c:	230a      	movs	r3, #10
 800360e:	9300      	str	r3, [sp, #0]
 8003610:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003614:	2212      	movs	r2, #18
 8003616:	492c      	ldr	r1, [pc, #176]	@ (80036c8 <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0xe8>)
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f000 fde5 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
			_LF, CMD_mode);
	stat = check_eventTimeout(rx_evt, 8000);
 800361e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8003622:	2100      	movs	r1, #0
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f000 ff0c 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 800362a:	4603      	mov	r3, r0
 800362c:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003630:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003634:	2b00      	cmp	r3, #0
 8003636:	d111      	bne.n	800365c <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0x7c>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800363e:	3308      	adds	r3, #8
 8003640:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003648:	8a92      	ldrh	r2, [r2, #20]
 800364a:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 800364c:	4618      	mov	r0, r3
 800364e:	f001 ffa3 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d101      	bne.n	800365c <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0x7c>
 8003658:	2301      	movs	r3, #1
 800365a:	e000      	b.n	800365e <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0x7e>
 800365c:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 800365e:	2b00      	cmp	r3, #0
 8003660:	d02c      	beq.n	80036bc <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0xdc>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003668:	3008      	adds	r0, #8
 800366a:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CMQTTCONNECT:", '"', '"', buf)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003672:	8a9b      	ldrh	r3, [r3, #20]
 8003674:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003676:	f107 0308 	add.w	r3, r7, #8
 800367a:	9302      	str	r3, [sp, #8]
 800367c:	2322      	movs	r3, #34	@ 0x22
 800367e:	9301      	str	r3, [sp, #4]
 8003680:	2322      	movs	r3, #34	@ 0x22
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	4b11      	ldr	r3, [pc, #68]	@ (80036cc <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0xec>)
 8003686:	f001 ffad 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 800368a:	4603      	mov	r3, r0
				== checking.sys_ok) {
 800368c:	2b00      	cmp	r3, #0
 800368e:	bf0c      	ite	eq
 8003690:	2301      	moveq	r3, #1
 8003692:	2300      	movne	r3, #0
 8003694:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003696:	2b00      	cmp	r3, #0
 8003698:	d010      	beq.n	80036bc <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0xdc>

			if (std::strstr(serverAddr, const_cast<const char*>(buf))) {
 800369a:	f107 0308 	add.w	r3, r7, #8
 800369e:	4619      	mov	r1, r3
 80036a0:	6838      	ldr	r0, [r7, #0]
 80036a2:	f7fe f9ab 	bl	80019fc <_ZSt6strstrPcPKc>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	bf14      	ite	ne
 80036ac:	2301      	movne	r3, #1
 80036ae:	2300      	moveq	r3, #0
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d002      	beq.n	80036bc <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0xdc>
				statMqtt = mqtt_serverConnected;
 80036b6:	2302      	movs	r3, #2
 80036b8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

		}

	}

	return statMqtt;
 80036bc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3770      	adds	r7, #112	@ 0x70
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	0801476c 	.word	0x0801476c
 80036cc:	080143d4 	.word	0x080143d4

080036d0 <_ZN5Modem8simA76729mqttStartEPh>:

enum simA7672::mqtt_flags simA7672::mqttStart(uint8_t *mqtt_index) {
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b08a      	sub	sp, #40	@ 0x28
 80036d4:	af04      	add	r7, sp, #16
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]

	status stat = simA7672_ERR;
 80036da:	2301      	movs	r3, #1
 80036dc:	75bb      	strb	r3, [r7, #22]
	mqtt_flags statMqtt = mqtt_ERR;
 80036de:	2301      	movs	r3, #1
 80036e0:	75fb      	strb	r3, [r7, #23]
	char buf[10] = { 0 };
 80036e2:	2300      	movs	r3, #0
 80036e4:	60fb      	str	r3, [r7, #12]
 80036e6:	f107 0310 	add.w	r3, r7, #16
 80036ea:	2200      	movs	r2, #0
 80036ec:	601a      	str	r2, [r3, #0]
 80036ee:	809a      	strh	r2, [r3, #4]

	PrepRxTx(atmcd_ATCMQTTSTART, sizeof(atmcd_ATCMQTTSTART) - 1, 1000, '+', 2,_LF,
 80036f0:	2303      	movs	r3, #3
 80036f2:	9303      	str	r3, [sp, #12]
 80036f4:	230a      	movs	r3, #10
 80036f6:	9302      	str	r3, [sp, #8]
 80036f8:	2302      	movs	r3, #2
 80036fa:	9301      	str	r3, [sp, #4]
 80036fc:	232b      	movs	r3, #43	@ 0x2b
 80036fe:	9300      	str	r3, [sp, #0]
 8003700:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003704:	220f      	movs	r2, #15
 8003706:	4928      	ldr	r1, [pc, #160]	@ (80037a8 <_ZN5Modem8simA76729mqttStartEPh+0xd8>)
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 fdcf 	bl	80042ac <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>
			Notification_mode);
	stat = check_eventTimeout(rx_evt, 10000);
 800370e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003712:	2100      	movs	r1, #0
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f000 fe94 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 800371a:	4603      	mov	r3, r0
 800371c:	75bb      	strb	r3, [r7, #22]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 800371e:	7dbb      	ldrb	r3, [r7, #22]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d111      	bne.n	8003748 <_ZN5Modem8simA76729mqttStartEPh+0x78>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800372a:	3308      	adds	r3, #8
 800372c:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003734:	8a92      	ldrh	r2, [r2, #20]
 8003736:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003738:	4618      	mov	r0, r3
 800373a:	f001 ff2d 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d101      	bne.n	8003748 <_ZN5Modem8simA76729mqttStartEPh+0x78>
 8003744:	2301      	movs	r3, #1
 8003746:	e000      	b.n	800374a <_ZN5Modem8simA76729mqttStartEPh+0x7a>
 8003748:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 800374a:	2b00      	cmp	r3, #0
 800374c:	d026      	beq.n	800379c <_ZN5Modem8simA76729mqttStartEPh+0xcc>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003754:	3008      	adds	r0, #8
 8003756:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CMQTTSTART:", ':', _LF, buf)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800375e:	8a9b      	ldrh	r3, [r3, #20]
 8003760:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003762:	f107 030c 	add.w	r3, r7, #12
 8003766:	9302      	str	r3, [sp, #8]
 8003768:	230a      	movs	r3, #10
 800376a:	9301      	str	r3, [sp, #4]
 800376c:	233a      	movs	r3, #58	@ 0x3a
 800376e:	9300      	str	r3, [sp, #0]
 8003770:	4b0e      	ldr	r3, [pc, #56]	@ (80037ac <_ZN5Modem8simA76729mqttStartEPh+0xdc>)
 8003772:	f001 ff37 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8003776:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8003778:	2b00      	cmp	r3, #0
 800377a:	bf0c      	ite	eq
 800377c:	2301      	moveq	r3, #1
 800377e:	2300      	movne	r3, #0
 8003780:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00a      	beq.n	800379c <_ZN5Modem8simA76729mqttStartEPh+0xcc>

			statMqtt = mqtt_OK;
 8003786:	2300      	movs	r3, #0
 8003788:	75fb      	strb	r3, [r7, #23]

			*mqtt_index = std::atoi(buf);
 800378a:	f107 030c 	add.w	r3, r7, #12
 800378e:	4618      	mov	r0, r3
 8003790:	f00d fc68 	bl	8011064 <atoi>
 8003794:	4603      	mov	r3, r0
 8003796:	b2da      	uxtb	r2, r3
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	701a      	strb	r2, [r3, #0]

		}

	}

	return statMqtt;
 800379c:	7dfb      	ldrb	r3, [r7, #23]

}
 800379e:	4618      	mov	r0, r3
 80037a0:	3718      	adds	r7, #24
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	0801474c 	.word	0x0801474c
 80037ac:	080143e4 	.word	0x080143e4

080037b0 <_ZN5Modem8simA76728mqttStopEv>:

enum simA7672::mqtt_flags simA7672::mqttStop() {
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b08a      	sub	sp, #40	@ 0x28
 80037b4:	af04      	add	r7, sp, #16
 80037b6:	6078      	str	r0, [r7, #4]
	status stat = simA7672_ERR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	75bb      	strb	r3, [r7, #22]
	mqtt_flags statMqtt = mqtt_ERR;
 80037bc:	2301      	movs	r3, #1
 80037be:	75fb      	strb	r3, [r7, #23]
	char buf[10] = { 0 };
 80037c0:	2300      	movs	r3, #0
 80037c2:	60fb      	str	r3, [r7, #12]
 80037c4:	f107 0310 	add.w	r3, r7, #16
 80037c8:	2200      	movs	r2, #0
 80037ca:	601a      	str	r2, [r3, #0]
 80037cc:	809a      	strh	r2, [r3, #4]
	PrepRxTx(atcmd_ATCMQTTSTOP, sizeof(atcmd_ATCMQTTSTOP) - 1, 1000, '+',2, _LF,
 80037ce:	2303      	movs	r3, #3
 80037d0:	9303      	str	r3, [sp, #12]
 80037d2:	230a      	movs	r3, #10
 80037d4:	9302      	str	r3, [sp, #8]
 80037d6:	2302      	movs	r3, #2
 80037d8:	9301      	str	r3, [sp, #4]
 80037da:	232b      	movs	r3, #43	@ 0x2b
 80037dc:	9300      	str	r3, [sp, #0]
 80037de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037e2:	220e      	movs	r2, #14
 80037e4:	4923      	ldr	r1, [pc, #140]	@ (8003874 <_ZN5Modem8simA76728mqttStopEv+0xc4>)
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f000 fd60 	bl	80042ac <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>
			Notification_mode);
	stat = check_eventTimeout(rx_evt, 10000);
 80037ec:	f242 7210 	movw	r2, #10000	@ 0x2710
 80037f0:	2100      	movs	r1, #0
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 fe25 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80037f8:	4603      	mov	r3, r0
 80037fa:	75bb      	strb	r3, [r7, #22]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80037fc:	7dbb      	ldrb	r3, [r7, #22]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d111      	bne.n	8003826 <_ZN5Modem8simA76728mqttStopEv+0x76>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8003808:	3308      	adds	r3, #8
 800380a:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003812:	8a92      	ldrh	r2, [r2, #20]
 8003814:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003816:	4618      	mov	r0, r3
 8003818:	f001 febe 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <_ZN5Modem8simA76728mqttStopEv+0x76>
 8003822:	2301      	movs	r3, #1
 8003824:	e000      	b.n	8003828 <_ZN5Modem8simA76728mqttStopEv+0x78>
 8003826:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8003828:	2b00      	cmp	r3, #0
 800382a:	d01d      	beq.n	8003868 <_ZN5Modem8simA76728mqttStopEv+0xb8>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003832:	3008      	adds	r0, #8
 8003834:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CMQTTSTOP:", ':', _LF, buf)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800383c:	8a9b      	ldrh	r3, [r3, #20]
 800383e:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003840:	f107 030c 	add.w	r3, r7, #12
 8003844:	9302      	str	r3, [sp, #8]
 8003846:	230a      	movs	r3, #10
 8003848:	9301      	str	r3, [sp, #4]
 800384a:	233a      	movs	r3, #58	@ 0x3a
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	4b0a      	ldr	r3, [pc, #40]	@ (8003878 <_ZN5Modem8simA76728mqttStopEv+0xc8>)
 8003850:	f001 fec8 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8003854:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8003856:	2b00      	cmp	r3, #0
 8003858:	bf0c      	ite	eq
 800385a:	2301      	moveq	r3, #1
 800385c:	2300      	movne	r3, #0
 800385e:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <_ZN5Modem8simA76728mqttStopEv+0xb8>

			statMqtt = mqtt_OK;
 8003864:	2300      	movs	r3, #0
 8003866:	75fb      	strb	r3, [r7, #23]

		}

	}

	return statMqtt;
 8003868:	7dfb      	ldrb	r3, [r7, #23]
}
 800386a:	4618      	mov	r0, r3
 800386c:	3718      	adds	r7, #24
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	0801475c 	.word	0x0801475c
 8003878:	080143f4 	.word	0x080143f4

0800387c <_ZN5Modem8simA767213mqttSetClientEhPch>:

enum simA7672::mqtt_flags simA7672::mqttSetClient(uint8_t mqtt_index,
		char *client,uint8_t activate_ssl) {
 800387c:	b580      	push	{r7, lr}
 800387e:	b09c      	sub	sp, #112	@ 0x70
 8003880:	af02      	add	r7, sp, #8
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	607a      	str	r2, [r7, #4]
 8003886:	461a      	mov	r2, r3
 8003888:	460b      	mov	r3, r1
 800388a:	72fb      	strb	r3, [r7, #11]
 800388c:	4613      	mov	r3, r2
 800388e:	72bb      	strb	r3, [r7, #10]
	status stat = simA7672_ERR;
 8003890:	2301      	movs	r3, #1
 8003892:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	mqtt_flags statMqtt = mqtt_ERR;
 8003896:	2301      	movs	r3, #1
 8003898:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	char buf[80] = { 0 };
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	f107 0318 	add.w	r3, r7, #24
 80038a4:	224c      	movs	r2, #76	@ 0x4c
 80038a6:	2100      	movs	r1, #0
 80038a8:	4618      	mov	r0, r3
 80038aa:	f00e f9e0 	bl	8011c6e <memset>

	std::sprintf(buf, "AT+CMQTTACCQ=%d,\"%s\",%d\r\n", mqtt_index, client,activate_ssl);
 80038ae:	7afa      	ldrb	r2, [r7, #11]
 80038b0:	7abb      	ldrb	r3, [r7, #10]
 80038b2:	f107 0014 	add.w	r0, r7, #20
 80038b6:	9300      	str	r3, [sp, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4920      	ldr	r1, [pc, #128]	@ (800393c <_ZN5Modem8simA767213mqttSetClientEhPch+0xc0>)
 80038bc:	f00e f974 	bl	8011ba8 <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, _LF, CMD_mode);
 80038c0:	f107 0314 	add.w	r3, r7, #20
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7fc fcd3 	bl	8000270 <strlen>
 80038ca:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	f107 0114 	add.w	r1, r7, #20
 80038d2:	2301      	movs	r3, #1
 80038d4:	9301      	str	r3, [sp, #4]
 80038d6:	230a      	movs	r3, #10
 80038d8:	9300      	str	r3, [sp, #0]
 80038da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80038de:	68f8      	ldr	r0, [r7, #12]
 80038e0:	f000 fc82 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 8000);
 80038e4:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80038e8:	2100      	movs	r1, #0
 80038ea:	68f8      	ldr	r0, [r7, #12]
 80038ec:	f000 fda9 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80038f0:	4603      	mov	r3, r0
 80038f2:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80038f6:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d111      	bne.n	8003922 <_ZN5Modem8simA767213mqttSetClientEhPch+0xa6>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8003904:	3308      	adds	r3, #8
 8003906:	68f9      	ldr	r1, [r7, #12]
					Rx_info.Rxcount) == checking.sys_ok) {
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800390e:	8a92      	ldrh	r2, [r2, #20]
 8003910:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003912:	4618      	mov	r0, r3
 8003914:	f001 fe40 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <_ZN5Modem8simA767213mqttSetClientEhPch+0xa6>
 800391e:	2301      	movs	r3, #1
 8003920:	e000      	b.n	8003924 <_ZN5Modem8simA767213mqttSetClientEhPch+0xa8>
 8003922:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8003924:	2b00      	cmp	r3, #0
 8003926:	d002      	beq.n	800392e <_ZN5Modem8simA767213mqttSetClientEhPch+0xb2>

		statMqtt = mqtt_OK;
 8003928:	2300      	movs	r3, #0
 800392a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	}

	return statMqtt;
 800392e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8003932:	4618      	mov	r0, r3
 8003934:	3768      	adds	r7, #104	@ 0x68
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	08014400 	.word	0x08014400

08003940 <_ZN5Modem8simA767217mqttReleaseClientEh>:

enum simA7672::mqtt_flags simA7672::mqttReleaseClient(uint8_t mqtt_index) {
 8003940:	b580      	push	{r7, lr}
 8003942:	b09a      	sub	sp, #104	@ 0x68
 8003944:	af02      	add	r7, sp, #8
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	460b      	mov	r3, r1
 800394a:	70fb      	strb	r3, [r7, #3]
	status stat = simA7672_ERR;
 800394c:	2301      	movs	r3, #1
 800394e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	mqtt_flags statMqtt = mqtt_ERR;
 8003952:	2301      	movs	r3, #1
 8003954:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	char buf[80] = { 0 };
 8003958:	2300      	movs	r3, #0
 800395a:	60fb      	str	r3, [r7, #12]
 800395c:	f107 0310 	add.w	r3, r7, #16
 8003960:	224c      	movs	r2, #76	@ 0x4c
 8003962:	2100      	movs	r1, #0
 8003964:	4618      	mov	r0, r3
 8003966:	f00e f982 	bl	8011c6e <memset>

	std::sprintf(buf, "AT+CMQTTREL=%d\r\n", mqtt_index);
 800396a:	78fa      	ldrb	r2, [r7, #3]
 800396c:	f107 030c 	add.w	r3, r7, #12
 8003970:	4920      	ldr	r1, [pc, #128]	@ (80039f4 <_ZN5Modem8simA767217mqttReleaseClientEh+0xb4>)
 8003972:	4618      	mov	r0, r3
 8003974:	f00e f918 	bl	8011ba8 <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, _LF, CMD_mode);
 8003978:	f107 030c 	add.w	r3, r7, #12
 800397c:	4618      	mov	r0, r3
 800397e:	f7fc fc77 	bl	8000270 <strlen>
 8003982:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8003984:	b29a      	uxth	r2, r3
 8003986:	f107 010c 	add.w	r1, r7, #12
 800398a:	2301      	movs	r3, #1
 800398c:	9301      	str	r3, [sp, #4]
 800398e:	230a      	movs	r3, #10
 8003990:	9300      	str	r3, [sp, #0]
 8003992:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 fc26 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 8000);
 800399c:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80039a0:	2100      	movs	r1, #0
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 fd4d 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80039a8:	4603      	mov	r3, r0
 80039aa:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80039ae:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d111      	bne.n	80039da <_ZN5Modem8simA767217mqttReleaseClientEh+0x9a>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80039bc:	3308      	adds	r3, #8
 80039be:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80039c6:	8a92      	ldrh	r2, [r2, #20]
 80039c8:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80039ca:	4618      	mov	r0, r3
 80039cc:	f001 fde4 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d101      	bne.n	80039da <_ZN5Modem8simA767217mqttReleaseClientEh+0x9a>
 80039d6:	2301      	movs	r3, #1
 80039d8:	e000      	b.n	80039dc <_ZN5Modem8simA767217mqttReleaseClientEh+0x9c>
 80039da:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d002      	beq.n	80039e6 <_ZN5Modem8simA767217mqttReleaseClientEh+0xa6>
		statMqtt = mqtt_OK;
 80039e0:	2300      	movs	r3, #0
 80039e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	}

	return statMqtt;
 80039e6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3760      	adds	r7, #96	@ 0x60
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	0801441c 	.word	0x0801441c

080039f8 <_ZN5Modem8simA767217mqttConnectServerEhPc>:

enum simA7672::mqtt_flags simA7672::mqttConnectServer(uint8_t mqtt_index,
		char *url) {
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b0b0      	sub	sp, #192	@ 0xc0
 80039fc:	af04      	add	r7, sp, #16
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	460b      	mov	r3, r1
 8003a02:	607a      	str	r2, [r7, #4]
 8003a04:	72fb      	strb	r3, [r7, #11]

	status stat = simA7672_ERR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
	mqtt_flags statMqtt = mqtt_ERR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
	char buf[150] = { 0 };
 8003a12:	2300      	movs	r3, #0
 8003a14:	61bb      	str	r3, [r7, #24]
 8003a16:	f107 031c 	add.w	r3, r7, #28
 8003a1a:	2292      	movs	r2, #146	@ 0x92
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f00e f925 	bl	8011c6e <memset>
	char recv_buf[5] = { 0 };
 8003a24:	2300      	movs	r3, #0
 8003a26:	613b      	str	r3, [r7, #16]
 8003a28:	2300      	movs	r3, #0
 8003a2a:	753b      	strb	r3, [r7, #20]

	std::sprintf(buf, "AT+CMQTTCONNECT=%d,\"%s\",60,1\r\n", mqtt_index, url);
 8003a2c:	7afa      	ldrb	r2, [r7, #11]
 8003a2e:	f107 0018 	add.w	r0, r7, #24
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	492c      	ldr	r1, [pc, #176]	@ (8003ae8 <_ZN5Modem8simA767217mqttConnectServerEhPc+0xf0>)
 8003a36:	f00e f8b7 	bl	8011ba8 <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, '+',2, _LF,
 8003a3a:	f107 0318 	add.w	r3, r7, #24
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f7fc fc16 	bl	8000270 <strlen>
 8003a44:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	f107 0118 	add.w	r1, r7, #24
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	9303      	str	r3, [sp, #12]
 8003a50:	230a      	movs	r3, #10
 8003a52:	9302      	str	r3, [sp, #8]
 8003a54:	2302      	movs	r3, #2
 8003a56:	9301      	str	r3, [sp, #4]
 8003a58:	232b      	movs	r3, #43	@ 0x2b
 8003a5a:	9300      	str	r3, [sp, #0]
 8003a5c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 fc23 	bl	80042ac <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>
			Notification_mode);
	stat = check_eventTimeout(rx_evt, 30000); //more delay as this commands take sometimes to generate notification
 8003a66:	f247 5230 	movw	r2, #30000	@ 0x7530
 8003a6a:	2100      	movs	r1, #0
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f000 fce8 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8003a72:	4603      	mov	r3, r0
 8003a74:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae

	if (stat == simA7672_OK) {
 8003a78:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d12c      	bne.n	8003ada <_ZN5Modem8simA767217mqttConnectServerEhPc+0xe2>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003a86:	3008      	adds	r0, #8
 8003a88:	68f9      	ldr	r1, [r7, #12]
				Rx_info.Rxcount, (char*) "+CMQTTCONNECT:", ',', _LF, recv_buf)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a90:	8a9b      	ldrh	r3, [r3, #20]
 8003a92:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003a94:	f107 0310 	add.w	r3, r7, #16
 8003a98:	9302      	str	r3, [sp, #8]
 8003a9a:	230a      	movs	r3, #10
 8003a9c:	9301      	str	r3, [sp, #4]
 8003a9e:	232c      	movs	r3, #44	@ 0x2c
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	4b12      	ldr	r3, [pc, #72]	@ (8003aec <_ZN5Modem8simA767217mqttConnectServerEhPc+0xf4>)
 8003aa4:	f001 fd9e 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8003aa8:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	bf0c      	ite	eq
 8003aae:	2301      	moveq	r3, #1
 8003ab0:	2300      	movne	r3, #0
 8003ab2:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d010      	beq.n	8003ada <_ZN5Modem8simA767217mqttConnectServerEhPc+0xe2>

			if (std::strstr(recv_buf, "0")) {
 8003ab8:	f107 0310 	add.w	r3, r7, #16
 8003abc:	490c      	ldr	r1, [pc, #48]	@ (8003af0 <_ZN5Modem8simA767217mqttConnectServerEhPc+0xf8>)
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7fd ff9c 	bl	80019fc <_ZSt6strstrPcPKc>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	bf14      	ite	ne
 8003aca:	2301      	movne	r3, #1
 8003acc:	2300      	moveq	r3, #0
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d002      	beq.n	8003ada <_ZN5Modem8simA767217mqttConnectServerEhPc+0xe2>
				statMqtt = mqtt_serverConnected;
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

		}

	}

	return statMqtt;
 8003ada:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	37b0      	adds	r7, #176	@ 0xb0
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	08014430 	.word	0x08014430
 8003aec:	080143d4 	.word	0x080143d4
 8003af0:	08014450 	.word	0x08014450

08003af4 <_ZN5Modem8simA767220mqttDisconnectServerEh>:

enum simA7672::mqtt_flags simA7672::mqttDisconnectServer(uint8_t mqtt_index) {
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b0ae      	sub	sp, #184	@ 0xb8
 8003af8:	af04      	add	r7, sp, #16
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	460b      	mov	r3, r1
 8003afe:	70fb      	strb	r3, [r7, #3]

	status stat = simA7672_ERR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
	mqtt_flags statMqtt = mqtt_ERR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
	char buf[150] = { 0 };
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	613b      	str	r3, [r7, #16]
 8003b10:	f107 0314 	add.w	r3, r7, #20
 8003b14:	2292      	movs	r2, #146	@ 0x92
 8003b16:	2100      	movs	r1, #0
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f00e f8a8 	bl	8011c6e <memset>
	char recv_buf[5] = { 0 };
 8003b1e:	2300      	movs	r3, #0
 8003b20:	60bb      	str	r3, [r7, #8]
 8003b22:	2300      	movs	r3, #0
 8003b24:	733b      	strb	r3, [r7, #12]

	std::sprintf(buf, "AT+CMQTTDISC=%d,120\r\n", mqtt_index);
 8003b26:	78fa      	ldrb	r2, [r7, #3]
 8003b28:	f107 0310 	add.w	r3, r7, #16
 8003b2c:	492c      	ldr	r1, [pc, #176]	@ (8003be0 <_ZN5Modem8simA767220mqttDisconnectServerEh+0xec>)
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f00e f83a 	bl	8011ba8 <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, '+',2, _LF,
 8003b34:	f107 0310 	add.w	r3, r7, #16
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7fc fb99 	bl	8000270 <strlen>
 8003b3e:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8003b40:	b29a      	uxth	r2, r3
 8003b42:	f107 0110 	add.w	r1, r7, #16
 8003b46:	2303      	movs	r3, #3
 8003b48:	9303      	str	r3, [sp, #12]
 8003b4a:	230a      	movs	r3, #10
 8003b4c:	9302      	str	r3, [sp, #8]
 8003b4e:	2302      	movs	r3, #2
 8003b50:	9301      	str	r3, [sp, #4]
 8003b52:	232b      	movs	r3, #43	@ 0x2b
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 fba6 	bl	80042ac <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>
			Notification_mode);
	stat = check_eventTimeout(rx_evt, 10000);
 8003b60:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003b64:	2100      	movs	r1, #0
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f000 fc6b 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6

	if (stat == simA7672_OK) {
 8003b72:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d12c      	bne.n	8003bd4 <_ZN5Modem8simA767220mqttDisconnectServerEh+0xe0>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003b80:	3008      	adds	r0, #8
 8003b82:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CMQTTDISC:", ',', _LF, recv_buf)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b8a:	8a9b      	ldrh	r3, [r3, #20]
 8003b8c:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003b8e:	f107 0308 	add.w	r3, r7, #8
 8003b92:	9302      	str	r3, [sp, #8]
 8003b94:	230a      	movs	r3, #10
 8003b96:	9301      	str	r3, [sp, #4]
 8003b98:	232c      	movs	r3, #44	@ 0x2c
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	4b11      	ldr	r3, [pc, #68]	@ (8003be4 <_ZN5Modem8simA767220mqttDisconnectServerEh+0xf0>)
 8003b9e:	f001 fd21 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8003ba2:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	bf0c      	ite	eq
 8003ba8:	2301      	moveq	r3, #1
 8003baa:	2300      	movne	r3, #0
 8003bac:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d010      	beq.n	8003bd4 <_ZN5Modem8simA767220mqttDisconnectServerEh+0xe0>

			if (std::strstr(recv_buf, "0")) {
 8003bb2:	f107 0308 	add.w	r3, r7, #8
 8003bb6:	490c      	ldr	r1, [pc, #48]	@ (8003be8 <_ZN5Modem8simA767220mqttDisconnectServerEh+0xf4>)
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7fd ff1f 	bl	80019fc <_ZSt6strstrPcPKc>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	bf14      	ite	ne
 8003bc4:	2301      	movne	r3, #1
 8003bc6:	2300      	moveq	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d002      	beq.n	8003bd4 <_ZN5Modem8simA767220mqttDisconnectServerEh+0xe0>
				statMqtt = mqtt_serverDisconnected;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

		}

	}

	return statMqtt;
 8003bd4:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7

}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	37a8      	adds	r7, #168	@ 0xa8
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	08014454 	.word	0x08014454
 8003be4:	0801446c 	.word	0x0801446c
 8003be8:	08014450 	.word	0x08014450

08003bec <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t>:

	return statMqtt;

}
enum simA7672::mqtt_flags simA7672::mqttsubTopicAndRead(uint8_t mqtt_index,
		char *subTopic, char *Message,uint16_t msgbufferSize) {
 8003bec:	b590      	push	{r4, r7, lr}
 8003bee:	b0af      	sub	sp, #188	@ 0xbc
 8003bf0:	af04      	add	r7, sp, #16
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	607a      	str	r2, [r7, #4]
 8003bf6:	603b      	str	r3, [r7, #0]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	72fb      	strb	r3, [r7, #11]
	status stat = simA7672_ERR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
	mqtt_flags statMqtt = mqtt_ERR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

	char buf[150] = { 0 };
 8003c08:	2300      	movs	r3, #0
 8003c0a:	613b      	str	r3, [r7, #16]
 8003c0c:	f107 0314 	add.w	r3, r7, #20
 8003c10:	2292      	movs	r2, #146	@ 0x92
 8003c12:	2100      	movs	r1, #0
 8003c14:	4618      	mov	r0, r3
 8003c16:	f00e f82a 	bl	8011c6e <memset>


	std::sprintf(buf, "AT+CMQTTSUB=%d,%d,1\r\n", mqtt_index,
 8003c1a:	7afc      	ldrb	r4, [r7, #11]
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f7fc fb27 	bl	8000270 <strlen>
 8003c22:	4603      	mov	r3, r0
 8003c24:	f107 0010 	add.w	r0, r7, #16
 8003c28:	4622      	mov	r2, r4
 8003c2a:	494b      	ldr	r1, [pc, #300]	@ (8003d58 <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x16c>)
 8003c2c:	f00d ffbc 	bl	8011ba8 <siprintf>
			std::strlen(const_cast<const char*>(subTopic)));
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, '>', MSG_mode);
 8003c30:	f107 0310 	add.w	r3, r7, #16
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7fc fb1b 	bl	8000270 <strlen>
 8003c3a:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8003c3c:	b29a      	uxth	r2, r3
 8003c3e:	f107 0110 	add.w	r1, r7, #16
 8003c42:	2302      	movs	r3, #2
 8003c44:	9301      	str	r3, [sp, #4]
 8003c46:	233e      	movs	r3, #62	@ 0x3e
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c4e:	68f8      	ldr	r0, [r7, #12]
 8003c50:	f000 faca 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 1000);
 8003c54:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c58:	2100      	movs	r1, #0
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	f000 fbf1 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8003c60:	4603      	mov	r3, r0
 8003c62:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6

	//Rx_info.reset_timeout =1;
	if (stat == simA7672_OK) {
 8003c66:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d16e      	bne.n	8003d4c <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x160>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003c74:	3008      	adds	r0, #8
 8003c76:	68f9      	ldr	r1, [r7, #12]
				Rx_info.Rxcount, (char*) ">", ',', _LF, nullptr)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c7e:	8a9b      	ldrh	r3, [r3, #20]
 8003c80:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003c82:	2300      	movs	r3, #0
 8003c84:	9302      	str	r3, [sp, #8]
 8003c86:	230a      	movs	r3, #10
 8003c88:	9301      	str	r3, [sp, #4]
 8003c8a:	232c      	movs	r3, #44	@ 0x2c
 8003c8c:	9300      	str	r3, [sp, #0]
 8003c8e:	4b33      	ldr	r3, [pc, #204]	@ (8003d5c <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x170>)
 8003c90:	f001 fca8 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8003c94:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	bf0c      	ite	eq
 8003c9a:	2301      	moveq	r3, #1
 8003c9c:	2300      	movne	r3, #0
 8003c9e:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d053      	beq.n	8003d4c <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x160>

			PrepRxTx(reinterpret_cast<const uint8_t*>(subTopic),
					std::strlen(const_cast<const char*>(subTopic)), 1000,'+' ,5,_LF,
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f7fc fae3 	bl	8000270 <strlen>
 8003caa:	4603      	mov	r3, r0
			PrepRxTx(reinterpret_cast<const uint8_t*>(subTopic),
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	2303      	movs	r3, #3
 8003cb0:	9303      	str	r3, [sp, #12]
 8003cb2:	230a      	movs	r3, #10
 8003cb4:	9302      	str	r3, [sp, #8]
 8003cb6:	2305      	movs	r3, #5
 8003cb8:	9301      	str	r3, [sp, #4]
 8003cba:	232b      	movs	r3, #43	@ 0x2b
 8003cbc:	9300      	str	r3, [sp, #0]
 8003cbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003cc2:	6879      	ldr	r1, [r7, #4]
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f000 faf1 	bl	80042ac <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>
					Notification_mode);
			stat = check_eventTimeout(rx_evt,1000);
 8003cca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003cce:	2100      	movs	r1, #0
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 fbb6 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6

			if (stat == simA7672_OK
					&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003cdc:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d111      	bne.n	8003d08 <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x11c>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8003cea:	3308      	adds	r3, #8
 8003cec:	68f9      	ldr	r1, [r7, #12]
							Rx_info.Rxcount) == checking.sys_ok) {
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003cf4:	8a92      	ldrh	r2, [r2, #20]
 8003cf6:	b292      	uxth	r2, r2
					&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f001 fc4d 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x11c>
 8003d04:	2301      	movs	r3, #1
 8003d06:	e000      	b.n	8003d0a <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x11e>
 8003d08:	2300      	movs	r3, #0
			if (stat == simA7672_OK
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d01e      	beq.n	8003d4c <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x160>

				if(checking.extractData((const char*) Rxbuffer, "+CMQTTRXPAYLOAD:", '\n', '\r', Message, msgbufferSize) == checking.sys_ok)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003d14:	3008      	adds	r0, #8
 8003d16:	68f9      	ldr	r1, [r7, #12]
 8003d18:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 8003d1c:	9302      	str	r3, [sp, #8]
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	9301      	str	r3, [sp, #4]
 8003d22:	230d      	movs	r3, #13
 8003d24:	9300      	str	r3, [sp, #0]
 8003d26:	230a      	movs	r3, #10
 8003d28:	4a0d      	ldr	r2, [pc, #52]	@ (8003d60 <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x174>)
 8003d2a:	f001 fd23 	bl	8005774 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	bf0c      	ite	eq
 8003d34:	2301      	moveq	r3, #1
 8003d36:	2300      	movne	r3, #0
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d003      	beq.n	8003d46 <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x15a>
				{

					statMqtt = mqtt_msgrecv;
 8003d3e:	2305      	movs	r3, #5
 8003d40:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8003d44:	e002      	b.n	8003d4c <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x160>
				}
				else
				{
					statMqtt = mqtt_OK;
 8003d46:	2300      	movs	r3, #0
 8003d48:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

		}

	}
	//Rx_info.reset_timeout =0;
	return statMqtt;
 8003d4c:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	37ac      	adds	r7, #172	@ 0xac
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd90      	pop	{r4, r7, pc}
 8003d58:	08014478 	.word	0x08014478
 8003d5c:	08014490 	.word	0x08014490
 8003d60:	08014494 	.word	0x08014494

08003d64 <_ZN5Modem8simA767214mqttunsubTopicEhPc>:
enum simA7672::mqtt_flags simA7672::mqttunsubTopic(uint8_t mqtt_index,
		char *subTopic) {
 8003d64:	b590      	push	{r4, r7, lr}
 8003d66:	b0b1      	sub	sp, #196	@ 0xc4
 8003d68:	af04      	add	r7, sp, #16
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	607a      	str	r2, [r7, #4]
 8003d70:	72fb      	strb	r3, [r7, #11]
	status stat = simA7672_ERR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
	mqtt_flags statMqtt = mqtt_ERR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

	char buf[150] = { 0 };
 8003d7e:	2300      	movs	r3, #0
 8003d80:	61bb      	str	r3, [r7, #24]
 8003d82:	f107 031c 	add.w	r3, r7, #28
 8003d86:	2292      	movs	r2, #146	@ 0x92
 8003d88:	2100      	movs	r1, #0
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f00d ff6f 	bl	8011c6e <memset>
	char recv_buf[5] = { 0 };
 8003d90:	2300      	movs	r3, #0
 8003d92:	613b      	str	r3, [r7, #16]
 8003d94:	2300      	movs	r3, #0
 8003d96:	753b      	strb	r3, [r7, #20]

	std::sprintf(buf, "AT+CMQTTUNSUB=%d,%d,0\r\n", mqtt_index,
 8003d98:	7afc      	ldrb	r4, [r7, #11]
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f7fc fa68 	bl	8000270 <strlen>
 8003da0:	4603      	mov	r3, r0
 8003da2:	f107 0018 	add.w	r0, r7, #24
 8003da6:	4622      	mov	r2, r4
 8003da8:	4947      	ldr	r1, [pc, #284]	@ (8003ec8 <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x164>)
 8003daa:	f00d fefd 	bl	8011ba8 <siprintf>
			std::strlen(const_cast<const char*>(subTopic)));
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, '>', MSG_mode);
 8003dae:	f107 0318 	add.w	r3, r7, #24
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fc fa5c 	bl	8000270 <strlen>
 8003db8:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	f107 0118 	add.w	r1, r7, #24
 8003dc0:	2302      	movs	r3, #2
 8003dc2:	9301      	str	r3, [sp, #4]
 8003dc4:	233e      	movs	r3, #62	@ 0x3e
 8003dc6:	9300      	str	r3, [sp, #0]
 8003dc8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003dcc:	68f8      	ldr	r0, [r7, #12]
 8003dce:	f000 fa0b 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 1000);
 8003dd2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003dd6:	2100      	movs	r1, #0
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f000 fb32 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8003dde:	4603      	mov	r3, r0
 8003de0:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
	if (stat == simA7672_OK) {
 8003de4:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d167      	bne.n	8003ebc <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x158>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003df2:	3008      	adds	r0, #8
 8003df4:	68f9      	ldr	r1, [r7, #12]
				Rx_info.Rxcount, (char*) ">", ',', _LF, nullptr)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003dfc:	8a9b      	ldrh	r3, [r3, #20]
 8003dfe:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003e00:	2300      	movs	r3, #0
 8003e02:	9302      	str	r3, [sp, #8]
 8003e04:	230a      	movs	r3, #10
 8003e06:	9301      	str	r3, [sp, #4]
 8003e08:	232c      	movs	r3, #44	@ 0x2c
 8003e0a:	9300      	str	r3, [sp, #0]
 8003e0c:	4b2f      	ldr	r3, [pc, #188]	@ (8003ecc <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x168>)
 8003e0e:	f001 fbe9 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8003e12:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	bf0c      	ite	eq
 8003e18:	2301      	moveq	r3, #1
 8003e1a:	2300      	movne	r3, #0
 8003e1c:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d04c      	beq.n	8003ebc <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x158>

			PrepRxTx(reinterpret_cast<const uint8_t*>(subTopic),
					std::strlen(const_cast<const char*>(subTopic)), 1000, '+',1, _LF,
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7fc fa24 	bl	8000270 <strlen>
 8003e28:	4603      	mov	r3, r0
			PrepRxTx(reinterpret_cast<const uint8_t*>(subTopic),
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	9303      	str	r3, [sp, #12]
 8003e30:	230a      	movs	r3, #10
 8003e32:	9302      	str	r3, [sp, #8]
 8003e34:	2301      	movs	r3, #1
 8003e36:	9301      	str	r3, [sp, #4]
 8003e38:	232b      	movs	r3, #43	@ 0x2b
 8003e3a:	9300      	str	r3, [sp, #0]
 8003e3c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e40:	6879      	ldr	r1, [r7, #4]
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f000 fa32 	bl	80042ac <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>
					Notification_mode);
			stat = check_eventTimeout(rx_evt, 10000);
 8003e48:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003e4c:	2100      	movs	r1, #0
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	f000 faf7 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8003e54:	4603      	mov	r3, r0
 8003e56:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae

			if (stat == simA7672_OK) {
 8003e5a:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d12c      	bne.n	8003ebc <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x158>
				if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003e68:	3008      	adds	r0, #8
 8003e6a:	68f9      	ldr	r1, [r7, #12]
						Rx_info.Rxcount, (char*) "+CMQTTUNSUB:", ',', _LF,
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003e72:	8a9b      	ldrh	r3, [r3, #20]
 8003e74:	b29a      	uxth	r2, r3
				if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003e76:	f107 0310 	add.w	r3, r7, #16
 8003e7a:	9302      	str	r3, [sp, #8]
 8003e7c:	230a      	movs	r3, #10
 8003e7e:	9301      	str	r3, [sp, #4]
 8003e80:	232c      	movs	r3, #44	@ 0x2c
 8003e82:	9300      	str	r3, [sp, #0]
 8003e84:	4b12      	ldr	r3, [pc, #72]	@ (8003ed0 <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x16c>)
 8003e86:	f001 fbad 	bl	80055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8003e8a:	4603      	mov	r3, r0
						recv_buf) == checking.sys_ok) {
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	bf0c      	ite	eq
 8003e90:	2301      	moveq	r3, #1
 8003e92:	2300      	movne	r3, #0
 8003e94:	b2db      	uxtb	r3, r3
				if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d010      	beq.n	8003ebc <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x158>

					if (std::strstr(recv_buf, "0")) {
 8003e9a:	f107 0310 	add.w	r3, r7, #16
 8003e9e:	490d      	ldr	r1, [pc, #52]	@ (8003ed4 <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x170>)
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7fd fdab 	bl	80019fc <_ZSt6strstrPcPKc>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	bf14      	ite	ne
 8003eac:	2301      	movne	r3, #1
 8003eae:	2300      	moveq	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d002      	beq.n	8003ebc <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x158>
						statMqtt = mqtt_OK;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

			}
		}
	}

	return statMqtt;
 8003ebc:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	37b4      	adds	r7, #180	@ 0xb4
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd90      	pop	{r4, r7, pc}
 8003ec8:	080144a8 	.word	0x080144a8
 8003ecc:	08014490 	.word	0x08014490
 8003ed0:	080144c0 	.word	0x080144c0
 8003ed4:	08014450 	.word	0x08014450

08003ed8 <_ZN5Modem8simA767213mqttsslenableEh>:

enum simA7672::ssl_flags simA7672::mqttsslenable(uint8_t mqtt_index)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b09a      	sub	sp, #104	@ 0x68
 8003edc:	af02      	add	r7, sp, #8
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	70fb      	strb	r3, [r7, #3]
	status stat = simA7672_ERR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	ssl_flags sslstat = ssl_ERR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	char buf[80] = { 0 };
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	60fb      	str	r3, [r7, #12]
 8003ef4:	f107 0310 	add.w	r3, r7, #16
 8003ef8:	224c      	movs	r2, #76	@ 0x4c
 8003efa:	2100      	movs	r1, #0
 8003efc:	4618      	mov	r0, r3
 8003efe:	f00d feb6 	bl	8011c6e <memset>

	std::sprintf(buf, "AT+CMQTTSSLCFG=%d,0\r\n", mqtt_index);
 8003f02:	78fa      	ldrb	r2, [r7, #3]
 8003f04:	f107 030c 	add.w	r3, r7, #12
 8003f08:	4920      	ldr	r1, [pc, #128]	@ (8003f8c <_ZN5Modem8simA767213mqttsslenableEh+0xb4>)
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f00d fe4c 	bl	8011ba8 <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, _LF, CMD_mode);
 8003f10:	f107 030c 	add.w	r3, r7, #12
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7fc f9ab 	bl	8000270 <strlen>
 8003f1a:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	f107 010c 	add.w	r1, r7, #12
 8003f22:	2301      	movs	r3, #1
 8003f24:	9301      	str	r3, [sp, #4]
 8003f26:	230a      	movs	r3, #10
 8003f28:	9300      	str	r3, [sp, #0]
 8003f2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 f95a 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 8000);
 8003f34:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8003f38:	2100      	movs	r1, #0
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 fa81 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8003f40:	4603      	mov	r3, r0
 8003f42:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003f46:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d111      	bne.n	8003f72 <_ZN5Modem8simA767213mqttsslenableEh+0x9a>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8003f54:	3308      	adds	r3, #8
 8003f56:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f5e:	8a92      	ldrh	r2, [r2, #20]
 8003f60:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003f62:	4618      	mov	r0, r3
 8003f64:	f001 fb18 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <_ZN5Modem8simA767213mqttsslenableEh+0x9a>
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e000      	b.n	8003f74 <_ZN5Modem8simA767213mqttsslenableEh+0x9c>
 8003f72:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d002      	beq.n	8003f7e <_ZN5Modem8simA767213mqttsslenableEh+0xa6>

		sslstat = ssl_OK;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	}

	return sslstat;
 8003f7e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3760      	adds	r7, #96	@ 0x60
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	080144d0 	.word	0x080144d0

08003f90 <_ZN5Modem8simA767213sslversionsetEv>:
enum simA7672::ssl_flags simA7672::sslversionset()
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af02      	add	r7, sp, #8
 8003f96:	6078      	str	r0, [r7, #4]
	status stat = simA7672_ERR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	73bb      	strb	r3, [r7, #14]
	ssl_flags sslstat = ssl_ERR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	73fb      	strb	r3, [r7, #15]


	PrepRxTx(atcmd_ATCSSLCFG_ver, sizeof(atcmd_ATCSSLCFG_ver) - 1,1000, _LF, CMD_mode);
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	9301      	str	r3, [sp, #4]
 8003fa4:	230a      	movs	r3, #10
 8003fa6:	9300      	str	r3, [sp, #0]
 8003fa8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003fac:	221d      	movs	r2, #29
 8003fae:	4915      	ldr	r1, [pc, #84]	@ (8004004 <_ZN5Modem8simA767213sslversionsetEv+0x74>)
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f000 f919 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 8003fb6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003fba:	2100      	movs	r1, #0
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 fa40 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	73bb      	strb	r3, [r7, #14]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003fc6:	7bbb      	ldrb	r3, [r7, #14]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d111      	bne.n	8003ff0 <_ZN5Modem8simA767213sslversionsetEv+0x60>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8003fd2:	3308      	adds	r3, #8
 8003fd4:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003fdc:	8a92      	ldrh	r2, [r2, #20]
 8003fde:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f001 fad9 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d101      	bne.n	8003ff0 <_ZN5Modem8simA767213sslversionsetEv+0x60>
 8003fec:	2301      	movs	r3, #1
 8003fee:	e000      	b.n	8003ff2 <_ZN5Modem8simA767213sslversionsetEv+0x62>
 8003ff0:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d001      	beq.n	8003ffa <_ZN5Modem8simA767213sslversionsetEv+0x6a>

		sslstat = ssl_OK;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	73fb      	strb	r3, [r7, #15]

	}

	return sslstat;
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	08014780 	.word	0x08014780

08004008 <_ZN5Modem8simA767210sslauthsetEv>:
enum simA7672::ssl_flags simA7672::sslauthset()
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af02      	add	r7, sp, #8
 800400e:	6078      	str	r0, [r7, #4]
	status stat = simA7672_ERR;
 8004010:	2301      	movs	r3, #1
 8004012:	73bb      	strb	r3, [r7, #14]
	ssl_flags sslstat = ssl_ERR;
 8004014:	2301      	movs	r3, #1
 8004016:	73fb      	strb	r3, [r7, #15]


	PrepRxTx(atcmd_ATCSSLCFG_auth, sizeof(atcmd_ATCSSLCFG_auth) - 1,1000, _LF, CMD_mode);
 8004018:	2301      	movs	r3, #1
 800401a:	9301      	str	r3, [sp, #4]
 800401c:	230a      	movs	r3, #10
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004024:	221b      	movs	r2, #27
 8004026:	4915      	ldr	r1, [pc, #84]	@ (800407c <_ZN5Modem8simA767210sslauthsetEv+0x74>)
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f000 f8dd 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 800402e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004032:	2100      	movs	r1, #0
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 fa04 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 800403a:	4603      	mov	r3, r0
 800403c:	73bb      	strb	r3, [r7, #14]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 800403e:	7bbb      	ldrb	r3, [r7, #14]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d111      	bne.n	8004068 <_ZN5Modem8simA767210sslauthsetEv+0x60>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800404a:	3308      	adds	r3, #8
 800404c:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004054:	8a92      	ldrh	r2, [r2, #20]
 8004056:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8004058:	4618      	mov	r0, r3
 800405a:	f001 fa9d 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <_ZN5Modem8simA767210sslauthsetEv+0x60>
 8004064:	2301      	movs	r3, #1
 8004066:	e000      	b.n	800406a <_ZN5Modem8simA767210sslauthsetEv+0x62>
 8004068:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <_ZN5Modem8simA767210sslauthsetEv+0x6a>

		sslstat = ssl_OK;
 800406e:	2300      	movs	r3, #0
 8004070:	73fb      	strb	r3, [r7, #15]

	}

	return sslstat;
 8004072:	7bfb      	ldrb	r3, [r7, #15]
}
 8004074:	4618      	mov	r0, r3
 8004076:	3710      	adds	r7, #16
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	080147a0 	.word	0x080147a0

08004080 <_ZN5Modem8simA767212sslcacertsetEv>:
enum simA7672::ssl_flags simA7672::sslcacertset()
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af02      	add	r7, sp, #8
 8004086:	6078      	str	r0, [r7, #4]
	status stat = simA7672_ERR;
 8004088:	2301      	movs	r3, #1
 800408a:	73bb      	strb	r3, [r7, #14]
	ssl_flags sslstat = ssl_ERR;
 800408c:	2301      	movs	r3, #1
 800408e:	73fb      	strb	r3, [r7, #15]


	PrepRxTx(atcmd_ATCSSLCFG_ca, sizeof(atcmd_ATCSSLCFG_ca) - 1,1000, _LF, CMD_mode);
 8004090:	2301      	movs	r3, #1
 8004092:	9301      	str	r3, [sp, #4]
 8004094:	230a      	movs	r3, #10
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800409c:	2220      	movs	r2, #32
 800409e:	4915      	ldr	r1, [pc, #84]	@ (80040f4 <_ZN5Modem8simA767212sslcacertsetEv+0x74>)
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 f8a1 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 80040a6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80040aa:	2100      	movs	r1, #0
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f000 f9c8 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80040b2:	4603      	mov	r3, r0
 80040b4:	73bb      	strb	r3, [r7, #14]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80040b6:	7bbb      	ldrb	r3, [r7, #14]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d111      	bne.n	80040e0 <_ZN5Modem8simA767212sslcacertsetEv+0x60>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80040c2:	3308      	adds	r3, #8
 80040c4:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80040cc:	8a92      	ldrh	r2, [r2, #20]
 80040ce:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80040d0:	4618      	mov	r0, r3
 80040d2:	f001 fa61 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d101      	bne.n	80040e0 <_ZN5Modem8simA767212sslcacertsetEv+0x60>
 80040dc:	2301      	movs	r3, #1
 80040de:	e000      	b.n	80040e2 <_ZN5Modem8simA767212sslcacertsetEv+0x62>
 80040e0:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <_ZN5Modem8simA767212sslcacertsetEv+0x6a>

		sslstat = ssl_OK;
 80040e6:	2300      	movs	r3, #0
 80040e8:	73fb      	strb	r3, [r7, #15]

	}

	return sslstat;
 80040ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3710      	adds	r7, #16
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	080147bc 	.word	0x080147bc

080040f8 <_ZN5Modem8simA767216ssldevicecertsetEv>:
enum simA7672::ssl_flags simA7672::ssldevicecertset()
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af02      	add	r7, sp, #8
 80040fe:	6078      	str	r0, [r7, #4]
	status stat = simA7672_ERR;
 8004100:	2301      	movs	r3, #1
 8004102:	73bb      	strb	r3, [r7, #14]
	ssl_flags sslstat = ssl_ERR;
 8004104:	2301      	movs	r3, #1
 8004106:	73fb      	strb	r3, [r7, #15]


	PrepRxTx(atcmd_ATCSSLCFG_device, sizeof(atcmd_ATCSSLCFG_device) - 1,1000, _LF, CMD_mode);
 8004108:	2301      	movs	r3, #1
 800410a:	9301      	str	r3, [sp, #4]
 800410c:	230a      	movs	r3, #10
 800410e:	9300      	str	r3, [sp, #0]
 8004110:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004114:	222c      	movs	r2, #44	@ 0x2c
 8004116:	4915      	ldr	r1, [pc, #84]	@ (800416c <_ZN5Modem8simA767216ssldevicecertsetEv+0x74>)
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 f865 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 800411e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004122:	2100      	movs	r1, #0
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 f98c 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 800412a:	4603      	mov	r3, r0
 800412c:	73bb      	strb	r3, [r7, #14]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 800412e:	7bbb      	ldrb	r3, [r7, #14]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d111      	bne.n	8004158 <_ZN5Modem8simA767216ssldevicecertsetEv+0x60>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800413a:	3308      	adds	r3, #8
 800413c:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004144:	8a92      	ldrh	r2, [r2, #20]
 8004146:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8004148:	4618      	mov	r0, r3
 800414a:	f001 fa25 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <_ZN5Modem8simA767216ssldevicecertsetEv+0x60>
 8004154:	2301      	movs	r3, #1
 8004156:	e000      	b.n	800415a <_ZN5Modem8simA767216ssldevicecertsetEv+0x62>
 8004158:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <_ZN5Modem8simA767216ssldevicecertsetEv+0x6a>

		sslstat = ssl_OK;
 800415e:	2300      	movs	r3, #0
 8004160:	73fb      	strb	r3, [r7, #15]

	}

	return sslstat;
 8004162:	7bfb      	ldrb	r3, [r7, #15]
}
 8004164:	4618      	mov	r0, r3
 8004166:	3710      	adds	r7, #16
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	080147e0 	.word	0x080147e0

08004170 <_ZN5Modem8simA767215ssldevicekeysetEv>:
enum simA7672::ssl_flags simA7672::ssldevicekeyset()
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b086      	sub	sp, #24
 8004174:	af02      	add	r7, sp, #8
 8004176:	6078      	str	r0, [r7, #4]
	status stat = simA7672_ERR;
 8004178:	2301      	movs	r3, #1
 800417a:	73bb      	strb	r3, [r7, #14]
	ssl_flags sslstat = ssl_ERR;
 800417c:	2301      	movs	r3, #1
 800417e:	73fb      	strb	r3, [r7, #15]


	PrepRxTx(atcmd_ATCSSLCFG_key, sizeof(atcmd_ATCSSLCFG_key) - 1,1000, _LF, CMD_mode);
 8004180:	2301      	movs	r3, #1
 8004182:	9301      	str	r3, [sp, #4]
 8004184:	230a      	movs	r3, #10
 8004186:	9300      	str	r3, [sp, #0]
 8004188:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800418c:	222a      	movs	r2, #42	@ 0x2a
 800418e:	4915      	ldr	r1, [pc, #84]	@ (80041e4 <_ZN5Modem8simA767215ssldevicekeysetEv+0x74>)
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 f829 	bl	80041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 8004196:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800419a:	2100      	movs	r1, #0
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 f950 	bl	8004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80041a2:	4603      	mov	r3, r0
 80041a4:	73bb      	strb	r3, [r7, #14]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80041a6:	7bbb      	ldrb	r3, [r7, #14]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d111      	bne.n	80041d0 <_ZN5Modem8simA767215ssldevicekeysetEv+0x60>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80041b2:	3308      	adds	r3, #8
 80041b4:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80041bc:	8a92      	ldrh	r2, [r2, #20]
 80041be:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80041c0:	4618      	mov	r0, r3
 80041c2:	f001 f9e9 	bl	8005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d101      	bne.n	80041d0 <_ZN5Modem8simA767215ssldevicekeysetEv+0x60>
 80041cc:	2301      	movs	r3, #1
 80041ce:	e000      	b.n	80041d2 <_ZN5Modem8simA767215ssldevicekeysetEv+0x62>
 80041d0:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d001      	beq.n	80041da <_ZN5Modem8simA767215ssldevicekeysetEv+0x6a>

		sslstat = ssl_OK;
 80041d6:	2300      	movs	r3, #0
 80041d8:	73fb      	strb	r3, [r7, #15]

	}

	return sslstat;
 80041da:	7bfb      	ldrb	r3, [r7, #15]

}
 80041dc:	4618      	mov	r0, r3
 80041de:	3710      	adds	r7, #16
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	08014810 	.word	0x08014810

080041e8 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>:
	rst_event(tx_evt);
	serial_.TransmitData(Txbuf, len, timeout);

}
void simA7672::PrepRxTx(const uint8_t *Txbuf, uint16_t len, uint16_t timeout,
		uint8_t end_char, enum Rxmode Rxmode) {
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	4611      	mov	r1, r2
 80041f4:	461a      	mov	r2, r3
 80041f6:	460b      	mov	r3, r1
 80041f8:	80fb      	strh	r3, [r7, #6]
 80041fa:	4613      	mov	r3, r2
 80041fc:	80bb      	strh	r3, [r7, #4]

	memset(Rxbuffer, 0, BufferLen);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004204:	2100      	movs	r1, #0
 8004206:	4618      	mov	r0, r3
 8004208:	f00d fd31 	bl	8011c6e <memset>
	memset(Txbuffer, 0, BufferLen);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004212:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004216:	2100      	movs	r1, #0
 8004218:	4618      	mov	r0, r3
 800421a:	f00d fd28 	bl	8011c6e <memset>
	rst_event(rx_evt);
 800421e:	2100      	movs	r1, #0
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f000 f8c8 	bl	80043b6 <_ZN5Modem8simA76729rst_eventENS0_9eventTypeE>
	rst_event(tx_evt);
 8004226:	2101      	movs	r1, #1
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f000 f8c4 	bl	80043b6 <_ZN5Modem8simA76729rst_eventENS0_9eventTypeE>

	Rx_info.end_char = end_char;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004234:	461a      	mov	r2, r3
 8004236:	7e3b      	ldrb	r3, [r7, #24]
 8004238:	7213      	strb	r3, [r2, #8]
	Rx_info.rx_mode = Rxmode;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004240:	461a      	mov	r2, r3
 8004242:	7f3b      	ldrb	r3, [r7, #28]
 8004244:	72d3      	strb	r3, [r2, #11]
	Rx_info.detect_endchar = 0;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800424c:	2200      	movs	r2, #0
 800424e:	725a      	strb	r2, [r3, #9]
	Rx_info.end_char_count = 0;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004256:	2200      	movs	r2, #0
 8004258:	731a      	strb	r2, [r3, #12]
	Rx_info.release_event = -1;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004260:	22ff      	movs	r2, #255	@ 0xff
 8004262:	739a      	strb	r2, [r3, #14]
	Rx_info.Rx = Rxbuffer;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800426c:	6113      	str	r3, [r2, #16]
	Rx_info.Rxcount = 0;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004274:	2200      	movs	r2, #0
 8004276:	829a      	strh	r2, [r3, #20]
	serial_.RxintEn(Rx_info.Rx, BufferLen);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800427e:	3304      	adds	r3, #4
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004286:	6911      	ldr	r1, [r2, #16]
 8004288:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800428c:	4618      	mov	r0, r3
 800428e:	f001 f94b 	bl	8005528 <_ZN13System_serial6serial7RxintEnEPht>
	serial_.TransmitData(Txbuf, len, timeout);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8004298:	3004      	adds	r0, #4
 800429a:	88bb      	ldrh	r3, [r7, #4]
 800429c:	88fa      	ldrh	r2, [r7, #6]
 800429e:	68b9      	ldr	r1, [r7, #8]
 80042a0:	f001 f92f 	bl	8005502 <_ZN13System_serial6serial12TransmitDataEPKhtm>

}
 80042a4:	bf00      	nop
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>:
	serial_.RxintEn(Rx_info.Rx, BufferLen);
	serial_.TransmitData(Txbuf, len, timeout);
}

void simA7672::PrepRxTx(const uint8_t *Txbuf, uint16_t len, uint16_t timeout,
		uint8_t start_char_notiMode,uint8_t start_char_notiModeCount,uint8_t end_char, enum Rxmode Rxmode) {
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	4611      	mov	r1, r2
 80042b8:	461a      	mov	r2, r3
 80042ba:	460b      	mov	r3, r1
 80042bc:	80fb      	strh	r3, [r7, #6]
 80042be:	4613      	mov	r3, r2
 80042c0:	80bb      	strh	r3, [r7, #4]

	memset(Rxbuffer, 0, BufferLen);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80042c8:	2100      	movs	r1, #0
 80042ca:	4618      	mov	r0, r3
 80042cc:	f00d fccf 	bl	8011c6e <memset>
	memset(Txbuffer, 0, BufferLen);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80042da:	2100      	movs	r1, #0
 80042dc:	4618      	mov	r0, r3
 80042de:	f00d fcc6 	bl	8011c6e <memset>
	rst_event(rx_evt);
 80042e2:	2100      	movs	r1, #0
 80042e4:	68f8      	ldr	r0, [r7, #12]
 80042e6:	f000 f866 	bl	80043b6 <_ZN5Modem8simA76729rst_eventENS0_9eventTypeE>
	rst_event(tx_evt);
 80042ea:	2101      	movs	r1, #1
 80042ec:	68f8      	ldr	r0, [r7, #12]
 80042ee:	f000 f862 	bl	80043b6 <_ZN5Modem8simA76729rst_eventENS0_9eventTypeE>

	Rx_info.end_char = end_char;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042f8:	461a      	mov	r2, r3
 80042fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80042fe:	7213      	strb	r3, [r2, #8]
	Rx_info.rx_mode = Rxmode;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004306:	461a      	mov	r2, r3
 8004308:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800430c:	72d3      	strb	r3, [r2, #11]
	Rx_info.detect_endchar = 0;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004314:	2200      	movs	r2, #0
 8004316:	725a      	strb	r2, [r3, #9]
	Rx_info.end_char_count = 0;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800431e:	2200      	movs	r2, #0
 8004320:	731a      	strb	r2, [r3, #12]
	Rx_info.release_event = -1;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004328:	22ff      	movs	r2, #255	@ 0xff
 800432a:	739a      	strb	r2, [r3, #14]
	Rx_info.Rx = Rxbuffer;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	68fa      	ldr	r2, [r7, #12]
 8004330:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004334:	6113      	str	r3, [r2, #16]
	Rx_info.Rxcount = 0;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800433c:	2200      	movs	r2, #0
 800433e:	829a      	strh	r2, [r3, #20]
	Rx_info.start_char_notiMode = start_char_notiMode;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004346:	461a      	mov	r2, r3
 8004348:	7e3b      	ldrb	r3, [r7, #24]
 800434a:	7793      	strb	r3, [r2, #30]
	Rx_info.start_char_notiModeCount = start_char_notiModeCount-1;
 800434c:	7f3b      	ldrb	r3, [r7, #28]
 800434e:	3b01      	subs	r3, #1
 8004350:	b2da      	uxtb	r2, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004358:	77da      	strb	r2, [r3, #31]
	serial_.RxintEn(Rx_info.Rx, BufferLen);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8004360:	3304      	adds	r3, #4
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004368:	6911      	ldr	r1, [r2, #16]
 800436a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800436e:	4618      	mov	r0, r3
 8004370:	f001 f8da 	bl	8005528 <_ZN13System_serial6serial7RxintEnEPht>
	serial_.TransmitData(Txbuf, len, timeout);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 800437a:	3004      	adds	r0, #4
 800437c:	88bb      	ldrh	r3, [r7, #4]
 800437e:	88fa      	ldrh	r2, [r7, #6]
 8004380:	68b9      	ldr	r1, [r7, #8]
 8004382:	f001 f8be 	bl	8005502 <_ZN13System_serial6serial12TransmitDataEPKhtm>

}
 8004386:	bf00      	nop
 8004388:	3710      	adds	r7, #16
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <_ZN5Modem8simA76729set_eventENS0_9eventTypeE>:
	serial_.RxintEn(Rx_info.Rx, BufferLen);
	serial_.TransmitData(Txbuf, len, timeout);

}

inline void simA7672::set_event(enum eventType event) {
 800438e:	b480      	push	{r7}
 8004390:	b083      	sub	sp, #12
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
 8004396:	460b      	mov	r3, r1
 8004398:	70fb      	strb	r3, [r7, #3]
	Event[event] = 1;
 800439a:	78fb      	ldrb	r3, [r7, #3]
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	4413      	add	r3, r2
 80043a0:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80043a4:	3309      	adds	r3, #9
 80043a6:	2201      	movs	r2, #1
 80043a8:	701a      	strb	r2, [r3, #0]
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr

080043b6 <_ZN5Modem8simA76729rst_eventENS0_9eventTypeE>:
inline void simA7672::rst_event(enum eventType event) {
 80043b6:	b480      	push	{r7}
 80043b8:	b083      	sub	sp, #12
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
 80043be:	460b      	mov	r3, r1
 80043c0:	70fb      	strb	r3, [r7, #3]
	Event[event] = 0;
 80043c2:	78fb      	ldrb	r3, [r7, #3]
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	4413      	add	r3, r2
 80043c8:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80043cc:	3309      	adds	r3, #9
 80043ce:	2200      	movs	r2, #0
 80043d0:	701a      	strb	r2, [r3, #0]
}
 80043d2:	bf00      	nop
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr

080043de <_ZN5Modem8simA767211check_eventENS0_9eventTypeE>:
enum simA7672::status simA7672::check_event(enum eventType event) {
 80043de:	b480      	push	{r7}
 80043e0:	b085      	sub	sp, #20
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
 80043e6:	460b      	mov	r3, r1
 80043e8:	70fb      	strb	r3, [r7, #3]

	status stat = simA7672_OK;
 80043ea:	2300      	movs	r3, #0
 80043ec:	73fb      	strb	r3, [r7, #15]

	if (Event[event]) {
 80043ee:	78fb      	ldrb	r3, [r7, #3]
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	4413      	add	r3, r2
 80043f4:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80043f8:	3309      	adds	r3, #9
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	2b00      	cmp	r3, #0
 8004400:	bf14      	ite	ne
 8004402:	2301      	movne	r3, #1
 8004404:	2300      	moveq	r3, #0
 8004406:	b2db      	uxtb	r3, r3
 8004408:	2b00      	cmp	r3, #0
 800440a:	d002      	beq.n	8004412 <_ZN5Modem8simA767211check_eventENS0_9eventTypeE+0x34>
		stat = simA7672_OK;
 800440c:	2300      	movs	r3, #0
 800440e:	73fb      	strb	r3, [r7, #15]
 8004410:	e010      	b.n	8004434 <_ZN5Modem8simA767211check_eventENS0_9eventTypeE+0x56>
	} else if (!Event[event]) {
 8004412:	78fb      	ldrb	r3, [r7, #3]
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	4413      	add	r3, r2
 8004418:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800441c:	3309      	adds	r3, #9
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	b2db      	uxtb	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	bf0c      	ite	eq
 8004426:	2301      	moveq	r3, #1
 8004428:	2300      	movne	r3, #0
 800442a:	b2db      	uxtb	r3, r3
 800442c:	2b00      	cmp	r3, #0
 800442e:	d001      	beq.n	8004434 <_ZN5Modem8simA767211check_eventENS0_9eventTypeE+0x56>
		stat = simA7672_ERR;
 8004430:	2301      	movs	r3, #1
 8004432:	73fb      	strb	r3, [r7, #15]
	}

	return stat;
 8004434:	7bfb      	ldrb	r3, [r7, #15]

}
 8004436:	4618      	mov	r0, r3
 8004438:	3714      	adds	r7, #20
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr

08004442 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>:

	return stat;

}
enum simA7672::status simA7672::check_eventTimeout(enum eventType event,
		uint16_t timeout) {
 8004442:	b580      	push	{r7, lr}
 8004444:	b084      	sub	sp, #16
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
 800444a:	460b      	mov	r3, r1
 800444c:	70fb      	strb	r3, [r7, #3]
 800444e:	4613      	mov	r3, r2
 8004450:	803b      	strh	r3, [r7, #0]
	status stat = simA7672_OK;
 8004452:	2300      	movs	r3, #0
 8004454:	73fb      	strb	r3, [r7, #15]
	 prev_time = 0;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800445c:	461a      	mov	r2, r3
 800445e:	2300      	movs	r3, #0
 8004460:	62d3      	str	r3, [r2, #44]	@ 0x2c

	prev_time = HAL_GetTick(); //we get new time before going into while
 8004462:	f004 fa9d 	bl	80089a0 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800446e:	62da      	str	r2, [r3, #44]	@ 0x2c
	while ((check_event(event) != simA7672_OK)
 8004470:	e002      	b.n	8004478 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt+0x36>
			&& (HAL_GetTick() - prev_time < timeout)) {
		//wait here until get event or time passes
		System_Rtos::delay(10);
 8004472:	200a      	movs	r0, #10
 8004474:	f000 fd14 	bl	8004ea0 <_ZN11System_Rtos5delayEm>
	while ((check_event(event) != simA7672_OK)
 8004478:	78fb      	ldrb	r3, [r7, #3]
 800447a:	4619      	mov	r1, r3
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f7ff ffae 	bl	80043de <_ZN5Modem8simA767211check_eventENS0_9eventTypeE>
 8004482:	4603      	mov	r3, r0
			&& (HAL_GetTick() - prev_time < timeout)) {
 8004484:	2b00      	cmp	r3, #0
 8004486:	d00c      	beq.n	80044a2 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt+0x60>
 8004488:	f004 fa8a 	bl	80089a0 <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004496:	1ad2      	subs	r2, r2, r3
 8004498:	883b      	ldrh	r3, [r7, #0]
 800449a:	429a      	cmp	r2, r3
 800449c:	d201      	bcs.n	80044a2 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt+0x60>
 800449e:	2301      	movs	r3, #1
 80044a0:	e000      	b.n	80044a4 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt+0x62>
 80044a2:	2300      	movs	r3, #0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d1e4      	bne.n	8004472 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt+0x30>
	}

	if (check_event(event) != simA7672_OK) {
 80044a8:	78fb      	ldrb	r3, [r7, #3]
 80044aa:	4619      	mov	r1, r3
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f7ff ff96 	bl	80043de <_ZN5Modem8simA767211check_eventENS0_9eventTypeE>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	bf14      	ite	ne
 80044b8:	2301      	movne	r3, #1
 80044ba:	2300      	moveq	r3, #0
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d001      	beq.n	80044c6 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt+0x84>
		stat = simA7672::simA7672_ERR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	73fb      	strb	r3, [r7, #15]
	}

	return stat;
 80044c6:	7bfb      	ldrb	r3, [r7, #15]

}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3710      	adds	r7, #16
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <_ZN5Modem8simA76724RxCBEh>:

/*Interrupt callbacks*/

void simA7672::RxCB(uint8_t data) {
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	460b      	mov	r3, r1
 80044da:	70fb      	strb	r3, [r7, #3]
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wvolatile"
	if (Rx_info.rx_mode == CMD_mode) {
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044e2:	7adb      	ldrb	r3, [r3, #11]
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	bf0c      	ite	eq
 80044ea:	2301      	moveq	r3, #1
 80044ec:	2300      	movne	r3, #0
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f000 808a 	beq.w	800460a <_ZN5Modem8simA76724RxCBEh+0x13a>
		*Rx_info.Rx++ = data;
 80044f6:	78f8      	ldrb	r0, [r7, #3]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044fe:	691b      	ldr	r3, [r3, #16]
 8004500:	1c5a      	adds	r2, r3, #1
 8004502:	6879      	ldr	r1, [r7, #4]
 8004504:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8004508:	610a      	str	r2, [r1, #16]
 800450a:	4602      	mov	r2, r0
 800450c:	701a      	strb	r2, [r3, #0]
		Rx_info.Rxcount++;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004514:	8a9b      	ldrh	r3, [r3, #20]
 8004516:	b29b      	uxth	r3, r3
 8004518:	3301      	adds	r3, #1
 800451a:	b29a      	uxth	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004522:	829a      	strh	r2, [r3, #20]

		if (Rx_info.end_char_count == 1) {
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800452a:	7b1b      	ldrb	r3, [r3, #12]
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b01      	cmp	r3, #1
 8004530:	bf0c      	ite	eq
 8004532:	2301      	moveq	r3, #1
 8004534:	2300      	movne	r3, #0
 8004536:	b2db      	uxtb	r3, r3
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00c      	beq.n	8004556 <_ZN5Modem8simA76724RxCBEh+0x86>
			Rx_info.release_event++;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004542:	7b9b      	ldrb	r3, [r3, #14]
 8004544:	b25b      	sxtb	r3, r3
 8004546:	b2db      	uxtb	r3, r3
 8004548:	3301      	adds	r3, #1
 800454a:	b2db      	uxtb	r3, r3
 800454c:	b25a      	sxtb	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004554:	739a      	strb	r2, [r3, #14]

		}

		if (Rx_info.detect_nextlinechar == 1 && (data == 'O' || data == 'E')) {
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800455c:	7a9b      	ldrb	r3, [r3, #10]
 800455e:	b2db      	uxtb	r3, r3
 8004560:	2b01      	cmp	r3, #1
 8004562:	d107      	bne.n	8004574 <_ZN5Modem8simA76724RxCBEh+0xa4>
 8004564:	78fb      	ldrb	r3, [r7, #3]
 8004566:	2b4f      	cmp	r3, #79	@ 0x4f
 8004568:	d002      	beq.n	8004570 <_ZN5Modem8simA76724RxCBEh+0xa0>
 800456a:	78fb      	ldrb	r3, [r7, #3]
 800456c:	2b45      	cmp	r3, #69	@ 0x45
 800456e:	d101      	bne.n	8004574 <_ZN5Modem8simA76724RxCBEh+0xa4>
 8004570:	2301      	movs	r3, #1
 8004572:	e000      	b.n	8004576 <_ZN5Modem8simA76724RxCBEh+0xa6>
 8004574:	2300      	movs	r3, #0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d01b      	beq.n	80045b2 <_ZN5Modem8simA76724RxCBEh+0xe2>
			Rx_info.detect_nextlinechar = 0; //reset it
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004580:	2200      	movs	r2, #0
 8004582:	729a      	strb	r2, [r3, #10]
			Rx_info.end_char_count = 1;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800458a:	2201      	movs	r2, #1
 800458c:	731a      	strb	r2, [r3, #12]
			if (data == 'O') {
 800458e:	78fb      	ldrb	r3, [r7, #3]
 8004590:	2b4f      	cmp	r3, #79	@ 0x4f
 8004592:	d105      	bne.n	80045a0 <_ZN5Modem8simA76724RxCBEh+0xd0>
				Rx_info.total_char = 2;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800459a:	2202      	movs	r2, #2
 800459c:	735a      	strb	r2, [r3, #13]
 800459e:	e00d      	b.n	80045bc <_ZN5Modem8simA76724RxCBEh+0xec>
			} else if (data == 'E') {
 80045a0:	78fb      	ldrb	r3, [r7, #3]
 80045a2:	2b45      	cmp	r3, #69	@ 0x45
 80045a4:	d10a      	bne.n	80045bc <_ZN5Modem8simA76724RxCBEh+0xec>
				Rx_info.total_char = 5;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045ac:	2205      	movs	r2, #5
 80045ae:	735a      	strb	r2, [r3, #13]
 80045b0:	e004      	b.n	80045bc <_ZN5Modem8simA76724RxCBEh+0xec>
			}

		} else {
			Rx_info.detect_nextlinechar = 0; //reset it
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045b8:	2200      	movs	r2, #0
 80045ba:	729a      	strb	r2, [r3, #10]

		}

		if (data == simA7672::_LF) {
 80045bc:	78fb      	ldrb	r3, [r7, #3]
 80045be:	2b0a      	cmp	r3, #10
 80045c0:	d104      	bne.n	80045cc <_ZN5Modem8simA76724RxCBEh+0xfc>
			Rx_info.detect_nextlinechar = 1;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045c8:	2201      	movs	r2, #1
 80045ca:	729a      	strb	r2, [r3, #10]

		}

		if (Rx_info.release_event >= Rx_info.total_char) {
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045d2:	7b9b      	ldrb	r3, [r3, #14]
 80045d4:	b25b      	sxtb	r3, r3
 80045d6:	461a      	mov	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045de:	7b5b      	ldrb	r3, [r3, #13]
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	429a      	cmp	r2, r3
 80045e4:	bfac      	ite	ge
 80045e6:	2301      	movge	r3, #1
 80045e8:	2300      	movlt	r3, #0
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	f000 80ed 	beq.w	80047cc <_ZN5Modem8simA76724RxCBEh+0x2fc>
			set_event(rx_evt);
 80045f2:	2100      	movs	r1, #0
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f7ff feca 	bl	800438e <_ZN5Modem8simA76729set_eventENS0_9eventTypeE>
			serial_.RxintDis();
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8004600:	3304      	adds	r3, #4
 8004602:	4618      	mov	r0, r3
 8004604:	f000 ffa2 	bl	800554c <_ZN13System_serial6serial8RxintDisEv>
		}

	}
#pragma GCC diagnostic pop

}
 8004608:	e0e0      	b.n	80047cc <_ZN5Modem8simA76724RxCBEh+0x2fc>
	} else if (Rx_info.rx_mode == MSG_mode) {
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004610:	7adb      	ldrb	r3, [r3, #11]
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b02      	cmp	r3, #2
 8004616:	bf0c      	ite	eq
 8004618:	2301      	moveq	r3, #1
 800461a:	2300      	movne	r3, #0
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d072      	beq.n	8004708 <_ZN5Modem8simA76724RxCBEh+0x238>
		*Rx_info.Rx++ = data;
 8004622:	78f8      	ldrb	r0, [r7, #3]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	6879      	ldr	r1, [r7, #4]
 8004630:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8004634:	610a      	str	r2, [r1, #16]
 8004636:	4602      	mov	r2, r0
 8004638:	701a      	strb	r2, [r3, #0]
		Rx_info.Rxcount++;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004640:	8a9b      	ldrh	r3, [r3, #20]
 8004642:	b29b      	uxth	r3, r3
 8004644:	3301      	adds	r3, #1
 8004646:	b29a      	uxth	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800464e:	829a      	strh	r2, [r3, #20]
		if (Rx_info.end_char != _LF) {
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004656:	7a1b      	ldrb	r3, [r3, #8]
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b0a      	cmp	r3, #10
 800465c:	bf14      	ite	ne
 800465e:	2301      	movne	r3, #1
 8004660:	2300      	moveq	r3, #0
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00f      	beq.n	8004688 <_ZN5Modem8simA76724RxCBEh+0x1b8>
			if (data == '>') {
 8004668:	78fb      	ldrb	r3, [r7, #3]
 800466a:	2b3e      	cmp	r3, #62	@ 0x3e
 800466c:	f040 80ae 	bne.w	80047cc <_ZN5Modem8simA76724RxCBEh+0x2fc>
				set_event(rx_evt);
 8004670:	2100      	movs	r1, #0
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7ff fe8b 	bl	800438e <_ZN5Modem8simA76729set_eventENS0_9eventTypeE>
				serial_.RxintDis();
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800467e:	3304      	adds	r3, #4
 8004680:	4618      	mov	r0, r3
 8004682:	f000 ff63 	bl	800554c <_ZN13System_serial6serial8RxintDisEv>
}
 8004686:	e0a1      	b.n	80047cc <_ZN5Modem8simA76724RxCBEh+0x2fc>
			if (Rx_info.end_char_count == 1 && data == 'E') {
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800468e:	7b1b      	ldrb	r3, [r3, #12]
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b01      	cmp	r3, #1
 8004694:	d104      	bne.n	80046a0 <_ZN5Modem8simA76724RxCBEh+0x1d0>
 8004696:	78fb      	ldrb	r3, [r7, #3]
 8004698:	2b45      	cmp	r3, #69	@ 0x45
 800469a:	d101      	bne.n	80046a0 <_ZN5Modem8simA76724RxCBEh+0x1d0>
 800469c:	2301      	movs	r3, #1
 800469e:	e000      	b.n	80046a2 <_ZN5Modem8simA76724RxCBEh+0x1d2>
 80046a0:	2300      	movs	r3, #0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d004      	beq.n	80046b0 <_ZN5Modem8simA76724RxCBEh+0x1e0>
				Rx_info.release_event = 2;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046ac:	2202      	movs	r2, #2
 80046ae:	739a      	strb	r2, [r3, #14]
			if (data == _LF) {
 80046b0:	78fb      	ldrb	r3, [r7, #3]
 80046b2:	2b0a      	cmp	r3, #10
 80046b4:	d10a      	bne.n	80046cc <_ZN5Modem8simA76724RxCBEh+0x1fc>
				Rx_info.end_char_count++;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046bc:	7b1b      	ldrb	r3, [r3, #12]
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	3301      	adds	r3, #1
 80046c2:	b2da      	uxtb	r2, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046ca:	731a      	strb	r2, [r3, #12]
			if (Rx_info.end_char_count == Rx_info.release_event) {
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046d2:	7b1b      	ldrb	r3, [r3, #12]
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	461a      	mov	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046de:	7b9b      	ldrb	r3, [r3, #14]
 80046e0:	b25b      	sxtb	r3, r3
 80046e2:	429a      	cmp	r2, r3
 80046e4:	bf0c      	ite	eq
 80046e6:	2301      	moveq	r3, #1
 80046e8:	2300      	movne	r3, #0
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d06d      	beq.n	80047cc <_ZN5Modem8simA76724RxCBEh+0x2fc>
				set_event(rx_evt);
 80046f0:	2100      	movs	r1, #0
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f7ff fe4b 	bl	800438e <_ZN5Modem8simA76729set_eventENS0_9eventTypeE>
				serial_.RxintDis();
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80046fe:	3304      	adds	r3, #4
 8004700:	4618      	mov	r0, r3
 8004702:	f000 ff23 	bl	800554c <_ZN13System_serial6serial8RxintDisEv>
}
 8004706:	e061      	b.n	80047cc <_ZN5Modem8simA76724RxCBEh+0x2fc>
	} else if (Rx_info.rx_mode == Notification_mode) {
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800470e:	7adb      	ldrb	r3, [r3, #11]
 8004710:	b2db      	uxtb	r3, r3
 8004712:	2b03      	cmp	r3, #3
 8004714:	bf0c      	ite	eq
 8004716:	2301      	moveq	r3, #1
 8004718:	2300      	movne	r3, #0
 800471a:	b2db      	uxtb	r3, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	d055      	beq.n	80047cc <_ZN5Modem8simA76724RxCBEh+0x2fc>
		*Rx_info.Rx++ = data;
 8004720:	78f8      	ldrb	r0, [r7, #3]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	1c5a      	adds	r2, r3, #1
 800472c:	6879      	ldr	r1, [r7, #4]
 800472e:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8004732:	610a      	str	r2, [r1, #16]
 8004734:	4602      	mov	r2, r0
 8004736:	701a      	strb	r2, [r3, #0]
		Rx_info.Rxcount++;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800473e:	8a9b      	ldrh	r3, [r3, #20]
 8004740:	b29b      	uxth	r3, r3
 8004742:	3301      	adds	r3, #1
 8004744:	b29a      	uxth	r2, r3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800474c:	829a      	strh	r2, [r3, #20]
		if (data == Rx_info.start_char_notiMode) {
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004754:	7f9b      	ldrb	r3, [r3, #30]
 8004756:	b2db      	uxtb	r3, r3
 8004758:	78fa      	ldrb	r2, [r7, #3]
 800475a:	429a      	cmp	r2, r3
 800475c:	bf0c      	ite	eq
 800475e:	2301      	moveq	r3, #1
 8004760:	2300      	movne	r3, #0
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00c      	beq.n	8004782 <_ZN5Modem8simA76724RxCBEh+0x2b2>
			Rx_info.release_event++;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800476e:	7b9b      	ldrb	r3, [r3, #14]
 8004770:	b25b      	sxtb	r3, r3
 8004772:	b2db      	uxtb	r3, r3
 8004774:	3301      	adds	r3, #1
 8004776:	b2db      	uxtb	r3, r3
 8004778:	b25a      	sxtb	r2, r3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004780:	739a      	strb	r2, [r3, #14]
		if (data == Rx_info.end_char && Rx_info.release_event >= Rx_info.start_char_notiModeCount) {
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004788:	7a1b      	ldrb	r3, [r3, #8]
 800478a:	b2db      	uxtb	r3, r3
 800478c:	78fa      	ldrb	r2, [r7, #3]
 800478e:	429a      	cmp	r2, r3
 8004790:	d10e      	bne.n	80047b0 <_ZN5Modem8simA76724RxCBEh+0x2e0>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004798:	7b9b      	ldrb	r3, [r3, #14]
 800479a:	b25b      	sxtb	r3, r3
 800479c:	461a      	mov	r2, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047a4:	7fdb      	ldrb	r3, [r3, #31]
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	429a      	cmp	r2, r3
 80047aa:	db01      	blt.n	80047b0 <_ZN5Modem8simA76724RxCBEh+0x2e0>
 80047ac:	2301      	movs	r3, #1
 80047ae:	e000      	b.n	80047b2 <_ZN5Modem8simA76724RxCBEh+0x2e2>
 80047b0:	2300      	movs	r3, #0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00a      	beq.n	80047cc <_ZN5Modem8simA76724RxCBEh+0x2fc>
			set_event(rx_evt);
 80047b6:	2100      	movs	r1, #0
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f7ff fde8 	bl	800438e <_ZN5Modem8simA76729set_eventENS0_9eventTypeE>
			serial_.RxintDis();
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80047c4:	3304      	adds	r3, #4
 80047c6:	4618      	mov	r0, r3
 80047c8:	f000 fec0 	bl	800554c <_ZN13System_serial6serial8RxintDisEv>
}
 80047cc:	bf00      	nop
 80047ce:	3708      	adds	r7, #8
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh>:

void simA7672::TxCB(UART_HandleTypeDef *huart) {

}

void simA7672::RxCBStatic(UART_HandleTypeDef *huart, uint8_t data) {
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	460b      	mov	r3, r1
 80047de:	70fb      	strb	r3, [r7, #3]
	// Find the instance and call its instance method
	uint8_t i = 0;
 80047e0:	2300      	movs	r3, #0
 80047e2:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < numberofuart; i++) {
 80047e4:	2300      	movs	r3, #0
 80047e6:	73fb      	strb	r3, [r7, #15]
 80047e8:	e009      	b.n	80047fe <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x2a>
		if (ClassInstances[i].huart == huart) {
 80047ea:	7bfb      	ldrb	r3, [r7, #15]
 80047ec:	4a11      	ldr	r2, [pc, #68]	@ (8004834 <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x60>)
 80047ee:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d006      	beq.n	8004806 <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x32>
	for (i = 0; i < numberofuart; i++) {
 80047f8:	7bfb      	ldrb	r3, [r7, #15]
 80047fa:	3301      	adds	r3, #1
 80047fc:	73fb      	strb	r3, [r7, #15]
 80047fe:	7bfb      	ldrb	r3, [r7, #15]
 8004800:	2b02      	cmp	r3, #2
 8004802:	d9f2      	bls.n	80047ea <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x16>
 8004804:	e000      	b.n	8004808 <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x34>
			break;
 8004806:	bf00      	nop
		}
	}

	if (ClassInstances[i].Instance) {
 8004808:	7bfb      	ldrb	r3, [r7, #15]
 800480a:	4a0a      	ldr	r2, [pc, #40]	@ (8004834 <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x60>)
 800480c:	00db      	lsls	r3, r3, #3
 800480e:	4413      	add	r3, r2
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d009      	beq.n	800482a <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x56>
		ClassInstances[i].Instance->RxCB(data); // Delegate to instance-specific method
 8004816:	7bfb      	ldrb	r3, [r7, #15]
 8004818:	4a06      	ldr	r2, [pc, #24]	@ (8004834 <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x60>)
 800481a:	00db      	lsls	r3, r3, #3
 800481c:	4413      	add	r3, r2
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	78fa      	ldrb	r2, [r7, #3]
 8004822:	4611      	mov	r1, r2
 8004824:	4618      	mov	r0, r3
 8004826:	f7ff fe53 	bl	80044d0 <_ZN5Modem8simA76724RxCBEh>
	}

}
 800482a:	bf00      	nop
 800482c:	3710      	adds	r7, #16
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	20003624 	.word	0x20003624

08004838 <_ZN5Modem8simA767210TxCBStaticEP20__UART_HandleTypeDef>:
void simA7672::TxCBStatic(UART_HandleTypeDef *huart) {
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]

}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <_ZN15sensor_TempHumd5AHT20C1EP17I2C_HandleTypeDefhm>:
}




AHT20::AHT20( I2C_HandleTypeDef *ui2c,uint8_t devAddr,uint32_t timeout)
 800484c:	b480      	push	{r7}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	603b      	str	r3, [r7, #0]
 8004858:	4613      	mov	r3, r2
 800485a:	71fb      	strb	r3, [r7, #7]
{
	_aht20_ui2c=ui2c;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	605a      	str	r2, [r3, #4]
	devAddr_=devAddr;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	79fa      	ldrb	r2, [r7, #7]
 8004866:	721a      	strb	r2, [r3, #8]
	timeout_ = timeout;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	683a      	ldr	r2, [r7, #0]
 800486c:	601a      	str	r2, [r3, #0]
}
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	4618      	mov	r0, r3
 8004872:	3714      	adds	r7, #20
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <_ZN15sensor_TempHumd5AHT207measureEPmS1_>:
	uint8_t cmd = AHT20_SOFT_RESET;
		HAL_I2C_Master_Transmit(_aht20_ui2c, devAddr_ << 1, &cmd, 1, timeout_);
	}
}
void AHT20::measure(uint32_t *temp_,uint32_t *humid_)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b08a      	sub	sp, #40	@ 0x28
 8004880:	af02      	add	r7, sp, #8
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
	uint16_t counter = 0;
 8004888:	2300      	movs	r3, #0
 800488a:	83fb      	strh	r3, [r7, #30]
	System_Rtos::delay(50);
 800488c:	2032      	movs	r0, #50	@ 0x32
 800488e:	f000 fb07 	bl	8004ea0 <_ZN11System_Rtos5delayEm>
	uint8_t ahtTData[3];
	uint8_t ahtRData[7];
	ahtTData[0]=0xAC;
 8004892:	23ac      	movs	r3, #172	@ 0xac
 8004894:	763b      	strb	r3, [r7, #24]
	ahtTData[1]=0x33;
 8004896:	2333      	movs	r3, #51	@ 0x33
 8004898:	767b      	strb	r3, [r7, #25]
	ahtTData[2]=0x00;
 800489a:	2300      	movs	r3, #0
 800489c:	76bb      	strb	r3, [r7, #26]

	if(check_Device() == AHT_OK)
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f000 f875 	bl	800498e <_ZN15sensor_TempHumd5AHT2012check_DeviceEv>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	bf0c      	ite	eq
 80048aa:	2301      	moveq	r3, #1
 80048ac:	2300      	movne	r3, #0
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d068      	beq.n	8004986 <_ZN15sensor_TempHumd5AHT207measureEPmS1_+0x10a>
	{

	HAL_I2C_Master_Transmit(_aht20_ui2c, devAddr_<<1, ahtTData, 3, timeout_);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6858      	ldr	r0, [r3, #4]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	7a1b      	ldrb	r3, [r3, #8]
 80048bc:	005b      	lsls	r3, r3, #1
 80048be:	b299      	uxth	r1, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f107 0218 	add.w	r2, r7, #24
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	2303      	movs	r3, #3
 80048cc:	f005 fee0 	bl	800a690 <HAL_I2C_Master_Transmit>
	System_Rtos::delay(100);
 80048d0:	2064      	movs	r0, #100	@ 0x64
 80048d2:	f000 fae5 	bl	8004ea0 <_ZN11System_Rtos5delayEm>
    while(1){
    	HAL_I2C_Master_Receive(_aht20_ui2c, devAddr_<<1, ahtRData, 7, timeout_);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6858      	ldr	r0, [r3, #4]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	7a1b      	ldrb	r3, [r3, #8]
 80048de:	005b      	lsls	r3, r3, #1
 80048e0:	b299      	uxth	r1, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f107 0210 	add.w	r2, r7, #16
 80048ea:	9300      	str	r3, [sp, #0]
 80048ec:	2307      	movs	r3, #7
 80048ee:	f005 ffcd 	bl	800a88c <HAL_I2C_Master_Receive>
    	DATA_State=ahtRData[0];
 80048f2:	7c3a      	ldrb	r2, [r7, #16]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	725a      	strb	r2, [r3, #9]
    	if((DATA_State&(1<<7))==0)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	7a5b      	ldrb	r3, [r3, #9]
 80048fc:	b25b      	sxtb	r3, r3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	db36      	blt.n	8004970 <_ZN15sensor_TempHumd5AHT207measureEPmS1_+0xf4>
    		{
    	    DATA_Humi=ahtRData[1];
 8004902:	7c7b      	ldrb	r3, [r7, #17]
 8004904:	461a      	mov	r2, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	611a      	str	r2, [r3, #16]
    	    DATA_Humi=(DATA_Humi<<8)|ahtRData[2];
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	021b      	lsls	r3, r3, #8
 8004910:	7cba      	ldrb	r2, [r7, #18]
 8004912:	431a      	orrs	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	611a      	str	r2, [r3, #16]
    	    DATA_Humi=(DATA_Humi<<4)|(ahtRData[3]>>4);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	011b      	lsls	r3, r3, #4
 800491e:	7cfa      	ldrb	r2, [r7, #19]
 8004920:	0912      	lsrs	r2, r2, #4
 8004922:	b2d2      	uxtb	r2, r2
 8004924:	431a      	orrs	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	611a      	str	r2, [r3, #16]
    	    DATA_Temp=ahtRData[3]&0x0F;
 800492a:	7cfb      	ldrb	r3, [r7, #19]
 800492c:	f003 020f 	and.w	r2, r3, #15
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	60da      	str	r2, [r3, #12]
    	    DATA_Temp=(DATA_Temp<<8)|ahtRData[4];
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	021b      	lsls	r3, r3, #8
 800493a:	7d3a      	ldrb	r2, [r7, #20]
 800493c:	431a      	orrs	r2, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	60da      	str	r2, [r3, #12]
    	    DATA_Temp=(DATA_Temp<<8)|ahtRData[5];
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	021b      	lsls	r3, r3, #8
 8004948:	7d7a      	ldrb	r2, [r7, #21]
 800494a:	431a      	orrs	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	60da      	str	r2, [r3, #12]
    	    DATA_CRCreg= ahtRData[6];
 8004950:	7dba      	ldrb	r2, [r7, #22]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	729a      	strb	r2, [r3, #10]

    	    *temp_ = temp();
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f000 f83a 	bl	80049d0 <_ZN15sensor_TempHumd5AHT204tempEv>
 800495c:	4602      	mov	r2, r0
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	601a      	str	r2, [r3, #0]
    	    *humid_ = humid();
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	f000 f870 	bl	8004a48 <_ZN15sensor_TempHumd5AHT205humidEv>
 8004968:	4602      	mov	r2, r0
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	601a      	str	r2, [r3, #0]
    		break;
 800496e:	e00a      	b.n	8004986 <_ZN15sensor_TempHumd5AHT207measureEPmS1_+0x10a>
    		}
    	else {
    		counter++;
 8004970:	8bfb      	ldrh	r3, [r7, #30]
 8004972:	3301      	adds	r3, #1
 8004974:	83fb      	strh	r3, [r7, #30]
    		System_Rtos::delay(10);
 8004976:	200a      	movs	r0, #10
 8004978:	f000 fa92 	bl	8004ea0 <_ZN11System_Rtos5delayEm>

    		if(counter > 50)
 800497c:	8bfb      	ldrh	r3, [r7, #30]
 800497e:	2b32      	cmp	r3, #50	@ 0x32
 8004980:	d800      	bhi.n	8004984 <_ZN15sensor_TempHumd5AHT207measureEPmS1_+0x108>
    	HAL_I2C_Master_Receive(_aht20_ui2c, devAddr_<<1, ahtRData, 7, timeout_);
 8004982:	e7a8      	b.n	80048d6 <_ZN15sensor_TempHumd5AHT207measureEPmS1_+0x5a>
    		{
    			break;
 8004984:	bf00      	nop
    		}
    	}
    }
	}
}
 8004986:	bf00      	nop
 8004988:	3720      	adds	r7, #32
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}

0800498e <_ZN15sensor_TempHumd5AHT2012check_DeviceEv>:

enum AHT20::status AHT20::check_Device()
{
 800498e:	b580      	push	{r7, lr}
 8004990:	b084      	sub	sp, #16
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]

	status stat = AHT_OK;
 8004996:	2300      	movs	r3, #0
 8004998:	73fb      	strb	r3, [r7, #15]

	if(HAL_I2C_IsDeviceReady(_aht20_ui2c, devAddr_ << 1, 3, 1000) != HAL_OK)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6858      	ldr	r0, [r3, #4]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	7a1b      	ldrb	r3, [r3, #8]
 80049a2:	005b      	lsls	r3, r3, #1
 80049a4:	b299      	uxth	r1, r3
 80049a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80049aa:	2203      	movs	r2, #3
 80049ac:	f006 f9a0 	bl	800acf0 <HAL_I2C_IsDeviceReady>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	bf14      	ite	ne
 80049b6:	2301      	movne	r3, #1
 80049b8:	2300      	moveq	r3, #0
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d001      	beq.n	80049c4 <_ZN15sensor_TempHumd5AHT2012check_DeviceEv+0x36>
	{
		return AHT_ERR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e000      	b.n	80049c6 <_ZN15sensor_TempHumd5AHT2012check_DeviceEv+0x38>
	}

	return stat;
 80049c4:	7bfb      	ldrb	r3, [r7, #15]

}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3710      	adds	r7, #16
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
	...

080049d0 <_ZN15sensor_TempHumd5AHT204tempEv>:


uint32_t AHT20::temp()
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
	uint32_t TEMP_CALC;
	TEMP_CALC= (((DATA_Temp/1024.0)/1024.0) * 200.0) -50.0;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	4618      	mov	r0, r3
 80049de:	f7fb fd91 	bl	8000504 <__aeabi_ui2d>
 80049e2:	f04f 0200 	mov.w	r2, #0
 80049e6:	4b15      	ldr	r3, [pc, #84]	@ (8004a3c <_ZN15sensor_TempHumd5AHT204tempEv+0x6c>)
 80049e8:	f7fb ff30 	bl	800084c <__aeabi_ddiv>
 80049ec:	4602      	mov	r2, r0
 80049ee:	460b      	mov	r3, r1
 80049f0:	4610      	mov	r0, r2
 80049f2:	4619      	mov	r1, r3
 80049f4:	f04f 0200 	mov.w	r2, #0
 80049f8:	4b10      	ldr	r3, [pc, #64]	@ (8004a3c <_ZN15sensor_TempHumd5AHT204tempEv+0x6c>)
 80049fa:	f7fb ff27 	bl	800084c <__aeabi_ddiv>
 80049fe:	4602      	mov	r2, r0
 8004a00:	460b      	mov	r3, r1
 8004a02:	4610      	mov	r0, r2
 8004a04:	4619      	mov	r1, r3
 8004a06:	f04f 0200 	mov.w	r2, #0
 8004a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8004a40 <_ZN15sensor_TempHumd5AHT204tempEv+0x70>)
 8004a0c:	f7fb fdf4 	bl	80005f8 <__aeabi_dmul>
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	4610      	mov	r0, r2
 8004a16:	4619      	mov	r1, r3
 8004a18:	f04f 0200 	mov.w	r2, #0
 8004a1c:	4b09      	ldr	r3, [pc, #36]	@ (8004a44 <_ZN15sensor_TempHumd5AHT204tempEv+0x74>)
 8004a1e:	f7fb fc33 	bl	8000288 <__aeabi_dsub>
 8004a22:	4602      	mov	r2, r0
 8004a24:	460b      	mov	r3, r1
 8004a26:	4610      	mov	r0, r2
 8004a28:	4619      	mov	r1, r3
 8004a2a:	f7fc f8bd 	bl	8000ba8 <__aeabi_d2uiz>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	60fb      	str	r3, [r7, #12]
	return TEMP_CALC;
 8004a32:	68fb      	ldr	r3, [r7, #12]
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3710      	adds	r7, #16
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	40900000 	.word	0x40900000
 8004a40:	40690000 	.word	0x40690000
 8004a44:	40490000 	.word	0x40490000

08004a48 <_ZN15sensor_TempHumd5AHT205humidEv>:



uint32_t AHT20::humid()
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
	uint32_t HUMID_CALC;
	HUMID_CALC = ((DATA_Humi/1024.0)/1024.0)*100;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	4618      	mov	r0, r3
 8004a56:	f7fb fd55 	bl	8000504 <__aeabi_ui2d>
 8004a5a:	f04f 0200 	mov.w	r2, #0
 8004a5e:	4b11      	ldr	r3, [pc, #68]	@ (8004aa4 <_ZN15sensor_TempHumd5AHT205humidEv+0x5c>)
 8004a60:	f7fb fef4 	bl	800084c <__aeabi_ddiv>
 8004a64:	4602      	mov	r2, r0
 8004a66:	460b      	mov	r3, r1
 8004a68:	4610      	mov	r0, r2
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	f04f 0200 	mov.w	r2, #0
 8004a70:	4b0c      	ldr	r3, [pc, #48]	@ (8004aa4 <_ZN15sensor_TempHumd5AHT205humidEv+0x5c>)
 8004a72:	f7fb feeb 	bl	800084c <__aeabi_ddiv>
 8004a76:	4602      	mov	r2, r0
 8004a78:	460b      	mov	r3, r1
 8004a7a:	4610      	mov	r0, r2
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	f04f 0200 	mov.w	r2, #0
 8004a82:	4b09      	ldr	r3, [pc, #36]	@ (8004aa8 <_ZN15sensor_TempHumd5AHT205humidEv+0x60>)
 8004a84:	f7fb fdb8 	bl	80005f8 <__aeabi_dmul>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	4610      	mov	r0, r2
 8004a8e:	4619      	mov	r1, r3
 8004a90:	f7fc f88a 	bl	8000ba8 <__aeabi_d2uiz>
 8004a94:	4603      	mov	r3, r0
 8004a96:	60fb      	str	r3, [r7, #12]
	return HUMID_CALC;
 8004a98:	68fb      	ldr	r3, [r7, #12]
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3710      	adds	r7, #16
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	40900000 	.word	0x40900000
 8004aa8:	40590000 	.word	0x40590000

08004aac <_ZN17sensor_liquidMeas12liquidSensorC1EP17ADC_HandleTypeDef>:
#include "adc.h"

namespace sensor_liquidMeas {


liquidSensor::liquidSensor(ADC_HandleTypeDef *hadc)
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a10      	ldr	r2, [pc, #64]	@ (8004afc <_ZN17sensor_liquidMeas12liquidSensorC1EP17ADC_HandleTypeDef+0x50>)
 8004aba:	609a      	str	r2, [r3, #8]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	60da      	str	r2, [r3, #12]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f04f 0200 	mov.w	r2, #0
 8004ac8:	611a      	str	r2, [r3, #16]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a0b      	ldr	r2, [pc, #44]	@ (8004afc <_ZN17sensor_liquidMeas12liquidSensorC1EP17ADC_HandleTypeDef+0x50>)
 8004ace:	615a      	str	r2, [r3, #20]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	761a      	strb	r2, [r3, #24]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	61da      	str	r2, [r3, #28]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	621a      	str	r2, [r3, #32]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	625a      	str	r2, [r3, #36]	@ 0x24
{
	hadc_sensor = hadc;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	683a      	ldr	r2, [r7, #0]
 8004aec:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4618      	mov	r0, r3
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr
 8004afc:	bf800000 	.word	0xbf800000

08004b00 <_ZN17sensor_liquidMeas12liquidSensor16Measurement_loopENS0_4unitEfffPhPfmPmS4_>:

void liquidSensor::Measurement_loop(enum unit unit_,float LowSpan,float fullSpan,float VoltOut,uint8_t *getlevel,float *consumption,uint32_t curEpochTime,uint32_t *startEpochtime,uint32_t *endEpochtime)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b088      	sub	sp, #32
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	61f8      	str	r0, [r7, #28]
 8004b08:	ed87 0a05 	vstr	s0, [r7, #20]
 8004b0c:	edc7 0a04 	vstr	s1, [r7, #16]
 8004b10:	ed87 1a03 	vstr	s2, [r7, #12]
 8004b14:	60ba      	str	r2, [r7, #8]
 8004b16:	607b      	str	r3, [r7, #4]
 8004b18:	460b      	mov	r3, r1
 8004b1a:	76fb      	strb	r3, [r7, #27]
	getLevel(unit_,LowSpan,fullSpan,VoltOut,getlevel);
 8004b1c:	7efb      	ldrb	r3, [r7, #27]
 8004b1e:	68ba      	ldr	r2, [r7, #8]
 8004b20:	ed97 1a03 	vldr	s2, [r7, #12]
 8004b24:	edd7 0a04 	vldr	s1, [r7, #16]
 8004b28:	ed97 0a05 	vldr	s0, [r7, #20]
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	69f8      	ldr	r0, [r7, #28]
 8004b30:	f000 f80e 	bl	8004b50 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh>
	consumptionliters(consumption);
 8004b34:	6879      	ldr	r1, [r7, #4]
 8004b36:	69f8      	ldr	r0, [r7, #28]
 8004b38:	f000 f8e8 	bl	8004d0c <_ZN17sensor_liquidMeas12liquidSensor17consumptionlitersEPf>
	refuelingDetection(curEpochTime,startEpochtime,endEpochtime);
 8004b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b42:	69f8      	ldr	r0, [r7, #28]
 8004b44:	f000 f91c 	bl	8004d80 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_>
}
 8004b48:	bf00      	nop
 8004b4a:	3720      	adds	r7, #32
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}

08004b50 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh>:

liquidSensor::status liquidSensor::getLevel(enum unit unit_,float LowSpan,float fullSpan,float VoltOut,uint8_t *getlevel)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b09a      	sub	sp, #104	@ 0x68
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	61f8      	str	r0, [r7, #28]
 8004b58:	460b      	mov	r3, r1
 8004b5a:	ed87 0a05 	vstr	s0, [r7, #20]
 8004b5e:	edc7 0a04 	vstr	s1, [r7, #16]
 8004b62:	ed87 1a03 	vstr	s2, [r7, #12]
 8004b66:	60ba      	str	r2, [r7, #8]
 8004b68:	76fb      	strb	r3, [r7, #27]


	enum status stat = liquidSensor_OK;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	float totalSpan = fullSpan - LowSpan;
 8004b70:	ed97 7a04 	vldr	s14, [r7, #16]
 8004b74:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b7c:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

	float current_mA;

	  uint32_t adcaverage[10] = {0};
 8004b80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b84:	2228      	movs	r2, #40	@ 0x28
 8004b86:	2100      	movs	r1, #0
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f00d f870 	bl	8011c6e <memset>
	  uint32_t adcValue = 0;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	667b      	str	r3, [r7, #100]	@ 0x64




	if(hadc_sensor == NULL)
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d101      	bne.n	8004b9e <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x4e>
	{
		return liquidSensor_ERR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e0a8      	b.n	8004cf0 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1a0>
	}
    for(int i = 0; i< 10; i++)
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ba2:	e030      	b.n	8004c06 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0xb6>
    {
        CheckError(HAL_ADC_Start(hadc_sensor),liquidSensor_ERR,HAL_OK);
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f003 ff6d 	bl	8008a88 <HAL_ADC_Start>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	bf14      	ite	ne
 8004bb4:	2301      	movne	r3, #1
 8004bb6:	2300      	moveq	r3, #0
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x72>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e096      	b.n	8004cf0 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1a0>
        CheckError(HAL_ADC_PollForConversion(hadc_sensor, 10000),liquidSensor_ERR,HAL_OK); //take the value
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc6:	f242 7110 	movw	r1, #10000	@ 0x2710
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f004 f861 	bl	8008c92 <HAL_ADC_PollForConversion>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	bf14      	ite	ne
 8004bd6:	2301      	movne	r3, #1
 8004bd8:	2300      	moveq	r3, #0
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d001      	beq.n	8004be4 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x94>
 8004be0:	2301      	movs	r3, #1
 8004be2:	e085      	b.n	8004cf0 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1a0>
        adcaverage[i] = HAL_ADC_GetValue(hadc_sensor);
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004be8:	4618      	mov	r0, r3
 8004bea:	f004 fafd 	bl	80091e8 <HAL_ADC_GetValue>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	3360      	adds	r3, #96	@ 0x60
 8004bf6:	f107 0108 	add.w	r1, r7, #8
 8004bfa:	440b      	add	r3, r1
 8004bfc:	f843 2c44 	str.w	r2, [r3, #-68]
    for(int i = 0; i< 10; i++)
 8004c00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c02:	3301      	adds	r3, #1
 8004c04:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c08:	2b09      	cmp	r3, #9
 8004c0a:	ddcb      	ble.n	8004ba4 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x54>
    }
    HAL_ADC_Stop(hadc_sensor);
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c10:	4618      	mov	r0, r3
 8004c12:	f004 f80b 	bl	8008c2c <HAL_ADC_Stop>
    for(int i = 0; i< 10; i++)
 8004c16:	2300      	movs	r3, #0
 8004c18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c1a:	e00d      	b.n	8004c38 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0xe8>
    {
    	adcValue = adcValue +  adcaverage[i];
 8004c1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	3360      	adds	r3, #96	@ 0x60
 8004c22:	f107 0208 	add.w	r2, r7, #8
 8004c26:	4413      	add	r3, r2
 8004c28:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8004c2c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004c2e:	4413      	add	r3, r2
 8004c30:	667b      	str	r3, [r7, #100]	@ 0x64
    for(int i = 0; i< 10; i++)
 8004c32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c34:	3301      	adds	r3, #1
 8004c36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c3a:	2b09      	cmp	r3, #9
 8004c3c:	ddee      	ble.n	8004c1c <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0xcc>
    }
    adcValue = adcValue/10;
 8004c3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c40:	4a2d      	ldr	r2, [pc, #180]	@ (8004cf8 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1a8>)
 8004c42:	fba2 2303 	umull	r2, r3, r2, r3
 8004c46:	08db      	lsrs	r3, r3, #3
 8004c48:	667b      	str	r3, [r7, #100]	@ 0x64
    float voltage = (adcValue / Resolution) * Vref;
 8004c4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c4c:	ee07 3a90 	vmov	s15, r3
 8004c50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004c54:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8004cfc <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1ac>
 8004c58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c5c:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8004d00 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1b0>
 8004c60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c64:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    current_mA = ((voltage/VoltOut) *  (max_cur - min_cur)) + min_cur;
 8004c68:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8004c6c:	ed97 7a03 	vldr	s14, [r7, #12]
 8004c70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c74:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8004c78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c7c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8004c80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004c84:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    fuel_level = (current_mA - min_cur) / (max_cur - min_cur) * totalSpan;
 8004c88:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8004c8c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8004c90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004c94:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8004c98:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004c9c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8004ca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	edc3 7a01 	vstr	s15, [r3, #4]
    tank_volumeLiters = (fuel_level/totalSpan) * max_liters;
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	edd3 6a01 	vldr	s13, [r3, #4]
 8004cb0:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8004cb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cb8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8004d04 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1b4>
 8004cbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	edc3 7a00 	vstr	s15, [r3]
	*getlevel = (tank_volumeLiters/max_liters) * 100; //get percentage
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	ed93 7a00 	vldr	s14, [r3]
 8004ccc:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8004d04 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1b4>
 8004cd0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004cd4:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8004d08 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1b8>
 8004cd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ce0:	edc7 7a01 	vstr	s15, [r7, #4]
 8004ce4:	793b      	ldrb	r3, [r7, #4]
 8004ce6:	b2da      	uxtb	r2, r3
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	701a      	strb	r2, [r3, #0]

	  return stat;
 8004cec:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3768      	adds	r7, #104	@ 0x68
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	cccccccd 	.word	0xcccccccd
 8004cfc:	45800000 	.word	0x45800000
 8004d00:	40533333 	.word	0x40533333
 8004d04:	43fa0000 	.word	0x43fa0000
 8004d08:	42c80000 	.word	0x42c80000

08004d0c <_ZN17sensor_liquidMeas12liquidSensor17consumptionlitersEPf>:

void liquidSensor::consumptionliters(float *consumption)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]

    uint32_t current_time = HAL_GetTick();
 8004d16:	f003 fe43 	bl	80089a0 <HAL_GetTick>
 8004d1a:	60f8      	str	r0, [r7, #12]

    if(prev_volumeLiters < tank_volumeLiters)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	ed93 7a02 	vldr	s14, [r3, #8]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	edd3 7a00 	vldr	s15, [r3]
 8004d28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d30:	d507      	bpl.n	8004d42 <_ZN17sensor_liquidMeas12liquidSensor17consumptionlitersEPf+0x36>
    {
        prev_volumeLiters = tank_volumeLiters;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	609a      	str	r2, [r3, #8]
        last_consumption_time = current_time;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	61da      	str	r2, [r3, #28]

        return;
 8004d40:	e018      	b.n	8004d74 <_ZN17sensor_liquidMeas12liquidSensor17consumptionlitersEPf+0x68>
    }

    if (current_time - last_consumption_time >= 3600000) { // 1hour
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	69db      	ldr	r3, [r3, #28]
 8004d46:	68fa      	ldr	r2, [r7, #12]
 8004d48:	1ad3      	subs	r3, r2, r3
 8004d4a:	4a0c      	ldr	r2, [pc, #48]	@ (8004d7c <_ZN17sensor_liquidMeas12liquidSensor17consumptionlitersEPf+0x70>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d311      	bcc.n	8004d74 <_ZN17sensor_liquidMeas12liquidSensor17consumptionlitersEPf+0x68>
    	*consumption = prev_volumeLiters - tank_volumeLiters;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	ed93 7a02 	vldr	s14, [r3, #8]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	edd3 7a00 	vldr	s15, [r3]
 8004d5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	edc3 7a00 	vstr	s15, [r3]

        // Update for next interval
        prev_volumeLiters = tank_volumeLiters;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	609a      	str	r2, [r3, #8]
        last_consumption_time = current_time;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	68fa      	ldr	r2, [r7, #12]
 8004d72:	61da      	str	r2, [r3, #28]
    }

}
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	0036ee80 	.word	0x0036ee80

08004d80 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_>:

void liquidSensor::refuelingDetection(uint32_t curEpochTime,uint32_t *startEpochtime,uint32_t *endEpochtime)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	607a      	str	r2, [r7, #4]
 8004d8c:	603b      	str	r3, [r7, #0]
	current_volume_change = tank_volumeLiters;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	611a      	str	r2, [r3, #16]
    if(prev_volume_change < 0)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	edd3 7a05 	vldr	s15, [r3, #20]
 8004d9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004da4:	d504      	bpl.n	8004db0 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0x30>
    {
    	prev_volume_change = current_volume_change;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	691a      	ldr	r2, [r3, #16]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	615a      	str	r2, [r3, #20]

        return;
 8004dae:	e044      	b.n	8004e3a <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0xba>
    }

    // Calculate the change in volume
  volume_change = current_volume_change - prev_volume_change;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	ed93 7a04 	vldr	s14, [r3, #16]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	edd3 7a05 	vldr	s15, [r3, #20]
 8004dbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004dc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004dc4:	ee17 2a90 	vmov	r2, s15
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	60da      	str	r2, [r3, #12]

     refueling_start_time = HAL_GetTick();
 8004dcc:	f003 fde8 	bl	80089a0 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	621a      	str	r2, [r3, #32]


  if (!refueling_active) {
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	7e1b      	ldrb	r3, [r3, #24]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d111      	bne.n	8004e02 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0x82>
	    // Detect start of refueling
      if (volume_change > refueling_threshold) {
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	2b05      	cmp	r3, #5
 8004de4:	dd25      	ble.n	8004e32 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0xb2>
    	  refueling_active = 1;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2201      	movs	r2, #1
 8004dea:	761a      	strb	r2, [r3, #24]
    	  refueling_prev_time = refueling_start_time;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6a1a      	ldr	r2, [r3, #32]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	625a      	str	r2, [r3, #36]	@ 0x24
    	  *startEpochtime = curEpochTime;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	68ba      	ldr	r2, [r7, #8]
 8004df8:	601a      	str	r2, [r3, #0]
    	  *endEpochtime = 0; //make it zero so we know we are refueling now to erase previous end time so user dont get confused
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	601a      	str	r2, [r3, #0]
 8004e00:	e017      	b.n	8004e32 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0xb2>
      }
  }
  else
  {
	  if (volume_change <= 0) {
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	dc0f      	bgt.n	8004e2a <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0xaa>
		  if ((refueling_start_time - refueling_prev_time) >= refuel_stabilize_time) {
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6a1a      	ldr	r2, [r3, #32]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d90a      	bls.n	8004e32 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0xb2>

			  refueling_active = 0;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	761a      	strb	r2, [r3, #24]
			  *endEpochtime = curEpochTime;
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	68ba      	ldr	r2, [r7, #8]
 8004e26:	601a      	str	r2, [r3, #0]
 8004e28:	e003      	b.n	8004e32 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0xb2>

		  }
	  }
	  else
	  {
    	  refueling_prev_time = refueling_start_time;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6a1a      	ldr	r2, [r3, #32]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	625a      	str	r2, [r3, #36]	@ 0x24
	  }
  }

  // Update prev_volume for the next iteration
	prev_volume_change = current_volume_change;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	691a      	ldr	r2, [r3, #16]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	615a      	str	r2, [r3, #20]

}
 8004e3a:	3710      	adds	r7, #16
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <_ZN11sensor_pzem9PZEM_004TC1EP20__UART_HandleTypeDef>:
#include "System_Rtos.hpp"
#include "sensor_pzem.hpp"

namespace sensor_pzem {

PZEM_004T::PZEM_004T(UART_HandleTypeDef *huart) :
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
		serial_(huart) {
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	3304      	adds	r3, #4
 8004e4e:	6839      	ldr	r1, [r7, #0]
 8004e50:	4618      	mov	r0, r3
 8004e52:	f000 fb34 	bl	80054be <_ZN13System_serial6serialC1EP20__UART_HandleTypeDef>
	huart_ = huart;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	683a      	ldr	r2, [r7, #0]
 8004e5a:	601a      	str	r2, [r3, #0]
}
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3708      	adds	r7, #8
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
	...

08004e68 <_ZN11sensor_pzem9PZEM_004T4initEv>:

void PZEM_004T::init() {
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
	serial_.TransmitData(rst_buf, 4, 1000);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	1d18      	adds	r0, r3, #4
 8004e74:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004e78:	2204      	movs	r2, #4
 8004e7a:	4908      	ldr	r1, [pc, #32]	@ (8004e9c <_ZN11sensor_pzem9PZEM_004T4initEv+0x34>)
 8004e7c:	f000 fb41 	bl	8005502 <_ZN13System_serial6serial12TransmitDataEPKhtm>
	serial_.ReceiveData(res_buf, 25, 500);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	1d18      	adds	r0, r3, #4
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f103 0108 	add.w	r1, r3, #8
 8004e8a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004e8e:	2219      	movs	r2, #25
 8004e90:	f000 fb24 	bl	80054dc <_ZN13System_serial6serial11ReceiveDataEPhtm>
}
 8004e94:	bf00      	nop
 8004e96:	3708      	adds	r7, #8
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	0801483c 	.word	0x0801483c

08004ea0 <_ZN11System_Rtos5delayEm>:
#include "cstring"

namespace System_Rtos {

void delay(uint32_t d)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  vTaskDelay(pdMS_TO_TICKS(d));
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004eae:	fb02 f303 	mul.w	r3, r2, r3
 8004eb2:	4a05      	ldr	r2, [pc, #20]	@ (8004ec8 <_ZN11System_Rtos5delayEm+0x28>)
 8004eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb8:	099b      	lsrs	r3, r3, #6
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f00a f9b6 	bl	800f22c <vTaskDelay>
}
 8004ec0:	bf00      	nop
 8004ec2:	3708      	adds	r7, #8
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	10624dd3 	.word	0x10624dd3

08004ecc <_ZN11System_Rtos14freertos_TasksC1EPFvPvEPKctS1_m>:

freertos_Tasks::freertos_Tasks(TaskFunction_t pxTaskCode_, const char *pcName_, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
 8004ed8:	807b      	strh	r3, [r7, #2]
const configSTACK_DEPTH_TYPE usStackDepth_, void *const pvParameters_,
		UBaseType_t uxPriority_): taskHandle(0) {
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	621a      	str	r2, [r3, #32]

	pxTask = pxTaskCode_;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	68ba      	ldr	r2, [r7, #8]
 8004ee4:	601a      	str	r2, [r3, #0]
	std::strcpy(pcName, pcName_);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	3304      	adds	r3, #4
 8004eea:	6879      	ldr	r1, [r7, #4]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f00c ffca 	bl	8011e86 <strcpy>
	usStackDepth = usStackDepth_;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	887a      	ldrh	r2, [r7, #2]
 8004ef6:	829a      	strh	r2, [r3, #20]
	pvParameters = pvParameters_;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	69ba      	ldr	r2, [r7, #24]
 8004efc:	619a      	str	r2, [r3, #24]
	uxPriority = uxPriority_;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	69fa      	ldr	r2, [r7, #28]
 8004f02:	61da      	str	r2, [r3, #28]


}
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	4618      	mov	r0, r3
 8004f08:	3710      	adds	r7, #16
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <_ZN11System_Rtos14freertos_Tasks10createTaskEv>:

void freertos_Tasks::createTask() {
 8004f0e:	b5b0      	push	{r4, r5, r7, lr}
 8004f10:	b084      	sub	sp, #16
 8004f12:	af02      	add	r7, sp, #8
 8004f14:	6078      	str	r0, [r7, #4]
	xTaskCreate(pxTask, pcName, usStackDepth, pvParameters, uxPriority,
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6818      	ldr	r0, [r3, #0]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	1d19      	adds	r1, r3, #4
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	8a9c      	ldrh	r4, [r3, #20]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	699d      	ldr	r5, [r3, #24]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	69db      	ldr	r3, [r3, #28]
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	3220      	adds	r2, #32
 8004f2e:	9201      	str	r2, [sp, #4]
 8004f30:	9300      	str	r3, [sp, #0]
 8004f32:	462b      	mov	r3, r5
 8004f34:	4622      	mov	r2, r4
 8004f36:	f00a f81b 	bl	800ef70 <xTaskCreate>
			&taskHandle);
}
 8004f3a:	bf00      	nop
 8004f3c:	3708      	adds	r7, #8
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bdb0      	pop	{r4, r5, r7, pc}

08004f42 <_ZN11System_Rtos15freertos_queuesC1EttPh>:
}




freertos_queues::freertos_queues(uint16_t queLen_,uint16_t itemsize_, uint8_t *pucQueueStorage_)
 8004f42:	b480      	push	{r7}
 8004f44:	b085      	sub	sp, #20
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	60f8      	str	r0, [r7, #12]
 8004f4a:	607b      	str	r3, [r7, #4]
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	817b      	strh	r3, [r7, #10]
 8004f50:	4613      	mov	r3, r2
 8004f52:	813b      	strh	r3, [r7, #8]
{
	 queLen = queLen_;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	897a      	ldrh	r2, [r7, #10]
 8004f58:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
	 itemsize = itemsize_;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	893a      	ldrh	r2, [r7, #8]
 8004f60:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
	 pucQueueStorage = pucQueueStorage_;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	659a      	str	r2, [r3, #88]	@ 0x58

}
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3714      	adds	r7, #20
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <_ZN11System_Rtos15freertos_queues11queueCreateEv>:

void freertos_queues::queueCreate()
{
 8004f78:	b590      	push	{r4, r7, lr}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af02      	add	r7, sp, #8
 8004f7e:	6078      	str	r0, [r7, #4]
	xQueue = xQueueCreateStatic(queLen,itemsize,pucQueueStorage,&xStaticQueue);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004f86:	4618      	mov	r0, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f8e:	461c      	mov	r4, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	3304      	adds	r3, #4
 8004f98:	2100      	movs	r1, #0
 8004f9a:	9100      	str	r1, [sp, #0]
 8004f9c:	4621      	mov	r1, r4
 8004f9e:	f009 f961 	bl	800e264 <xQueueGenericCreateStatic>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	601a      	str	r2, [r3, #0]
}
 8004fa8:	bf00      	nop
 8004faa:	370c      	adds	r7, #12
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd90      	pop	{r4, r7, pc}

08004fb0 <_ZN11System_Rtos15freertos_queues9queueSendEPv>:


enum freertos_queues::queues_stat freertos_queues::queueSend(void *SendBuf)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
	enum queues_stat stat = queues_sent;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	73fb      	strb	r3, [r7, #15]

	if(xQueueSend(xQueue,SendBuf,pdMS_TO_TICKS(200)) != pdPASS)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6818      	ldr	r0, [r3, #0]
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	22c8      	movs	r2, #200	@ 0xc8
 8004fc6:	6839      	ldr	r1, [r7, #0]
 8004fc8:	f009 fa5a 	bl	800e480 <xQueueGenericSend>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	bf14      	ite	ne
 8004fd2:	2301      	movne	r3, #1
 8004fd4:	2300      	moveq	r3, #0
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d001      	beq.n	8004fe0 <_ZN11System_Rtos15freertos_queues9queueSendEPv+0x30>
	{
       return queues_err;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e000      	b.n	8004fe2 <_ZN11System_Rtos15freertos_queues9queueSendEPv+0x32>
	}


	return stat;
 8004fe0:	7bfb      	ldrb	r3, [r7, #15]

}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}

08004fea <_ZN11System_Rtos15freertos_queues12queueReceiveEPv>:
enum freertos_queues::queues_stat freertos_queues::queueReceive(void *RecvBuf)
{
 8004fea:	b580      	push	{r7, lr}
 8004fec:	b084      	sub	sp, #16
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
 8004ff2:	6039      	str	r1, [r7, #0]
	enum queues_stat stat = queues_nothing;
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	73fb      	strb	r3, [r7, #15]

    if( xQueueReceive( xQueue,
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2232      	movs	r2, #50	@ 0x32
 8004ffe:	6839      	ldr	r1, [r7, #0]
 8005000:	4618      	mov	r0, r3
 8005002:	f009 fbdd 	bl	800e7c0 <xQueueReceive>
 8005006:	4603      	mov	r3, r0
    		           RecvBuf,
					   pdMS_TO_TICKS(50)) == pdPASS )
 8005008:	2b01      	cmp	r3, #1
 800500a:	bf0c      	ite	eq
 800500c:	2301      	moveq	r3, #1
 800500e:	2300      	movne	r3, #0
 8005010:	b2db      	uxtb	r3, r3
    if( xQueueReceive( xQueue,
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <_ZN11System_Rtos15freertos_queues12queueReceiveEPv+0x30>
      {
    	 return queues_recived;
 8005016:	2300      	movs	r3, #0
 8005018:	e000      	b.n	800501c <_ZN11System_Rtos15freertos_queues12queueReceiveEPv+0x32>
      }


	return stat;
 800501a:	7bfb      	ldrb	r3, [r7, #15]
}
 800501c:	4618      	mov	r0, r3
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <_ZN11System_Rtos18freertos_semaphoreC1Ev>:


freertos_semaphore::freertos_semaphore()
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
{

}
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4618      	mov	r0, r3
 8005030:	370c      	adds	r7, #12
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr

0800503a <_ZN11System_Rtos18freertos_semaphore15semaphoreCreateEv>:

void freertos_semaphore::semaphoreCreate()
{
 800503a:	b580      	push	{r7, lr}
 800503c:	b082      	sub	sp, #8
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
	xSemaphor = xSemaphoreCreateMutex();
 8005042:	2001      	movs	r0, #1
 8005044:	f009 fa03 	bl	800e44e <xQueueCreateMutex>
 8005048:	4602      	mov	r2, r0
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	601a      	str	r2, [r3, #0]
}
 800504e:	bf00      	nop
 8005050:	3708      	adds	r7, #8
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}

08005056 <_ZN11System_Rtos18freertos_semaphore13semaphoreTakeEv>:


enum freertos_semaphore::semaphore_stat freertos_semaphore::semaphoreTake()
{
 8005056:	b580      	push	{r7, lr}
 8005058:	b084      	sub	sp, #16
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
	enum semaphore_stat stat = senaphore_nothing;
 800505e:	2301      	movs	r3, #1
 8005060:	73fb      	strb	r3, [r7, #15]

    if( xSemaphoreTake(xSemaphor,
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800506a:	4618      	mov	r0, r3
 800506c:	f009 fc8a 	bl	800e984 <xQueueSemaphoreTake>
 8005070:	4603      	mov	r3, r0
					   pdMS_TO_TICKS(1000)) == pdPASS )
 8005072:	2b01      	cmp	r3, #1
 8005074:	bf0c      	ite	eq
 8005076:	2301      	moveq	r3, #1
 8005078:	2300      	movne	r3, #0
 800507a:	b2db      	uxtb	r3, r3
    if( xSemaphoreTake(xSemaphor,
 800507c:	2b00      	cmp	r3, #0
 800507e:	d001      	beq.n	8005084 <_ZN11System_Rtos18freertos_semaphore13semaphoreTakeEv+0x2e>
      {
    	 return semaphore_recived;
 8005080:	2300      	movs	r3, #0
 8005082:	e000      	b.n	8005086 <_ZN11System_Rtos18freertos_semaphore13semaphoreTakeEv+0x30>
      }


	return stat;
 8005084:	7bfb      	ldrb	r3, [r7, #15]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <_ZN11System_Rtos18freertos_semaphore13semaphoreGiveEv>:


enum freertos_semaphore::semaphore_stat freertos_semaphore::semaphoreGive()
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b084      	sub	sp, #16
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
	enum semaphore_stat stat = senaphore_nothing;
 8005096:	2301      	movs	r3, #1
 8005098:	73fb      	strb	r3, [r7, #15]
	xSemaphoreGive(xSemaphor);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6818      	ldr	r0, [r3, #0]
 800509e:	2300      	movs	r3, #0
 80050a0:	2200      	movs	r2, #0
 80050a2:	2100      	movs	r1, #0
 80050a4:	f009 f9ec 	bl	800e480 <xQueueGenericSend>

	return stat;
 80050a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}

080050b2 <_ZN10System_rtc6stmRTCC1EP17RTC_HandleTypeDefa>:
#include "cstring"
#include "cstdlib"

namespace System_rtc {

stmRTC::stmRTC(RTC_HandleTypeDef *hrtc, int8_t timezone) :
 80050b2:	b580      	push	{r7, lr}
 80050b4:	b084      	sub	sp, #16
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	60f8      	str	r0, [r7, #12]
 80050ba:	60b9      	str	r1, [r7, #8]
 80050bc:	4613      	mov	r3, r2
 80050be:	71fb      	strb	r3, [r7, #7]
		checking(), rtcSemaphore() {
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	3308      	adds	r3, #8
 80050c4:	4618      	mov	r0, r3
 80050c6:	f000 fa5c 	bl	8005582 <_ZN10System_sys16Parsing_CheckingC1Ev>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	330c      	adds	r3, #12
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7ff ffa8 	bl	8005024 <_ZN11System_Rtos18freertos_semaphoreC1Ev>
	Internal_handler = hrtc;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	68ba      	ldr	r2, [r7, #8]
 80050d8:	605a      	str	r2, [r3, #4]
	zone = timezone;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	79fa      	ldrb	r2, [r7, #7]
 80050de:	701a      	strb	r2, [r3, #0]
	rtcSemaphore.semaphoreCreate();
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	330c      	adds	r3, #12
 80050e4:	4618      	mov	r0, r3
 80050e6:	f7ff ffa8 	bl	800503a <_ZN11System_Rtos18freertos_semaphore15semaphoreCreateEv>
}
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	4618      	mov	r0, r3
 80050ee:	3710      	adds	r7, #16
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}

080050f4 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm>:



uint8_t stmRTC::getTime(RTC_DateTypeDef *DDate, RTC_TimeTypeDef *DTime,
		uint32_t *timestamp) {
 80050f4:	b5b0      	push	{r4, r5, r7, lr}
 80050f6:	b090      	sub	sp, #64	@ 0x40
 80050f8:	af04      	add	r7, sp, #16
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	607a      	str	r2, [r7, #4]
 8005100:	603b      	str	r3, [r7, #0]
	int err = 1;
 8005102:	2301      	movs	r3, #1
 8005104:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (rtcSemaphore.semaphoreTake()
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	330c      	adds	r3, #12
 800510a:	4618      	mov	r0, r3
 800510c:	f7ff ffa3 	bl	8005056 <_ZN11System_Rtos18freertos_semaphore13semaphoreTakeEv>
 8005110:	4603      	mov	r3, r0
			== System_Rtos::freertos_semaphore::semaphore_recived) {
 8005112:	2b00      	cmp	r3, #0
 8005114:	bf0c      	ite	eq
 8005116:	2301      	moveq	r3, #1
 8005118:	2300      	movne	r3, #0
 800511a:	b2db      	uxtb	r3, r3
	if (rtcSemaphore.semaphoreTake()
 800511c:	2b00      	cmp	r3, #0
 800511e:	d043      	beq.n	80051a8 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0xb4>
		RTC_DateTypeDef Date;
		RTC_TimeTypeDef Time;
		HAL_RTC_GetTime(Internal_handler, &Time, RTC_FORMAT_BIN);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	f107 0114 	add.w	r1, r7, #20
 8005128:	2200      	movs	r2, #0
 800512a:	4618      	mov	r0, r3
 800512c:	f007 f883 	bl	800c236 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(Internal_handler, &Date, RTC_FORMAT_BIN);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8005138:	2200      	movs	r2, #0
 800513a:	4618      	mov	r0, r3
 800513c:	f007 f8d9 	bl	800c2f2 <HAL_RTC_GetDate>

		if (timestamp != nullptr) {
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d018      	beq.n	8005178 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0x84>
		*timestamp = checking.convertToEpoch(Date, Time, zone);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f103 0508 	add.w	r5, r3, #8
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f993 3000 	ldrsb.w	r3, [r3]
 8005152:	9303      	str	r3, [sp, #12]
 8005154:	466c      	mov	r4, sp
 8005156:	f107 031c 	add.w	r3, r7, #28
 800515a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800515e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005162:	f107 0314 	add.w	r3, r7, #20
 8005166:	cb0c      	ldmia	r3, {r2, r3}
 8005168:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800516a:	4628      	mov	r0, r5
 800516c:	f000 fbee 	bl	800594c <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa>
 8005170:	4603      	mov	r3, r0
 8005172:	461a      	mov	r2, r3
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	601a      	str	r2, [r3, #0]

		}
		if (DDate != nullptr) {
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d002      	beq.n	8005184 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0x90>
			std::memcpy(DDate, &Date, sizeof(RTC_DateTypeDef));
 800517e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	601a      	str	r2, [r3, #0]
		}

		if (DTime != nullptr) {
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d006      	beq.n	8005198 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0xa4>
			std::memcpy(DTime, &Time, sizeof(RTC_TimeTypeDef));
 800518a:	f107 0314 	add.w	r3, r7, #20
 800518e:	2214      	movs	r2, #20
 8005190:	4619      	mov	r1, r3
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f00c fe7f 	bl	8011e96 <memcpy>
		}

		rtcSemaphore.semaphoreGive();
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	330c      	adds	r3, #12
 800519c:	4618      	mov	r0, r3
 800519e:	f7ff ff76 	bl	800508e <_ZN11System_Rtos18freertos_semaphore13semaphoreGiveEv>

		err = 0;
 80051a2:	2300      	movs	r3, #0
 80051a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051a6:	e014      	b.n	80051d2 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0xde>
	}
	else
	{
		if (timestamp != nullptr) {
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d002      	beq.n	80051b4 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0xc0>
		*timestamp = 0;
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	2200      	movs	r2, #0
 80051b2:	601a      	str	r2, [r3, #0]

		}
		if (DDate != nullptr) {
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d003      	beq.n	80051c2 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0xce>
			std::memcpy(DDate, 0, sizeof(RTC_DateTypeDef));
 80051ba:	2300      	movs	r3, #0
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	601a      	str	r2, [r3, #0]
		}

		if (DTime != nullptr) {
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d004      	beq.n	80051d2 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0xde>
			std::memcpy(DTime, 0, sizeof(RTC_TimeTypeDef));
 80051c8:	2214      	movs	r2, #20
 80051ca:	2100      	movs	r1, #0
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f00c fe62 	bl	8011e96 <memcpy>
		}

	}


	return err;
 80051d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051d4:	b2db      	uxtb	r3, r3


}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3730      	adds	r7, #48	@ 0x30
 80051da:	46bd      	mov	sp, r7
 80051dc:	bdb0      	pop	{r4, r5, r7, pc}
	...

080051e0 <_Z16setModemCallbackPFvP20__UART_HandleTypeDefhEPFvS0_E>:

 ModemTxCB LocalModemTxCB = nullptr ;
 InverterTxCB LocalInverterTxCB = nullptr ;


void setModemCallback(ModemRxCB Rxcb, ModemTxCB TxCB) {
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
	LocalModemRxCB = Rxcb;
 80051ea:	4a06      	ldr	r2, [pc, #24]	@ (8005204 <_Z16setModemCallbackPFvP20__UART_HandleTypeDefhEPFvS0_E+0x24>)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6013      	str	r3, [r2, #0]
	LocalModemTxCB = TxCB;
 80051f0:	4a05      	ldr	r2, [pc, #20]	@ (8005208 <_Z16setModemCallbackPFvP20__UART_HandleTypeDefhEPFvS0_E+0x28>)
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	6013      	str	r3, [r2, #0]
}
 80051f6:	bf00      	nop
 80051f8:	370c      	adds	r7, #12
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	20003640 	.word	0x20003640
 8005208:	20003648 	.word	0x20003648

0800520c <_Z19setInverterCallbackPFvP20__UART_HandleTypeDefhEPFvS0_E>:
void setInverterCallback(InverterRxCB Rxcb, InverterTxCB TxCB) {
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
	LocalInverterRxCB = Rxcb;
 8005216:	4a06      	ldr	r2, [pc, #24]	@ (8005230 <_Z19setInverterCallbackPFvP20__UART_HandleTypeDefhEPFvS0_E+0x24>)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6013      	str	r3, [r2, #0]
	LocalInverterTxCB = TxCB;
 800521c:	4a05      	ldr	r2, [pc, #20]	@ (8005234 <_Z19setInverterCallbackPFvP20__UART_HandleTypeDefhEPFvS0_E+0x28>)
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	6013      	str	r3, [r2, #0]
}
 8005222:	bf00      	nop
 8005224:	370c      	adds	r7, #12
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	20003644 	.word	0x20003644
 8005234:	2000364c 	.word	0x2000364c

08005238 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef>:

HAL_StatusTypeDef My_UART_Receive_Endless(UART_HandleTypeDef *huart) {
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]


	uint16_t uhErr = (uint16_t) huart->ErrorCode;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005244:	81bb      	strh	r3, [r7, #12]
	uint16_t uhData;

	if (huart->RxState == HAL_UART_STATE_BUSY_RX) {
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800524c:	b2db      	uxtb	r3, r3
 800524e:	2b22      	cmp	r3, #34	@ 0x22
 8005250:	bf0c      	ite	eq
 8005252:	2301      	moveq	r3, #1
 8005254:	2300      	movne	r3, #0
 8005256:	b2db      	uxtb	r3, r3
 8005258:	2b00      	cmp	r3, #0
 800525a:	d030      	beq.n	80052be <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x86>

		uhData = ((uint16_t) READ_REG(huart->Instance->DR)) & 0x00FF;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	b29b      	uxth	r3, r3
 8005264:	b2db      	uxtb	r3, r3
 8005266:	81fb      	strh	r3, [r7, #14]

		if (uhErr != HAL_UART_ERROR_NONE)
 8005268:	89bb      	ldrh	r3, [r7, #12]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d007      	beq.n	800527e <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x46>
			uhData |= (uhErr << 8);
 800526e:	89bb      	ldrh	r3, [r7, #12]
 8005270:	021b      	lsls	r3, r3, #8
 8005272:	b21a      	sxth	r2, r3
 8005274:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005278:	4313      	orrs	r3, r2
 800527a:	b21b      	sxth	r3, r3
 800527c:	81fb      	strh	r3, [r7, #14]




		if (huart == &GSM_U) {
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a13      	ldr	r2, [pc, #76]	@ (80052d0 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x98>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d10a      	bne.n	800529c <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x64>
			if(LocalModemRxCB)
 8005286:	4b13      	ldr	r3, [pc, #76]	@ (80052d4 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x9c>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d006      	beq.n	800529c <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x64>
			{
				LocalModemRxCB(huart,(uint8_t)uhData);
 800528e:	4b11      	ldr	r3, [pc, #68]	@ (80052d4 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x9c>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	89fa      	ldrh	r2, [r7, #14]
 8005294:	b2d2      	uxtb	r2, r2
 8005296:	4611      	mov	r1, r2
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	4798      	blx	r3
			}

		}

		if (huart == &INVERTER_U) {
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a0e      	ldr	r2, [pc, #56]	@ (80052d8 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0xa0>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d10a      	bne.n	80052ba <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x82>

			if(LocalInverterRxCB)
 80052a4:	4b0d      	ldr	r3, [pc, #52]	@ (80052dc <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0xa4>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d006      	beq.n	80052ba <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x82>
			{
				LocalInverterRxCB(huart,(uint8_t)uhData);
 80052ac:	4b0b      	ldr	r3, [pc, #44]	@ (80052dc <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0xa4>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	89fa      	ldrh	r2, [r7, #14]
 80052b2:	b2d2      	uxtb	r2, r2
 80052b4:	4611      	mov	r1, r2
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	4798      	blx	r3
			}

		}

		return HAL_OK;
 80052ba:	2300      	movs	r3, #0
 80052bc:	e003      	b.n	80052c6 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x8e>
	} else {
		/* Clear RXNE interrupt flag */
		__HAL_UART_FLUSH_DRREGISTER(huart);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]

		return HAL_BUSY;
 80052c4:	2302      	movs	r3, #2
	}
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	20003e30 	.word	0x20003e30
 80052d4:	20003640 	.word	0x20003640
 80052d8:	20003e78 	.word	0x20003e78
 80052dc:	20003644 	.word	0x20003644

080052e0 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef>:
	      __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
	 }
}


void My_UART_IRQHandler(UART_HandleTypeDef *huart) {
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b086      	sub	sp, #24
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]

	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	613b      	str	r3, [r7, #16]
	  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	60fb      	str	r3, [r7, #12]
	  uint32_t errorflags = 0x00U;
 8005300:	2300      	movs	r3, #0
 8005302:	60bb      	str	r3, [r7, #8]

	  /* If no error occurs */
	  /* If no error occurs */
	  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	f003 030f 	and.w	r3, r3, #15
 800530a:	60bb      	str	r3, [r7, #8]
	  if (errorflags == RESET)
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d10d      	bne.n	800532e <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x4e>
	  {
	    /* UART in mode Receiver ---------------------------------------------------*/
	     if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	f003 0320 	and.w	r3, r3, #32
 8005318:	2b00      	cmp	r3, #0
 800531a:	d008      	beq.n	800532e <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x4e>
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	f003 0320 	and.w	r3, r3, #32
 8005322:	2b00      	cmp	r3, #0
 8005324:	d003      	beq.n	800532e <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x4e>
	    {

	      My_UART_Receive_Endless(huart);
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f7ff ff86 	bl	8005238 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef>


	      return;
 800532c:	e0b0      	b.n	8005490 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1b0>
	    }
	  }

	  /* If some errors occur */
	  cr3its = READ_REG(huart->Instance->CR3);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	60fb      	str	r3, [r7, #12]
	  if(   (errorflags != RESET)
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 8083 	beq.w	8005444 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x164>
	     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f003 0301 	and.w	r3, r3, #1
 8005344:	2b00      	cmp	r3, #0
 8005346:	d104      	bne.n	8005352 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x72>
	         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800534e:	2b00      	cmp	r3, #0
 8005350:	d078      	beq.n	8005444 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x164>
	  {
	    /* UART parity error interrupt occurred -------------------------------------*/
	    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00f      	beq.n	800537c <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x9c>
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00a      	beq.n	800537c <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x9c>
	    {

	      __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_PE);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f06f 0201 	mvn.w	r2, #1
 800536e:	601a      	str	r2, [r3, #0]

	      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005374:	f043 0201 	orr.w	r2, r3, #1
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	645a      	str	r2, [r3, #68]	@ 0x44


	    }

	    /* UART frame error interrupt occurred --------------------------------------*/
	    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00f      	beq.n	80053a6 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0xc6>
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f003 0301 	and.w	r3, r3, #1
 800538c:	2b00      	cmp	r3, #0
 800538e:	d00a      	beq.n	80053a6 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0xc6>
	    {
	    	__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_FE);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f06f 0202 	mvn.w	r2, #2
 8005398:	601a      	str	r2, [r3, #0]

	      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800539e:	f043 0204 	orr.w	r2, r3, #4
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	645a      	str	r2, [r3, #68]	@ 0x44

	    }

	    /* UART noise error interrupt occurred --------------------------------------*/
	    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	f003 0304 	and.w	r3, r3, #4
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00f      	beq.n	80053d0 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0xf0>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f003 0301 	and.w	r3, r3, #1
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00a      	beq.n	80053d0 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0xf0>
	    {
	    	__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_NE);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f06f 0204 	mvn.w	r2, #4
 80053c2:	601a      	str	r2, [r3, #0]

	      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c8:	f043 0202 	orr.w	r2, r3, #2
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	645a      	str	r2, [r3, #68]	@ 0x44
	    }

	    /* UART Over-Run interrupt occurred -----------------------------------------*/
	    if(((isrflags & USART_SR_ORE) != RESET) &&
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	f003 0308 	and.w	r3, r3, #8
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d014      	beq.n	8005404 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x124>
	       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	f003 0320 	and.w	r3, r3, #32
	    if(((isrflags & USART_SR_ORE) != RESET) &&
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d104      	bne.n	80053ee <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x10e>
	       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00a      	beq.n	8005404 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x124>
	    {
	    	__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f06f 0208 	mvn.w	r2, #8
 80053f6:	601a      	str	r2, [r3, #0]

	      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fc:	f043 0208 	orr.w	r2, r3, #8
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	645a      	str	r2, [r3, #68]	@ 0x44

	    }

	    /* Call UART Error Call back function if need be --------------------------*/
	    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005408:	2b00      	cmp	r3, #0
 800540a:	bf14      	ite	ne
 800540c:	2301      	movne	r3, #1
 800540e:	2300      	moveq	r3, #0
 8005410:	b2db      	uxtb	r3, r3
 8005412:	2b00      	cmp	r3, #0
 8005414:	d039      	beq.n	800548a <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1aa>
	    {
	      /* UART in mode Receiver ---------------------------------------------------*/
	      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f003 0320 	and.w	r3, r3, #32
 800541c:	2b00      	cmp	r3, #0
 800541e:	d00a      	beq.n	8005436 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x156>
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	f003 0320 	and.w	r3, r3, #32
 8005426:	2b00      	cmp	r3, #0
 8005428:	d005      	beq.n	8005436 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x156>
	      {
	            // Erfassungs-SS weitermachen
	             huart->ErrorCode = HAL_UART_ERROR_NONE;   // loeschen
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	645a      	str	r2, [r3, #68]	@ 0x44
	            //__HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);  // Clear RXNE interrupt flag

	             __HAL_UART_FLUSH_DRREGISTER(huart);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	685b      	ldr	r3, [r3, #4]
	         consider error as blocking */
	      if (1)
	      {
	        /* Non Blocking error : transfer could go on.
	           Error is notified to user through user error callback */
	        HAL_UART_ErrorCallback(huart);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f008 fa1c 	bl	800d874 <HAL_UART_ErrorCallback>
	        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	645a      	str	r2, [r3, #68]	@ 0x44
	      }
	    }



	    return;
 8005442:	e022      	b.n	800548a <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1aa>
	  } /* End if some error occurs */



	  /* UART in mode Transmitter ------------------------------------------------*/
	  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800544a:	2b00      	cmp	r3, #0
 800544c:	d020      	beq.n	8005490 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1b0>
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005454:	2b00      	cmp	r3, #0
 8005456:	d01b      	beq.n	8005490 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1b0>
	  {


			if (huart == &GSM_U) {
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a0f      	ldr	r2, [pc, #60]	@ (8005498 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1b8>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d107      	bne.n	8005470 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x190>
				if(LocalModemTxCB)
 8005460:	4b0e      	ldr	r3, [pc, #56]	@ (800549c <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1bc>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d003      	beq.n	8005470 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x190>
				{
					LocalModemTxCB(huart);
 8005468:	4b0c      	ldr	r3, [pc, #48]	@ (800549c <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1bc>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	4798      	blx	r3
				}

			}

			if (huart == &INVERTER_U) {
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a0b      	ldr	r2, [pc, #44]	@ (80054a0 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1c0>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d10a      	bne.n	800548e <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1ae>

				if(LocalInverterTxCB)
 8005478:	4b0a      	ldr	r3, [pc, #40]	@ (80054a4 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1c4>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d006      	beq.n	800548e <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1ae>
				{
					LocalInverterTxCB(huart);
 8005480:	4b08      	ldr	r3, [pc, #32]	@ (80054a4 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1c4>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	4798      	blx	r3
				}

			}
	    return;
 8005488:	e001      	b.n	800548e <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1ae>
	    return;
 800548a:	bf00      	nop
 800548c:	e000      	b.n	8005490 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1b0>
	    return;
 800548e:	bf00      	nop
	  }



}
 8005490:	3718      	adds	r7, #24
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	20003e30 	.word	0x20003e30
 800549c:	20003648 	.word	0x20003648
 80054a0:	20003e78 	.word	0x20003e78
 80054a4:	2000364c 	.word	0x2000364c

080054a8 <My_UART_IRQHandlerC>:
extern "C"
{


    void My_UART_IRQHandlerC(UART_HandleTypeDef *huart)
    {
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
    	My_UART_IRQHandler(huart);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f7ff ff15 	bl	80052e0 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef>
    }
 80054b6:	bf00      	nop
 80054b8:	3708      	adds	r7, #8
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}

080054be <_ZN13System_serial6serialC1EP20__UART_HandleTypeDef>:

namespace System_serial {

//UART_HandleTypeDef *serial::Internal_UartHandler;

serial::serial(UART_HandleTypeDef *huart) {
 80054be:	b480      	push	{r7}
 80054c0:	b083      	sub	sp, #12
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
 80054c6:	6039      	str	r1, [r7, #0]
	Internal_UartHandler = huart;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	683a      	ldr	r2, [r7, #0]
 80054cc:	601a      	str	r2, [r3, #0]
}
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4618      	mov	r0, r3
 80054d2:	370c      	adds	r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <_ZN13System_serial6serial11ReceiveDataEPhtm>:

void serial::ReceiveData(uint8_t *data,uint16_t size,uint32_t timeout)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	603b      	str	r3, [r7, #0]
 80054e8:	4613      	mov	r3, r2
 80054ea:	80fb      	strh	r3, [r7, #6]

	HAL_UART_Receive(Internal_UartHandler, data, size, timeout);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6818      	ldr	r0, [r3, #0]
 80054f0:	88fa      	ldrh	r2, [r7, #6]
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	68b9      	ldr	r1, [r7, #8]
 80054f6:	f008 f84e 	bl	800d596 <HAL_UART_Receive>

}
 80054fa:	bf00      	nop
 80054fc:	3710      	adds	r7, #16
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}

08005502 <_ZN13System_serial6serial12TransmitDataEPKhtm>:

void serial::TransmitData(const uint8_t *data, uint16_t size, uint32_t timeout) {
 8005502:	b580      	push	{r7, lr}
 8005504:	b084      	sub	sp, #16
 8005506:	af00      	add	r7, sp, #0
 8005508:	60f8      	str	r0, [r7, #12]
 800550a:	60b9      	str	r1, [r7, #8]
 800550c:	603b      	str	r3, [r7, #0]
 800550e:	4613      	mov	r3, r2
 8005510:	80fb      	strh	r3, [r7, #6]

	HAL_UART_Transmit(Internal_UartHandler, data, size, timeout);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6818      	ldr	r0, [r3, #0]
 8005516:	88fa      	ldrh	r2, [r7, #6]
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	68b9      	ldr	r1, [r7, #8]
 800551c:	f007 ffb0 	bl	800d480 <HAL_UART_Transmit>


}
 8005520:	bf00      	nop
 8005522:	3710      	adds	r7, #16
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <_ZN13System_serial6serial7RxintEnEPht>:


void serial::RxintEn(uint8_t *buf,uint16_t size)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	4613      	mov	r3, r2
 8005534:	80fb      	strh	r3, [r7, #6]
//	/__HAL_UART_CLEAR_OREFLAG(Internal_UartHandler);
	//buffer and length can be dummy as this function is just used to enable interrupts for specific uart
	HAL_UART_Receive_IT(Internal_UartHandler, buf, size);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	88fa      	ldrh	r2, [r7, #6]
 800553c:	68b9      	ldr	r1, [r7, #8]
 800553e:	4618      	mov	r0, r3
 8005540:	f008 f8c0 	bl	800d6c4 <HAL_UART_Receive_IT>
}
 8005544:	bf00      	nop
 8005546:	3710      	adds	r7, #16
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <_ZN13System_serial6serial8RxintDisEv>:
	HAL_UART_Transmit_IT(Internal_UartHandler,buf, size);
}


void serial::RxintDis()
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  HAL_UART_AbortReceive_IT(Internal_UartHandler);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4618      	mov	r0, r3
 800555a:	f008 f8d9 	bl	800d710 <HAL_UART_AbortReceive_IT>
}
 800555e:	bf00      	nop
 8005560:	3708      	adds	r7, #8
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}

08005566 <_ZSt6strchrPci>:
  { return __builtin_strchr(__s, __n); }
 8005566:	b580      	push	{r7, lr}
 8005568:	b082      	sub	sp, #8
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
 800556e:	6039      	str	r1, [r7, #0]
 8005570:	6839      	ldr	r1, [r7, #0]
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f00c fb83 	bl	8011c7e <strchr>
 8005578:	4603      	mov	r3, r0
 800557a:	4618      	mov	r0, r3
 800557c:	3708      	adds	r7, #8
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}

08005582 <_ZN10System_sys16Parsing_CheckingC1Ev>:
//TODO
//Put receiving buffer check as well due to overflow check its length as well

namespace System_sys {

Parsing_Checking::Parsing_Checking()
 8005582:	b480      	push	{r7}
 8005584:	b083      	sub	sp, #12
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
{

}
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4618      	mov	r0, r3
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>:

enum Parsing_Checking::status Parsing_Checking::checkResponse_OK_ERR(const char *buffer,uint16_t bufferSize)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b086      	sub	sp, #24
 800559c:	af00      	add	r7, sp, #0
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	4613      	mov	r3, r2
 80055a4:	80fb      	strh	r3, [r7, #6]
	enum status stat = sys_notFound;
 80055a6:	2302      	movs	r3, #2
 80055a8:	75fb      	strb	r3, [r7, #23]

    if(std::strstr(buffer,"OK") != nullptr)
 80055aa:	490c      	ldr	r1, [pc, #48]	@ (80055dc <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct+0x44>)
 80055ac:	68b8      	ldr	r0, [r7, #8]
 80055ae:	f00c fb86 	bl	8011cbe <strstr>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d002      	beq.n	80055be <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct+0x26>
    {
    	stat = sys_ok;
 80055b8:	2300      	movs	r3, #0
 80055ba:	75fb      	strb	r3, [r7, #23]
 80055bc:	e008      	b.n	80055d0 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct+0x38>

    }
    else if(std::strstr(buffer, "ERROR") != nullptr)
 80055be:	4908      	ldr	r1, [pc, #32]	@ (80055e0 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct+0x48>)
 80055c0:	68b8      	ldr	r0, [r7, #8]
 80055c2:	f00c fb7c 	bl	8011cbe <strstr>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d001      	beq.n	80055d0 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct+0x38>
    {
    	stat = sys_err;
 80055cc:	2301      	movs	r3, #1
 80055ce:	75fb      	strb	r3, [r7, #23]

    }


    return stat;
 80055d0:	7dfb      	ldrb	r3, [r7, #23]


}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3718      	adds	r7, #24
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	0801453c 	.word	0x0801453c
 80055e0:	08014540 	.word	0x08014540

080055e4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>:

}

enum Parsing_Checking::status Parsing_Checking::parseSkipCharnDTillEndChar(char *buffer, uint16_t bufferLen,char *CheckString,
		                                                         uint8_t skipChar,uint8_t endChar,char *databuf)
{
 80055e4:	b590      	push	{r4, r7, lr}
 80055e6:	f5ad 7d07 	sub.w	sp, sp, #540	@ 0x21c
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	f507 7406 	add.w	r4, r7, #536	@ 0x218
 80055f0:	f5a4 7403 	sub.w	r4, r4, #524	@ 0x20c
 80055f4:	6020      	str	r0, [r4, #0]
 80055f6:	f507 7006 	add.w	r0, r7, #536	@ 0x218
 80055fa:	f5a0 7004 	sub.w	r0, r0, #528	@ 0x210
 80055fe:	6001      	str	r1, [r0, #0]
 8005600:	4611      	mov	r1, r2
 8005602:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8005606:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 800560a:	6013      	str	r3, [r2, #0]
 800560c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8005610:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8005614:	460a      	mov	r2, r1
 8005616:	801a      	strh	r2, [r3, #0]


	enum status stat = sys_notFound;
 8005618:	2302      	movs	r3, #2
 800561a:	f887 320d 	strb.w	r3, [r7, #525]	@ 0x20d
    uint16_t len = 0;
 800561e:	2300      	movs	r3, #0
 8005620:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
	char temp[500];

	std::strncpy(temp,buffer,bufferLen);
 8005624:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8005628:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800562c:	881a      	ldrh	r2, [r3, #0]
 800562e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8005632:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8005636:	f107 0014 	add.w	r0, r7, #20
 800563a:	6819      	ldr	r1, [r3, #0]
 800563c:	f00c fb2c 	bl	8011c98 <strncpy>

	if(!std::strstr((const char *)temp,CheckString))
 8005640:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8005644:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8005648:	f107 0214 	add.w	r2, r7, #20
 800564c:	6819      	ldr	r1, [r3, #0]
 800564e:	4610      	mov	r0, r2
 8005650:	f00c fb35 	bl	8011cbe <strstr>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x7a>
	{

		return sys_notFound;
 800565a:	2302      	movs	r3, #2
 800565c:	e085      	b.n	800576a <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x186>

	}

	//this means we dont want to check anything below just need to check checkstring
	if(databuf == nullptr )
 800565e:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8005662:	2b00      	cmp	r3, #0
 8005664:	d101      	bne.n	800566a <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x86>
	{
		return sys_ok;
 8005666:	2300      	movs	r3, #0
 8005668:	e07f      	b.n	800576a <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x186>
	char *Scolonpos;
	int Nendpos;
	char *Sendpos;


	Scolonpos = std::strchr(temp, skipChar);
 800566a:	f897 2228 	ldrb.w	r2, [r7, #552]	@ 0x228
 800566e:	f107 0314 	add.w	r3, r7, #20
 8005672:	4611      	mov	r1, r2
 8005674:	4618      	mov	r0, r3
 8005676:	f7ff ff76 	bl	8005566 <_ZSt6strchrPci>
 800567a:	f8c7 0208 	str.w	r0, [r7, #520]	@ 0x208


	if(Scolonpos != nullptr)
 800567e:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 8005682:	2b00      	cmp	r3, #0
 8005684:	d016      	beq.n	80056b4 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0xd0>
	{
		Ncolonpos = Scolonpos - temp;
 8005686:	f107 0314 	add.w	r3, r7, #20
 800568a:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 800568e:	1ad3      	subs	r3, r2, r3
 8005690:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
		if(skipChar == ':')
 8005694:	f897 3228 	ldrb.w	r3, [r7, #552]	@ 0x228
 8005698:	2b3a      	cmp	r3, #58	@ 0x3a
 800569a:	d105      	bne.n	80056a8 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0xc4>
        {
			Ncolonpos = Ncolonpos + 2;
 800569c:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80056a0:	3302      	adds	r3, #2
 80056a2:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 80056a6:	e007      	b.n	80056b8 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0xd4>
        }
		else
		{
			Ncolonpos = Ncolonpos + 1;
 80056a8:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80056ac:	3301      	adds	r3, #1
 80056ae:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 80056b2:	e001      	b.n	80056b8 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0xd4>
		}
	}
	else
	{
		return sys_notFound;
 80056b4:	2302      	movs	r3, #2
 80056b6:	e058      	b.n	800576a <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x186>
	}


	uint16_t buf_index = Ncolonpos;
 80056b8:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80056bc:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e

	while(len < bufferLen - Ncolonpos && buf_index < bufferLen)
 80056c0:	e03c      	b.n	800573c <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x158>
	{

		if(buffer[buf_index] != endChar)
 80056c2:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 80056c6:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 80056ca:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
 80056ce:	6812      	ldr	r2, [r2, #0]
 80056d0:	4413      	add	r3, r2
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	f897 222c 	ldrb.w	r2, [r7, #556]	@ 0x22c
 80056d8:	429a      	cmp	r2, r3
 80056da:	d00f      	beq.n	80056fc <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x118>
		{
			databuf[len] = buffer[buf_index];
 80056dc:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 80056e0:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 80056e4:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
 80056e8:	6812      	ldr	r2, [r2, #0]
 80056ea:	441a      	add	r2, r3
 80056ec:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 80056f0:	f8d7 1230 	ldr.w	r1, [r7, #560]	@ 0x230
 80056f4:	440b      	add	r3, r1
 80056f6:	7812      	ldrb	r2, [r2, #0]
 80056f8:	701a      	strb	r2, [r3, #0]
 80056fa:	e015      	b.n	8005728 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x144>

		}else if(buffer[buf_index] == endChar)
 80056fc:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 8005700:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8005704:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
 8005708:	6812      	ldr	r2, [r2, #0]
 800570a:	4413      	add	r3, r2
 800570c:	781b      	ldrb	r3, [r3, #0]
 800570e:	f897 222c 	ldrb.w	r2, [r7, #556]	@ 0x22c
 8005712:	429a      	cmp	r2, r3
 8005714:	d108      	bne.n	8005728 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x144>
		{
			databuf[len] = 0x00;
 8005716:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 800571a:	f8d7 2230 	ldr.w	r2, [r7, #560]	@ 0x230
 800571e:	4413      	add	r3, r2
 8005720:	2200      	movs	r2, #0
 8005722:	701a      	strb	r2, [r3, #0]
			return sys_ok;
 8005724:	2300      	movs	r3, #0
 8005726:	e020      	b.n	800576a <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x186>
		}


		buf_index++;
 8005728:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 800572c:	3301      	adds	r3, #1
 800572e:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e
		len++;
 8005732:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8005736:	3301      	adds	r3, #1
 8005738:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
	while(len < bufferLen - Ncolonpos && buf_index < bufferLen)
 800573c:	f8b7 2216 	ldrh.w	r2, [r7, #534]	@ 0x216
 8005740:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8005744:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8005748:	8819      	ldrh	r1, [r3, #0]
 800574a:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800574e:	1acb      	subs	r3, r1, r3
 8005750:	429a      	cmp	r2, r3
 8005752:	da08      	bge.n	8005766 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x182>
 8005754:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8005758:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800575c:	f8b7 220e 	ldrh.w	r2, [r7, #526]	@ 0x20e
 8005760:	881b      	ldrh	r3, [r3, #0]
 8005762:	429a      	cmp	r2, r3
 8005764:	d3ad      	bcc.n	80056c2 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0xde>

	}


	  return stat;
 8005766:	f897 320d 	ldrb.w	r3, [r7, #525]	@ 0x20d
}
 800576a:	4618      	mov	r0, r3
 800576c:	f507 7707 	add.w	r7, r7, #540	@ 0x21c
 8005770:	46bd      	mov	sp, r7
 8005772:	bd90      	pop	{r4, r7, pc}

08005774 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct>:



enum Parsing_Checking::status Parsing_Checking::extractData(const char *buffer,const char *cmd,char midchar,char endchar,char *outputbuf,uint16_t outputSize)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b088      	sub	sp, #32
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
 8005780:	70fb      	strb	r3, [r7, #3]
	enum status stat = sys_ok;
 8005782:	2300      	movs	r3, #0
 8005784:	767b      	strb	r3, [r7, #25]


	//if buffer is null dont run as it does not make sense to run after this
	if(outputbuf == nullptr)
 8005786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005788:	2b00      	cmp	r3, #0
 800578a:	d101      	bne.n	8005790 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x1c>
	{
		return sys_err;
 800578c:	2301      	movs	r3, #1
 800578e:	e040      	b.n	8005812 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x9e>
	}

     char* commandStart = std::strstr(buffer, cmd);
 8005790:	6879      	ldr	r1, [r7, #4]
 8005792:	68b8      	ldr	r0, [r7, #8]
 8005794:	f00c fa93 	bl	8011cbe <strstr>
 8005798:	61f8      	str	r0, [r7, #28]
    if (!commandStart) {
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d101      	bne.n	80057a4 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x30>
        // Command not found
        return sys_notFound;
 80057a0:	2302      	movs	r3, #2
 80057a2:	e036      	b.n	8005812 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x9e>
    }



    // Move the pointer to the end of the command
    commandStart += std::strlen(cmd);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f7fa fd63 	bl	8000270 <strlen>
 80057aa:	4602      	mov	r2, r0
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	4413      	add	r3, r2
 80057b0:	61fb      	str	r3, [r7, #28]
    commandStart++; //to skip space
 80057b2:	69fb      	ldr	r3, [r7, #28]
 80057b4:	3301      	adds	r3, #1
 80057b6:	61fb      	str	r3, [r7, #28]


     //Check for the mid character and skip it
     char* midCharPos = std::strchr(commandStart, midchar);
 80057b8:	78fb      	ldrb	r3, [r7, #3]
 80057ba:	4619      	mov	r1, r3
 80057bc:	69f8      	ldr	r0, [r7, #28]
 80057be:	f7ff fed2 	bl	8005566 <_ZSt6strchrPci>
 80057c2:	6178      	str	r0, [r7, #20]
    if (!midCharPos) {
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x5a>
        // Mid character not found
        return sys_notFound;
 80057ca:	2302      	movs	r3, #2
 80057cc:	e021      	b.n	8005812 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x9e>
    }
    commandStart = midCharPos + 1;
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	3301      	adds	r3, #1
 80057d2:	61fb      	str	r3, [r7, #28]



    // Copy the remaining part until the end character or end of string
    uint16_t i = 0;
 80057d4:	2300      	movs	r3, #0
 80057d6:	837b      	strh	r3, [r7, #26]
    while (*commandStart != endchar && i < outputSize - 1) {
 80057d8:	e00a      	b.n	80057f0 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x7c>
    	outputbuf[i++] = *commandStart++;
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	1c5a      	adds	r2, r3, #1
 80057de:	61fa      	str	r2, [r7, #28]
 80057e0:	7819      	ldrb	r1, [r3, #0]
 80057e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057e4:	8b7b      	ldrh	r3, [r7, #26]
 80057e6:	1c58      	adds	r0, r3, #1
 80057e8:	8378      	strh	r0, [r7, #26]
 80057ea:	4413      	add	r3, r2
 80057ec:	460a      	mov	r2, r1
 80057ee:	701a      	strb	r2, [r3, #0]
    while (*commandStart != endchar && i < outputSize - 1) {
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	781b      	ldrb	r3, [r3, #0]
 80057f4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d004      	beq.n	8005806 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x92>
 80057fc:	8b7a      	ldrh	r2, [r7, #26]
 80057fe:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005800:	3b01      	subs	r3, #1
 8005802:	429a      	cmp	r2, r3
 8005804:	dbe9      	blt.n	80057da <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x66>
    }
    outputbuf[i] = '\0'; // Null-terminate the output buffer
 8005806:	8b7b      	ldrh	r3, [r7, #26]
 8005808:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800580a:	4413      	add	r3, r2
 800580c:	2200      	movs	r2, #0
 800580e:	701a      	strb	r2, [r3, #0]


    return stat;
 8005810:	7e7b      	ldrb	r3, [r7, #25]

}
 8005812:	4618      	mov	r0, r3
 8005814:	3720      	adds	r7, #32
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth>:

enum Parsing_Checking::status Parsing_Checking::extractdatainsegments(char *input,char *output,uint16_t output_len,uint16_t *get_len,uint8_t skip_char)
{
 800581a:	b480      	push	{r7}
 800581c:	b087      	sub	sp, #28
 800581e:	af00      	add	r7, sp, #0
 8005820:	60f8      	str	r0, [r7, #12]
 8005822:	60b9      	str	r1, [r7, #8]
 8005824:	607a      	str	r2, [r7, #4]
 8005826:	807b      	strh	r3, [r7, #2]

	enum status stat = sys_ok;
 8005828:	2300      	movs	r3, #0
 800582a:	757b      	strb	r3, [r7, #21]


	   if (!input || !output || output_len == 0 || !get_len) {
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d008      	beq.n	8005844 <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0x2a>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d005      	beq.n	8005844 <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0x2a>
 8005838:	887b      	ldrh	r3, [r7, #2]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d002      	beq.n	8005844 <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0x2a>
 800583e:	6a3b      	ldr	r3, [r7, #32]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d101      	bne.n	8005848 <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0x2e>
	        return sys_err; // Invalid parameters
 8005844:	2301      	movs	r3, #1
 8005846:	e03a      	b.n	80058be <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0xa4>
	    }


	   uint16_t len = 0;
 8005848:	2300      	movs	r3, #0
 800584a:	82fb      	strh	r3, [r7, #22]


	   // Skip leading spaces (if any)
	    while (*input == skip_char || *input == '(') {
 800584c:	e002      	b.n	8005854 <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0x3a>
	        input++;
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	3301      	adds	r3, #1
 8005852:	60bb      	str	r3, [r7, #8]
	    while (*input == skip_char || *input == '(') {
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	781b      	ldrb	r3, [r3, #0]
 8005858:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800585c:	429a      	cmp	r2, r3
 800585e:	d0f6      	beq.n	800584e <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0x34>
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	2b28      	cmp	r3, #40	@ 0x28
 8005866:	d0f2      	beq.n	800584e <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0x34>
	    }

	    // Extract characters until space or end of string
	      while (*input != '\0' && *input != skip_char && len < output_len - 1) {
 8005868:	e00a      	b.n	8005880 <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0x66>
	          output[len++] = *input++;
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	1c5a      	adds	r2, r3, #1
 800586e:	60ba      	str	r2, [r7, #8]
 8005870:	7819      	ldrb	r1, [r3, #0]
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	8afb      	ldrh	r3, [r7, #22]
 8005876:	1c58      	adds	r0, r3, #1
 8005878:	82f8      	strh	r0, [r7, #22]
 800587a:	4413      	add	r3, r2
 800587c:	460a      	mov	r2, r1
 800587e:	701a      	strb	r2, [r3, #0]
	      while (*input != '\0' && *input != skip_char && len < output_len - 1) {
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00a      	beq.n	800589e <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0x84>
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8005890:	429a      	cmp	r2, r3
 8005892:	d004      	beq.n	800589e <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0x84>
 8005894:	8afa      	ldrh	r2, [r7, #22]
 8005896:	887b      	ldrh	r3, [r7, #2]
 8005898:	3b01      	subs	r3, #1
 800589a:	429a      	cmp	r2, r3
 800589c:	dbe5      	blt.n	800586a <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0x50>
	      }

	    // Null-terminate the output
	     output[len] = '\0';
 800589e:	8afb      	ldrh	r3, [r7, #22]
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	4413      	add	r3, r2
 80058a4:	2200      	movs	r2, #0
 80058a6:	701a      	strb	r2, [r3, #0]

	     // If no data was extracted, return false
	        if (len == 0) {
 80058a8:	8afb      	ldrh	r3, [r7, #22]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d101      	bne.n	80058b2 <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0x98>
	            return sys_err;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e005      	b.n	80058be <_ZN10System_sys16Parsing_Checking21extractdatainsegmentsEPcS1_tPth+0xa4>
	        }

	        // Store the extracted length
	         *get_len = len+1;
 80058b2:	8afb      	ldrh	r3, [r7, #22]
 80058b4:	3301      	adds	r3, #1
 80058b6:	b29a      	uxth	r2, r3
 80058b8:	6a3b      	ldr	r3, [r7, #32]
 80058ba:	801a      	strh	r2, [r3, #0]

    return stat;
 80058bc:	7d7b      	ldrb	r3, [r7, #21]

}
 80058be:	4618      	mov	r0, r3
 80058c0:	371c      	adds	r7, #28
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr

080058ca <_ZN10System_sys16Parsing_Checking19binarystringToUint8EPcPh>:

enum Parsing_Checking::status Parsing_Checking::binarystringToUint8(char *binaryString,uint8_t *result)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b088      	sub	sp, #32
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	60f8      	str	r0, [r7, #12]
 80058d2:	60b9      	str	r1, [r7, #8]
 80058d4:	607a      	str	r2, [r7, #4]
	enum status stat = sys_ok;
 80058d6:	2300      	movs	r3, #0
 80058d8:	76fb      	strb	r3, [r7, #27]


	  // Check if the input string is valid
	    size_t length = std::strlen(binaryString);
 80058da:	68b8      	ldr	r0, [r7, #8]
 80058dc:	f7fa fcc8 	bl	8000270 <strlen>
 80058e0:	6178      	str	r0, [r7, #20]

	    if (length == 0 || length > 8) {
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d002      	beq.n	80058ee <_ZN10System_sys16Parsing_Checking19binarystringToUint8EPcPh+0x24>
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	2b08      	cmp	r3, #8
 80058ec:	d901      	bls.n	80058f2 <_ZN10System_sys16Parsing_Checking19binarystringToUint8EPcPh+0x28>
	        return sys_err;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e027      	b.n	8005942 <_ZN10System_sys16Parsing_Checking19binarystringToUint8EPcPh+0x78>
	    }

		*result = 0;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	701a      	strb	r2, [r3, #0]
	    // Iterate through each character in the string
	    for (size_t i = 0; i < length; ++i) {
 80058f8:	2300      	movs	r3, #0
 80058fa:	61fb      	str	r3, [r7, #28]
 80058fc:	e01c      	b.n	8005938 <_ZN10System_sys16Parsing_Checking19binarystringToUint8EPcPh+0x6e>
	        char c = binaryString[i];
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	4413      	add	r3, r2
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	74fb      	strb	r3, [r7, #19]
	        if (c != '0' && c != '1') {
 8005908:	7cfb      	ldrb	r3, [r7, #19]
 800590a:	2b30      	cmp	r3, #48	@ 0x30
 800590c:	d004      	beq.n	8005918 <_ZN10System_sys16Parsing_Checking19binarystringToUint8EPcPh+0x4e>
 800590e:	7cfb      	ldrb	r3, [r7, #19]
 8005910:	2b31      	cmp	r3, #49	@ 0x31
 8005912:	d001      	beq.n	8005918 <_ZN10System_sys16Parsing_Checking19binarystringToUint8EPcPh+0x4e>
	        	   return sys_err;
 8005914:	2301      	movs	r3, #1
 8005916:	e014      	b.n	8005942 <_ZN10System_sys16Parsing_Checking19binarystringToUint8EPcPh+0x78>
	        }

	        // Shift result left by 1 bit and add the current bit
	        *result = (*result << 1) | (c - '0');
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	b25a      	sxtb	r2, r3
 8005920:	7cfb      	ldrb	r3, [r7, #19]
 8005922:	3b30      	subs	r3, #48	@ 0x30
 8005924:	b2db      	uxtb	r3, r3
 8005926:	b25b      	sxtb	r3, r3
 8005928:	4313      	orrs	r3, r2
 800592a:	b25b      	sxtb	r3, r3
 800592c:	b2da      	uxtb	r2, r3
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	701a      	strb	r2, [r3, #0]
	    for (size_t i = 0; i < length; ++i) {
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	3301      	adds	r3, #1
 8005936:	61fb      	str	r3, [r7, #28]
 8005938:	69fa      	ldr	r2, [r7, #28]
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	429a      	cmp	r2, r3
 800593e:	d3de      	bcc.n	80058fe <_ZN10System_sys16Parsing_Checking19binarystringToUint8EPcPh+0x34>
	    }



    return stat;
 8005940:	7efb      	ldrb	r3, [r7, #27]

}
 8005942:	4618      	mov	r0, r3
 8005944:	3720      	adds	r7, #32
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
	...

0800594c <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa>:

	    return epoch;
}

int32_t Parsing_Checking::convertToEpoch(RTC_DateTypeDef sDate,RTC_TimeTypeDef sTime,int8_t zone)
{
 800594c:	b082      	sub	sp, #8
 800594e:	b580      	push	{r7, lr}
 8005950:	b08c      	sub	sp, #48	@ 0x30
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
 8005956:	6039      	str	r1, [r7, #0]
 8005958:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800595c:	e881 000c 	stmia.w	r1, {r2, r3}
	 int day,month ,year, hour, minute, second, timezoneOffset;


	    day = sDate.Date;
 8005960:	78bb      	ldrb	r3, [r7, #2]
 8005962:	623b      	str	r3, [r7, #32]
		month = sDate.Month;
 8005964:	787b      	ldrb	r3, [r7, #1]
 8005966:	61fb      	str	r3, [r7, #28]
	    year = sDate.Year;
 8005968:	78fb      	ldrb	r3, [r7, #3]
 800596a:	61bb      	str	r3, [r7, #24]

	    year += (year < 70) ? 2000 : 1900; // Convert year to full format
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	2b45      	cmp	r3, #69	@ 0x45
 8005970:	dc02      	bgt.n	8005978 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x2c>
 8005972:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8005976:	e001      	b.n	800597c <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x30>
 8005978:	f240 736c 	movw	r3, #1900	@ 0x76c
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	4413      	add	r3, r2
 8005980:	61bb      	str	r3, [r7, #24]

	    hour = sTime.Hours;
 8005982:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8005986:	617b      	str	r3, [r7, #20]
		minute = sTime.Minutes;
 8005988:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800598c:	613b      	str	r3, [r7, #16]
		second = sTime.Seconds;
 800598e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8005992:	60fb      	str	r3, [r7, #12]

	    timezoneOffset = zone * 60; // Convert offset hours to minutes
 8005994:	f997 204c 	ldrsb.w	r2, [r7, #76]	@ 0x4c
 8005998:	4613      	mov	r3, r2
 800599a:	011b      	lsls	r3, r3, #4
 800599c:	1a9b      	subs	r3, r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	60bb      	str	r3, [r7, #8]


	    // Convert date and time to seconds since 1970-01-01 (UTC)
	    int32_t epoch = 0;
 80059a2:	2300      	movs	r3, #0
 80059a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	    // Add seconds for each complete year
	    for (int y = 1970; y < year; y++) {
 80059a6:	f240 73b2 	movw	r3, #1970	@ 0x7b2
 80059aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059ac:	e011      	b.n	80059d2 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x86>
	        epoch += isLeapYear(y) ? DAYS_IN_LEAP_YEAR : DAYS_IN_YEAR;
 80059ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f000 f85d 	bl	8005a70 <_ZN10System_sys16Parsing_Checking10isLeapYearEi>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d002      	beq.n	80059c2 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x76>
 80059bc:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 80059c0:	e001      	b.n	80059c6 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x7a>
 80059c2:	f240 136d 	movw	r3, #365	@ 0x16d
 80059c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059c8:	4413      	add	r3, r2
 80059ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    for (int y = 1970; y < year; y++) {
 80059cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ce:	3301      	adds	r3, #1
 80059d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	dbe9      	blt.n	80059ae <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x62>
	    }
	    epoch *= SECONDS_IN_DAY;
 80059da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059dc:	4a23      	ldr	r2, [pc, #140]	@ (8005a6c <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x120>)
 80059de:	fb02 f303 	mul.w	r3, r2, r3
 80059e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

	    // Add seconds for each complete month in the current year
	    for (int m = 1; m < month; m++) {
 80059e4:	2301      	movs	r3, #1
 80059e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80059e8:	e00e      	b.n	8005a08 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0xbc>
	        epoch += daysInMonth(year, m) * SECONDS_IN_DAY;
 80059ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059ec:	69b9      	ldr	r1, [r7, #24]
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f86e 	bl	8005ad0 <_ZN10System_sys16Parsing_Checking11daysInMonthEii>
 80059f4:	4603      	mov	r3, r0
 80059f6:	4a1d      	ldr	r2, [pc, #116]	@ (8005a6c <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x120>)
 80059f8:	fb02 f303 	mul.w	r3, r2, r3
 80059fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059fe:	4413      	add	r3, r2
 8005a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    for (int m = 1; m < month; m++) {
 8005a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a04:	3301      	adds	r3, #1
 8005a06:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	dbec      	blt.n	80059ea <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x9e>
	    }

	    // Add seconds for the days, hours, minutes, and seconds
	    epoch += (day - 1) * SECONDS_IN_DAY;
 8005a10:	6a3b      	ldr	r3, [r7, #32]
 8005a12:	3b01      	subs	r3, #1
 8005a14:	4a15      	ldr	r2, [pc, #84]	@ (8005a6c <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x120>)
 8005a16:	fb02 f303 	mul.w	r3, r2, r3
 8005a1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a1c:	4413      	add	r3, r2
 8005a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    epoch += hour * SECONDS_IN_HOUR;
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005a26:	fb02 f303 	mul.w	r3, r2, r3
 8005a2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a2c:	4413      	add	r3, r2
 8005a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    epoch += minute * SECONDS_IN_MINUTE;
 8005a30:	693a      	ldr	r2, [r7, #16]
 8005a32:	4613      	mov	r3, r2
 8005a34:	011b      	lsls	r3, r3, #4
 8005a36:	1a9b      	subs	r3, r3, r2
 8005a38:	009b      	lsls	r3, r3, #2
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a3e:	4413      	add	r3, r2
 8005a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    epoch += second;
 8005a42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	4413      	add	r3, r2
 8005a48:	62fb      	str	r3, [r7, #44]	@ 0x2c

	    // Adjust for the timezone offset
	    epoch -= timezoneOffset * SECONDS_IN_MINUTE;
 8005a4a:	68ba      	ldr	r2, [r7, #8]
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	0112      	lsls	r2, r2, #4
 8005a50:	1a9b      	subs	r3, r3, r2
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	461a      	mov	r2, r3
 8005a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a58:	4413      	add	r3, r2
 8005a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	    return epoch;
 8005a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3730      	adds	r7, #48	@ 0x30
 8005a62:	46bd      	mov	sp, r7
 8005a64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a68:	b002      	add	sp, #8
 8005a6a:	4770      	bx	lr
 8005a6c:	00015180 	.word	0x00015180

08005a70 <_ZN10System_sys16Parsing_Checking10isLeapYearEi>:
	    HAL_RTC_SetDate(hrtc, &gDate, RTC_FORMAT_BIN);

}

bool Parsing_Checking::isLeapYear(int year)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
 8005a78:	6039      	str	r1, [r7, #0]
	  return (year % 4 == 0 && year % 100 != 0) || (year % 400 == 0);
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	f003 0303 	and.w	r3, r3, #3
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d10c      	bne.n	8005a9e <_ZN10System_sys16Parsing_Checking10isLeapYearEi+0x2e>
 8005a84:	683a      	ldr	r2, [r7, #0]
 8005a86:	4b11      	ldr	r3, [pc, #68]	@ (8005acc <_ZN10System_sys16Parsing_Checking10isLeapYearEi+0x5c>)
 8005a88:	fb83 1302 	smull	r1, r3, r3, r2
 8005a8c:	1159      	asrs	r1, r3, #5
 8005a8e:	17d3      	asrs	r3, r2, #31
 8005a90:	1acb      	subs	r3, r1, r3
 8005a92:	2164      	movs	r1, #100	@ 0x64
 8005a94:	fb01 f303 	mul.w	r3, r1, r3
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d10d      	bne.n	8005aba <_ZN10System_sys16Parsing_Checking10isLeapYearEi+0x4a>
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8005acc <_ZN10System_sys16Parsing_Checking10isLeapYearEi+0x5c>)
 8005aa2:	fb83 1302 	smull	r1, r3, r3, r2
 8005aa6:	11d9      	asrs	r1, r3, #7
 8005aa8:	17d3      	asrs	r3, r2, #31
 8005aaa:	1acb      	subs	r3, r1, r3
 8005aac:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8005ab0:	fb01 f303 	mul.w	r3, r1, r3
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <_ZN10System_sys16Parsing_Checking10isLeapYearEi+0x4e>
 8005aba:	2301      	movs	r3, #1
 8005abc:	e000      	b.n	8005ac0 <_ZN10System_sys16Parsing_Checking10isLeapYearEi+0x50>
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	370c      	adds	r7, #12
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr
 8005acc:	51eb851f 	.word	0x51eb851f

08005ad0 <_ZN10System_sys16Parsing_Checking11daysInMonthEii>:
int Parsing_Checking::daysInMonth(int year, int month)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	607a      	str	r2, [r7, #4]
    if (month == 2 && isLeapYear(year)) {
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d108      	bne.n	8005af4 <_ZN10System_sys16Parsing_Checking11daysInMonthEii+0x24>
 8005ae2:	68b9      	ldr	r1, [r7, #8]
 8005ae4:	68f8      	ldr	r0, [r7, #12]
 8005ae6:	f7ff ffc3 	bl	8005a70 <_ZN10System_sys16Parsing_Checking10isLeapYearEi>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d001      	beq.n	8005af4 <_ZN10System_sys16Parsing_Checking11daysInMonthEii+0x24>
 8005af0:	2301      	movs	r3, #1
 8005af2:	e000      	b.n	8005af6 <_ZN10System_sys16Parsing_Checking11daysInMonthEii+0x26>
 8005af4:	2300      	movs	r3, #0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <_ZN10System_sys16Parsing_Checking11daysInMonthEii+0x2e>
        return 29;
 8005afa:	231d      	movs	r3, #29
 8005afc:	e004      	b.n	8005b08 <_ZN10System_sys16Parsing_Checking11daysInMonthEii+0x38>
    }
    return monthDays[month - 1];
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	3b01      	subs	r3, #1
 8005b02:	4a03      	ldr	r2, [pc, #12]	@ (8005b10 <_ZN10System_sys16Parsing_Checking11daysInMonthEii+0x40>)
 8005b04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3710      	adds	r7, #16
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	08014840 	.word	0x08014840

08005b14 <_ZN2UI14fuel_temp_humdEP11u8g2_struct>:




void fuel_temp_humd(u8g2_t *u8g2)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]

}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <_ZN2UI6AlarmsEP11u8g2_struct>:
void Alarms(u8g2_t *u8g2)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]

}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <_ZN2UI7BatteryEP11u8g2_struct>:
void Battery(u8g2_t *u8g2)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]

}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <_ZN2UI6sourceEP11u8g2_struct>:
void source(u8g2_t *u8g2)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]

}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <_ZN2UI7networkEP11u8g2_struct>:
void network(u8g2_t *u8g2)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]

}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <_ZN2UI5powerEP11u8g2_struct>:


void power(u8g2_t *u8g2) {
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af02      	add	r7, sp, #8
 8005b7e:	6078      	str	r0, [r7, #4]

	do {
		do {

			u8g2_ClearBuffer(u8g2);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 f9be 	bl	8005f02 <u8g2_ClearBuffer>


			UI::common_iconsMain(u8g2);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f8a8 	bl	8005cdc <_ZN2UI16common_iconsMainEP11u8g2_struct>
			u8g2_SetFont(u8g2, u8g2_font_5x8_mf);
 8005b8c:	492d      	ldr	r1, [pc, #180]	@ (8005c44 <_ZN2UI5powerEP11u8g2_struct+0xcc>)
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 ffc8 	bl	8006b24 <u8g2_SetFont>

			u8g2_DrawXBM(u8g2,10,16,Phase.w,Phase.h,Phase.img);
 8005b94:	4b2c      	ldr	r3, [pc, #176]	@ (8005c48 <_ZN2UI5powerEP11u8g2_struct+0xd0>)
 8005b96:	7919      	ldrb	r1, [r3, #4]
 8005b98:	4b2b      	ldr	r3, [pc, #172]	@ (8005c48 <_ZN2UI5powerEP11u8g2_struct+0xd0>)
 8005b9a:	795b      	ldrb	r3, [r3, #5]
 8005b9c:	4a2a      	ldr	r2, [pc, #168]	@ (8005c48 <_ZN2UI5powerEP11u8g2_struct+0xd0>)
 8005b9e:	6812      	ldr	r2, [r2, #0]
 8005ba0:	9201      	str	r2, [sp, #4]
 8005ba2:	9300      	str	r3, [sp, #0]
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	2210      	movs	r2, #16
 8005ba8:	210a      	movs	r1, #10
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 f966 	bl	8005e7c <u8g2_DrawXBM>
			u8g2_DrawStr(u8g2, 5,38 , "220.0V");
 8005bb0:	4b26      	ldr	r3, [pc, #152]	@ (8005c4c <_ZN2UI5powerEP11u8g2_struct+0xd4>)
 8005bb2:	2226      	movs	r2, #38	@ 0x26
 8005bb4:	2105      	movs	r1, #5
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f000 ff12 	bl	80069e0 <u8g2_DrawStr>
			u8g2_DrawStr(u8g2, 5,46 , "020.6A");
 8005bbc:	4b24      	ldr	r3, [pc, #144]	@ (8005c50 <_ZN2UI5powerEP11u8g2_struct+0xd8>)
 8005bbe:	222e      	movs	r2, #46	@ 0x2e
 8005bc0:	2105      	movs	r1, #5
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 ff0c 	bl	80069e0 <u8g2_DrawStr>

			u8g2_DrawXBM(u8g2,54,10,Phase.w,Phase.h,Phase.img);
 8005bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8005c48 <_ZN2UI5powerEP11u8g2_struct+0xd0>)
 8005bca:	7919      	ldrb	r1, [r3, #4]
 8005bcc:	4b1e      	ldr	r3, [pc, #120]	@ (8005c48 <_ZN2UI5powerEP11u8g2_struct+0xd0>)
 8005bce:	795b      	ldrb	r3, [r3, #5]
 8005bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8005c48 <_ZN2UI5powerEP11u8g2_struct+0xd0>)
 8005bd2:	6812      	ldr	r2, [r2, #0]
 8005bd4:	9201      	str	r2, [sp, #4]
 8005bd6:	9300      	str	r3, [sp, #0]
 8005bd8:	460b      	mov	r3, r1
 8005bda:	220a      	movs	r2, #10
 8005bdc:	2136      	movs	r1, #54	@ 0x36
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 f94c 	bl	8005e7c <u8g2_DrawXBM>
			u8g2_DrawStr(u8g2, 50,32 , "220.0V");
 8005be4:	4b19      	ldr	r3, [pc, #100]	@ (8005c4c <_ZN2UI5powerEP11u8g2_struct+0xd4>)
 8005be6:	2220      	movs	r2, #32
 8005be8:	2132      	movs	r1, #50	@ 0x32
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 fef8 	bl	80069e0 <u8g2_DrawStr>
			u8g2_DrawStr(u8g2, 50,40 , "020.6A");
 8005bf0:	4b17      	ldr	r3, [pc, #92]	@ (8005c50 <_ZN2UI5powerEP11u8g2_struct+0xd8>)
 8005bf2:	2228      	movs	r2, #40	@ 0x28
 8005bf4:	2132      	movs	r1, #50	@ 0x32
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 fef2 	bl	80069e0 <u8g2_DrawStr>

            u8g2_DrawXBM(u8g2,100,16,Phase.w,Phase.h,Phase.img);
 8005bfc:	4b12      	ldr	r3, [pc, #72]	@ (8005c48 <_ZN2UI5powerEP11u8g2_struct+0xd0>)
 8005bfe:	7919      	ldrb	r1, [r3, #4]
 8005c00:	4b11      	ldr	r3, [pc, #68]	@ (8005c48 <_ZN2UI5powerEP11u8g2_struct+0xd0>)
 8005c02:	795b      	ldrb	r3, [r3, #5]
 8005c04:	4a10      	ldr	r2, [pc, #64]	@ (8005c48 <_ZN2UI5powerEP11u8g2_struct+0xd0>)
 8005c06:	6812      	ldr	r2, [r2, #0]
 8005c08:	9201      	str	r2, [sp, #4]
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	460b      	mov	r3, r1
 8005c0e:	2210      	movs	r2, #16
 8005c10:	2164      	movs	r1, #100	@ 0x64
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 f932 	bl	8005e7c <u8g2_DrawXBM>
            u8g2_DrawStr(u8g2,96,38 , "220.0V");
 8005c18:	4b0c      	ldr	r3, [pc, #48]	@ (8005c4c <_ZN2UI5powerEP11u8g2_struct+0xd4>)
 8005c1a:	2226      	movs	r2, #38	@ 0x26
 8005c1c:	2160      	movs	r1, #96	@ 0x60
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 fede 	bl	80069e0 <u8g2_DrawStr>
            u8g2_DrawStr(u8g2, 96,46 , "020.6A");
 8005c24:	4b0a      	ldr	r3, [pc, #40]	@ (8005c50 <_ZN2UI5powerEP11u8g2_struct+0xd8>)
 8005c26:	222e      	movs	r2, #46	@ 0x2e
 8005c28:	2160      	movs	r1, #96	@ 0x60
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 fed8 	bl	80069e0 <u8g2_DrawStr>


			u8g2_SendBuffer(u8g2);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f000 f9d9 	bl	8005fe8 <u8g2_SendBuffer>
			System_Rtos::delay(1000);
 8005c36:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005c3a:	f7ff f931 	bl	8004ea0 <_ZN11System_Rtos5delayEm>
			u8g2_ClearBuffer(u8g2);
 8005c3e:	bf00      	nop
 8005c40:	e79e      	b.n	8005b80 <_ZN2UI5powerEP11u8g2_struct+0x8>
 8005c42:	bf00      	nop
 8005c44:	08014eec 	.word	0x08014eec
 8005c48:	08014ae8 	.word	0x08014ae8
 8005c4c:	08014600 	.word	0x08014600
 8005c50:	08014608 	.word	0x08014608

08005c54 <_ZN2UI4loopEP11u8g2_struct>:
		} while (1);
	} while (1);

}

void loop(u8g2_t *u8g2) {
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
	uint16_t index;
	if (CurrMenu == MenuNo::None) {
 8005c5c:	4b1c      	ldr	r3, [pc, #112]	@ (8005cd0 <_ZN2UI4loopEP11u8g2_struct+0x7c>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2b06      	cmp	r3, #6
 8005c62:	d102      	bne.n	8005c6a <_ZN2UI4loopEP11u8g2_struct+0x16>
		CurrMenu = MenuNo::Power;
 8005c64:	4b1a      	ldr	r3, [pc, #104]	@ (8005cd0 <_ZN2UI4loopEP11u8g2_struct+0x7c>)
 8005c66:	2200      	movs	r2, #0
 8005c68:	601a      	str	r2, [r3, #0]
	}

	for (index = 0; index < (sizeof(MenuArray) / sizeof(MenuArray[0]));
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	81fb      	strh	r3, [r7, #14]
 8005c6e:	e00e      	b.n	8005c8e <_ZN2UI4loopEP11u8g2_struct+0x3a>
			index++) {
		if (CurrMenu == MenuArray[index].MenuNo) // check if this menu is found ?
 8005c70:	89fa      	ldrh	r2, [r7, #14]
 8005c72:	4918      	ldr	r1, [pc, #96]	@ (8005cd4 <_ZN2UI4loopEP11u8g2_struct+0x80>)
 8005c74:	4613      	mov	r3, r2
 8005c76:	011b      	lsls	r3, r3, #4
 8005c78:	4413      	add	r3, r2
 8005c7a:	009b      	lsls	r3, r3, #2
 8005c7c:	440b      	add	r3, r1
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	4b13      	ldr	r3, [pc, #76]	@ (8005cd0 <_ZN2UI4loopEP11u8g2_struct+0x7c>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d006      	beq.n	8005c96 <_ZN2UI4loopEP11u8g2_struct+0x42>
	for (index = 0; index < (sizeof(MenuArray) / sizeof(MenuArray[0]));
 8005c88:	89fb      	ldrh	r3, [r7, #14]
 8005c8a:	3301      	adds	r3, #1
 8005c8c:	81fb      	strh	r3, [r7, #14]
 8005c8e:	89fb      	ldrh	r3, [r7, #14]
 8005c90:	2b05      	cmp	r3, #5
 8005c92:	d9ed      	bls.n	8005c70 <_ZN2UI4loopEP11u8g2_struct+0x1c>
 8005c94:	e000      	b.n	8005c98 <_ZN2UI4loopEP11u8g2_struct+0x44>
				{
			break;
 8005c96:	bf00      	nop
		}
	}

	if (index < (sizeof(MenuArray) / sizeof(MenuArray[0]))) {
 8005c98:	89fb      	ldrh	r3, [r7, #14]
 8005c9a:	2b05      	cmp	r3, #5
 8005c9c:	d810      	bhi.n	8005cc0 <_ZN2UI4loopEP11u8g2_struct+0x6c>
		std::memset(UI::display_buffer, 0, sizeof(UI::display_buffer));
 8005c9e:	22ff      	movs	r2, #255	@ 0xff
 8005ca0:	2100      	movs	r1, #0
 8005ca2:	480d      	ldr	r0, [pc, #52]	@ (8005cd8 <_ZN2UI4loopEP11u8g2_struct+0x84>)
 8005ca4:	f00b ffe3 	bl	8011c6e <memset>
		MenuArray[index].function(u8g2);
 8005ca8:	89fa      	ldrh	r2, [r7, #14]
 8005caa:	490a      	ldr	r1, [pc, #40]	@ (8005cd4 <_ZN2UI4loopEP11u8g2_struct+0x80>)
 8005cac:	4613      	mov	r3, r2
 8005cae:	011b      	lsls	r3, r3, #4
 8005cb0:	4413      	add	r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	440b      	add	r3, r1
 8005cb6:	3304      	adds	r3, #4
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	4798      	blx	r3

	} else {
		CurrMenu = MenuNo::None;
	}

}
 8005cbe:	e002      	b.n	8005cc6 <_ZN2UI4loopEP11u8g2_struct+0x72>
		CurrMenu = MenuNo::None;
 8005cc0:	4b03      	ldr	r3, [pc, #12]	@ (8005cd0 <_ZN2UI4loopEP11u8g2_struct+0x7c>)
 8005cc2:	2206      	movs	r2, #6
 8005cc4:	601a      	str	r2, [r3, #0]
}
 8005cc6:	bf00      	nop
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	20000000 	.word	0x20000000
 8005cd4:	20000004 	.word	0x20000004
 8005cd8:	20003650 	.word	0x20003650

08005cdc <_ZN2UI16common_iconsMainEP11u8g2_struct>:




void UI::common_iconsMain(u8g2_t *u8g2)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b0a4      	sub	sp, #144	@ 0x90
 8005ce0:	af02      	add	r7, sp, #8
 8005ce2:	6078      	str	r0, [r7, #4]
	char time[50];
	char date[50];
	RTC_DateTypeDef DDate;
	RTC_TimeTypeDef DTime;
	stmRTC.getTime(&DDate, &DTime, nullptr);
 8005ce4:	f107 0208 	add.w	r2, r7, #8
 8005ce8:	f107 011c 	add.w	r1, r7, #28
 8005cec:	2300      	movs	r3, #0
 8005cee:	4826      	ldr	r0, [pc, #152]	@ (8005d88 <_ZN2UI16common_iconsMainEP11u8g2_struct+0xac>)
 8005cf0:	f7ff fa00 	bl	80050f4 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm>
	std::sprintf(time, "%02d:%02d:%02d", DTime.Hours, DTime.Minutes,DTime.Seconds);
 8005cf4:	7a3b      	ldrb	r3, [r7, #8]
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	7a7b      	ldrb	r3, [r7, #9]
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	7abb      	ldrb	r3, [r7, #10]
 8005cfe:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8005d02:	9300      	str	r3, [sp, #0]
 8005d04:	460b      	mov	r3, r1
 8005d06:	4921      	ldr	r1, [pc, #132]	@ (8005d8c <_ZN2UI16common_iconsMainEP11u8g2_struct+0xb0>)
 8005d08:	f00b ff4e 	bl	8011ba8 <siprintf>
	std::sprintf(date, "%02d/%02d/%02d", DDate.Date,DDate.Month,DDate.Year);
 8005d0c:	7fbb      	ldrb	r3, [r7, #30]
 8005d0e:	461a      	mov	r2, r3
 8005d10:	7f7b      	ldrb	r3, [r7, #29]
 8005d12:	4619      	mov	r1, r3
 8005d14:	7ffb      	ldrb	r3, [r7, #31]
 8005d16:	f107 0020 	add.w	r0, r7, #32
 8005d1a:	9300      	str	r3, [sp, #0]
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	491c      	ldr	r1, [pc, #112]	@ (8005d90 <_ZN2UI16common_iconsMainEP11u8g2_struct+0xb4>)
 8005d20:	f00b ff42 	bl	8011ba8 <siprintf>
	u8g2_SetFont(u8g2, u8g2_font_5x8_mf);
 8005d24:	491b      	ldr	r1, [pc, #108]	@ (8005d94 <_ZN2UI16common_iconsMainEP11u8g2_struct+0xb8>)
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 fefc 	bl	8006b24 <u8g2_SetFont>
	u8g2_DrawStr(u8g2, 0, 10, time);
 8005d2c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005d30:	220a      	movs	r2, #10
 8005d32:	2100      	movs	r1, #0
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 fe53 	bl	80069e0 <u8g2_DrawStr>
	u8g2_DrawStr(u8g2, 88, 10, date);
 8005d3a:	f107 0320 	add.w	r3, r7, #32
 8005d3e:	220a      	movs	r2, #10
 8005d40:	2158      	movs	r1, #88	@ 0x58
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f000 fe4c 	bl	80069e0 <u8g2_DrawStr>
	u8g2_DrawXBM(u8g2,55,48,setting.w,setting.h,setting.img);
 8005d48:	4b13      	ldr	r3, [pc, #76]	@ (8005d98 <_ZN2UI16common_iconsMainEP11u8g2_struct+0xbc>)
 8005d4a:	7919      	ldrb	r1, [r3, #4]
 8005d4c:	4b12      	ldr	r3, [pc, #72]	@ (8005d98 <_ZN2UI16common_iconsMainEP11u8g2_struct+0xbc>)
 8005d4e:	795b      	ldrb	r3, [r3, #5]
 8005d50:	4a11      	ldr	r2, [pc, #68]	@ (8005d98 <_ZN2UI16common_iconsMainEP11u8g2_struct+0xbc>)
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	9201      	str	r2, [sp, #4]
 8005d56:	9300      	str	r3, [sp, #0]
 8005d58:	460b      	mov	r3, r1
 8005d5a:	2230      	movs	r2, #48	@ 0x30
 8005d5c:	2137      	movs	r1, #55	@ 0x37
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 f88c 	bl	8005e7c <u8g2_DrawXBM>
	u8g2_DrawXBM(u8g2,112,48,leftrightArrow.w,leftrightArrow.h,leftrightArrow.img);
 8005d64:	4b0d      	ldr	r3, [pc, #52]	@ (8005d9c <_ZN2UI16common_iconsMainEP11u8g2_struct+0xc0>)
 8005d66:	7919      	ldrb	r1, [r3, #4]
 8005d68:	4b0c      	ldr	r3, [pc, #48]	@ (8005d9c <_ZN2UI16common_iconsMainEP11u8g2_struct+0xc0>)
 8005d6a:	795b      	ldrb	r3, [r3, #5]
 8005d6c:	4a0b      	ldr	r2, [pc, #44]	@ (8005d9c <_ZN2UI16common_iconsMainEP11u8g2_struct+0xc0>)
 8005d6e:	6812      	ldr	r2, [r2, #0]
 8005d70:	9201      	str	r2, [sp, #4]
 8005d72:	9300      	str	r3, [sp, #0]
 8005d74:	460b      	mov	r3, r1
 8005d76:	2230      	movs	r2, #48	@ 0x30
 8005d78:	2170      	movs	r1, #112	@ 0x70
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 f87e 	bl	8005e7c <u8g2_DrawXBM>





}
 8005d80:	bf00      	nop
 8005d82:	3788      	adds	r7, #136	@ 0x88
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	200035e8 	.word	0x200035e8
 8005d8c:	08014610 	.word	0x08014610
 8005d90:	08014620 	.word	0x08014620
 8005d94:	08014eec 	.word	0x08014eec
 8005d98:	08014ad8 	.word	0x08014ad8
 8005d9c:	08014ae0 	.word	0x08014ae0

08005da0 <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b086      	sub	sp, #24
 8005da4:	af02      	add	r7, sp, #8
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	4608      	mov	r0, r1
 8005daa:	4611      	mov	r1, r2
 8005dac:	461a      	mov	r2, r3
 8005dae:	4603      	mov	r3, r0
 8005db0:	70fb      	strb	r3, [r7, #3]
 8005db2:	460b      	mov	r3, r1
 8005db4:	70bb      	strb	r3, [r7, #2]
 8005db6:	4613      	mov	r3, r2
 8005db8:	707b      	strb	r3, [r7, #1]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005dc0:	73bb      	strb	r3, [r7, #14]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8005dc2:	7bbb      	ldrb	r3, [r7, #14]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	bf0c      	ite	eq
 8005dc8:	2301      	moveq	r3, #1
 8005dca:	2300      	movne	r3, #0
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	737b      	strb	r3, [r7, #13]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8005dd0:	78fa      	ldrb	r2, [r7, #3]
 8005dd2:	787b      	ldrb	r3, [r7, #1]
 8005dd4:	4413      	add	r3, r2
 8005dd6:	b2d8      	uxtb	r0, r3
 8005dd8:	78bb      	ldrb	r3, [r7, #2]
 8005dda:	3301      	adds	r3, #1
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	78ba      	ldrb	r2, [r7, #2]
 8005de0:	78f9      	ldrb	r1, [r7, #3]
 8005de2:	9300      	str	r3, [sp, #0]
 8005de4:	4603      	mov	r3, r0
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 fffc 	bl	8006de4 <u8g2_IsIntersection>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d040      	beq.n	8005e74 <u8g2_DrawHXBM+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 8005df2:	2301      	movs	r3, #1
 8005df4:	73fb      	strb	r3, [r7, #15]
  while(len > 0) {
 8005df6:	e035      	b.n	8005e64 <u8g2_DrawHXBM+0xc4>
    if ( *b & mask ) {
 8005df8:	69bb      	ldr	r3, [r7, #24]
 8005dfa:	781a      	ldrb	r2, [r3, #0]
 8005dfc:	7bfb      	ldrb	r3, [r7, #15]
 8005dfe:	4013      	ands	r3, r2
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d00c      	beq.n	8005e20 <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = color;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	7bba      	ldrb	r2, [r7, #14]
 8005e0a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8005e0e:	78ba      	ldrb	r2, [r7, #2]
 8005e10:	78f9      	ldrb	r1, [r7, #3]
 8005e12:	2300      	movs	r3, #0
 8005e14:	9300      	str	r3, [sp, #0]
 8005e16:	2301      	movs	r3, #1
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 ff91 	bl	8006d40 <u8g2_DrawHVLine>
 8005e1e:	e010      	b.n	8005e42 <u8g2_DrawHXBM+0xa2>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d10b      	bne.n	8005e42 <u8g2_DrawHXBM+0xa2>
      u8g2->draw_color = ncolor;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	7b7a      	ldrb	r2, [r7, #13]
 8005e2e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8005e32:	78ba      	ldrb	r2, [r7, #2]
 8005e34:	78f9      	ldrb	r1, [r7, #3]
 8005e36:	2300      	movs	r3, #0
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f000 ff7f 	bl	8006d40 <u8g2_DrawHVLine>
    }
    x++;
 8005e42:	78fb      	ldrb	r3, [r7, #3]
 8005e44:	3301      	adds	r3, #1
 8005e46:	70fb      	strb	r3, [r7, #3]
    mask <<= 1;
 8005e48:	7bfb      	ldrb	r3, [r7, #15]
 8005e4a:	005b      	lsls	r3, r3, #1
 8005e4c:	73fb      	strb	r3, [r7, #15]
    if ( mask == 0 )
 8005e4e:	7bfb      	ldrb	r3, [r7, #15]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d104      	bne.n	8005e5e <u8g2_DrawHXBM+0xbe>
    {
      mask = 1;
 8005e54:	2301      	movs	r3, #1
 8005e56:	73fb      	strb	r3, [r7, #15]
      b++;
 8005e58:	69bb      	ldr	r3, [r7, #24]
 8005e5a:	3301      	adds	r3, #1
 8005e5c:	61bb      	str	r3, [r7, #24]
    }
    len--;
 8005e5e:	787b      	ldrb	r3, [r7, #1]
 8005e60:	3b01      	subs	r3, #1
 8005e62:	707b      	strb	r3, [r7, #1]
  while(len > 0) {
 8005e64:	787b      	ldrb	r3, [r7, #1]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1c6      	bne.n	8005df8 <u8g2_DrawHXBM+0x58>
  }
  u8g2->draw_color = color;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	7bba      	ldrb	r2, [r7, #14]
 8005e6e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
 8005e72:	e000      	b.n	8005e76 <u8g2_DrawHXBM+0xd6>
    return;
 8005e74:	bf00      	nop
}
 8005e76:	3710      	adds	r7, #16
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}

08005e7c <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b086      	sub	sp, #24
 8005e80:	af02      	add	r7, sp, #8
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	4608      	mov	r0, r1
 8005e86:	4611      	mov	r1, r2
 8005e88:	461a      	mov	r2, r3
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	70fb      	strb	r3, [r7, #3]
 8005e8e:	460b      	mov	r3, r1
 8005e90:	70bb      	strb	r3, [r7, #2]
 8005e92:	4613      	mov	r3, r2
 8005e94:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t blen;
  blen = w;
 8005e96:	787b      	ldrb	r3, [r7, #1]
 8005e98:	73fb      	strb	r3, [r7, #15]
  blen += 7;
 8005e9a:	7bfb      	ldrb	r3, [r7, #15]
 8005e9c:	3307      	adds	r3, #7
 8005e9e:	73fb      	strb	r3, [r7, #15]
  blen >>= 3;
 8005ea0:	7bfb      	ldrb	r3, [r7, #15]
 8005ea2:	08db      	lsrs	r3, r3, #3
 8005ea4:	73fb      	strb	r3, [r7, #15]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8005ea6:	78fa      	ldrb	r2, [r7, #3]
 8005ea8:	787b      	ldrb	r3, [r7, #1]
 8005eaa:	4413      	add	r3, r2
 8005eac:	b2d8      	uxtb	r0, r3
 8005eae:	78ba      	ldrb	r2, [r7, #2]
 8005eb0:	7e3b      	ldrb	r3, [r7, #24]
 8005eb2:	4413      	add	r3, r2
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	78ba      	ldrb	r2, [r7, #2]
 8005eb8:	78f9      	ldrb	r1, [r7, #3]
 8005eba:	9300      	str	r3, [sp, #0]
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 ff90 	bl	8006de4 <u8g2_IsIntersection>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d017      	beq.n	8005efa <u8g2_DrawXBM+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 8005eca:	e012      	b.n	8005ef2 <u8g2_DrawXBM+0x76>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 8005ecc:	7878      	ldrb	r0, [r7, #1]
 8005ece:	78ba      	ldrb	r2, [r7, #2]
 8005ed0:	78f9      	ldrb	r1, [r7, #3]
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f7ff ff61 	bl	8005da0 <u8g2_DrawHXBM>
    bitmap += blen;
 8005ede:	7bfb      	ldrb	r3, [r7, #15]
 8005ee0:	69fa      	ldr	r2, [r7, #28]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	61fb      	str	r3, [r7, #28]
    y++;
 8005ee6:	78bb      	ldrb	r3, [r7, #2]
 8005ee8:	3301      	adds	r3, #1
 8005eea:	70bb      	strb	r3, [r7, #2]
    h--;
 8005eec:	7e3b      	ldrb	r3, [r7, #24]
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	763b      	strb	r3, [r7, #24]
  while( h > 0 )
 8005ef2:	7e3b      	ldrb	r3, [r7, #24]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d1e9      	bne.n	8005ecc <u8g2_DrawXBM+0x50>
 8005ef8:	e000      	b.n	8005efc <u8g2_DrawXBM+0x80>
    return;
 8005efa:	bf00      	nop
  }
}
 8005efc:	3710      	adds	r7, #16
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}

08005f02 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b084      	sub	sp, #16
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	7c1b      	ldrb	r3, [r3, #16]
 8005f10:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005f18:	461a      	mov	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	fb02 f303 	mul.w	r3, r2, r3
 8005f20:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	00db      	lsls	r3, r3, #3
 8005f26:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	2100      	movs	r1, #0
 8005f30:	4618      	mov	r0, r3
 8005f32:	f00b fe9c 	bl	8011c6e <memset>
}
 8005f36:	bf00      	nop
 8005f38:	3710      	adds	r7, #16
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}

08005f3e <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8005f3e:	b580      	push	{r7, lr}
 8005f40:	b086      	sub	sp, #24
 8005f42:	af02      	add	r7, sp, #8
 8005f44:	6078      	str	r0, [r7, #4]
 8005f46:	460b      	mov	r3, r1
 8005f48:	70fb      	strb	r3, [r7, #3]
 8005f4a:	4613      	mov	r3, r2
 8005f4c:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	7c1b      	ldrb	r3, [r3, #16]
 8005f54:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8005f56:	78fb      	ldrb	r3, [r7, #3]
 8005f58:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f5e:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8005f60:	7bfb      	ldrb	r3, [r7, #15]
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	89ba      	ldrh	r2, [r7, #12]
 8005f66:	fb12 f303 	smulbb	r3, r2, r3
 8005f6a:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8005f6c:	89bb      	ldrh	r3, [r7, #12]
 8005f6e:	00db      	lsls	r3, r3, #3
 8005f70:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8005f72:	89bb      	ldrh	r3, [r7, #12]
 8005f74:	68ba      	ldr	r2, [r7, #8]
 8005f76:	4413      	add	r3, r2
 8005f78:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8005f7a:	7bf9      	ldrb	r1, [r7, #15]
 8005f7c:	78ba      	ldrb	r2, [r7, #2]
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	9300      	str	r3, [sp, #0]
 8005f82:	460b      	mov	r3, r1
 8005f84:	2100      	movs	r1, #0
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f001 fb4a 	bl	8007620 <u8x8_DrawTile>
}
 8005f8c:	bf00      	nop
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005fa6:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005fae:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	7c5b      	ldrb	r3, [r3, #17]
 8005fb6:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8005fb8:	7bba      	ldrb	r2, [r7, #14]
 8005fba:	7bfb      	ldrb	r3, [r7, #15]
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f7ff ffbd 	bl	8005f3e <u8g2_send_tile_row>
    src_row++;
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8005fca:	7bbb      	ldrb	r3, [r7, #14]
 8005fcc:	3301      	adds	r3, #1
 8005fce:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8005fd0:	7bfa      	ldrb	r2, [r7, #15]
 8005fd2:	7b7b      	ldrb	r3, [r7, #13]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d203      	bcs.n	8005fe0 <u8g2_send_buffer+0x4c>
 8005fd8:	7bba      	ldrb	r2, [r7, #14]
 8005fda:	7b3b      	ldrb	r3, [r7, #12]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d3eb      	bcc.n	8005fb8 <u8g2_send_buffer+0x24>
}
 8005fe0:	bf00      	nop
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f7ff ffcf 	bl	8005f94 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f001 fb63 	bl	80076c2 <u8x8_RefreshDisplay>
}
 8005ffc:	bf00      	nop
 8005ffe:	3708      	adds	r7, #8
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}

08006004 <u8g2_m_16_8_f>:
  static uint8_t buf[256];
  *page_cnt = 2;
  return buf;
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8006004:	b480      	push	{r7}
 8006006:	b083      	sub	sp, #12
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  static uint8_t buf[1024];
  *page_cnt = 8;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2208      	movs	r2, #8
 8006010:	701a      	strb	r2, [r3, #0]
  return buf;
 8006012:	4b03      	ldr	r3, [pc, #12]	@ (8006020 <u8g2_m_16_8_f+0x1c>)
}
 8006014:	4618      	mov	r0, r3
 8006016:	370c      	adds	r7, #12
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr
 8006020:	20003750 	.word	0x20003750

08006024 <u8g2_Setup_ssd1309_128x64_noname0_f>:
  buf = u8g2_m_16_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1309 f */
void u8g2_Setup_ssd1309_128x64_noname0_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b088      	sub	sp, #32
 8006028:	af02      	add	r7, sp, #8
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	607a      	str	r2, [r7, #4]
 8006030:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1309_128x64_noname0, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	9300      	str	r3, [sp, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a0b      	ldr	r2, [pc, #44]	@ (8006068 <u8g2_Setup_ssd1309_128x64_noname0_f+0x44>)
 800603a:	490c      	ldr	r1, [pc, #48]	@ (800606c <u8g2_Setup_ssd1309_128x64_noname0_f+0x48>)
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f001 fba1 	bl	8007784 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8006042:	f107 0313 	add.w	r3, r7, #19
 8006046:	4618      	mov	r0, r3
 8006048:	f7ff ffdc 	bl	8006004 <u8g2_m_16_8_f>
 800604c:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 800604e:	7cfa      	ldrb	r2, [r7, #19]
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	9300      	str	r3, [sp, #0]
 8006054:	4b06      	ldr	r3, [pc, #24]	@ (8006070 <u8g2_Setup_ssd1309_128x64_noname0_f+0x4c>)
 8006056:	6979      	ldr	r1, [r7, #20]
 8006058:	68f8      	ldr	r0, [r7, #12]
 800605a:	f000 ff8f 	bl	8006f7c <u8g2_SetupBuffer>
}
 800605e:	bf00      	nop
 8006060:	3718      	adds	r7, #24
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	0800735d 	.word	0x0800735d
 800606c:	080074dd 	.word	0x080074dd
 8006070:	08006e3b 	.word	0x08006e3b

08006074 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	460b      	mov	r3, r1
 800607e:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8006080:	78fb      	ldrb	r3, [r7, #3]
 8006082:	687a      	ldr	r2, [r7, #4]
 8006084:	4413      	add	r3, r2
 8006086:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	781b      	ldrb	r3, [r3, #0]
}
 800608c:	4618      	mov	r0, r3
 800608e:	370c      	adds	r7, #12
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	460b      	mov	r3, r1
 80060a2:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 80060a4:	78fb      	ldrb	r3, [r7, #3]
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	4413      	add	r3, r2
 80060aa:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	81fb      	strh	r3, [r7, #14]
    font++;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	3301      	adds	r3, #1
 80060b6:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 80060b8:	89fb      	ldrh	r3, [r7, #14]
 80060ba:	021b      	lsls	r3, r3, #8
 80060bc:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	461a      	mov	r2, r3
 80060c4:	89fb      	ldrh	r3, [r7, #14]
 80060c6:	4413      	add	r3, r2
 80060c8:	81fb      	strh	r3, [r7, #14]
    return pos;
 80060ca:	89fb      	ldrh	r3, [r7, #14]
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3714      	adds	r7, #20
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 80060e2:	2100      	movs	r1, #0
 80060e4:	6838      	ldr	r0, [r7, #0]
 80060e6:	f7ff ffc5 	bl	8006074 <u8g2_font_get_byte>
 80060ea:	4603      	mov	r3, r0
 80060ec:	461a      	mov	r2, r3
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 80060f2:	2101      	movs	r1, #1
 80060f4:	6838      	ldr	r0, [r7, #0]
 80060f6:	f7ff ffbd 	bl	8006074 <u8g2_font_get_byte>
 80060fa:	4603      	mov	r3, r0
 80060fc:	461a      	mov	r2, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8006102:	2102      	movs	r1, #2
 8006104:	6838      	ldr	r0, [r7, #0]
 8006106:	f7ff ffb5 	bl	8006074 <u8g2_font_get_byte>
 800610a:	4603      	mov	r3, r0
 800610c:	461a      	mov	r2, r3
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8006112:	2103      	movs	r1, #3
 8006114:	6838      	ldr	r0, [r7, #0]
 8006116:	f7ff ffad 	bl	8006074 <u8g2_font_get_byte>
 800611a:	4603      	mov	r3, r0
 800611c:	461a      	mov	r2, r3
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8006122:	2104      	movs	r1, #4
 8006124:	6838      	ldr	r0, [r7, #0]
 8006126:	f7ff ffa5 	bl	8006074 <u8g2_font_get_byte>
 800612a:	4603      	mov	r3, r0
 800612c:	461a      	mov	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8006132:	2105      	movs	r1, #5
 8006134:	6838      	ldr	r0, [r7, #0]
 8006136:	f7ff ff9d 	bl	8006074 <u8g2_font_get_byte>
 800613a:	4603      	mov	r3, r0
 800613c:	461a      	mov	r2, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8006142:	2106      	movs	r1, #6
 8006144:	6838      	ldr	r0, [r7, #0]
 8006146:	f7ff ff95 	bl	8006074 <u8g2_font_get_byte>
 800614a:	4603      	mov	r3, r0
 800614c:	461a      	mov	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8006152:	2107      	movs	r1, #7
 8006154:	6838      	ldr	r0, [r7, #0]
 8006156:	f7ff ff8d 	bl	8006074 <u8g2_font_get_byte>
 800615a:	4603      	mov	r3, r0
 800615c:	461a      	mov	r2, r3
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8006162:	2108      	movs	r1, #8
 8006164:	6838      	ldr	r0, [r7, #0]
 8006166:	f7ff ff85 	bl	8006074 <u8g2_font_get_byte>
 800616a:	4603      	mov	r3, r0
 800616c:	461a      	mov	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8006172:	2109      	movs	r1, #9
 8006174:	6838      	ldr	r0, [r7, #0]
 8006176:	f7ff ff7d 	bl	8006074 <u8g2_font_get_byte>
 800617a:	4603      	mov	r3, r0
 800617c:	b25a      	sxtb	r2, r3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8006182:	210a      	movs	r1, #10
 8006184:	6838      	ldr	r0, [r7, #0]
 8006186:	f7ff ff75 	bl	8006074 <u8g2_font_get_byte>
 800618a:	4603      	mov	r3, r0
 800618c:	b25a      	sxtb	r2, r3
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8006192:	210b      	movs	r1, #11
 8006194:	6838      	ldr	r0, [r7, #0]
 8006196:	f7ff ff6d 	bl	8006074 <u8g2_font_get_byte>
 800619a:	4603      	mov	r3, r0
 800619c:	b25a      	sxtb	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 80061a2:	210c      	movs	r1, #12
 80061a4:	6838      	ldr	r0, [r7, #0]
 80061a6:	f7ff ff65 	bl	8006074 <u8g2_font_get_byte>
 80061aa:	4603      	mov	r3, r0
 80061ac:	b25a      	sxtb	r2, r3
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 80061b2:	210d      	movs	r1, #13
 80061b4:	6838      	ldr	r0, [r7, #0]
 80061b6:	f7ff ff5d 	bl	8006074 <u8g2_font_get_byte>
 80061ba:	4603      	mov	r3, r0
 80061bc:	b25a      	sxtb	r2, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80061c2:	210e      	movs	r1, #14
 80061c4:	6838      	ldr	r0, [r7, #0]
 80061c6:	f7ff ff55 	bl	8006074 <u8g2_font_get_byte>
 80061ca:	4603      	mov	r3, r0
 80061cc:	b25a      	sxtb	r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80061d2:	210f      	movs	r1, #15
 80061d4:	6838      	ldr	r0, [r7, #0]
 80061d6:	f7ff ff4d 	bl	8006074 <u8g2_font_get_byte>
 80061da:	4603      	mov	r3, r0
 80061dc:	b25a      	sxtb	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 80061e2:	2110      	movs	r1, #16
 80061e4:	6838      	ldr	r0, [r7, #0]
 80061e6:	f7ff ff45 	bl	8006074 <u8g2_font_get_byte>
 80061ea:	4603      	mov	r3, r0
 80061ec:	b25a      	sxtb	r2, r3
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 80061f2:	2111      	movs	r1, #17
 80061f4:	6838      	ldr	r0, [r7, #0]
 80061f6:	f7ff ff4f 	bl	8006098 <u8g2_font_get_word>
 80061fa:	4603      	mov	r3, r0
 80061fc:	461a      	mov	r2, r3
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8006202:	2113      	movs	r1, #19
 8006204:	6838      	ldr	r0, [r7, #0]
 8006206:	f7ff ff47 	bl	8006098 <u8g2_font_get_word>
 800620a:	4603      	mov	r3, r0
 800620c:	461a      	mov	r2, r3
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8006212:	2115      	movs	r1, #21
 8006214:	6838      	ldr	r0, [r7, #0]
 8006216:	f7ff ff3f 	bl	8006098 <u8g2_font_get_word>
 800621a:	4603      	mov	r3, r0
 800621c:	461a      	mov	r2, r3
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	82da      	strh	r2, [r3, #22]
#endif
}
 8006222:	bf00      	nop
 8006224:	3708      	adds	r7, #8
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}

0800622a <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 800622a:	b480      	push	{r7}
 800622c:	b085      	sub	sp, #20
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
 8006232:	460b      	mov	r3, r1
 8006234:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	7a9b      	ldrb	r3, [r3, #10]
 800623a:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	781b      	ldrb	r3, [r3, #0]
 8006242:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8006244:	7bfa      	ldrb	r2, [r7, #15]
 8006246:	7b7b      	ldrb	r3, [r7, #13]
 8006248:	fa42 f303 	asr.w	r3, r2, r3
 800624c:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 800624e:	7b7b      	ldrb	r3, [r7, #13]
 8006250:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8006252:	7bba      	ldrb	r2, [r7, #14]
 8006254:	78fb      	ldrb	r3, [r7, #3]
 8006256:	4413      	add	r3, r2
 8006258:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 800625a:	7bbb      	ldrb	r3, [r7, #14]
 800625c:	2b07      	cmp	r3, #7
 800625e:	d91a      	bls.n	8006296 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8006260:	2308      	movs	r3, #8
 8006262:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8006264:	7b3a      	ldrb	r2, [r7, #12]
 8006266:	7b7b      	ldrb	r3, [r7, #13]
 8006268:	1ad3      	subs	r3, r2, r3
 800626a:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	1c5a      	adds	r2, r3, #1
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	461a      	mov	r2, r3
 800627e:	7b3b      	ldrb	r3, [r7, #12]
 8006280:	fa02 f303 	lsl.w	r3, r2, r3
 8006284:	b25a      	sxtb	r2, r3
 8006286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800628a:	4313      	orrs	r3, r2
 800628c:	b25b      	sxtb	r3, r3
 800628e:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 8006290:	7bbb      	ldrb	r3, [r7, #14]
 8006292:	3b08      	subs	r3, #8
 8006294:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8006296:	78fb      	ldrb	r3, [r7, #3]
 8006298:	f04f 32ff 	mov.w	r2, #4294967295
 800629c:	fa02 f303 	lsl.w	r3, r2, r3
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	43db      	mvns	r3, r3
 80062a4:	b2da      	uxtb	r2, r3
 80062a6:	7bfb      	ldrb	r3, [r7, #15]
 80062a8:	4013      	ands	r3, r2
 80062aa:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	7bba      	ldrb	r2, [r7, #14]
 80062b0:	729a      	strb	r2, [r3, #10]
  return val;
 80062b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3714      	adds	r7, #20
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	460b      	mov	r3, r1
 80062ca:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 80062cc:	78fb      	ldrb	r3, [r7, #3]
 80062ce:	4619      	mov	r1, r3
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f7ff ffaa 	bl	800622a <u8g2_font_decode_get_unsigned_bits>
 80062d6:	4603      	mov	r3, r0
 80062d8:	73fb      	strb	r3, [r7, #15]
  d = 1;
 80062da:	2301      	movs	r3, #1
 80062dc:	73bb      	strb	r3, [r7, #14]
  cnt--;
 80062de:	78fb      	ldrb	r3, [r7, #3]
 80062e0:	3b01      	subs	r3, #1
 80062e2:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 80062e4:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80062e8:	78fb      	ldrb	r3, [r7, #3]
 80062ea:	fa02 f303 	lsl.w	r3, r2, r3
 80062ee:	73bb      	strb	r3, [r7, #14]
  v -= d;
 80062f0:	7bfa      	ldrb	r2, [r7, #15]
 80062f2:	7bbb      	ldrb	r3, [r7, #14]
 80062f4:	1ad3      	subs	r3, r2, r3
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	73fb      	strb	r3, [r7, #15]
  return v;
 80062fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3710      	adds	r7, #16
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}

08006306 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8006306:	b490      	push	{r4, r7}
 8006308:	b082      	sub	sp, #8
 800630a:	af00      	add	r7, sp, #0
 800630c:	4604      	mov	r4, r0
 800630e:	4608      	mov	r0, r1
 8006310:	4611      	mov	r1, r2
 8006312:	461a      	mov	r2, r3
 8006314:	4623      	mov	r3, r4
 8006316:	71fb      	strb	r3, [r7, #7]
 8006318:	4603      	mov	r3, r0
 800631a:	71bb      	strb	r3, [r7, #6]
 800631c:	460b      	mov	r3, r1
 800631e:	717b      	strb	r3, [r7, #5]
 8006320:	4613      	mov	r3, r2
 8006322:	713b      	strb	r3, [r7, #4]
  switch(dir)
 8006324:	793b      	ldrb	r3, [r7, #4]
 8006326:	2b02      	cmp	r3, #2
 8006328:	d010      	beq.n	800634c <u8g2_add_vector_y+0x46>
 800632a:	2b02      	cmp	r3, #2
 800632c:	dc13      	bgt.n	8006356 <u8g2_add_vector_y+0x50>
 800632e:	2b00      	cmp	r3, #0
 8006330:	d002      	beq.n	8006338 <u8g2_add_vector_y+0x32>
 8006332:	2b01      	cmp	r3, #1
 8006334:	d005      	beq.n	8006342 <u8g2_add_vector_y+0x3c>
 8006336:	e00e      	b.n	8006356 <u8g2_add_vector_y+0x50>
  {
    case 0:
      dy += y;
 8006338:	797a      	ldrb	r2, [r7, #5]
 800633a:	79fb      	ldrb	r3, [r7, #7]
 800633c:	4413      	add	r3, r2
 800633e:	71fb      	strb	r3, [r7, #7]
      break;
 8006340:	e00e      	b.n	8006360 <u8g2_add_vector_y+0x5a>
    case 1:
      dy += x;
 8006342:	79ba      	ldrb	r2, [r7, #6]
 8006344:	79fb      	ldrb	r3, [r7, #7]
 8006346:	4413      	add	r3, r2
 8006348:	71fb      	strb	r3, [r7, #7]
      break;
 800634a:	e009      	b.n	8006360 <u8g2_add_vector_y+0x5a>
    case 2:
      dy -= y;
 800634c:	797b      	ldrb	r3, [r7, #5]
 800634e:	79fa      	ldrb	r2, [r7, #7]
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	71fb      	strb	r3, [r7, #7]
      break;
 8006354:	e004      	b.n	8006360 <u8g2_add_vector_y+0x5a>
    default:
      dy -= x;
 8006356:	79bb      	ldrb	r3, [r7, #6]
 8006358:	79fa      	ldrb	r2, [r7, #7]
 800635a:	1ad3      	subs	r3, r2, r3
 800635c:	71fb      	strb	r3, [r7, #7]
      break;      
 800635e:	bf00      	nop
  }
  return dy;
 8006360:	79fb      	ldrb	r3, [r7, #7]
}
 8006362:	4618      	mov	r0, r3
 8006364:	3708      	adds	r7, #8
 8006366:	46bd      	mov	sp, r7
 8006368:	bc90      	pop	{r4, r7}
 800636a:	4770      	bx	lr

0800636c <u8g2_add_vector_x>:

static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 800636c:	b490      	push	{r4, r7}
 800636e:	b082      	sub	sp, #8
 8006370:	af00      	add	r7, sp, #0
 8006372:	4604      	mov	r4, r0
 8006374:	4608      	mov	r0, r1
 8006376:	4611      	mov	r1, r2
 8006378:	461a      	mov	r2, r3
 800637a:	4623      	mov	r3, r4
 800637c:	71fb      	strb	r3, [r7, #7]
 800637e:	4603      	mov	r3, r0
 8006380:	71bb      	strb	r3, [r7, #6]
 8006382:	460b      	mov	r3, r1
 8006384:	717b      	strb	r3, [r7, #5]
 8006386:	4613      	mov	r3, r2
 8006388:	713b      	strb	r3, [r7, #4]
  switch(dir)
 800638a:	793b      	ldrb	r3, [r7, #4]
 800638c:	2b02      	cmp	r3, #2
 800638e:	d010      	beq.n	80063b2 <u8g2_add_vector_x+0x46>
 8006390:	2b02      	cmp	r3, #2
 8006392:	dc13      	bgt.n	80063bc <u8g2_add_vector_x+0x50>
 8006394:	2b00      	cmp	r3, #0
 8006396:	d002      	beq.n	800639e <u8g2_add_vector_x+0x32>
 8006398:	2b01      	cmp	r3, #1
 800639a:	d005      	beq.n	80063a8 <u8g2_add_vector_x+0x3c>
 800639c:	e00e      	b.n	80063bc <u8g2_add_vector_x+0x50>
  {
    case 0:
      dx += x;
 800639e:	79ba      	ldrb	r2, [r7, #6]
 80063a0:	79fb      	ldrb	r3, [r7, #7]
 80063a2:	4413      	add	r3, r2
 80063a4:	71fb      	strb	r3, [r7, #7]
      break;
 80063a6:	e00e      	b.n	80063c6 <u8g2_add_vector_x+0x5a>
    case 1:
      dx -= y;
 80063a8:	797b      	ldrb	r3, [r7, #5]
 80063aa:	79fa      	ldrb	r2, [r7, #7]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	71fb      	strb	r3, [r7, #7]
      break;
 80063b0:	e009      	b.n	80063c6 <u8g2_add_vector_x+0x5a>
    case 2:
      dx -= x;
 80063b2:	79bb      	ldrb	r3, [r7, #6]
 80063b4:	79fa      	ldrb	r2, [r7, #7]
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	71fb      	strb	r3, [r7, #7]
      break;
 80063ba:	e004      	b.n	80063c6 <u8g2_add_vector_x+0x5a>
    default:
      dx += y;
 80063bc:	797a      	ldrb	r2, [r7, #5]
 80063be:	79fb      	ldrb	r3, [r7, #7]
 80063c0:	4413      	add	r3, r2
 80063c2:	71fb      	strb	r3, [r7, #7]
      break;      
 80063c4:	bf00      	nop
  }
  return dx;
 80063c6:	79fb      	ldrb	r3, [r7, #7]
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3708      	adds	r7, #8
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bc90      	pop	{r4, r7}
 80063d0:	4770      	bx	lr

080063d2 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 80063d2:	b580      	push	{r7, lr}
 80063d4:	b088      	sub	sp, #32
 80063d6:	af02      	add	r7, sp, #8
 80063d8:	6078      	str	r0, [r7, #4]
 80063da:	460b      	mov	r3, r1
 80063dc:	70fb      	strb	r3, [r7, #3]
 80063de:	4613      	mov	r3, r2
 80063e0:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	3350      	adds	r3, #80	@ 0x50
 80063e6:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 80063e8:	78fb      	ldrb	r3, [r7, #3]
 80063ea:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	f993 3006 	ldrsb.w	r3, [r3, #6]
 80063f2:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	f993 3007 	ldrsb.w	r3, [r3, #7]
 80063fa:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006402:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8006404:	7bfa      	ldrb	r2, [r7, #15]
 8006406:	7d7b      	ldrb	r3, [r7, #21]
 8006408:	1ad3      	subs	r3, r2, r3
 800640a:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 800640c:	7bfb      	ldrb	r3, [r7, #15]
 800640e:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8006410:	7dfa      	ldrb	r2, [r7, #23]
 8006412:	7bfb      	ldrb	r3, [r7, #15]
 8006414:	429a      	cmp	r2, r3
 8006416:	d201      	bcs.n	800641c <u8g2_font_decode_len+0x4a>
      current = cnt;
 8006418:	7dfb      	ldrb	r3, [r7, #23]
 800641a:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	791b      	ldrb	r3, [r3, #4]
 8006420:	73bb      	strb	r3, [r7, #14]
    y = decode->target_y;
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	795b      	ldrb	r3, [r3, #5]
 8006426:	737b      	strb	r3, [r7, #13]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8006428:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800642c:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	7b9b      	ldrb	r3, [r3, #14]
 8006434:	7bb8      	ldrb	r0, [r7, #14]
 8006436:	f7ff ff99 	bl	800636c <u8g2_add_vector_x>
 800643a:	4603      	mov	r3, r0
 800643c:	73bb      	strb	r3, [r7, #14]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800643e:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8006442:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	7b9b      	ldrb	r3, [r3, #14]
 800644a:	7b78      	ldrb	r0, [r7, #13]
 800644c:	f7ff ff5b 	bl	8006306 <u8g2_add_vector_y>
 8006450:	4603      	mov	r3, r0
 8006452:	737b      	strb	r3, [r7, #13]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8006454:	78bb      	ldrb	r3, [r7, #2]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00f      	beq.n	800647a <u8g2_font_decode_len+0xa8>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	7b1a      	ldrb	r2, [r3, #12]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
      u8g2_DrawHVLine(u8g2, 
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	7b9b      	ldrb	r3, [r3, #14]
 8006468:	7db8      	ldrb	r0, [r7, #22]
 800646a:	7b7a      	ldrb	r2, [r7, #13]
 800646c:	7bb9      	ldrb	r1, [r7, #14]
 800646e:	9300      	str	r3, [sp, #0]
 8006470:	4603      	mov	r3, r0
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 fc64 	bl	8006d40 <u8g2_DrawHVLine>
 8006478:	e012      	b.n	80064a0 <u8g2_font_decode_len+0xce>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	7adb      	ldrb	r3, [r3, #11]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d10e      	bne.n	80064a0 <u8g2_font_decode_len+0xce>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	7b5a      	ldrb	r2, [r3, #13]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
      u8g2_DrawHVLine(u8g2, 
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	7b9b      	ldrb	r3, [r3, #14]
 8006490:	7db8      	ldrb	r0, [r7, #22]
 8006492:	7b7a      	ldrb	r2, [r7, #13]
 8006494:	7bb9      	ldrb	r1, [r7, #14]
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	4603      	mov	r3, r0
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 fc50 	bl	8006d40 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 80064a0:	7dfa      	ldrb	r2, [r7, #23]
 80064a2:	7bfb      	ldrb	r3, [r7, #15]
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d309      	bcc.n	80064bc <u8g2_font_decode_len+0xea>
      break;
    cnt -= rem;
 80064a8:	7dfa      	ldrb	r2, [r7, #23]
 80064aa:	7bfb      	ldrb	r3, [r7, #15]
 80064ac:	1ad3      	subs	r3, r2, r3
 80064ae:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 80064b0:	2300      	movs	r3, #0
 80064b2:	757b      	strb	r3, [r7, #21]
    ly++;
 80064b4:	7d3b      	ldrb	r3, [r7, #20]
 80064b6:	3301      	adds	r3, #1
 80064b8:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 80064ba:	e79f      	b.n	80063fc <u8g2_font_decode_len+0x2a>
      break;
 80064bc:	bf00      	nop
  }
  lx += cnt;
 80064be:	7d7a      	ldrb	r2, [r7, #21]
 80064c0:	7dfb      	ldrb	r3, [r7, #23]
 80064c2:	4413      	add	r3, r2
 80064c4:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 80064c6:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	719a      	strb	r2, [r3, #6]
  decode->y = ly;
 80064ce:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	71da      	strb	r2, [r3, #7]
  
}
 80064d6:	bf00      	nop
 80064d8:	3718      	adds	r7, #24
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}

080064de <u8g2_font_setup_decode>:

static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80064de:	b580      	push	{r7, lr}
 80064e0:	b084      	sub	sp, #16
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
 80064e6:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	3350      	adds	r3, #80	@ 0x50
 80064ec:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	683a      	ldr	r2, [r7, #0]
 80064f2:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2200      	movs	r2, #0
 80064f8:	729a      	strb	r2, [r3, #10]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8006500:	4619      	mov	r1, r3
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f7ff fe91 	bl	800622a <u8g2_font_decode_get_unsigned_bits>
 8006508:	4603      	mov	r3, r0
 800650a:	b25a      	sxtb	r2, r3
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	721a      	strb	r2, [r3, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
 8006516:	4619      	mov	r1, r3
 8006518:	68f8      	ldr	r0, [r7, #12]
 800651a:	f7ff fe86 	bl	800622a <u8g2_font_decode_get_unsigned_bits>
 800651e:	4603      	mov	r3, r0
 8006520:	b25a      	sxtb	r2, r3
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	725a      	strb	r2, [r3, #9]
  
  decode->fg_color = u8g2->draw_color;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	731a      	strb	r2, [r3, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	7b1b      	ldrb	r3, [r3, #12]
 8006534:	2b00      	cmp	r3, #0
 8006536:	bf0c      	ite	eq
 8006538:	2301      	moveq	r3, #1
 800653a:	2300      	movne	r3, #0
 800653c:	b2db      	uxtb	r3, r3
 800653e:	461a      	mov	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	735a      	strb	r2, [r3, #13]
}
 8006544:	bf00      	nop
 8006546:	3710      	adds	r7, #16
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b088      	sub	sp, #32
 8006550:	af02      	add	r7, sp, #8
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	3350      	adds	r3, #80	@ 0x50
 800655a:	613b      	str	r3, [r7, #16]
    
  u8g2_font_setup_decode(u8g2, glyph_data);
 800655c:	6839      	ldr	r1, [r7, #0]
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f7ff ffbd 	bl	80064de <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800656a:	73fb      	strb	r3, [r7, #15]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8006572:	4619      	mov	r1, r3
 8006574:	6938      	ldr	r0, [r7, #16]
 8006576:	f7ff fea3 	bl	80062c0 <u8g2_font_decode_get_signed_bits>
 800657a:	4603      	mov	r3, r0
 800657c:	73bb      	strb	r3, [r7, #14]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f893 3067 	ldrb.w	r3, [r3, #103]	@ 0x67
 8006584:	4619      	mov	r1, r3
 8006586:	6938      	ldr	r0, [r7, #16]
 8006588:	f7ff fe9a 	bl	80062c0 <u8g2_font_decode_get_signed_bits>
 800658c:	4603      	mov	r3, r0
 800658e:	737b      	strb	r3, [r7, #13]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8006596:	4619      	mov	r1, r3
 8006598:	6938      	ldr	r0, [r7, #16]
 800659a:	f7ff fe91 	bl	80062c0 <u8g2_font_decode_get_signed_bits>
 800659e:	4603      	mov	r3, r0
 80065a0:	733b      	strb	r3, [r7, #12]
  
  if ( decode->glyph_width > 0 )
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f340 80cf 	ble.w	800674c <u8g2_font_decode_glyph+0x200>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	7918      	ldrb	r0, [r3, #4]
 80065b2:	7bfa      	ldrb	r2, [r7, #15]
 80065b4:	7b7b      	ldrb	r3, [r7, #13]
 80065b6:	4413      	add	r3, r2
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	425b      	negs	r3, r3
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	b25a      	sxtb	r2, r3
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	7b9b      	ldrb	r3, [r3, #14]
 80065c4:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80065c8:	f7ff fed0 	bl	800636c <u8g2_add_vector_x>
 80065cc:	4603      	mov	r3, r0
 80065ce:	461a      	mov	r2, r3
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	711a      	strb	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	7958      	ldrb	r0, [r3, #5]
 80065d8:	7bfa      	ldrb	r2, [r7, #15]
 80065da:	7b7b      	ldrb	r3, [r7, #13]
 80065dc:	4413      	add	r3, r2
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	425b      	negs	r3, r3
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	b25a      	sxtb	r2, r3
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	7b9b      	ldrb	r3, [r3, #14]
 80065ea:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80065ee:	f7ff fe8a 	bl	8006306 <u8g2_add_vector_y>
 80065f2:	4603      	mov	r3, r0
 80065f4:	461a      	mov	r2, r3
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	715a      	strb	r2, [r3, #5]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	791b      	ldrb	r3, [r3, #4]
 80065fe:	75fb      	strb	r3, [r7, #23]
      y0 = decode->target_y;
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	795b      	ldrb	r3, [r3, #5]
 8006604:	757b      	strb	r3, [r7, #21]
      x1 = x0;
 8006606:	7dfb      	ldrb	r3, [r7, #23]
 8006608:	75bb      	strb	r3, [r7, #22]
      y1 = y0;
 800660a:	7d7b      	ldrb	r3, [r7, #21]
 800660c:	753b      	strb	r3, [r7, #20]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	7b9b      	ldrb	r3, [r3, #14]
 8006612:	2b03      	cmp	r3, #3
 8006614:	d852      	bhi.n	80066bc <u8g2_font_decode_glyph+0x170>
 8006616:	a201      	add	r2, pc, #4	@ (adr r2, 800661c <u8g2_font_decode_glyph+0xd0>)
 8006618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800661c:	0800662d 	.word	0x0800662d
 8006620:	08006645 	.word	0x08006645
 8006624:	08006669 	.word	0x08006669
 8006628:	08006699 	.word	0x08006699
      {
	case 0:
	    x1 += decode->glyph_width;
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006632:	b2da      	uxtb	r2, r3
 8006634:	7dbb      	ldrb	r3, [r7, #22]
 8006636:	4413      	add	r3, r2
 8006638:	75bb      	strb	r3, [r7, #22]
	    y1 += h;
 800663a:	7bfa      	ldrb	r2, [r7, #15]
 800663c:	7d3b      	ldrb	r3, [r7, #20]
 800663e:	4413      	add	r3, r2
 8006640:	753b      	strb	r3, [r7, #20]
	    break;
 8006642:	e03b      	b.n	80066bc <u8g2_font_decode_glyph+0x170>
	case 1:
	    x0 -= h;
 8006644:	7bfb      	ldrb	r3, [r7, #15]
 8006646:	7dfa      	ldrb	r2, [r7, #23]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800664c:	7dfb      	ldrb	r3, [r7, #23]
 800664e:	3301      	adds	r3, #1
 8006650:	75fb      	strb	r3, [r7, #23]
	    x1++;
 8006652:	7dbb      	ldrb	r3, [r7, #22]
 8006654:	3301      	adds	r3, #1
 8006656:	75bb      	strb	r3, [r7, #22]
	    y1 += decode->glyph_width;
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800665e:	b2da      	uxtb	r2, r3
 8006660:	7d3b      	ldrb	r3, [r7, #20]
 8006662:	4413      	add	r3, r2
 8006664:	753b      	strb	r3, [r7, #20]
	    break;
 8006666:	e029      	b.n	80066bc <u8g2_font_decode_glyph+0x170>
	case 2:
	    x0 -= decode->glyph_width;
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800666e:	b2db      	uxtb	r3, r3
 8006670:	7dfa      	ldrb	r2, [r7, #23]
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8006676:	7dfb      	ldrb	r3, [r7, #23]
 8006678:	3301      	adds	r3, #1
 800667a:	75fb      	strb	r3, [r7, #23]
	    x1++;
 800667c:	7dbb      	ldrb	r3, [r7, #22]
 800667e:	3301      	adds	r3, #1
 8006680:	75bb      	strb	r3, [r7, #22]
	    y0 -= h;
 8006682:	7bfb      	ldrb	r3, [r7, #15]
 8006684:	7d7a      	ldrb	r2, [r7, #21]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800668a:	7d7b      	ldrb	r3, [r7, #21]
 800668c:	3301      	adds	r3, #1
 800668e:	757b      	strb	r3, [r7, #21]
	    y1++;
 8006690:	7d3b      	ldrb	r3, [r7, #20]
 8006692:	3301      	adds	r3, #1
 8006694:	753b      	strb	r3, [r7, #20]
	    break;	  
 8006696:	e011      	b.n	80066bc <u8g2_font_decode_glyph+0x170>
	case 3:
	    x1 += h;
 8006698:	7bfa      	ldrb	r2, [r7, #15]
 800669a:	7dbb      	ldrb	r3, [r7, #22]
 800669c:	4413      	add	r3, r2
 800669e:	75bb      	strb	r3, [r7, #22]
	    y0 -= decode->glyph_width;
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	7d7a      	ldrb	r2, [r7, #21]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80066ae:	7d7b      	ldrb	r3, [r7, #21]
 80066b0:	3301      	adds	r3, #1
 80066b2:	757b      	strb	r3, [r7, #21]
	    y1++;
 80066b4:	7d3b      	ldrb	r3, [r7, #20]
 80066b6:	3301      	adds	r3, #1
 80066b8:	753b      	strb	r3, [r7, #20]
	    break;	  
 80066ba:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 80066bc:	7db8      	ldrb	r0, [r7, #22]
 80066be:	7d7a      	ldrb	r2, [r7, #21]
 80066c0:	7df9      	ldrb	r1, [r7, #23]
 80066c2:	7d3b      	ldrb	r3, [r7, #20]
 80066c4:	9300      	str	r3, [sp, #0]
 80066c6:	4603      	mov	r3, r0
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f000 fb8b 	bl	8006de4 <u8g2_IsIntersection>
 80066ce:	4603      	mov	r3, r0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d102      	bne.n	80066da <u8g2_font_decode_glyph+0x18e>
	return d;
 80066d4:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80066d8:	e03a      	b.n	8006750 <u8g2_font_decode_glyph+0x204>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	2200      	movs	r2, #0
 80066de:	719a      	strb	r2, [r3, #6]
    decode->y = 0;
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	2200      	movs	r2, #0
 80066e4:	71da      	strb	r2, [r3, #7]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 80066ec:	4619      	mov	r1, r3
 80066ee:	6938      	ldr	r0, [r7, #16]
 80066f0:	f7ff fd9b 	bl	800622a <u8g2_font_decode_get_unsigned_bits>
 80066f4:	4603      	mov	r3, r0
 80066f6:	72fb      	strb	r3, [r7, #11]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f893 3063 	ldrb.w	r3, [r3, #99]	@ 0x63
 80066fe:	4619      	mov	r1, r3
 8006700:	6938      	ldr	r0, [r7, #16]
 8006702:	f7ff fd92 	bl	800622a <u8g2_font_decode_get_unsigned_bits>
 8006706:	4603      	mov	r3, r0
 8006708:	72bb      	strb	r3, [r7, #10]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 800670a:	7afb      	ldrb	r3, [r7, #11]
 800670c:	2200      	movs	r2, #0
 800670e:	4619      	mov	r1, r3
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f7ff fe5e 	bl	80063d2 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8006716:	7abb      	ldrb	r3, [r7, #10]
 8006718:	2201      	movs	r2, #1
 800671a:	4619      	mov	r1, r3
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f7ff fe58 	bl	80063d2 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8006722:	2101      	movs	r1, #1
 8006724:	6938      	ldr	r0, [r7, #16]
 8006726:	f7ff fd80 	bl	800622a <u8g2_font_decode_get_unsigned_bits>
 800672a:	4603      	mov	r3, r0
 800672c:	2b00      	cmp	r3, #0
 800672e:	d1ec      	bne.n	800670a <u8g2_font_decode_glyph+0x1be>

      if ( decode->y >= h )
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8006736:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800673a:	429a      	cmp	r2, r3
 800673c:	dd00      	ble.n	8006740 <u8g2_font_decode_glyph+0x1f4>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800673e:	e7d2      	b.n	80066e6 <u8g2_font_decode_glyph+0x19a>
	break;
 8006740:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	7b1a      	ldrb	r2, [r3, #12]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
  return d;
 800674c:	f997 300c 	ldrsb.w	r3, [r7, #12]
}
 8006750:	4618      	mov	r0, r3
 8006752:	3718      	adds	r7, #24
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	460b      	mov	r3, r1
 8006762:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006768:	60fb      	str	r3, [r7, #12]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	3317      	adds	r3, #23
 800676e:	60fb      	str	r3, [r7, #12]

  
  if ( encoding <= 255 )
 8006770:	887b      	ldrh	r3, [r7, #2]
 8006772:	2bff      	cmp	r3, #255	@ 0xff
 8006774:	d82a      	bhi.n	80067cc <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 8006776:	887b      	ldrh	r3, [r7, #2]
 8006778:	2b60      	cmp	r3, #96	@ 0x60
 800677a:	d907      	bls.n	800678c <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 8006782:	461a      	mov	r2, r3
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	4413      	add	r3, r2
 8006788:	60fb      	str	r3, [r7, #12]
 800678a:	e009      	b.n	80067a0 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 800678c:	887b      	ldrh	r3, [r7, #2]
 800678e:	2b40      	cmp	r3, #64	@ 0x40
 8006790:	d906      	bls.n	80067a0 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8006798:	461a      	mov	r2, r3
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	4413      	add	r3, r2
 800679e:	60fb      	str	r3, [r7, #12]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	3301      	adds	r3, #1
 80067a4:	781b      	ldrb	r3, [r3, #0]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d036      	beq.n	8006818 <u8g2_font_get_glyph_data+0xc0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	461a      	mov	r2, r3
 80067b0:	887b      	ldrh	r3, [r7, #2]
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d102      	bne.n	80067bc <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	3302      	adds	r3, #2
 80067ba:	e031      	b.n	8006820 <u8g2_font_get_glyph_data+0xc8>
      }
      font += u8x8_pgm_read( font + 1 );
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	3301      	adds	r3, #1
 80067c0:	781b      	ldrb	r3, [r3, #0]
 80067c2:	461a      	mov	r2, r3
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	4413      	add	r3, r2
 80067c8:	60fb      	str	r3, [r7, #12]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 80067ca:	e7e9      	b.n	80067a0 <u8g2_font_get_glyph_data+0x48>
	font = u8g2->last_font_data;
    }
    else
#endif 

    font += u8g2->font_info.start_pos_unicode;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 80067d2:	461a      	mov	r2, r3
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	4413      	add	r3, r2
 80067d8:	60fb      	str	r3, [r7, #12]
    
    
    for(;;)
    {
      e = u8x8_pgm_read( font );
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	781b      	ldrb	r3, [r3, #0]
 80067de:	817b      	strh	r3, [r7, #10]
      e <<= 8;
 80067e0:	897b      	ldrh	r3, [r7, #10]
 80067e2:	021b      	lsls	r3, r3, #8
 80067e4:	817b      	strh	r3, [r7, #10]
      e |= u8x8_pgm_read( font + 1 );
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	3301      	adds	r3, #1
 80067ea:	781b      	ldrb	r3, [r3, #0]
 80067ec:	461a      	mov	r2, r3
 80067ee:	897b      	ldrh	r3, [r7, #10]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	817b      	strh	r3, [r7, #10]
#ifdef  __unix__
      if ( encoding < e )
        break;
#endif 

      if ( e == 0 )
 80067f4:	897b      	ldrh	r3, [r7, #10]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d010      	beq.n	800681c <u8g2_font_get_glyph_data+0xc4>
	break;
  
      if ( e == encoding )
 80067fa:	897a      	ldrh	r2, [r7, #10]
 80067fc:	887b      	ldrh	r3, [r7, #2]
 80067fe:	429a      	cmp	r2, r3
 8006800:	d102      	bne.n	8006808 <u8g2_font_get_glyph_data+0xb0>
      {
#ifdef  __unix__
	u8g2->last_font_data = font;
	u8g2->last_unicode = encoding;
#endif 
	return font+3;	/* skip encoding and glyph size */
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	3303      	adds	r3, #3
 8006806:	e00b      	b.n	8006820 <u8g2_font_get_glyph_data+0xc8>
      }
      font += u8x8_pgm_read( font + 2 );
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	3302      	adds	r3, #2
 800680c:	781b      	ldrb	r3, [r3, #0]
 800680e:	461a      	mov	r2, r3
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	4413      	add	r3, r2
 8006814:	60fb      	str	r3, [r7, #12]
      e = u8x8_pgm_read( font );
 8006816:	e7e0      	b.n	80067da <u8g2_font_get_glyph_data+0x82>
	break;
 8006818:	bf00      	nop
 800681a:	e000      	b.n	800681e <u8g2_font_get_glyph_data+0xc6>
	break;
 800681c:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	3714      	adds	r7, #20
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	4608      	mov	r0, r1
 8006836:	4611      	mov	r1, r2
 8006838:	461a      	mov	r2, r3
 800683a:	4603      	mov	r3, r0
 800683c:	70fb      	strb	r3, [r7, #3]
 800683e:	460b      	mov	r3, r1
 8006840:	70bb      	strb	r3, [r7, #2]
 8006842:	4613      	mov	r3, r2
 8006844:	803b      	strh	r3, [r7, #0]
  u8g2_uint_t dx = 0;
 8006846:	2300      	movs	r3, #0
 8006848:	73fb      	strb	r3, [r7, #15]
  u8g2->font_decode.target_x = x;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	78fa      	ldrb	r2, [r7, #3]
 800684e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  u8g2->font_decode.target_y = y;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	78ba      	ldrb	r2, [r7, #2]
 8006856:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 800685a:	883b      	ldrh	r3, [r7, #0]
 800685c:	4619      	mov	r1, r3
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f7ff ff7a 	bl	8006758 <u8g2_font_get_glyph_data>
 8006864:	60b8      	str	r0, [r7, #8]
  if ( glyph_data != NULL )
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d005      	beq.n	8006878 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 800686c:	68b9      	ldr	r1, [r7, #8]
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f7ff fe6c 	bl	800654c <u8g2_font_decode_glyph>
 8006874:	4603      	mov	r3, r0
 8006876:	73fb      	strb	r3, [r7, #15]
  }
  return dx;
 8006878:	7bfb      	ldrb	r3, [r7, #15]
}
 800687a:	4618      	mov	r0, r3
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
	...

08006884 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b082      	sub	sp, #8
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	4608      	mov	r0, r1
 800688e:	4611      	mov	r1, r2
 8006890:	461a      	mov	r2, r3
 8006892:	4603      	mov	r3, r0
 8006894:	70fb      	strb	r3, [r7, #3]
 8006896:	460b      	mov	r3, r1
 8006898:	70bb      	strb	r3, [r7, #2]
 800689a:	4613      	mov	r3, r2
 800689c:	803b      	strh	r3, [r7, #0]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 80068a4:	2b03      	cmp	r3, #3
 80068a6:	d833      	bhi.n	8006910 <u8g2_DrawGlyph+0x8c>
 80068a8:	a201      	add	r2, pc, #4	@ (adr r2, 80068b0 <u8g2_DrawGlyph+0x2c>)
 80068aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ae:	bf00      	nop
 80068b0:	080068c1 	.word	0x080068c1
 80068b4:	080068d5 	.word	0x080068d5
 80068b8:	080068e9 	.word	0x080068e9
 80068bc:	080068fd 	.word	0x080068fd
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	4798      	blx	r3
 80068c8:	4603      	mov	r3, r0
 80068ca:	461a      	mov	r2, r3
 80068cc:	78bb      	ldrb	r3, [r7, #2]
 80068ce:	4413      	add	r3, r2
 80068d0:	70bb      	strb	r3, [r7, #2]
      break;
 80068d2:	e01d      	b.n	8006910 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	4798      	blx	r3
 80068dc:	4603      	mov	r3, r0
 80068de:	461a      	mov	r2, r3
 80068e0:	78fb      	ldrb	r3, [r7, #3]
 80068e2:	1a9b      	subs	r3, r3, r2
 80068e4:	70fb      	strb	r3, [r7, #3]
      break;
 80068e6:	e013      	b.n	8006910 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	4798      	blx	r3
 80068f0:	4603      	mov	r3, r0
 80068f2:	461a      	mov	r2, r3
 80068f4:	78bb      	ldrb	r3, [r7, #2]
 80068f6:	1a9b      	subs	r3, r3, r2
 80068f8:	70bb      	strb	r3, [r7, #2]
      break;
 80068fa:	e009      	b.n	8006910 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	4798      	blx	r3
 8006904:	4603      	mov	r3, r0
 8006906:	461a      	mov	r2, r3
 8006908:	78fb      	ldrb	r3, [r7, #3]
 800690a:	4413      	add	r3, r2
 800690c:	70fb      	strb	r3, [r7, #3]
      break;
 800690e:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8006910:	883b      	ldrh	r3, [r7, #0]
 8006912:	78ba      	ldrb	r2, [r7, #2]
 8006914:	78f9      	ldrb	r1, [r7, #3]
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f7ff ff88 	bl	800682c <u8g2_font_draw_glyph>
 800691c:	4603      	mov	r3, r0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3708      	adds	r7, #8
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop

08006928 <u8g2_draw_string>:

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b086      	sub	sp, #24
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	607b      	str	r3, [r7, #4]
 8006932:	460b      	mov	r3, r1
 8006934:	72fb      	strb	r3, [r7, #11]
 8006936:	4613      	mov	r3, r2
 8006938:	72bb      	strb	r3, [r7, #10]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 800693a:	68f8      	ldr	r0, [r7, #12]
 800693c:	f000 fc0a 	bl	8007154 <u8x8_utf8_init>
  sum = 0;
 8006940:	2300      	movs	r3, #0
 8006942:	75fb      	strb	r3, [r7, #23]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	687a      	ldr	r2, [r7, #4]
 800694a:	7812      	ldrb	r2, [r2, #0]
 800694c:	4611      	mov	r1, r2
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	4798      	blx	r3
 8006952:	4603      	mov	r3, r0
 8006954:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8006956:	8abb      	ldrh	r3, [r7, #20]
 8006958:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800695c:	4293      	cmp	r3, r2
 800695e:	d038      	beq.n	80069d2 <u8g2_draw_string+0xaa>
      break;
    str++;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	3301      	adds	r3, #1
 8006964:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8006966:	8abb      	ldrh	r3, [r7, #20]
 8006968:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800696c:	4293      	cmp	r3, r2
 800696e:	d0e9      	beq.n	8006944 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8006970:	8abb      	ldrh	r3, [r7, #20]
 8006972:	7aba      	ldrb	r2, [r7, #10]
 8006974:	7af9      	ldrb	r1, [r7, #11]
 8006976:	68f8      	ldr	r0, [r7, #12]
 8006978:	f7ff ff84 	bl	8006884 <u8g2_DrawGlyph>
 800697c:	4603      	mov	r3, r0
 800697e:	74fb      	strb	r3, [r7, #19]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8006986:	2b03      	cmp	r3, #3
 8006988:	d81e      	bhi.n	80069c8 <u8g2_draw_string+0xa0>
 800698a:	a201      	add	r2, pc, #4	@ (adr r2, 8006990 <u8g2_draw_string+0x68>)
 800698c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006990:	080069a1 	.word	0x080069a1
 8006994:	080069ab 	.word	0x080069ab
 8006998:	080069b5 	.word	0x080069b5
 800699c:	080069bf 	.word	0x080069bf
      {
	case 0:
	  x += delta;
 80069a0:	7afa      	ldrb	r2, [r7, #11]
 80069a2:	7cfb      	ldrb	r3, [r7, #19]
 80069a4:	4413      	add	r3, r2
 80069a6:	72fb      	strb	r3, [r7, #11]
	  break;
 80069a8:	e00e      	b.n	80069c8 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 80069aa:	7aba      	ldrb	r2, [r7, #10]
 80069ac:	7cfb      	ldrb	r3, [r7, #19]
 80069ae:	4413      	add	r3, r2
 80069b0:	72bb      	strb	r3, [r7, #10]
	  break;
 80069b2:	e009      	b.n	80069c8 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 80069b4:	7afa      	ldrb	r2, [r7, #11]
 80069b6:	7cfb      	ldrb	r3, [r7, #19]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	72fb      	strb	r3, [r7, #11]
	  break;
 80069bc:	e004      	b.n	80069c8 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 80069be:	7aba      	ldrb	r2, [r7, #10]
 80069c0:	7cfb      	ldrb	r3, [r7, #19]
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	72bb      	strb	r3, [r7, #10]
	  break;
 80069c6:	bf00      	nop
      }
#else
      x += delta;
#endif

      sum += delta;    
 80069c8:	7dfa      	ldrb	r2, [r7, #23]
 80069ca:	7cfb      	ldrb	r3, [r7, #19]
 80069cc:	4413      	add	r3, r2
 80069ce:	75fb      	strb	r3, [r7, #23]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80069d0:	e7b8      	b.n	8006944 <u8g2_draw_string+0x1c>
      break;
 80069d2:	bf00      	nop
    }
  }
  return sum;
 80069d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3718      	adds	r7, #24
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop

080069e0 <u8g2_DrawStr>:

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	607b      	str	r3, [r7, #4]
 80069ea:	460b      	mov	r3, r1
 80069ec:	72fb      	strb	r3, [r7, #11]
 80069ee:	4613      	mov	r3, r2
 80069f0:	72bb      	strb	r3, [r7, #10]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	4a06      	ldr	r2, [pc, #24]	@ (8006a10 <u8g2_DrawStr+0x30>)
 80069f6:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 80069f8:	7aba      	ldrb	r2, [r7, #10]
 80069fa:	7af9      	ldrb	r1, [r7, #11]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	68f8      	ldr	r0, [r7, #12]
 8006a00:	f7ff ff92 	bl	8006928 <u8g2_draw_string>
 8006a04:	4603      	mov	r3, r0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3710      	adds	r7, #16
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
 8006a0e:	bf00      	nop
 8006a10:	08007171 	.word	0x08007171

08006a14 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d05d      	beq.n	8006ae0 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f993 206d 	ldrsb.w	r2, [r3, #109]	@ 0x6d
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f993 206e 	ldrsb.w	r2, [r3, #110]	@ 0x6e
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d04d      	beq.n	8006ae2 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d11c      	bne.n	8006a8a <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f993 2079 	ldrsb.w	r2, [r3, #121]	@ 0x79
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f993 306f 	ldrsb.w	r3, [r3, #111]	@ 0x6f
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	da05      	bge.n	8006a6c <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f993 206f 	ldrsb.w	r2, [r3, #111]	@ 0x6f
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f993 207a 	ldrsb.w	r2, [r3, #122]	@ 0x7a
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f993 3070 	ldrsb.w	r3, [r3, #112]	@ 0x70
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	dd32      	ble.n	8006ae2 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f993 2070 	ldrsb.w	r2, [r3, #112]	@ 0x70
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
 8006a88:	e02b      	b.n	8006ae2 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f993 3079 	ldrsb.w	r3, [r3, #121]	@ 0x79
 8006a90:	461a      	mov	r2, r3
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f993 306a 	ldrsb.w	r3, [r3, #106]	@ 0x6a
 8006a98:	4619      	mov	r1, r3
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f993 306c 	ldrsb.w	r3, [r3, #108]	@ 0x6c
 8006aa0:	440b      	add	r3, r1
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	da0d      	bge.n	8006ac2 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f993 306a 	ldrsb.w	r3, [r3, #106]	@ 0x6a
 8006aac:	b2da      	uxtb	r2, r3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f993 306c 	ldrsb.w	r3, [r3, #108]	@ 0x6c
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	4413      	add	r3, r2
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	b25a      	sxtb	r2, r3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f993 207a 	ldrsb.w	r2, [r3, #122]	@ 0x7a
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f993 306c 	ldrsb.w	r3, [r3, #108]	@ 0x6c
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	dd07      	ble.n	8006ae2 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f993 206c 	ldrsb.w	r2, [r3, #108]	@ 0x6c
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
 8006ade:	e000      	b.n	8006ae2 <u8g2_UpdateRefHeight+0xce>
    return;
 8006ae0:	bf00      	nop
  }  
}
 8006ae2:	370c      	adds	r7, #12
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr

08006aec <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b083      	sub	sp, #12
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  return 0;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	370c      	adds	r7, #12
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr
	...

08006b04 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4a04      	ldr	r2, [pc, #16]	@ (8006b20 <u8g2_SetFontPosBaseline+0x1c>)
 8006b10:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8006b12:	bf00      	nop
 8006b14:	370c      	adds	r7, #12
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr
 8006b1e:	bf00      	nop
 8006b20:	08006aed 	.word	0x08006aed

08006b24 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b082      	sub	sp, #8
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b32:	683a      	ldr	r2, [r7, #0]
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d00b      	beq.n	8006b50 <u8g2_SetFont+0x2c>
  {
#ifdef  __unix__
	u8g2->last_font_data = NULL;
	u8g2->last_unicode = 0x0ffff;
#endif 
    u8g2->font = font;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	683a      	ldr	r2, [r7, #0]
 8006b3c:	649a      	str	r2, [r3, #72]	@ 0x48
    u8g2_read_font_info(&(u8g2->font_info), font);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	3360      	adds	r3, #96	@ 0x60
 8006b42:	6839      	ldr	r1, [r7, #0]
 8006b44:	4618      	mov	r0, r3
 8006b46:	f7ff fac7 	bl	80060d8 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7ff ff62 	bl	8006a14 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8006b50:	bf00      	nop
 8006b52:	3708      	adds	r7, #8
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <u8g2_clip_intersection>:

  optimized clipping: c is set to 0
*/
//static uint8_t u8g2_clip_intersection(u8g2_uint_t *ap, u8g2_uint_t *bp, u8g2_uint_t c, u8g2_uint_t d)
static uint8_t u8g2_clip_intersection(u8g2_uint_t *ap, u8g2_uint_t *bp, u8g2_uint_t d)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b087      	sub	sp, #28
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	4613      	mov	r3, r2
 8006b64:	71fb      	strb	r3, [r7, #7]
  u8g2_uint_t a = *ap;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	75fb      	strb	r3, [r7, #23]
  u8g2_uint_t b = *bp;
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	75bb      	strb	r3, [r7, #22]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8006b72:	7dfa      	ldrb	r2, [r7, #23]
 8006b74:	7dbb      	ldrb	r3, [r7, #22]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d911      	bls.n	8006b9e <u8g2_clip_intersection+0x46>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8006b7a:	7dfa      	ldrb	r2, [r7, #23]
 8006b7c:	79fb      	ldrb	r3, [r7, #7]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d208      	bcs.n	8006b94 <u8g2_clip_intersection+0x3c>
    {
      b = d;
 8006b82:	79fb      	ldrb	r3, [r7, #7]
 8006b84:	75bb      	strb	r3, [r7, #22]
      b--;
 8006b86:	7dbb      	ldrb	r3, [r7, #22]
 8006b88:	3b01      	subs	r3, #1
 8006b8a:	75bb      	strb	r3, [r7, #22]
      *bp = b;
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	7dba      	ldrb	r2, [r7, #22]
 8006b90:	701a      	strb	r2, [r3, #0]
 8006b92:	e004      	b.n	8006b9e <u8g2_clip_intersection+0x46>
    }
    else
    {
      a = 0;
 8006b94:	2300      	movs	r3, #0
 8006b96:	75fb      	strb	r3, [r7, #23]
      *ap = a;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	7dfa      	ldrb	r2, [r7, #23]
 8006b9c:	701a      	strb	r2, [r3, #0]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8006b9e:	7dfa      	ldrb	r2, [r7, #23]
 8006ba0:	79fb      	ldrb	r3, [r7, #7]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d301      	bcc.n	8006baa <u8g2_clip_intersection+0x52>
    return 0;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	e00c      	b.n	8006bc4 <u8g2_clip_intersection+0x6c>
  if ( b <= 0 )		// was b <= c, could be replaced with b == 0
 8006baa:	7dbb      	ldrb	r3, [r7, #22]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d101      	bne.n	8006bb4 <u8g2_clip_intersection+0x5c>
    return 0;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	e007      	b.n	8006bc4 <u8g2_clip_intersection+0x6c>
  //if ( a < c )		// never true with c == 0
  //  *ap = c;
  if ( b > d )
 8006bb4:	7dba      	ldrb	r2, [r7, #22]
 8006bb6:	79fb      	ldrb	r3, [r7, #7]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d902      	bls.n	8006bc2 <u8g2_clip_intersection+0x6a>
    *bp = d;
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	79fa      	ldrb	r2, [r7, #7]
 8006bc0:	701a      	strb	r2, [r3, #0]
    
  return 1;
 8006bc2:	2301      	movs	r3, #1
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	371c      	adds	r7, #28
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
static void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8006bd0:	b5b0      	push	{r4, r5, r7, lr}
 8006bd2:	b086      	sub	sp, #24
 8006bd4:	af02      	add	r7, sp, #8
 8006bd6:	6078      	str	r0, [r7, #4]
 8006bd8:	4608      	mov	r0, r1
 8006bda:	4611      	mov	r1, r2
 8006bdc:	461a      	mov	r2, r3
 8006bde:	4603      	mov	r3, r0
 8006be0:	70fb      	strb	r3, [r7, #3]
 8006be2:	460b      	mov	r3, r1
 8006be4:	70bb      	strb	r3, [r7, #2]
 8006be6:	4613      	mov	r3, r2
 8006be8:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t a;
  register u8g2_uint_t w, h;

  h = u8g2->pixel_buf_height;		// this must be the real buffer height
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f893 403b 	ldrb.w	r4, [r3, #59]	@ 0x3b
  w = u8g2->pixel_buf_width;		// this could be replaced by u8g2->u8x8.display_info->pixel_width
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f893 503a 	ldrb.w	r5, [r3, #58]	@ 0x3a


  if ( dir == 0 )
 8006bf6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d11a      	bne.n	8006c34 <u8g2_draw_hv_line_2dir+0x64>
  {
    if ( y >= h )
 8006bfe:	78bb      	ldrb	r3, [r7, #2]
 8006c00:	429c      	cmp	r4, r3
 8006c02:	d93d      	bls.n	8006c80 <u8g2_draw_hv_line_2dir+0xb0>
      return;
    a = x;
 8006c04:	78fb      	ldrb	r3, [r7, #3]
 8006c06:	73fb      	strb	r3, [r7, #15]
    a += len;
 8006c08:	7bfa      	ldrb	r2, [r7, #15]
 8006c0a:	787b      	ldrb	r3, [r7, #1]
 8006c0c:	4413      	add	r3, r2
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	73fb      	strb	r3, [r7, #15]
    if ( u8g2_clip_intersection(&x, &a, w) == 0 )
 8006c12:	f107 010f 	add.w	r1, r7, #15
 8006c16:	1cfb      	adds	r3, r7, #3
 8006c18:	462a      	mov	r2, r5
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f7ff ff9c 	bl	8006b58 <u8g2_clip_intersection>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d02e      	beq.n	8006c84 <u8g2_draw_hv_line_2dir+0xb4>
      return;
    len = a;
 8006c26:	7bfb      	ldrb	r3, [r7, #15]
 8006c28:	707b      	strb	r3, [r7, #1]
    len -= x;
 8006c2a:	78fb      	ldrb	r3, [r7, #3]
 8006c2c:	787a      	ldrb	r2, [r7, #1]
 8006c2e:	1ad3      	subs	r3, r2, r3
 8006c30:	707b      	strb	r3, [r7, #1]
 8006c32:	e019      	b.n	8006c68 <u8g2_draw_hv_line_2dir+0x98>
  }
  else
  {
    if ( x >= w )
 8006c34:	78fb      	ldrb	r3, [r7, #3]
 8006c36:	429d      	cmp	r5, r3
 8006c38:	d926      	bls.n	8006c88 <u8g2_draw_hv_line_2dir+0xb8>
      return;
    a = y;
 8006c3a:	78bb      	ldrb	r3, [r7, #2]
 8006c3c:	73fb      	strb	r3, [r7, #15]
    a += len;
 8006c3e:	7bfa      	ldrb	r2, [r7, #15]
 8006c40:	787b      	ldrb	r3, [r7, #1]
 8006c42:	4413      	add	r3, r2
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	73fb      	strb	r3, [r7, #15]
    if ( u8g2_clip_intersection(&y, &a, h) == 0 )
 8006c48:	f107 010f 	add.w	r1, r7, #15
 8006c4c:	1cbb      	adds	r3, r7, #2
 8006c4e:	4622      	mov	r2, r4
 8006c50:	4618      	mov	r0, r3
 8006c52:	f7ff ff81 	bl	8006b58 <u8g2_clip_intersection>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d017      	beq.n	8006c8c <u8g2_draw_hv_line_2dir+0xbc>
      return;
    len = a;
 8006c5c:	7bfb      	ldrb	r3, [r7, #15]
 8006c5e:	707b      	strb	r3, [r7, #1]
    len -= y;
 8006c60:	78bb      	ldrb	r3, [r7, #2]
 8006c62:	787a      	ldrb	r2, [r7, #1]
 8006c64:	1ad3      	subs	r3, r2, r3
 8006c66:	707b      	strb	r3, [r7, #1]
  }
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8006c6c:	78f9      	ldrb	r1, [r7, #3]
 8006c6e:	78ba      	ldrb	r2, [r7, #2]
 8006c70:	7878      	ldrb	r0, [r7, #1]
 8006c72:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006c76:	9300      	str	r3, [sp, #0]
 8006c78:	4603      	mov	r3, r0
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	47a0      	blx	r4
 8006c7e:	e006      	b.n	8006c8e <u8g2_draw_hv_line_2dir+0xbe>
      return;
 8006c80:	bf00      	nop
 8006c82:	e004      	b.n	8006c8e <u8g2_draw_hv_line_2dir+0xbe>
      return;
 8006c84:	bf00      	nop
 8006c86:	e002      	b.n	8006c8e <u8g2_draw_hv_line_2dir+0xbe>
      return;
 8006c88:	bf00      	nop
 8006c8a:	e000      	b.n	8006c8e <u8g2_draw_hv_line_2dir+0xbe>
      return;
 8006c8c:	bf00      	nop
}
 8006c8e:	3710      	adds	r7, #16
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bdb0      	pop	{r4, r5, r7, pc}

08006c94 <u8g2_draw_hv_line_4dir>:

  This function will remove directions 2 and 3. Instead 0 and 1 are used.

*/
void u8g2_draw_hv_line_4dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8006c94:	b590      	push	{r4, r7, lr}
 8006c96:	b085      	sub	sp, #20
 8006c98:	af02      	add	r7, sp, #8
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	4608      	mov	r0, r1
 8006c9e:	4611      	mov	r1, r2
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	70fb      	strb	r3, [r7, #3]
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	70bb      	strb	r3, [r7, #2]
 8006caa:	4613      	mov	r3, r2
 8006cac:	707b      	strb	r3, [r7, #1]
#ifdef U8G2_WITH_HVLINE_COUNT
  u8g2->hv_cnt++;
#endif /* U8G2_WITH_HVLINE_COUNT */   

  /* transform to pixel buffer coordinates */
   y -= u8g2->tile_curr_row*8;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006cb4:	00db      	lsls	r3, r3, #3
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	78ba      	ldrb	r2, [r7, #2]
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	70bb      	strb	r3, [r7, #2]

  /* additional optimization for one pixel draw */
  /* requires about 60 bytes on the ATMega flash memory */
  /* 20% improvement for single pixel draw test in FPS.ino */
#ifdef U8G2_WITH_ONE_PIXEL_OPTIMIZATION
  if ( len == 1 )
 8006cbe:	787b      	ldrb	r3, [r7, #1]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d116      	bne.n	8006cf2 <u8g2_draw_hv_line_4dir+0x5e>
  {
    if ( x < u8g2->pixel_buf_width && y < u8g2->pixel_buf_height )
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006cca:	78fa      	ldrb	r2, [r7, #3]
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d233      	bcs.n	8006d38 <u8g2_draw_hv_line_4dir+0xa4>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8006cd6:	78ba      	ldrb	r2, [r7, #2]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d22d      	bcs.n	8006d38 <u8g2_draw_hv_line_4dir+0xa4>
      u8g2->ll_hvline(u8g2, x, y, len, dir);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8006ce0:	7878      	ldrb	r0, [r7, #1]
 8006ce2:	78ba      	ldrb	r2, [r7, #2]
 8006ce4:	78f9      	ldrb	r1, [r7, #3]
 8006ce6:	7e3b      	ldrb	r3, [r7, #24]
 8006ce8:	9300      	str	r3, [sp, #0]
 8006cea:	4603      	mov	r3, r0
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	47a0      	blx	r4
    return;
 8006cf0:	e022      	b.n	8006d38 <u8g2_draw_hv_line_4dir+0xa4>
  }
#endif
  
  if ( dir == 2 )
 8006cf2:	7e3b      	ldrb	r3, [r7, #24]
 8006cf4:	2b02      	cmp	r3, #2
 8006cf6:	d107      	bne.n	8006d08 <u8g2_draw_hv_line_4dir+0x74>
  {
    x -= len;
 8006cf8:	78fa      	ldrb	r2, [r7, #3]
 8006cfa:	787b      	ldrb	r3, [r7, #1]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	70fb      	strb	r3, [r7, #3]
    x++;
 8006d00:	78fb      	ldrb	r3, [r7, #3]
 8006d02:	3301      	adds	r3, #1
 8006d04:	70fb      	strb	r3, [r7, #3]
 8006d06:	e009      	b.n	8006d1c <u8g2_draw_hv_line_4dir+0x88>
  }
  else if ( dir == 3 )
 8006d08:	7e3b      	ldrb	r3, [r7, #24]
 8006d0a:	2b03      	cmp	r3, #3
 8006d0c:	d106      	bne.n	8006d1c <u8g2_draw_hv_line_4dir+0x88>
  {
    y -= len;
 8006d0e:	78ba      	ldrb	r2, [r7, #2]
 8006d10:	787b      	ldrb	r3, [r7, #1]
 8006d12:	1ad3      	subs	r3, r2, r3
 8006d14:	70bb      	strb	r3, [r7, #2]
    y++;
 8006d16:	78bb      	ldrb	r3, [r7, #2]
 8006d18:	3301      	adds	r3, #1
 8006d1a:	70bb      	strb	r3, [r7, #2]
  }
  dir &= 1;  
 8006d1c:	7e3b      	ldrb	r3, [r7, #24]
 8006d1e:	f003 0301 	and.w	r3, r3, #1
 8006d22:	763b      	strb	r3, [r7, #24]
#ifdef U8G2_WITH_CLIPPING
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8006d24:	7878      	ldrb	r0, [r7, #1]
 8006d26:	78ba      	ldrb	r2, [r7, #2]
 8006d28:	78f9      	ldrb	r1, [r7, #3]
 8006d2a:	7e3b      	ldrb	r3, [r7, #24]
 8006d2c:	9300      	str	r3, [sp, #0]
 8006d2e:	4603      	mov	r3, r0
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f7ff ff4d 	bl	8006bd0 <u8g2_draw_hv_line_2dir>
 8006d36:	e000      	b.n	8006d3a <u8g2_draw_hv_line_4dir+0xa6>
    return;
 8006d38:	bf00      	nop
#else
  u8g2->ll_hvline(u8g2, x, y, len, dir);
#endif
}
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd90      	pop	{r4, r7, pc}

08006d40 <u8g2_DrawHVLine>:
/*
  This is the toplevel function for the hv line draw procedures.
  This function should be called by the user.
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8006d40:	b590      	push	{r4, r7, lr}
 8006d42:	b085      	sub	sp, #20
 8006d44:	af02      	add	r7, sp, #8
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	4608      	mov	r0, r1
 8006d4a:	4611      	mov	r1, r2
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	4603      	mov	r3, r0
 8006d50:	70fb      	strb	r3, [r7, #3]
 8006d52:	460b      	mov	r3, r1
 8006d54:	70bb      	strb	r3, [r7, #2]
 8006d56:	4613      	mov	r3, r2
 8006d58:	707b      	strb	r3, [r7, #1]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  if ( len != 0 )
 8006d5a:	787b      	ldrb	r3, [r7, #1]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d00a      	beq.n	8006d76 <u8g2_DrawHVLine+0x36>
    u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d64:	685c      	ldr	r4, [r3, #4]
 8006d66:	7878      	ldrb	r0, [r7, #1]
 8006d68:	78ba      	ldrb	r2, [r7, #2]
 8006d6a:	78f9      	ldrb	r1, [r7, #3]
 8006d6c:	7e3b      	ldrb	r3, [r7, #24]
 8006d6e:	9300      	str	r3, [sp, #0]
 8006d70:	4603      	mov	r3, r0
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	47a0      	blx	r4
}
 8006d76:	bf00      	nop
 8006d78:	370c      	adds	r7, #12
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd90      	pop	{r4, r7, pc}

08006d7e <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8006d7e:	b490      	push	{r4, r7}
 8006d80:	b082      	sub	sp, #8
 8006d82:	af00      	add	r7, sp, #0
 8006d84:	4604      	mov	r4, r0
 8006d86:	4608      	mov	r0, r1
 8006d88:	4611      	mov	r1, r2
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	4623      	mov	r3, r4
 8006d8e:	71fb      	strb	r3, [r7, #7]
 8006d90:	4603      	mov	r3, r0
 8006d92:	71bb      	strb	r3, [r7, #6]
 8006d94:	460b      	mov	r3, r1
 8006d96:	717b      	strb	r3, [r7, #5]
 8006d98:	4613      	mov	r3, r2
 8006d9a:	713b      	strb	r3, [r7, #4]
  if ( v0 < a1 )		// v0 <= a1
 8006d9c:	797a      	ldrb	r2, [r7, #5]
 8006d9e:	79bb      	ldrb	r3, [r7, #6]
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d20d      	bcs.n	8006dc0 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8006da4:	793a      	ldrb	r2, [r7, #4]
 8006da6:	79fb      	ldrb	r3, [r7, #7]
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d901      	bls.n	8006db0 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8006dac:	2301      	movs	r3, #1
 8006dae:	e014      	b.n	8006dda <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8006db0:	797a      	ldrb	r2, [r7, #5]
 8006db2:	793b      	ldrb	r3, [r7, #4]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d901      	bls.n	8006dbc <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8006db8:	2301      	movs	r3, #1
 8006dba:	e00e      	b.n	8006dda <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	e00c      	b.n	8006dda <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8006dc0:	793a      	ldrb	r2, [r7, #4]
 8006dc2:	79fb      	ldrb	r3, [r7, #7]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d907      	bls.n	8006dd8 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8006dc8:	797a      	ldrb	r2, [r7, #5]
 8006dca:	793b      	ldrb	r3, [r7, #4]
 8006dcc:	429a      	cmp	r2, r3
 8006dce:	d901      	bls.n	8006dd4 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e002      	b.n	8006dda <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	e000      	b.n	8006dda <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8006dd8:	2300      	movs	r3, #0
    }
  }
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3708      	adds	r7, #8
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bc90      	pop	{r4, r7}
 8006de2:	4770      	bx	lr

08006de4 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b082      	sub	sp, #8
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	4608      	mov	r0, r1
 8006dee:	4611      	mov	r1, r2
 8006df0:	461a      	mov	r2, r3
 8006df2:	4603      	mov	r3, r0
 8006df4:	70fb      	strb	r3, [r7, #3]
 8006df6:	460b      	mov	r3, r1
 8006df8:	70bb      	strb	r3, [r7, #2]
 8006dfa:	4613      	mov	r3, r2
 8006dfc:	707b      	strb	r3, [r7, #1]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	f893 0043 	ldrb.w	r0, [r3, #67]	@ 0x43
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f893 1044 	ldrb.w	r1, [r3, #68]	@ 0x44
 8006e0a:	7c3b      	ldrb	r3, [r7, #16]
 8006e0c:	78ba      	ldrb	r2, [r7, #2]
 8006e0e:	f7ff ffb6 	bl	8006d7e <u8g2_is_intersection_decision_tree>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d101      	bne.n	8006e1c <u8g2_IsIntersection+0x38>
    return 0; 
 8006e18:	2300      	movs	r3, #0
 8006e1a:	e00a      	b.n	8006e32 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f893 0041 	ldrb.w	r0, [r3, #65]	@ 0x41
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f893 1042 	ldrb.w	r1, [r3, #66]	@ 0x42
 8006e28:	787b      	ldrb	r3, [r7, #1]
 8006e2a:	78fa      	ldrb	r2, [r7, #3]
 8006e2c:	f7ff ffa7 	bl	8006d7e <u8g2_is_intersection_decision_tree>
 8006e30:	4603      	mov	r3, r0
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3708      	adds	r7, #8
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}

08006e3a <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8006e3a:	b480      	push	{r7}
 8006e3c:	b087      	sub	sp, #28
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
 8006e42:	4608      	mov	r0, r1
 8006e44:	4611      	mov	r1, r2
 8006e46:	461a      	mov	r2, r3
 8006e48:	4603      	mov	r3, r0
 8006e4a:	70fb      	strb	r3, [r7, #3]
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	70bb      	strb	r3, [r7, #2]
 8006e50:	4613      	mov	r3, r2
 8006e52:	707b      	strb	r3, [r7, #1]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8006e54:	78bb      	ldrb	r3, [r7, #2]
 8006e56:	74fb      	strb	r3, [r7, #19]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8006e58:	7cfb      	ldrb	r3, [r7, #19]
 8006e5a:	f003 0307 	and.w	r3, r3, #7
 8006e5e:	74fb      	strb	r3, [r7, #19]
  mask = 1;
 8006e60:	2301      	movs	r3, #1
 8006e62:	743b      	strb	r3, [r7, #16]
  mask <<= bit_pos;
 8006e64:	7c3a      	ldrb	r2, [r7, #16]
 8006e66:	7cfb      	ldrb	r3, [r7, #19]
 8006e68:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6c:	743b      	strb	r3, [r7, #16]

  or_mask = 0;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	74bb      	strb	r3, [r7, #18]
  xor_mask = 0;
 8006e72:	2300      	movs	r3, #0
 8006e74:	747b      	strb	r3, [r7, #17]
  if ( u8g2->draw_color <= 1 )
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d801      	bhi.n	8006e84 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8006e80:	7c3b      	ldrb	r3, [r7, #16]
 8006e82:	74bb      	strb	r3, [r7, #18]
  if ( u8g2->draw_color != 1 )
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d001      	beq.n	8006e92 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8006e8e:	7c3b      	ldrb	r3, [r7, #16]
 8006e90:	747b      	strb	r3, [r7, #17]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8006e92:	78bb      	ldrb	r3, [r7, #2]
 8006e94:	81fb      	strh	r3, [r7, #14]
  offset &= ~7;
 8006e96:	89fb      	ldrh	r3, [r7, #14]
 8006e98:	f023 0307 	bic.w	r3, r3, #7
 8006e9c:	81fb      	strh	r3, [r7, #14]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	7c1b      	ldrb	r3, [r3, #16]
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	89fb      	ldrh	r3, [r7, #14]
 8006ea8:	fb13 f302 	smulbb	r3, r3, r2
 8006eac:	81fb      	strh	r3, [r7, #14]
  ptr = u8g2->tile_buf_ptr;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eb2:	617b      	str	r3, [r7, #20]
  ptr += offset;
 8006eb4:	89fb      	ldrh	r3, [r7, #14]
 8006eb6:	697a      	ldr	r2, [r7, #20]
 8006eb8:	4413      	add	r3, r2
 8006eba:	617b      	str	r3, [r7, #20]
  ptr += x;
 8006ebc:	78fb      	ldrb	r3, [r7, #3]
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	617b      	str	r3, [r7, #20]
  
  if ( dir == 0 )
 8006ec4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d117      	bne.n	8006efc <u8g2_ll_hvline_vertical_top_lsb+0xc2>
  {
      do
      {
	*ptr |= or_mask;
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	781a      	ldrb	r2, [r3, #0]
 8006ed0:	7cbb      	ldrb	r3, [r7, #18]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	b2da      	uxtb	r2, r3
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	781a      	ldrb	r2, [r3, #0]
 8006ede:	7c7b      	ldrb	r3, [r7, #17]
 8006ee0:	4053      	eors	r3, r2
 8006ee2:	b2da      	uxtb	r2, r3
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	701a      	strb	r2, [r3, #0]
	ptr++;
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	3301      	adds	r3, #1
 8006eec:	617b      	str	r3, [r7, #20]
	len--;
 8006eee:	787b      	ldrb	r3, [r7, #1]
 8006ef0:	3b01      	subs	r3, #1
 8006ef2:	707b      	strb	r3, [r7, #1]
      } while( len != 0 );
 8006ef4:	787b      	ldrb	r3, [r7, #1]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d1e8      	bne.n	8006ecc <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8006efa:	e039      	b.n	8006f70 <u8g2_ll_hvline_vertical_top_lsb+0x136>
      *ptr |= or_mask;
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	781a      	ldrb	r2, [r3, #0]
 8006f00:	7cbb      	ldrb	r3, [r7, #18]
 8006f02:	4313      	orrs	r3, r2
 8006f04:	b2da      	uxtb	r2, r3
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	781a      	ldrb	r2, [r3, #0]
 8006f0e:	7c7b      	ldrb	r3, [r7, #17]
 8006f10:	4053      	eors	r3, r2
 8006f12:	b2da      	uxtb	r2, r3
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8006f18:	7cfb      	ldrb	r3, [r7, #19]
 8006f1a:	3301      	adds	r3, #1
 8006f1c:	74fb      	strb	r3, [r7, #19]
      bit_pos &= 7;
 8006f1e:	7cfb      	ldrb	r3, [r7, #19]
 8006f20:	f003 0307 	and.w	r3, r3, #7
 8006f24:	74fb      	strb	r3, [r7, #19]
      len--;
 8006f26:	787b      	ldrb	r3, [r7, #1]
 8006f28:	3b01      	subs	r3, #1
 8006f2a:	707b      	strb	r3, [r7, #1]
      if ( bit_pos == 0 )
 8006f2c:	7cfb      	ldrb	r3, [r7, #19]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d115      	bne.n	8006f5e <u8g2_ll_hvline_vertical_top_lsb+0x124>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006f38:	461a      	mov	r2, r3
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	617b      	str	r3, [r7, #20]
	if ( u8g2->draw_color <= 1 )
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006f46:	2b01      	cmp	r3, #1
 8006f48:	d801      	bhi.n	8006f4e <u8g2_ll_hvline_vertical_top_lsb+0x114>
	  or_mask  = 1;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	74bb      	strb	r3, [r7, #18]
	if ( u8g2->draw_color != 1 )
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d008      	beq.n	8006f6a <u8g2_ll_hvline_vertical_top_lsb+0x130>
	  xor_mask = 1;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	747b      	strb	r3, [r7, #17]
 8006f5c:	e005      	b.n	8006f6a <u8g2_ll_hvline_vertical_top_lsb+0x130>
	or_mask <<= 1;
 8006f5e:	7cbb      	ldrb	r3, [r7, #18]
 8006f60:	005b      	lsls	r3, r3, #1
 8006f62:	74bb      	strb	r3, [r7, #18]
	xor_mask <<= 1;
 8006f64:	7c7b      	ldrb	r3, [r7, #17]
 8006f66:	005b      	lsls	r3, r3, #1
 8006f68:	747b      	strb	r3, [r7, #17]
    } while( len != 0 );
 8006f6a:	787b      	ldrb	r3, [r7, #1]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d1c5      	bne.n	8006efc <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8006f70:	bf00      	nop
 8006f72:	371c      	adds	r7, #28
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	60b9      	str	r1, [r7, #8]
 8006f86:	603b      	str	r3, [r7, #0]
 8006f88:	4613      	mov	r3, r2
 8006f8a:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	649a      	str	r2, [r3, #72]	@ 0x48
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	683a      	ldr	r2, [r7, #0]
 8006f96:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	68ba      	ldr	r2, [r7, #8]
 8006f9c:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	79fa      	ldrb	r2, [r7, #7]
 8006fa2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
  u8g2->bitmap_transparency = 0;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
  
  u8g2->draw_color = 1;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  u8g2->is_auto_page_clear = 1;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
  
  u8g2->cb = u8g2_cb;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	69ba      	ldr	r2, [r7, #24]
 8006fd2:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update(u8g2);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	68f8      	ldr	r0, [r7, #12]
 8006fdc:	4798      	blx	r3

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8006fde:	68f8      	ldr	r0, [r7, #12]
 8006fe0:	f7ff fd90 	bl	8006b04 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
#endif
}
 8006fec:	bf00      	nop
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b085      	sub	sp, #20
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007002:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8007004:	7bfb      	ldrb	r3, [r7, #15]
 8007006:	00db      	lsls	r3, r3, #3
 8007008:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_height = t;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	7bfa      	ldrb	r2, [r7, #15]
 800700e:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
  
  t = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	7c1b      	ldrb	r3, [r3, #16]
 8007018:	73fb      	strb	r3, [r7, #15]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 800701a:	7bfb      	ldrb	r3, [r7, #15]
 800701c:	2b1f      	cmp	r3, #31
 800701e:	d901      	bls.n	8007024 <u8g2_update_dimension_common+0x30>
    t = 31;
 8007020:	231f      	movs	r3, #31
 8007022:	73fb      	strb	r3, [r7, #15]
#endif
  t *= 8;
 8007024:	7bfb      	ldrb	r3, [r7, #15]
 8007026:	00db      	lsls	r3, r3, #3
 8007028:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_width = t;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	7bfa      	ldrb	r2, [r7, #15]
 800702e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007038:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 800703a:	7bfb      	ldrb	r3, [r7, #15]
 800703c:	00db      	lsls	r3, r3, #3
 800703e:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_curr_row = t;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	7bfa      	ldrb	r2, [r7, #15]
 8007044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  t = u8g2->tile_buf_height;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800704e:	73fb      	strb	r3, [r7, #15]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8007050:	7bfb      	ldrb	r3, [r7, #15]
 8007052:	687a      	ldr	r2, [r7, #4]
 8007054:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 8007058:	4413      	add	r3, r2
 800705a:	687a      	ldr	r2, [r7, #4]
 800705c:	6812      	ldr	r2, [r2, #0]
 800705e:	7c52      	ldrb	r2, [r2, #17]
 8007060:	4293      	cmp	r3, r2
 8007062:	dd07      	ble.n	8007074 <u8g2_update_dimension_common+0x80>
    t = u8g2_GetU8x8(u8g2)->display_info->tile_height - u8g2->tile_curr_row;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	7c5a      	ldrb	r2, [r3, #17]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8007074:	7bfb      	ldrb	r3, [r7, #15]
 8007076:	00db      	lsls	r3, r3, #3
 8007078:	73fb      	strb	r3, [r7, #15]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  u8g2->buf_y1 = u8g2->buf_y0;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  u8g2->buf_y1 += t;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 8007098:	7bfb      	ldrb	r3, [r7, #15]
 800709a:	4413      	add	r3, r2
 800709c:	b2da      	uxtb	r2, r3
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  
#ifdef U8G2_16BIT
  u8g2->width = u8g2_GetU8x8(u8g2)->display_info->pixel_width;
  u8g2->height = u8g2_GetU8x8(u8g2)->display_info->pixel_height;
#else
  u8g2->width = 240;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	22f0      	movs	r2, #240	@ 0xf0
 80070a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  if ( u8g2_GetU8x8(u8g2)->display_info->pixel_width <= 240 )
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	8a9b      	ldrh	r3, [r3, #20]
 80070b2:	2bf0      	cmp	r3, #240	@ 0xf0
 80070b4:	d806      	bhi.n	80070c4 <u8g2_update_dimension_common+0xd0>
    u8g2->width = u8g2_GetU8x8(u8g2)->display_info->pixel_width;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	8a9b      	ldrh	r3, [r3, #20]
 80070bc:	b2da      	uxtb	r2, r3
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  u8g2->height = u8g2_GetU8x8(u8g2)->display_info->pixel_height;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	8adb      	ldrh	r3, [r3, #22]
 80070ca:	b2da      	uxtb	r2, r3
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
#endif

}
 80070d2:	bf00      	nop
 80070d4:	3714      	adds	r7, #20
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr

080070de <u8g2_update_dimension_r0>:

void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b082      	sub	sp, #8
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f7ff ff84 	bl	8006ff4 <u8g2_update_dimension_common>

  u8g2->user_x0 = 0;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2200      	movs	r2, #0
 80070f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  u8g2->user_x1 = u8g2->pixel_buf_width;	/* pixel_buf_width replaced with width */
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f893 203a 	ldrb.w	r2, [r3, #58]	@ 0x3a
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  
  u8g2->user_y0 = u8g2->buf_y0;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  u8g2->user_y1 = u8g2->buf_y1;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
//  printf("x0=%d x1=%d y0=%d y1=%d\n", 
//      u8g2->user_x0, u8g2->user_x1, u8g2->user_y0, u8g2->user_y1);
}
 8007118:	bf00      	nop
 800711a:	3708      	adds	r7, #8
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}

08007120 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_4dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af02      	add	r7, sp, #8
 8007126:	6078      	str	r0, [r7, #4]
 8007128:	4608      	mov	r0, r1
 800712a:	4611      	mov	r1, r2
 800712c:	461a      	mov	r2, r3
 800712e:	4603      	mov	r3, r0
 8007130:	70fb      	strb	r3, [r7, #3]
 8007132:	460b      	mov	r3, r1
 8007134:	70bb      	strb	r3, [r7, #2]
 8007136:	4613      	mov	r3, r2
 8007138:	707b      	strb	r3, [r7, #1]
  u8g2_draw_hv_line_4dir(u8g2, x, y, len, dir);
 800713a:	7878      	ldrb	r0, [r7, #1]
 800713c:	78ba      	ldrb	r2, [r7, #2]
 800713e:	78f9      	ldrb	r1, [r7, #3]
 8007140:	7c3b      	ldrb	r3, [r7, #16]
 8007142:	9300      	str	r3, [sp, #0]
 8007144:	4603      	mov	r3, r0
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f7ff fda4 	bl	8006c94 <u8g2_draw_hv_line_4dir>
}
 800714c:	bf00      	nop
 800714e:	3708      	adds	r7, #8
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}

08007154 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
}
 8007164:	bf00      	nop
 8007166:	370c      	adds	r7, #12
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr

08007170 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	460b      	mov	r3, r1
 800717a:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 800717c:	78fb      	ldrb	r3, [r7, #3]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d002      	beq.n	8007188 <u8x8_ascii_next+0x18>
 8007182:	78fb      	ldrb	r3, [r7, #3]
 8007184:	2b0a      	cmp	r3, #10
 8007186:	d102      	bne.n	800718e <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8007188:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800718c:	e001      	b.n	8007192 <u8x8_ascii_next+0x22>
  return b;
 800718e:	78fb      	ldrb	r3, [r7, #3]
 8007190:	b29b      	uxth	r3, r3
}
 8007192:	4618      	mov	r0, r3
 8007194:	370c      	adds	r7, #12
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 800719e:	b590      	push	{r4, r7, lr}
 80071a0:	b083      	sub	sp, #12
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
 80071a6:	460b      	mov	r3, r1
 80071a8:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	691c      	ldr	r4, [r3, #16]
 80071ae:	78fa      	ldrb	r2, [r7, #3]
 80071b0:	2300      	movs	r3, #0
 80071b2:	2120      	movs	r1, #32
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	47a0      	blx	r4
 80071b8:	4603      	mov	r3, r0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	370c      	adds	r7, #12
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd90      	pop	{r4, r7, pc}

080071c2 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80071c2:	b590      	push	{r4, r7, lr}
 80071c4:	b085      	sub	sp, #20
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	60f8      	str	r0, [r7, #12]
 80071ca:	460b      	mov	r3, r1
 80071cc:	607a      	str	r2, [r7, #4]
 80071ce:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	691c      	ldr	r4, [r3, #16]
 80071d4:	7afa      	ldrb	r2, [r7, #11]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2117      	movs	r1, #23
 80071da:	68f8      	ldr	r0, [r7, #12]
 80071dc:	47a0      	blx	r4
 80071de:	4603      	mov	r3, r0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3714      	adds	r7, #20
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd90      	pop	{r4, r7, pc}

080071e8 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b082      	sub	sp, #8
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	460b      	mov	r3, r1
 80071f2:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 80071f4:	1cfb      	adds	r3, r7, #3
 80071f6:	461a      	mov	r2, r3
 80071f8:	2101      	movs	r1, #1
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f7ff ffe1 	bl	80071c2 <u8x8_byte_SendBytes>
 8007200:	4603      	mov	r3, r0
}
 8007202:	4618      	mov	r0, r3
 8007204:	3708      	adds	r7, #8
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}

0800720a <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 800720a:	b590      	push	{r4, r7, lr}
 800720c:	b083      	sub	sp, #12
 800720e:	af00      	add	r7, sp, #0
 8007210:	6078      	str	r0, [r7, #4]
 8007212:	460b      	mov	r3, r1
 8007214:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	68dc      	ldr	r4, [r3, #12]
 800721a:	78fa      	ldrb	r2, [r7, #3]
 800721c:	2300      	movs	r3, #0
 800721e:	2115      	movs	r1, #21
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	47a0      	blx	r4
 8007224:	4603      	mov	r3, r0
}
 8007226:	4618      	mov	r0, r3
 8007228:	370c      	adds	r7, #12
 800722a:	46bd      	mov	sp, r7
 800722c:	bd90      	pop	{r4, r7, pc}

0800722e <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 800722e:	b590      	push	{r4, r7, lr}
 8007230:	b083      	sub	sp, #12
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
 8007236:	460b      	mov	r3, r1
 8007238:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	68dc      	ldr	r4, [r3, #12]
 800723e:	78fa      	ldrb	r2, [r7, #3]
 8007240:	2300      	movs	r3, #0
 8007242:	2116      	movs	r1, #22
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	47a0      	blx	r4
 8007248:	4603      	mov	r3, r0
}
 800724a:	4618      	mov	r0, r3
 800724c:	370c      	adds	r7, #12
 800724e:	46bd      	mov	sp, r7
 8007250:	bd90      	pop	{r4, r7, pc}

08007252 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8007252:	b590      	push	{r4, r7, lr}
 8007254:	b085      	sub	sp, #20
 8007256:	af00      	add	r7, sp, #0
 8007258:	60f8      	str	r0, [r7, #12]
 800725a:	460b      	mov	r3, r1
 800725c:	607a      	str	r2, [r7, #4]
 800725e:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	68dc      	ldr	r4, [r3, #12]
 8007264:	7afa      	ldrb	r2, [r7, #11]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2117      	movs	r1, #23
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	47a0      	blx	r4
 800726e:	4603      	mov	r3, r0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3714      	adds	r7, #20
 8007274:	46bd      	mov	sp, r7
 8007276:	bd90      	pop	{r4, r7, pc}

08007278 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8007278:	b590      	push	{r4, r7, lr}
 800727a:	b083      	sub	sp, #12
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	68dc      	ldr	r4, [r3, #12]
 8007284:	2300      	movs	r3, #0
 8007286:	2200      	movs	r2, #0
 8007288:	2118      	movs	r1, #24
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	47a0      	blx	r4
 800728e:	4603      	mov	r3, r0
}
 8007290:	4618      	mov	r0, r3
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	bd90      	pop	{r4, r7, pc}

08007298 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8007298:	b590      	push	{r4, r7, lr}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	68dc      	ldr	r4, [r3, #12]
 80072a4:	2300      	movs	r3, #0
 80072a6:	2200      	movs	r2, #0
 80072a8:	2119      	movs	r1, #25
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	47a0      	blx	r4
 80072ae:	4603      	mov	r3, r0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd90      	pop	{r4, r7, pc}

080072b8 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 80072b8:	b590      	push	{r4, r7, lr}
 80072ba:	b085      	sub	sp, #20
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	73fb      	strb	r3, [r7, #15]
    data++;
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	3301      	adds	r3, #1
 80072cc:	603b      	str	r3, [r7, #0]
    switch( cmd )
 80072ce:	7bfb      	ldrb	r3, [r7, #15]
 80072d0:	2bfe      	cmp	r3, #254	@ 0xfe
 80072d2:	d031      	beq.n	8007338 <u8x8_cad_SendSequence+0x80>
 80072d4:	2bfe      	cmp	r3, #254	@ 0xfe
 80072d6:	dc3d      	bgt.n	8007354 <u8x8_cad_SendSequence+0x9c>
 80072d8:	2b19      	cmp	r3, #25
 80072da:	dc3b      	bgt.n	8007354 <u8x8_cad_SendSequence+0x9c>
 80072dc:	2b18      	cmp	r3, #24
 80072de:	da23      	bge.n	8007328 <u8x8_cad_SendSequence+0x70>
 80072e0:	2b16      	cmp	r3, #22
 80072e2:	dc02      	bgt.n	80072ea <u8x8_cad_SendSequence+0x32>
 80072e4:	2b15      	cmp	r3, #21
 80072e6:	da03      	bge.n	80072f0 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 80072e8:	e034      	b.n	8007354 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 80072ea:	2b17      	cmp	r3, #23
 80072ec:	d00e      	beq.n	800730c <u8x8_cad_SendSequence+0x54>
	return;
 80072ee:	e031      	b.n	8007354 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	781b      	ldrb	r3, [r3, #0]
 80072f4:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	68dc      	ldr	r4, [r3, #12]
 80072fa:	7bba      	ldrb	r2, [r7, #14]
 80072fc:	7bf9      	ldrb	r1, [r7, #15]
 80072fe:	2300      	movs	r3, #0
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	47a0      	blx	r4
	  data++;
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	3301      	adds	r3, #1
 8007308:	603b      	str	r3, [r7, #0]
	  break;
 800730a:	e022      	b.n	8007352 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	781b      	ldrb	r3, [r3, #0]
 8007310:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8007312:	f107 030e 	add.w	r3, r7, #14
 8007316:	461a      	mov	r2, r3
 8007318:	2101      	movs	r1, #1
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f7ff ff99 	bl	8007252 <u8x8_cad_SendData>
	  data++;
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	3301      	adds	r3, #1
 8007324:	603b      	str	r3, [r7, #0]
	  break;
 8007326:	e014      	b.n	8007352 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	68dc      	ldr	r4, [r3, #12]
 800732c:	7bf9      	ldrb	r1, [r7, #15]
 800732e:	2300      	movs	r3, #0
 8007330:	2200      	movs	r2, #0
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	47a0      	blx	r4
	  break;
 8007336:	e00c      	b.n	8007352 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 800733e:	7bbb      	ldrb	r3, [r7, #14]
 8007340:	461a      	mov	r2, r3
 8007342:	2129      	movs	r1, #41	@ 0x29
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f000 f9cb 	bl	80076e0 <u8x8_gpio_call>
	  data++;
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	3301      	adds	r3, #1
 800734e:	603b      	str	r3, [r7, #0]
	  break;
 8007350:	bf00      	nop
    cmd = *data;
 8007352:	e7b6      	b.n	80072c2 <u8x8_cad_SendSequence+0xa>
	return;
 8007354:	bf00      	nop
    }
  }
}
 8007356:	3714      	adds	r7, #20
 8007358:	46bd      	mov	sp, r7
 800735a:	bd90      	pop	{r4, r7, pc}

0800735c <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800735c:	b590      	push	{r4, r7, lr}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	607b      	str	r3, [r7, #4]
 8007366:	460b      	mov	r3, r1
 8007368:	72fb      	strb	r3, [r7, #11]
 800736a:	4613      	mov	r3, r2
 800736c:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 800736e:	7afb      	ldrb	r3, [r7, #11]
 8007370:	3b14      	subs	r3, #20
 8007372:	2b05      	cmp	r3, #5
 8007374:	d82f      	bhi.n	80073d6 <u8x8_cad_001+0x7a>
 8007376:	a201      	add	r2, pc, #4	@ (adr r2, 800737c <u8x8_cad_001+0x20>)
 8007378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737c:	080073c5 	.word	0x080073c5
 8007380:	08007395 	.word	0x08007395
 8007384:	080073a9 	.word	0x080073a9
 8007388:	080073bd 	.word	0x080073bd
 800738c:	080073c5 	.word	0x080073c5
 8007390:	080073c5 	.word	0x080073c5
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8007394:	2100      	movs	r1, #0
 8007396:	68f8      	ldr	r0, [r7, #12]
 8007398:	f7ff ff01 	bl	800719e <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 800739c:	7abb      	ldrb	r3, [r7, #10]
 800739e:	4619      	mov	r1, r3
 80073a0:	68f8      	ldr	r0, [r7, #12]
 80073a2:	f7ff ff21 	bl	80071e8 <u8x8_byte_SendByte>
      break;
 80073a6:	e018      	b.n	80073da <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 80073a8:	2100      	movs	r1, #0
 80073aa:	68f8      	ldr	r0, [r7, #12]
 80073ac:	f7ff fef7 	bl	800719e <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 80073b0:	7abb      	ldrb	r3, [r7, #10]
 80073b2:	4619      	mov	r1, r3
 80073b4:	68f8      	ldr	r0, [r7, #12]
 80073b6:	f7ff ff17 	bl	80071e8 <u8x8_byte_SendByte>
      break;
 80073ba:	e00e      	b.n	80073da <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 80073bc:	2101      	movs	r1, #1
 80073be:	68f8      	ldr	r0, [r7, #12]
 80073c0:	f7ff feed 	bl	800719e <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	691c      	ldr	r4, [r3, #16]
 80073c8:	7aba      	ldrb	r2, [r7, #10]
 80073ca:	7af9      	ldrb	r1, [r7, #11]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	68f8      	ldr	r0, [r7, #12]
 80073d0:	47a0      	blx	r4
 80073d2:	4603      	mov	r3, r0
 80073d4:	e002      	b.n	80073dc <u8x8_cad_001+0x80>
    default:
      return 0;
 80073d6:	2300      	movs	r3, #0
 80073d8:	e000      	b.n	80073dc <u8x8_cad_001+0x80>
  }
  return 1;
 80073da:	2301      	movs	r3, #1
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3714      	adds	r7, #20
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd90      	pop	{r4, r7, pc}

080073e4 <u8x8_d_ssd1309_generic>:
};



static uint8_t u8x8_d_ssd1309_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b086      	sub	sp, #24
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	60f8      	str	r0, [r7, #12]
 80073ec:	607b      	str	r3, [r7, #4]
 80073ee:	460b      	mov	r3, r1
 80073f0:	72fb      	strb	r3, [r7, #11]
 80073f2:	4613      	mov	r3, r2
 80073f4:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 80073f6:	7afb      	ldrb	r3, [r7, #11]
 80073f8:	2b0f      	cmp	r3, #15
 80073fa:	d006      	beq.n	800740a <u8x8_d_ssd1309_generic+0x26>
 80073fc:	2b0f      	cmp	r3, #15
 80073fe:	dc62      	bgt.n	80074c6 <u8x8_d_ssd1309_generic+0xe2>
 8007400:	2b0b      	cmp	r3, #11
 8007402:	d043      	beq.n	800748c <u8x8_d_ssd1309_generic+0xa8>
 8007404:	2b0e      	cmp	r3, #14
 8007406:	d04e      	beq.n	80074a6 <u8x8_d_ssd1309_generic+0xc2>
 8007408:	e05d      	b.n	80074c6 <u8x8_d_ssd1309_generic+0xe2>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 800740a:	68f8      	ldr	r0, [r7, #12]
 800740c:	f7ff ff34 	bl	8007278 <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	795b      	ldrb	r3, [r3, #5]
 8007414:	75fb      	strb	r3, [r7, #23]
      x *= 8;
 8007416:	7dfb      	ldrb	r3, [r7, #23]
 8007418:	00db      	lsls	r3, r3, #3
 800741a:	75fb      	strb	r3, [r7, #23]
      x += u8x8->x_offset;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	7f9a      	ldrb	r2, [r3, #30]
 8007420:	7dfb      	ldrb	r3, [r7, #23]
 8007422:	4413      	add	r3, r2
 8007424:	75fb      	strb	r3, [r7, #23]
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8007426:	7dfb      	ldrb	r3, [r7, #23]
 8007428:	091b      	lsrs	r3, r3, #4
 800742a:	b2db      	uxtb	r3, r3
 800742c:	f043 0310 	orr.w	r3, r3, #16
 8007430:	b2db      	uxtb	r3, r3
 8007432:	4619      	mov	r1, r3
 8007434:	68f8      	ldr	r0, [r7, #12]
 8007436:	f7ff fee8 	bl	800720a <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));
 800743a:	7dfb      	ldrb	r3, [r7, #23]
 800743c:	f003 030f 	and.w	r3, r3, #15
 8007440:	b2db      	uxtb	r3, r3
 8007442:	4619      	mov	r1, r3
 8007444:	68f8      	ldr	r0, [r7, #12]
 8007446:	f7ff fef2 	bl	800722e <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos)   );
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	799b      	ldrb	r3, [r3, #6]
 800744e:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8007452:	b2db      	uxtb	r3, r3
 8007454:	4619      	mov	r1, r3
 8007456:	68f8      	ldr	r0, [r7, #12]
 8007458:	f7ff fee9 	bl	800722e <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	791b      	ldrb	r3, [r3, #4]
 8007460:	75bb      	strb	r3, [r7, #22]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8007468:	7dbb      	ldrb	r3, [r7, #22]
 800746a:	00db      	lsls	r3, r3, #3
 800746c:	b2db      	uxtb	r3, r3
 800746e:	693a      	ldr	r2, [r7, #16]
 8007470:	4619      	mov	r1, r3
 8007472:	68f8      	ldr	r0, [r7, #12]
 8007474:	f7ff feed 	bl	8007252 <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 8007478:	7abb      	ldrb	r3, [r7, #10]
 800747a:	3b01      	subs	r3, #1
 800747c:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 800747e:	7abb      	ldrb	r3, [r7, #10]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1eb      	bne.n	800745c <u8x8_d_ssd1309_generic+0x78>
      
      u8x8_cad_EndTransfer(u8x8);
 8007484:	68f8      	ldr	r0, [r7, #12]
 8007486:	f7ff ff07 	bl	8007298 <u8x8_cad_EndTransfer>
      break;
 800748a:	e01e      	b.n	80074ca <u8x8_d_ssd1309_generic+0xe6>
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 800748c:	7abb      	ldrb	r3, [r7, #10]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d104      	bne.n	800749c <u8x8_d_ssd1309_generic+0xb8>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_powersave0_seq);
 8007492:	4910      	ldr	r1, [pc, #64]	@ (80074d4 <u8x8_d_ssd1309_generic+0xf0>)
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f7ff ff0f 	bl	80072b8 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_powersave1_seq);
      break;
 800749a:	e016      	b.n	80074ca <u8x8_d_ssd1309_generic+0xe6>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_powersave1_seq);
 800749c:	490e      	ldr	r1, [pc, #56]	@ (80074d8 <u8x8_d_ssd1309_generic+0xf4>)
 800749e:	68f8      	ldr	r0, [r7, #12]
 80074a0:	f7ff ff0a 	bl	80072b8 <u8x8_cad_SendSequence>
      break;
 80074a4:	e011      	b.n	80074ca <u8x8_d_ssd1309_generic+0xe6>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 80074a6:	68f8      	ldr	r0, [r7, #12]
 80074a8:	f7ff fee6 	bl	8007278 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 80074ac:	2181      	movs	r1, #129	@ 0x81
 80074ae:	68f8      	ldr	r0, [r7, #12]
 80074b0:	f7ff feab 	bl	800720a <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1309 has range from 0 to 255 */
 80074b4:	7abb      	ldrb	r3, [r7, #10]
 80074b6:	4619      	mov	r1, r3
 80074b8:	68f8      	ldr	r0, [r7, #12]
 80074ba:	f7ff feb8 	bl	800722e <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 80074be:	68f8      	ldr	r0, [r7, #12]
 80074c0:	f7ff feea 	bl	8007298 <u8x8_cad_EndTransfer>
      break;
 80074c4:	e001      	b.n	80074ca <u8x8_d_ssd1309_generic+0xe6>
#endif
    default:
      return 0;
 80074c6:	2300      	movs	r3, #0
 80074c8:	e000      	b.n	80074cc <u8x8_d_ssd1309_generic+0xe8>
  }
  return 1;
 80074ca:	2301      	movs	r3, #1
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3718      	adds	r7, #24
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}
 80074d4:	08014af8 	.word	0x08014af8
 80074d8:	08014b00 	.word	0x08014b00

080074dc <u8x8_d_ssd1309_128x64_noname0>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_ssd1309_128x64_noname0(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	607b      	str	r3, [r7, #4]
 80074e6:	460b      	mov	r3, r1
 80074e8:	72fb      	strb	r3, [r7, #11]
 80074ea:	4613      	mov	r3, r2
 80074ec:	72bb      	strb	r3, [r7, #10]
    
  if ( u8x8_d_ssd1309_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 80074ee:	7aba      	ldrb	r2, [r7, #10]
 80074f0:	7af9      	ldrb	r1, [r7, #11]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	68f8      	ldr	r0, [r7, #12]
 80074f6:	f7ff ff75 	bl	80073e4 <u8x8_d_ssd1309_generic>
 80074fa:	4603      	mov	r3, r0
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d001      	beq.n	8007504 <u8x8_d_ssd1309_128x64_noname0+0x28>
    return 1;
 8007500:	2301      	movs	r3, #1
 8007502:	e030      	b.n	8007566 <u8x8_d_ssd1309_128x64_noname0+0x8a>
  
  switch(msg)
 8007504:	7afb      	ldrb	r3, [r7, #11]
 8007506:	2b0d      	cmp	r3, #13
 8007508:	d006      	beq.n	8007518 <u8x8_d_ssd1309_128x64_noname0+0x3c>
 800750a:	2b0d      	cmp	r3, #13
 800750c:	dc28      	bgt.n	8007560 <u8x8_d_ssd1309_128x64_noname0+0x84>
 800750e:	2b09      	cmp	r3, #9
 8007510:	d021      	beq.n	8007556 <u8x8_d_ssd1309_128x64_noname0+0x7a>
 8007512:	2b0a      	cmp	r3, #10
 8007514:	d017      	beq.n	8007546 <u8x8_d_ssd1309_128x64_noname0+0x6a>
 8007516:	e023      	b.n	8007560 <u8x8_d_ssd1309_128x64_noname0+0x84>
  {
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 8007518:	7abb      	ldrb	r3, [r7, #10]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d109      	bne.n	8007532 <u8x8_d_ssd1309_128x64_noname0+0x56>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_128x64_flip0_seq);
 800751e:	4914      	ldr	r1, [pc, #80]	@ (8007570 <u8x8_d_ssd1309_128x64_noname0+0x94>)
 8007520:	68f8      	ldr	r0, [r7, #12]
 8007522:	f7ff fec9 	bl	80072b8 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	7c9a      	ldrb	r2, [r3, #18]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	779a      	strb	r2, [r3, #30]
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_128x64_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 8007530:	e018      	b.n	8007564 <u8x8_d_ssd1309_128x64_noname0+0x88>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_128x64_flip1_seq);
 8007532:	4910      	ldr	r1, [pc, #64]	@ (8007574 <u8x8_d_ssd1309_128x64_noname0+0x98>)
 8007534:	68f8      	ldr	r0, [r7, #12]
 8007536:	f7ff febf 	bl	80072b8 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	7cda      	ldrb	r2, [r3, #19]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	779a      	strb	r2, [r3, #30]
      break;
 8007544:	e00e      	b.n	8007564 <u8x8_d_ssd1309_128x64_noname0+0x88>
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8007546:	68f8      	ldr	r0, [r7, #12]
 8007548:	f000 f82d 	bl	80075a6 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_128x64_noname_init_seq);    
 800754c:	490a      	ldr	r1, [pc, #40]	@ (8007578 <u8x8_d_ssd1309_128x64_noname0+0x9c>)
 800754e:	68f8      	ldr	r0, [r7, #12]
 8007550:	f7ff feb2 	bl	80072b8 <u8x8_cad_SendSequence>
      break;
 8007554:	e006      	b.n	8007564 <u8x8_d_ssd1309_128x64_noname0+0x88>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1309_128x64_noname0_display_info);
 8007556:	4909      	ldr	r1, [pc, #36]	@ (800757c <u8x8_d_ssd1309_128x64_noname0+0xa0>)
 8007558:	68f8      	ldr	r0, [r7, #12]
 800755a:	f000 f811 	bl	8007580 <u8x8_d_helper_display_setup_memory>
      break;
 800755e:	e001      	b.n	8007564 <u8x8_d_ssd1309_128x64_noname0+0x88>
    default:
      return 0;
 8007560:	2300      	movs	r3, #0
 8007562:	e000      	b.n	8007566 <u8x8_d_ssd1309_128x64_noname0+0x8a>
  }
  return 1;
 8007564:	2301      	movs	r3, #1
}
 8007566:	4618      	mov	r0, r3
 8007568:	3710      	adds	r7, #16
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
 800756e:	bf00      	nop
 8007570:	08014b08 	.word	0x08014b08
 8007574:	08014b10 	.word	0x08014b10
 8007578:	08014b18 	.word	0x08014b18
 800757c:	08014b44 	.word	0x08014b44

08007580 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	683a      	ldr	r2, [r7, #0]
 800758e:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	7c9a      	ldrb	r2, [r3, #18]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	779a      	strb	r2, [r3, #30]
}
 800759a:	bf00      	nop
 800759c:	370c      	adds	r7, #12
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr

080075a6 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 80075a6:	b590      	push	{r4, r7, lr}
 80075a8:	b083      	sub	sp, #12
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	695c      	ldr	r4, [r3, #20]
 80075b2:	2300      	movs	r3, #0
 80075b4:	2200      	movs	r2, #0
 80075b6:	2128      	movs	r1, #40	@ 0x28
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	68dc      	ldr	r4, [r3, #12]
 80075c0:	2300      	movs	r3, #0
 80075c2:	2200      	movs	r2, #0
 80075c4:	2114      	movs	r1, #20
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 80075ca:	2201      	movs	r2, #1
 80075cc:	214b      	movs	r1, #75	@ 0x4b
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 f886 	bl	80076e0 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	791b      	ldrb	r3, [r3, #4]
 80075da:	461a      	mov	r2, r3
 80075dc:	2129      	movs	r1, #41	@ 0x29
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 f87e 	bl	80076e0 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 80075e4:	2200      	movs	r2, #0
 80075e6:	214b      	movs	r1, #75	@ 0x4b
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f000 f879 	bl	80076e0 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	791b      	ldrb	r3, [r3, #4]
 80075f4:	461a      	mov	r2, r3
 80075f6:	2129      	movs	r1, #41	@ 0x29
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f000 f871 	bl	80076e0 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80075fe:	2201      	movs	r2, #1
 8007600:	214b      	movs	r1, #75	@ 0x4b
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f000 f86c 	bl	80076e0 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	795b      	ldrb	r3, [r3, #5]
 800760e:	461a      	mov	r2, r3
 8007610:	2129      	movs	r1, #41	@ 0x29
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 f864 	bl	80076e0 <u8x8_gpio_call>
}    
 8007618:	bf00      	nop
 800761a:	370c      	adds	r7, #12
 800761c:	46bd      	mov	sp, r7
 800761e:	bd90      	pop	{r4, r7, pc}

08007620 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8007620:	b590      	push	{r4, r7, lr}
 8007622:	b085      	sub	sp, #20
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	4608      	mov	r0, r1
 800762a:	4611      	mov	r1, r2
 800762c:	461a      	mov	r2, r3
 800762e:	4603      	mov	r3, r0
 8007630:	70fb      	strb	r3, [r7, #3]
 8007632:	460b      	mov	r3, r1
 8007634:	70bb      	strb	r3, [r7, #2]
 8007636:	4613      	mov	r3, r2
 8007638:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 800763a:	78fb      	ldrb	r3, [r7, #3]
 800763c:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 800763e:	78bb      	ldrb	r3, [r7, #2]
 8007640:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8007642:	787b      	ldrb	r3, [r7, #1]
 8007644:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8007646:	6a3b      	ldr	r3, [r7, #32]
 8007648:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	689c      	ldr	r4, [r3, #8]
 800764e:	f107 0308 	add.w	r3, r7, #8
 8007652:	2201      	movs	r2, #1
 8007654:	210f      	movs	r1, #15
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	47a0      	blx	r4
 800765a:	4603      	mov	r3, r0
}
 800765c:	4618      	mov	r0, r3
 800765e:	3714      	adds	r7, #20
 8007660:	46bd      	mov	sp, r7
 8007662:	bd90      	pop	{r4, r7, pc}

08007664 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8007664:	b590      	push	{r4, r7, lr}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	689c      	ldr	r4, [r3, #8]
 8007670:	2300      	movs	r3, #0
 8007672:	2200      	movs	r2, #0
 8007674:	2109      	movs	r1, #9
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	47a0      	blx	r4
}
 800767a:	bf00      	nop
 800767c:	370c      	adds	r7, #12
 800767e:	46bd      	mov	sp, r7
 8007680:	bd90      	pop	{r4, r7, pc}

08007682 <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8007682:	b590      	push	{r4, r7, lr}
 8007684:	b083      	sub	sp, #12
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	689c      	ldr	r4, [r3, #8]
 800768e:	2300      	movs	r3, #0
 8007690:	2200      	movs	r2, #0
 8007692:	210a      	movs	r1, #10
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	47a0      	blx	r4
}
 8007698:	bf00      	nop
 800769a:	370c      	adds	r7, #12
 800769c:	46bd      	mov	sp, r7
 800769e:	bd90      	pop	{r4, r7, pc}

080076a0 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 80076a0:	b590      	push	{r4, r7, lr}
 80076a2:	b083      	sub	sp, #12
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	460b      	mov	r3, r1
 80076aa:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	689c      	ldr	r4, [r3, #8]
 80076b0:	78fa      	ldrb	r2, [r7, #3]
 80076b2:	2300      	movs	r3, #0
 80076b4:	210b      	movs	r1, #11
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	47a0      	blx	r4
}
 80076ba:	bf00      	nop
 80076bc:	370c      	adds	r7, #12
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd90      	pop	{r4, r7, pc}

080076c2 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 80076c2:	b590      	push	{r4, r7, lr}
 80076c4:	b083      	sub	sp, #12
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	689c      	ldr	r4, [r3, #8]
 80076ce:	2300      	movs	r3, #0
 80076d0:	2200      	movs	r2, #0
 80076d2:	2110      	movs	r1, #16
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	47a0      	blx	r4
}
 80076d8:	bf00      	nop
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd90      	pop	{r4, r7, pc}

080076e0 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80076e0:	b590      	push	{r4, r7, lr}
 80076e2:	b083      	sub	sp, #12
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	460b      	mov	r3, r1
 80076ea:	70fb      	strb	r3, [r7, #3]
 80076ec:	4613      	mov	r3, r2
 80076ee:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	695c      	ldr	r4, [r3, #20]
 80076f4:	78ba      	ldrb	r2, [r7, #2]
 80076f6:	78f9      	ldrb	r1, [r7, #3]
 80076f8:	2300      	movs	r3, #0
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	47a0      	blx	r4
}
 80076fe:	bf00      	nop
 8007700:	370c      	adds	r7, #12
 8007702:	46bd      	mov	sp, r7
 8007704:	bd90      	pop	{r4, r7, pc}

08007706 <u8x8_dummy_cb>:


#include "u8x8.h"

uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8007706:	b480      	push	{r7}
 8007708:	b085      	sub	sp, #20
 800770a:	af00      	add	r7, sp, #0
 800770c:	60f8      	str	r0, [r7, #12]
 800770e:	607b      	str	r3, [r7, #4]
 8007710:	460b      	mov	r3, r1
 8007712:	72fb      	strb	r3, [r7, #11]
 8007714:	4613      	mov	r3, r2
 8007716:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3714      	adds	r7, #20
 800771e:	46bd      	mov	sp, r7
 8007720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007724:	4770      	bx	lr
	...

08007728 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8007728:	b480      	push	{r7}
 800772a:	b083      	sub	sp, #12
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a11      	ldr	r2, [pc, #68]	@ (8007780 <u8x8_SetupDefaults+0x58>)
 800773a:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a10      	ldr	r2, [pc, #64]	@ (8007780 <u8x8_SetupDefaults+0x58>)
 8007740:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a0e      	ldr	r2, [pc, #56]	@ (8007780 <u8x8_SetupDefaults+0x58>)
 8007746:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a0d      	ldr	r2, [pc, #52]	@ (8007780 <u8x8_SetupDefaults+0x58>)
 800774c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2200      	movs	r2, #0
 8007752:	77da      	strb	r2, [r3, #31]
    u8x8->device_address = 0;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    u8x8->i2c_address = 255;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	22ff      	movs	r2, #255	@ 0xff
 8007768:	f883 2020 	strb.w	r2, [r3, #32]
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	22ff      	movs	r2, #255	@ 0xff
 8007770:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8007774:	bf00      	nop
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr
 8007780:	08007707 	.word	0x08007707

08007784 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	607a      	str	r2, [r7, #4]
 8007790:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8007792:	68f8      	ldr	r0, [r7, #12]
 8007794:	f7ff ffc8 	bl	8007728 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	68ba      	ldr	r2, [r7, #8]
 800779c:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	687a      	ldr	r2, [r7, #4]
 80077a2:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	683a      	ldr	r2, [r7, #0]
 80077a8:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	69ba      	ldr	r2, [r7, #24]
 80077ae:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 80077b0:	68f8      	ldr	r0, [r7, #12]
 80077b2:	f7ff ff57 	bl	8007664 <u8x8_SetupMemory>
}
 80077b6:	bf00      	nop
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
	...

080077c0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80077c6:	463b      	mov	r3, r7
 80077c8:	2200      	movs	r2, #0
 80077ca:	601a      	str	r2, [r3, #0]
 80077cc:	605a      	str	r2, [r3, #4]
 80077ce:	609a      	str	r2, [r3, #8]
 80077d0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80077d2:	4b21      	ldr	r3, [pc, #132]	@ (8007858 <MX_ADC1_Init+0x98>)
 80077d4:	4a21      	ldr	r2, [pc, #132]	@ (800785c <MX_ADC1_Init+0x9c>)
 80077d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80077d8:	4b1f      	ldr	r3, [pc, #124]	@ (8007858 <MX_ADC1_Init+0x98>)
 80077da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80077de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80077e0:	4b1d      	ldr	r3, [pc, #116]	@ (8007858 <MX_ADC1_Init+0x98>)
 80077e2:	2200      	movs	r2, #0
 80077e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80077e6:	4b1c      	ldr	r3, [pc, #112]	@ (8007858 <MX_ADC1_Init+0x98>)
 80077e8:	2200      	movs	r2, #0
 80077ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80077ec:	4b1a      	ldr	r3, [pc, #104]	@ (8007858 <MX_ADC1_Init+0x98>)
 80077ee:	2200      	movs	r2, #0
 80077f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80077f2:	4b19      	ldr	r3, [pc, #100]	@ (8007858 <MX_ADC1_Init+0x98>)
 80077f4:	2200      	movs	r2, #0
 80077f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80077fa:	4b17      	ldr	r3, [pc, #92]	@ (8007858 <MX_ADC1_Init+0x98>)
 80077fc:	2200      	movs	r2, #0
 80077fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007800:	4b15      	ldr	r3, [pc, #84]	@ (8007858 <MX_ADC1_Init+0x98>)
 8007802:	4a17      	ldr	r2, [pc, #92]	@ (8007860 <MX_ADC1_Init+0xa0>)
 8007804:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007806:	4b14      	ldr	r3, [pc, #80]	@ (8007858 <MX_ADC1_Init+0x98>)
 8007808:	2200      	movs	r2, #0
 800780a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800780c:	4b12      	ldr	r3, [pc, #72]	@ (8007858 <MX_ADC1_Init+0x98>)
 800780e:	2201      	movs	r2, #1
 8007810:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8007812:	4b11      	ldr	r3, [pc, #68]	@ (8007858 <MX_ADC1_Init+0x98>)
 8007814:	2200      	movs	r2, #0
 8007816:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800781a:	4b0f      	ldr	r3, [pc, #60]	@ (8007858 <MX_ADC1_Init+0x98>)
 800781c:	2201      	movs	r2, #1
 800781e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007820:	480d      	ldr	r0, [pc, #52]	@ (8007858 <MX_ADC1_Init+0x98>)
 8007822:	f001 f8ed 	bl	8008a00 <HAL_ADC_Init>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d001      	beq.n	8007830 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800782c:	f000 fb40 	bl	8007eb0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8007830:	2300      	movs	r3, #0
 8007832:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8007834:	2301      	movs	r3, #1
 8007836:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8007838:	2307      	movs	r3, #7
 800783a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800783c:	463b      	mov	r3, r7
 800783e:	4619      	mov	r1, r3
 8007840:	4805      	ldr	r0, [pc, #20]	@ (8007858 <MX_ADC1_Init+0x98>)
 8007842:	f001 fcf3 	bl	800922c <HAL_ADC_ConfigChannel>
 8007846:	4603      	mov	r3, r0
 8007848:	2b00      	cmp	r3, #0
 800784a:	d001      	beq.n	8007850 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800784c:	f000 fb30 	bl	8007eb0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8007850:	bf00      	nop
 8007852:	3710      	adds	r7, #16
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}
 8007858:	20003b50 	.word	0x20003b50
 800785c:	40012000 	.word	0x40012000
 8007860:	0f000001 	.word	0x0f000001

08007864 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b084      	sub	sp, #16
 8007868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800786a:	463b      	mov	r3, r7
 800786c:	2200      	movs	r2, #0
 800786e:	601a      	str	r2, [r3, #0]
 8007870:	605a      	str	r2, [r3, #4]
 8007872:	609a      	str	r2, [r3, #8]
 8007874:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8007876:	4b30      	ldr	r3, [pc, #192]	@ (8007938 <MX_ADC2_Init+0xd4>)
 8007878:	4a30      	ldr	r2, [pc, #192]	@ (800793c <MX_ADC2_Init+0xd8>)
 800787a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800787c:	4b2e      	ldr	r3, [pc, #184]	@ (8007938 <MX_ADC2_Init+0xd4>)
 800787e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007882:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8007884:	4b2c      	ldr	r3, [pc, #176]	@ (8007938 <MX_ADC2_Init+0xd4>)
 8007886:	2200      	movs	r2, #0
 8007888:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800788a:	4b2b      	ldr	r3, [pc, #172]	@ (8007938 <MX_ADC2_Init+0xd4>)
 800788c:	2201      	movs	r2, #1
 800788e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8007890:	4b29      	ldr	r3, [pc, #164]	@ (8007938 <MX_ADC2_Init+0xd4>)
 8007892:	2200      	movs	r2, #0
 8007894:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8007896:	4b28      	ldr	r3, [pc, #160]	@ (8007938 <MX_ADC2_Init+0xd4>)
 8007898:	2200      	movs	r2, #0
 800789a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800789e:	4b26      	ldr	r3, [pc, #152]	@ (8007938 <MX_ADC2_Init+0xd4>)
 80078a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 80078a6:	4b24      	ldr	r3, [pc, #144]	@ (8007938 <MX_ADC2_Init+0xd4>)
 80078a8:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80078ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80078ae:	4b22      	ldr	r3, [pc, #136]	@ (8007938 <MX_ADC2_Init+0xd4>)
 80078b0:	2200      	movs	r2, #0
 80078b2:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 80078b4:	4b20      	ldr	r3, [pc, #128]	@ (8007938 <MX_ADC2_Init+0xd4>)
 80078b6:	2203      	movs	r2, #3
 80078b8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80078ba:	4b1f      	ldr	r3, [pc, #124]	@ (8007938 <MX_ADC2_Init+0xd4>)
 80078bc:	2200      	movs	r2, #0
 80078be:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80078c2:	4b1d      	ldr	r3, [pc, #116]	@ (8007938 <MX_ADC2_Init+0xd4>)
 80078c4:	2200      	movs	r2, #0
 80078c6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80078c8:	481b      	ldr	r0, [pc, #108]	@ (8007938 <MX_ADC2_Init+0xd4>)
 80078ca:	f001 f899 	bl	8008a00 <HAL_ADC_Init>
 80078ce:	4603      	mov	r3, r0
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d001      	beq.n	80078d8 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 80078d4:	f000 faec 	bl	8007eb0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80078d8:	2304      	movs	r3, #4
 80078da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80078dc:	2301      	movs	r3, #1
 80078de:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 80078e0:	2305      	movs	r3, #5
 80078e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80078e4:	463b      	mov	r3, r7
 80078e6:	4619      	mov	r1, r3
 80078e8:	4813      	ldr	r0, [pc, #76]	@ (8007938 <MX_ADC2_Init+0xd4>)
 80078ea:	f001 fc9f 	bl	800922c <HAL_ADC_ConfigChannel>
 80078ee:	4603      	mov	r3, r0
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d001      	beq.n	80078f8 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 80078f4:	f000 fadc 	bl	8007eb0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80078f8:	2305      	movs	r3, #5
 80078fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80078fc:	2302      	movs	r3, #2
 80078fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007900:	463b      	mov	r3, r7
 8007902:	4619      	mov	r1, r3
 8007904:	480c      	ldr	r0, [pc, #48]	@ (8007938 <MX_ADC2_Init+0xd4>)
 8007906:	f001 fc91 	bl	800922c <HAL_ADC_ConfigChannel>
 800790a:	4603      	mov	r3, r0
 800790c:	2b00      	cmp	r3, #0
 800790e:	d001      	beq.n	8007914 <MX_ADC2_Init+0xb0>
  {
    Error_Handler();
 8007910:	f000 face 	bl	8007eb0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8007914:	2306      	movs	r3, #6
 8007916:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8007918:	2303      	movs	r3, #3
 800791a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800791c:	463b      	mov	r3, r7
 800791e:	4619      	mov	r1, r3
 8007920:	4805      	ldr	r0, [pc, #20]	@ (8007938 <MX_ADC2_Init+0xd4>)
 8007922:	f001 fc83 	bl	800922c <HAL_ADC_ConfigChannel>
 8007926:	4603      	mov	r3, r0
 8007928:	2b00      	cmp	r3, #0
 800792a:	d001      	beq.n	8007930 <MX_ADC2_Init+0xcc>
  {
    Error_Handler();
 800792c:	f000 fac0 	bl	8007eb0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8007930:	bf00      	nop
 8007932:	3710      	adds	r7, #16
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}
 8007938:	20003b98 	.word	0x20003b98
 800793c:	40012100 	.word	0x40012100

08007940 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b08c      	sub	sp, #48	@ 0x30
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007948:	f107 031c 	add.w	r3, r7, #28
 800794c:	2200      	movs	r2, #0
 800794e:	601a      	str	r2, [r3, #0]
 8007950:	605a      	str	r2, [r3, #4]
 8007952:	609a      	str	r2, [r3, #8]
 8007954:	60da      	str	r2, [r3, #12]
 8007956:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a4e      	ldr	r2, [pc, #312]	@ (8007a98 <HAL_ADC_MspInit+0x158>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d130      	bne.n	80079c4 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8007962:	2300      	movs	r3, #0
 8007964:	61bb      	str	r3, [r7, #24]
 8007966:	4b4d      	ldr	r3, [pc, #308]	@ (8007a9c <HAL_ADC_MspInit+0x15c>)
 8007968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800796a:	4a4c      	ldr	r2, [pc, #304]	@ (8007a9c <HAL_ADC_MspInit+0x15c>)
 800796c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007970:	6453      	str	r3, [r2, #68]	@ 0x44
 8007972:	4b4a      	ldr	r3, [pc, #296]	@ (8007a9c <HAL_ADC_MspInit+0x15c>)
 8007974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800797a:	61bb      	str	r3, [r7, #24]
 800797c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800797e:	2300      	movs	r3, #0
 8007980:	617b      	str	r3, [r7, #20]
 8007982:	4b46      	ldr	r3, [pc, #280]	@ (8007a9c <HAL_ADC_MspInit+0x15c>)
 8007984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007986:	4a45      	ldr	r2, [pc, #276]	@ (8007a9c <HAL_ADC_MspInit+0x15c>)
 8007988:	f043 0301 	orr.w	r3, r3, #1
 800798c:	6313      	str	r3, [r2, #48]	@ 0x30
 800798e:	4b43      	ldr	r3, [pc, #268]	@ (8007a9c <HAL_ADC_MspInit+0x15c>)
 8007990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007992:	f003 0301 	and.w	r3, r3, #1
 8007996:	617b      	str	r3, [r7, #20]
 8007998:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = ADC1_0_LevelSensor_Pin;
 800799a:	2301      	movs	r3, #1
 800799c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800799e:	2303      	movs	r3, #3
 80079a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079a2:	2300      	movs	r3, #0
 80079a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ADC1_0_LevelSensor_GPIO_Port, &GPIO_InitStruct);
 80079a6:	f107 031c 	add.w	r3, r7, #28
 80079aa:	4619      	mov	r1, r3
 80079ac:	483c      	ldr	r0, [pc, #240]	@ (8007aa0 <HAL_ADC_MspInit+0x160>)
 80079ae:	f002 fb5b 	bl	800a068 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80079b2:	2200      	movs	r2, #0
 80079b4:	2105      	movs	r1, #5
 80079b6:	2012      	movs	r0, #18
 80079b8:	f001 ff9a 	bl	80098f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80079bc:	2012      	movs	r0, #18
 80079be:	f001 ffb3 	bl	8009928 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80079c2:	e065      	b.n	8007a90 <HAL_ADC_MspInit+0x150>
  else if(adcHandle->Instance==ADC2)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a36      	ldr	r2, [pc, #216]	@ (8007aa4 <HAL_ADC_MspInit+0x164>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d160      	bne.n	8007a90 <HAL_ADC_MspInit+0x150>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80079ce:	2300      	movs	r3, #0
 80079d0:	613b      	str	r3, [r7, #16]
 80079d2:	4b32      	ldr	r3, [pc, #200]	@ (8007a9c <HAL_ADC_MspInit+0x15c>)
 80079d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079d6:	4a31      	ldr	r2, [pc, #196]	@ (8007a9c <HAL_ADC_MspInit+0x15c>)
 80079d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80079dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80079de:	4b2f      	ldr	r3, [pc, #188]	@ (8007a9c <HAL_ADC_MspInit+0x15c>)
 80079e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079e6:	613b      	str	r3, [r7, #16]
 80079e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80079ea:	2300      	movs	r3, #0
 80079ec:	60fb      	str	r3, [r7, #12]
 80079ee:	4b2b      	ldr	r3, [pc, #172]	@ (8007a9c <HAL_ADC_MspInit+0x15c>)
 80079f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079f2:	4a2a      	ldr	r2, [pc, #168]	@ (8007a9c <HAL_ADC_MspInit+0x15c>)
 80079f4:	f043 0301 	orr.w	r3, r3, #1
 80079f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80079fa:	4b28      	ldr	r3, [pc, #160]	@ (8007a9c <HAL_ADC_MspInit+0x15c>)
 80079fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079fe:	f003 0301 	and.w	r3, r3, #1
 8007a02:	60fb      	str	r3, [r7, #12]
 8007a04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8007a06:	2370      	movs	r3, #112	@ 0x70
 8007a08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a12:	f107 031c 	add.w	r3, r7, #28
 8007a16:	4619      	mov	r1, r3
 8007a18:	4821      	ldr	r0, [pc, #132]	@ (8007aa0 <HAL_ADC_MspInit+0x160>)
 8007a1a:	f002 fb25 	bl	800a068 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8007a1e:	4b22      	ldr	r3, [pc, #136]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a20:	4a22      	ldr	r2, [pc, #136]	@ (8007aac <HAL_ADC_MspInit+0x16c>)
 8007a22:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8007a24:	4b20      	ldr	r3, [pc, #128]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a26:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007a2a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007a2c:	4b1e      	ldr	r3, [pc, #120]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a2e:	2200      	movs	r2, #0
 8007a30:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8007a32:	4b1d      	ldr	r3, [pc, #116]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a34:	2200      	movs	r2, #0
 8007a36:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8007a38:	4b1b      	ldr	r3, [pc, #108]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007a3e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007a40:	4b19      	ldr	r3, [pc, #100]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007a46:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007a48:	4b17      	ldr	r3, [pc, #92]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007a4e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8007a50:	4b15      	ldr	r3, [pc, #84]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007a56:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8007a58:	4b13      	ldr	r3, [pc, #76]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007a5e:	4b12      	ldr	r3, [pc, #72]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a60:	2200      	movs	r2, #0
 8007a62:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8007a64:	4810      	ldr	r0, [pc, #64]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a66:	f001 ff6d 	bl	8009944 <HAL_DMA_Init>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d001      	beq.n	8007a74 <HAL_ADC_MspInit+0x134>
      Error_Handler();
 8007a70:	f000 fa1e 	bl	8007eb0 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a0c      	ldr	r2, [pc, #48]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a78:	639a      	str	r2, [r3, #56]	@ 0x38
 8007a7a:	4a0b      	ldr	r2, [pc, #44]	@ (8007aa8 <HAL_ADC_MspInit+0x168>)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8007a80:	2200      	movs	r2, #0
 8007a82:	2105      	movs	r1, #5
 8007a84:	2012      	movs	r0, #18
 8007a86:	f001 ff33 	bl	80098f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8007a8a:	2012      	movs	r0, #18
 8007a8c:	f001 ff4c 	bl	8009928 <HAL_NVIC_EnableIRQ>
}
 8007a90:	bf00      	nop
 8007a92:	3730      	adds	r7, #48	@ 0x30
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}
 8007a98:	40012000 	.word	0x40012000
 8007a9c:	40023800 	.word	0x40023800
 8007aa0:	40020000 	.word	0x40020000
 8007aa4:	40012100 	.word	0x40012100
 8007aa8:	20003be0 	.word	0x20003be0
 8007aac:	40026440 	.word	0x40026440

08007ab0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	607b      	str	r3, [r7, #4]
 8007aba:	4b0c      	ldr	r3, [pc, #48]	@ (8007aec <MX_DMA_Init+0x3c>)
 8007abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007abe:	4a0b      	ldr	r2, [pc, #44]	@ (8007aec <MX_DMA_Init+0x3c>)
 8007ac0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8007ac6:	4b09      	ldr	r3, [pc, #36]	@ (8007aec <MX_DMA_Init+0x3c>)
 8007ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ace:	607b      	str	r3, [r7, #4]
 8007ad0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	2105      	movs	r1, #5
 8007ad6:	203a      	movs	r0, #58	@ 0x3a
 8007ad8:	f001 ff0a 	bl	80098f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8007adc:	203a      	movs	r0, #58	@ 0x3a
 8007ade:	f001 ff23 	bl	8009928 <HAL_NVIC_EnableIRQ>

}
 8007ae2:	bf00      	nop
 8007ae4:	3708      	adds	r7, #8
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	40023800 	.word	0x40023800

08007af0 <MX_FREERTOS_Init>:
#include "main.h"
#include "app_main.hpp"

void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

void MX_FREERTOS_Init(void) {
 8007af0:	b580      	push	{r7, lr}
 8007af2:	af00      	add	r7, sp, #0


	app_mainC();
 8007af4:	f7fa fb6e 	bl	80021d4 <app_mainC>
    vTaskStartScheduler();
 8007af8:	f007 fbce 	bl	800f298 <vTaskStartScheduler>
}
 8007afc:	bf00      	nop
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b08c      	sub	sp, #48	@ 0x30
 8007b04:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b06:	f107 031c 	add.w	r3, r7, #28
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	601a      	str	r2, [r3, #0]
 8007b0e:	605a      	str	r2, [r3, #4]
 8007b10:	609a      	str	r2, [r3, #8]
 8007b12:	60da      	str	r2, [r3, #12]
 8007b14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007b16:	2300      	movs	r3, #0
 8007b18:	61bb      	str	r3, [r7, #24]
 8007b1a:	4b54      	ldr	r3, [pc, #336]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b1e:	4a53      	ldr	r2, [pc, #332]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b20:	f043 0304 	orr.w	r3, r3, #4
 8007b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b26:	4b51      	ldr	r3, [pc, #324]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b2a:	f003 0304 	and.w	r3, r3, #4
 8007b2e:	61bb      	str	r3, [r7, #24]
 8007b30:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007b32:	2300      	movs	r3, #0
 8007b34:	617b      	str	r3, [r7, #20]
 8007b36:	4b4d      	ldr	r3, [pc, #308]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b3a:	4a4c      	ldr	r2, [pc, #304]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b42:	4b4a      	ldr	r3, [pc, #296]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b4a:	617b      	str	r3, [r7, #20]
 8007b4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b4e:	2300      	movs	r3, #0
 8007b50:	613b      	str	r3, [r7, #16]
 8007b52:	4b46      	ldr	r3, [pc, #280]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b56:	4a45      	ldr	r2, [pc, #276]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b58:	f043 0301 	orr.w	r3, r3, #1
 8007b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b5e:	4b43      	ldr	r3, [pc, #268]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b62:	f003 0301 	and.w	r3, r3, #1
 8007b66:	613b      	str	r3, [r7, #16]
 8007b68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	60fb      	str	r3, [r7, #12]
 8007b6e:	4b3f      	ldr	r3, [pc, #252]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b72:	4a3e      	ldr	r2, [pc, #248]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b74:	f043 0310 	orr.w	r3, r3, #16
 8007b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b7a:	4b3c      	ldr	r3, [pc, #240]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b7e:	f003 0310 	and.w	r3, r3, #16
 8007b82:	60fb      	str	r3, [r7, #12]
 8007b84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007b86:	2300      	movs	r3, #0
 8007b88:	60bb      	str	r3, [r7, #8]
 8007b8a:	4b38      	ldr	r3, [pc, #224]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b8e:	4a37      	ldr	r2, [pc, #220]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b90:	f043 0302 	orr.w	r3, r3, #2
 8007b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b96:	4b35      	ldr	r3, [pc, #212]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b9a:	f003 0302 	and.w	r3, r3, #2
 8007b9e:	60bb      	str	r3, [r7, #8]
 8007ba0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	607b      	str	r3, [r7, #4]
 8007ba6:	4b31      	ldr	r3, [pc, #196]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007baa:	4a30      	ldr	r2, [pc, #192]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007bac:	f043 0308 	orr.w	r3, r3, #8
 8007bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8007bb2:	4b2e      	ldr	r3, [pc, #184]	@ (8007c6c <MX_GPIO_Init+0x16c>)
 8007bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bb6:	f003 0308 	and.w	r3, r3, #8
 8007bba:	607b      	str	r3, [r7, #4]
 8007bbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(alive_led_GPIO_Port, alive_led_Pin, GPIO_PIN_RESET);
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	2102      	movs	r1, #2
 8007bc2:	482b      	ldr	r0, [pc, #172]	@ (8007c70 <MX_GPIO_Init+0x170>)
 8007bc4:	f002 fbec 	bl	800a3a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DE_GPIO_Port, DE_Pin, GPIO_PIN_RESET);
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007bce:	4829      	ldr	r0, [pc, #164]	@ (8007c74 <MX_GPIO_Init+0x174>)
 8007bd0:	f002 fbe6 	bl	800a3a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DISPLAY_DC_Pin|DISPLAY_RES_Pin, GPIO_PIN_RESET);
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 8007bda:	4827      	ldr	r0, [pc, #156]	@ (8007c78 <MX_GPIO_Init+0x178>)
 8007bdc:	f002 fbe0 	bl	800a3a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Relay_cont_Pin|DISPLAY_CS_Pin, GPIO_PIN_RESET);
 8007be0:	2200      	movs	r2, #0
 8007be2:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8007be6:	4825      	ldr	r0, [pc, #148]	@ (8007c7c <MX_GPIO_Init+0x17c>)
 8007be8:	f002 fbda 	bl	800a3a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = alive_led_Pin;
 8007bec:	2302      	movs	r3, #2
 8007bee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(alive_led_GPIO_Port, &GPIO_InitStruct);
 8007bfc:	f107 031c 	add.w	r3, r7, #28
 8007c00:	4619      	mov	r1, r3
 8007c02:	481b      	ldr	r0, [pc, #108]	@ (8007c70 <MX_GPIO_Init+0x170>)
 8007c04:	f002 fa30 	bl	800a068 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DE_Pin;
 8007c08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c12:	2300      	movs	r3, #0
 8007c14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c16:	2300      	movs	r3, #0
 8007c18:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DE_GPIO_Port, &GPIO_InitStruct);
 8007c1a:	f107 031c 	add.w	r3, r7, #28
 8007c1e:	4619      	mov	r1, r3
 8007c20:	4814      	ldr	r0, [pc, #80]	@ (8007c74 <MX_GPIO_Init+0x174>)
 8007c22:	f002 fa21 	bl	800a068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DISPLAY_DC_Pin|DISPLAY_RES_Pin;
 8007c26:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8007c2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c30:	2300      	movs	r3, #0
 8007c32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c34:	2300      	movs	r3, #0
 8007c36:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c38:	f107 031c 	add.w	r3, r7, #28
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	480e      	ldr	r0, [pc, #56]	@ (8007c78 <MX_GPIO_Init+0x178>)
 8007c40:	f002 fa12 	bl	800a068 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = Relay_cont_Pin|DISPLAY_CS_Pin;
 8007c44:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007c48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c52:	2300      	movs	r3, #0
 8007c54:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007c56:	f107 031c 	add.w	r3, r7, #28
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	4807      	ldr	r0, [pc, #28]	@ (8007c7c <MX_GPIO_Init+0x17c>)
 8007c5e:	f002 fa03 	bl	800a068 <HAL_GPIO_Init>

}
 8007c62:	bf00      	nop
 8007c64:	3730      	adds	r7, #48	@ 0x30
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}
 8007c6a:	bf00      	nop
 8007c6c:	40023800 	.word	0x40023800
 8007c70:	40020000 	.word	0x40020000
 8007c74:	40021000 	.word	0x40021000
 8007c78:	40020400 	.word	0x40020400
 8007c7c:	40020c00 	.word	0x40020c00

08007c80 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8007c84:	4b12      	ldr	r3, [pc, #72]	@ (8007cd0 <MX_I2C1_Init+0x50>)
 8007c86:	4a13      	ldr	r2, [pc, #76]	@ (8007cd4 <MX_I2C1_Init+0x54>)
 8007c88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8007c8a:	4b11      	ldr	r3, [pc, #68]	@ (8007cd0 <MX_I2C1_Init+0x50>)
 8007c8c:	4a12      	ldr	r2, [pc, #72]	@ (8007cd8 <MX_I2C1_Init+0x58>)
 8007c8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8007c90:	4b0f      	ldr	r3, [pc, #60]	@ (8007cd0 <MX_I2C1_Init+0x50>)
 8007c92:	2200      	movs	r2, #0
 8007c94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8007c96:	4b0e      	ldr	r3, [pc, #56]	@ (8007cd0 <MX_I2C1_Init+0x50>)
 8007c98:	2200      	movs	r2, #0
 8007c9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8007cd0 <MX_I2C1_Init+0x50>)
 8007c9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007ca2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8007cd0 <MX_I2C1_Init+0x50>)
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8007caa:	4b09      	ldr	r3, [pc, #36]	@ (8007cd0 <MX_I2C1_Init+0x50>)
 8007cac:	2200      	movs	r2, #0
 8007cae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007cb0:	4b07      	ldr	r3, [pc, #28]	@ (8007cd0 <MX_I2C1_Init+0x50>)
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007cb6:	4b06      	ldr	r3, [pc, #24]	@ (8007cd0 <MX_I2C1_Init+0x50>)
 8007cb8:	2200      	movs	r2, #0
 8007cba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8007cbc:	4804      	ldr	r0, [pc, #16]	@ (8007cd0 <MX_I2C1_Init+0x50>)
 8007cbe:	f002 fba3 	bl	800a408 <HAL_I2C_Init>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d001      	beq.n	8007ccc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8007cc8:	f000 f8f2 	bl	8007eb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8007ccc:	bf00      	nop
 8007cce:	bd80      	pop	{r7, pc}
 8007cd0:	20003c40 	.word	0x20003c40
 8007cd4:	40005400 	.word	0x40005400
 8007cd8:	000186a0 	.word	0x000186a0

08007cdc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b08a      	sub	sp, #40	@ 0x28
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ce4:	f107 0314 	add.w	r3, r7, #20
 8007ce8:	2200      	movs	r2, #0
 8007cea:	601a      	str	r2, [r3, #0]
 8007cec:	605a      	str	r2, [r3, #4]
 8007cee:	609a      	str	r2, [r3, #8]
 8007cf0:	60da      	str	r2, [r3, #12]
 8007cf2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a19      	ldr	r2, [pc, #100]	@ (8007d60 <HAL_I2C_MspInit+0x84>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d12c      	bne.n	8007d58 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007cfe:	2300      	movs	r3, #0
 8007d00:	613b      	str	r3, [r7, #16]
 8007d02:	4b18      	ldr	r3, [pc, #96]	@ (8007d64 <HAL_I2C_MspInit+0x88>)
 8007d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d06:	4a17      	ldr	r2, [pc, #92]	@ (8007d64 <HAL_I2C_MspInit+0x88>)
 8007d08:	f043 0302 	orr.w	r3, r3, #2
 8007d0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8007d0e:	4b15      	ldr	r3, [pc, #84]	@ (8007d64 <HAL_I2C_MspInit+0x88>)
 8007d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d12:	f003 0302 	and.w	r3, r3, #2
 8007d16:	613b      	str	r3, [r7, #16]
 8007d18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007d1a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007d1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007d20:	2312      	movs	r3, #18
 8007d22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d24:	2300      	movs	r3, #0
 8007d26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d28:	2303      	movs	r3, #3
 8007d2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007d2c:	2304      	movs	r3, #4
 8007d2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007d30:	f107 0314 	add.w	r3, r7, #20
 8007d34:	4619      	mov	r1, r3
 8007d36:	480c      	ldr	r0, [pc, #48]	@ (8007d68 <HAL_I2C_MspInit+0x8c>)
 8007d38:	f002 f996 	bl	800a068 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	60fb      	str	r3, [r7, #12]
 8007d40:	4b08      	ldr	r3, [pc, #32]	@ (8007d64 <HAL_I2C_MspInit+0x88>)
 8007d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d44:	4a07      	ldr	r2, [pc, #28]	@ (8007d64 <HAL_I2C_MspInit+0x88>)
 8007d46:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8007d4c:	4b05      	ldr	r3, [pc, #20]	@ (8007d64 <HAL_I2C_MspInit+0x88>)
 8007d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d54:	60fb      	str	r3, [r7, #12]
 8007d56:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8007d58:	bf00      	nop
 8007d5a:	3728      	adds	r7, #40	@ 0x28
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}
 8007d60:	40005400 	.word	0x40005400
 8007d64:	40023800 	.word	0x40023800
 8007d68:	40020400 	.word	0x40020400

08007d6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007d70:	f000 fde0 	bl	8008934 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007d74:	f000 f81e 	bl	8007db4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007d78:	f7ff fec2 	bl	8007b00 <MX_GPIO_Init>
  MX_DMA_Init();
 8007d7c:	f7ff fe98 	bl	8007ab0 <MX_DMA_Init>
  MX_ADC1_Init();
 8007d80:	f7ff fd1e 	bl	80077c0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8007d84:	f7ff ff7c 	bl	8007c80 <MX_I2C1_Init>
  MX_RTC_Init();
 8007d88:	f000 f898 	bl	8007ebc <MX_RTC_Init>
  MX_UART4_Init();
 8007d8c:	f000 fba8 	bl	80084e0 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8007d90:	f000 fbd0 	bl	8008534 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8007d94:	f000 fbf8 	bl	8008588 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8007d98:	f000 fc20 	bl	80085dc <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8007d9c:	f000 fc48 	bl	8008630 <MX_USART6_UART_Init>
  MX_ADC2_Init();
 8007da0:	f7ff fd60 	bl	8007864 <MX_ADC2_Init>
  MX_TIM8_Init();
 8007da4:	f000 fb2a 	bl	80083fc <MX_TIM8_Init>
  MX_SPI2_Init();
 8007da8:	f000 f8d8 	bl	8007f5c <MX_SPI2_Init>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
#endif
  MX_FREERTOS_Init();
 8007dac:	f7ff fea0 	bl	8007af0 <MX_FREERTOS_Init>
  while (1)
 8007db0:	bf00      	nop
 8007db2:	e7fd      	b.n	8007db0 <main+0x44>

08007db4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b094      	sub	sp, #80	@ 0x50
 8007db8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007dba:	f107 0320 	add.w	r3, r7, #32
 8007dbe:	2230      	movs	r2, #48	@ 0x30
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f009 ff53 	bl	8011c6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007dc8:	f107 030c 	add.w	r3, r7, #12
 8007dcc:	2200      	movs	r2, #0
 8007dce:	601a      	str	r2, [r3, #0]
 8007dd0:	605a      	str	r2, [r3, #4]
 8007dd2:	609a      	str	r2, [r3, #8]
 8007dd4:	60da      	str	r2, [r3, #12]
 8007dd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007dd8:	2300      	movs	r3, #0
 8007dda:	60bb      	str	r3, [r7, #8]
 8007ddc:	4b29      	ldr	r3, [pc, #164]	@ (8007e84 <SystemClock_Config+0xd0>)
 8007dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007de0:	4a28      	ldr	r2, [pc, #160]	@ (8007e84 <SystemClock_Config+0xd0>)
 8007de2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007de6:	6413      	str	r3, [r2, #64]	@ 0x40
 8007de8:	4b26      	ldr	r3, [pc, #152]	@ (8007e84 <SystemClock_Config+0xd0>)
 8007dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007df0:	60bb      	str	r3, [r7, #8]
 8007df2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007df4:	2300      	movs	r3, #0
 8007df6:	607b      	str	r3, [r7, #4]
 8007df8:	4b23      	ldr	r3, [pc, #140]	@ (8007e88 <SystemClock_Config+0xd4>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a22      	ldr	r2, [pc, #136]	@ (8007e88 <SystemClock_Config+0xd4>)
 8007dfe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007e02:	6013      	str	r3, [r2, #0]
 8007e04:	4b20      	ldr	r3, [pc, #128]	@ (8007e88 <SystemClock_Config+0xd4>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e0c:	607b      	str	r3, [r7, #4]
 8007e0e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8007e10:	230a      	movs	r3, #10
 8007e12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007e14:	2301      	movs	r3, #1
 8007e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007e18:	2310      	movs	r3, #16
 8007e1a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007e20:	2302      	movs	r3, #2
 8007e22:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007e24:	2300      	movs	r3, #0
 8007e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8007e28:	2308      	movs	r3, #8
 8007e2a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8007e2c:	23a8      	movs	r3, #168	@ 0xa8
 8007e2e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007e30:	2302      	movs	r3, #2
 8007e32:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8007e34:	2304      	movs	r3, #4
 8007e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007e38:	f107 0320 	add.w	r3, r7, #32
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f003 fc0b 	bl	800b658 <HAL_RCC_OscConfig>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d001      	beq.n	8007e4c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8007e48:	f000 f832 	bl	8007eb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007e4c:	230f      	movs	r3, #15
 8007e4e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007e50:	2302      	movs	r3, #2
 8007e52:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007e54:	2300      	movs	r3, #0
 8007e56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007e58:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8007e5c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007e5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007e62:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8007e64:	f107 030c 	add.w	r3, r7, #12
 8007e68:	2105      	movs	r1, #5
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f003 fe6c 	bl	800bb48 <HAL_RCC_ClockConfig>
 8007e70:	4603      	mov	r3, r0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d001      	beq.n	8007e7a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8007e76:	f000 f81b 	bl	8007eb0 <Error_Handler>
  }
}
 8007e7a:	bf00      	nop
 8007e7c:	3750      	adds	r7, #80	@ 0x50
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	bf00      	nop
 8007e84:	40023800 	.word	0x40023800
 8007e88:	40007000 	.word	0x40007000

08007e8c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b082      	sub	sp, #8
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a04      	ldr	r2, [pc, #16]	@ (8007eac <HAL_TIM_PeriodElapsedCallback+0x20>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d101      	bne.n	8007ea2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8007e9e:	f000 fd6b 	bl	8008978 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007ea2:	bf00      	nop
 8007ea4:	3708      	adds	r7, #8
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}
 8007eaa:	bf00      	nop
 8007eac:	40000400 	.word	0x40000400

08007eb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007eb4:	b672      	cpsid	i
}
 8007eb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007eb8:	bf00      	nop
 8007eba:	e7fd      	b.n	8007eb8 <Error_Handler+0x8>

08007ebc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8007ec0:	4b0f      	ldr	r3, [pc, #60]	@ (8007f00 <MX_RTC_Init+0x44>)
 8007ec2:	4a10      	ldr	r2, [pc, #64]	@ (8007f04 <MX_RTC_Init+0x48>)
 8007ec4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8007ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8007f00 <MX_RTC_Init+0x44>)
 8007ec8:	2200      	movs	r2, #0
 8007eca:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8007ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8007f00 <MX_RTC_Init+0x44>)
 8007ece:	227f      	movs	r2, #127	@ 0x7f
 8007ed0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8007ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8007f00 <MX_RTC_Init+0x44>)
 8007ed4:	22ff      	movs	r2, #255	@ 0xff
 8007ed6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8007ed8:	4b09      	ldr	r3, [pc, #36]	@ (8007f00 <MX_RTC_Init+0x44>)
 8007eda:	2200      	movs	r2, #0
 8007edc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8007ede:	4b08      	ldr	r3, [pc, #32]	@ (8007f00 <MX_RTC_Init+0x44>)
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8007ee4:	4b06      	ldr	r3, [pc, #24]	@ (8007f00 <MX_RTC_Init+0x44>)
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8007eea:	4805      	ldr	r0, [pc, #20]	@ (8007f00 <MX_RTC_Init+0x44>)
 8007eec:	f004 f920 	bl	800c130 <HAL_RTC_Init>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d001      	beq.n	8007efa <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8007ef6:	f7ff ffdb 	bl	8007eb0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8007efa:	bf00      	nop
 8007efc:	bd80      	pop	{r7, pc}
 8007efe:	bf00      	nop
 8007f00:	20003c94 	.word	0x20003c94
 8007f04:	40002800 	.word	0x40002800

08007f08 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b086      	sub	sp, #24
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007f10:	f107 0308 	add.w	r3, r7, #8
 8007f14:	2200      	movs	r2, #0
 8007f16:	601a      	str	r2, [r3, #0]
 8007f18:	605a      	str	r2, [r3, #4]
 8007f1a:	609a      	str	r2, [r3, #8]
 8007f1c:	60da      	str	r2, [r3, #12]
  if(rtcHandle->Instance==RTC)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a0c      	ldr	r2, [pc, #48]	@ (8007f54 <HAL_RTC_MspInit+0x4c>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d111      	bne.n	8007f4c <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007f28:	2302      	movs	r3, #2
 8007f2a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8007f2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007f30:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007f32:	f107 0308 	add.w	r3, r7, #8
 8007f36:	4618      	mov	r0, r3
 8007f38:	f004 f818 	bl	800bf6c <HAL_RCCEx_PeriphCLKConfig>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d001      	beq.n	8007f46 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8007f42:	f7ff ffb5 	bl	8007eb0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007f46:	4b04      	ldr	r3, [pc, #16]	@ (8007f58 <HAL_RTC_MspInit+0x50>)
 8007f48:	2201      	movs	r2, #1
 8007f4a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8007f4c:	bf00      	nop
 8007f4e:	3718      	adds	r7, #24
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}
 8007f54:	40002800 	.word	0x40002800
 8007f58:	42470e3c 	.word	0x42470e3c

08007f5c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8007f60:	4b17      	ldr	r3, [pc, #92]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007f62:	4a18      	ldr	r2, [pc, #96]	@ (8007fc4 <MX_SPI2_Init+0x68>)
 8007f64:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8007f66:	4b16      	ldr	r3, [pc, #88]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007f68:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8007f6c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8007f6e:	4b14      	ldr	r3, [pc, #80]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007f70:	2200      	movs	r2, #0
 8007f72:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8007f74:	4b12      	ldr	r3, [pc, #72]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007f76:	2200      	movs	r2, #0
 8007f78:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8007f7a:	4b11      	ldr	r3, [pc, #68]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007f7c:	2202      	movs	r2, #2
 8007f7e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007f80:	4b0f      	ldr	r3, [pc, #60]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007f82:	2201      	movs	r2, #1
 8007f84:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007f86:	4b0e      	ldr	r3, [pc, #56]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007f88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007f8c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8007f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007f90:	2228      	movs	r2, #40	@ 0x28
 8007f92:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007f94:	4b0a      	ldr	r3, [pc, #40]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007f96:	2200      	movs	r2, #0
 8007f98:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8007f9a:	4b09      	ldr	r3, [pc, #36]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007fa0:	4b07      	ldr	r3, [pc, #28]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8007fa6:	4b06      	ldr	r3, [pc, #24]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007fa8:	220a      	movs	r2, #10
 8007faa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007fac:	4804      	ldr	r0, [pc, #16]	@ (8007fc0 <MX_SPI2_Init+0x64>)
 8007fae:	f004 fa8f 	bl	800c4d0 <HAL_SPI_Init>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d001      	beq.n	8007fbc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8007fb8:	f7ff ff7a 	bl	8007eb0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8007fbc:	bf00      	nop
 8007fbe:	bd80      	pop	{r7, pc}
 8007fc0:	20003cb4 	.word	0x20003cb4
 8007fc4:	40003800 	.word	0x40003800

08007fc8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b08a      	sub	sp, #40	@ 0x28
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fd0:	f107 0314 	add.w	r3, r7, #20
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	601a      	str	r2, [r3, #0]
 8007fd8:	605a      	str	r2, [r3, #4]
 8007fda:	609a      	str	r2, [r3, #8]
 8007fdc:	60da      	str	r2, [r3, #12]
 8007fde:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a19      	ldr	r2, [pc, #100]	@ (800804c <HAL_SPI_MspInit+0x84>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d12c      	bne.n	8008044 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007fea:	2300      	movs	r3, #0
 8007fec:	613b      	str	r3, [r7, #16]
 8007fee:	4b18      	ldr	r3, [pc, #96]	@ (8008050 <HAL_SPI_MspInit+0x88>)
 8007ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ff2:	4a17      	ldr	r2, [pc, #92]	@ (8008050 <HAL_SPI_MspInit+0x88>)
 8007ff4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007ff8:	6413      	str	r3, [r2, #64]	@ 0x40
 8007ffa:	4b15      	ldr	r3, [pc, #84]	@ (8008050 <HAL_SPI_MspInit+0x88>)
 8007ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ffe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008002:	613b      	str	r3, [r7, #16]
 8008004:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008006:	2300      	movs	r3, #0
 8008008:	60fb      	str	r3, [r7, #12]
 800800a:	4b11      	ldr	r3, [pc, #68]	@ (8008050 <HAL_SPI_MspInit+0x88>)
 800800c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800800e:	4a10      	ldr	r2, [pc, #64]	@ (8008050 <HAL_SPI_MspInit+0x88>)
 8008010:	f043 0302 	orr.w	r3, r3, #2
 8008014:	6313      	str	r3, [r2, #48]	@ 0x30
 8008016:	4b0e      	ldr	r3, [pc, #56]	@ (8008050 <HAL_SPI_MspInit+0x88>)
 8008018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800801a:	f003 0302 	and.w	r3, r3, #2
 800801e:	60fb      	str	r3, [r7, #12]
 8008020:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8008022:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8008026:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008028:	2302      	movs	r3, #2
 800802a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800802c:	2300      	movs	r3, #0
 800802e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008030:	2303      	movs	r3, #3
 8008032:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8008034:	2305      	movs	r3, #5
 8008036:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008038:	f107 0314 	add.w	r3, r7, #20
 800803c:	4619      	mov	r1, r3
 800803e:	4805      	ldr	r0, [pc, #20]	@ (8008054 <HAL_SPI_MspInit+0x8c>)
 8008040:	f002 f812 	bl	800a068 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8008044:	bf00      	nop
 8008046:	3728      	adds	r7, #40	@ 0x28
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}
 800804c:	40003800 	.word	0x40003800
 8008050:	40023800 	.word	0x40023800
 8008054:	40020400 	.word	0x40020400

08008058 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800805e:	2300      	movs	r3, #0
 8008060:	607b      	str	r3, [r7, #4]
 8008062:	4b12      	ldr	r3, [pc, #72]	@ (80080ac <HAL_MspInit+0x54>)
 8008064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008066:	4a11      	ldr	r2, [pc, #68]	@ (80080ac <HAL_MspInit+0x54>)
 8008068:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800806c:	6453      	str	r3, [r2, #68]	@ 0x44
 800806e:	4b0f      	ldr	r3, [pc, #60]	@ (80080ac <HAL_MspInit+0x54>)
 8008070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008072:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008076:	607b      	str	r3, [r7, #4]
 8008078:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800807a:	2300      	movs	r3, #0
 800807c:	603b      	str	r3, [r7, #0]
 800807e:	4b0b      	ldr	r3, [pc, #44]	@ (80080ac <HAL_MspInit+0x54>)
 8008080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008082:	4a0a      	ldr	r2, [pc, #40]	@ (80080ac <HAL_MspInit+0x54>)
 8008084:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008088:	6413      	str	r3, [r2, #64]	@ 0x40
 800808a:	4b08      	ldr	r3, [pc, #32]	@ (80080ac <HAL_MspInit+0x54>)
 800808c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800808e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008092:	603b      	str	r3, [r7, #0]
 8008094:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8008096:	2200      	movs	r2, #0
 8008098:	210f      	movs	r1, #15
 800809a:	f06f 0001 	mvn.w	r0, #1
 800809e:	f001 fc27 	bl	80098f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80080a2:	bf00      	nop
 80080a4:	3708      	adds	r7, #8
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}
 80080aa:	bf00      	nop
 80080ac:	40023800 	.word	0x40023800

080080b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b08e      	sub	sp, #56	@ 0x38
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80080b8:	2300      	movs	r3, #0
 80080ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80080bc:	2300      	movs	r3, #0
 80080be:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80080c0:	2300      	movs	r3, #0
 80080c2:	60fb      	str	r3, [r7, #12]
 80080c4:	4b33      	ldr	r3, [pc, #204]	@ (8008194 <HAL_InitTick+0xe4>)
 80080c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c8:	4a32      	ldr	r2, [pc, #200]	@ (8008194 <HAL_InitTick+0xe4>)
 80080ca:	f043 0302 	orr.w	r3, r3, #2
 80080ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80080d0:	4b30      	ldr	r3, [pc, #192]	@ (8008194 <HAL_InitTick+0xe4>)
 80080d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d4:	f003 0302 	and.w	r3, r3, #2
 80080d8:	60fb      	str	r3, [r7, #12]
 80080da:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80080dc:	f107 0210 	add.w	r2, r7, #16
 80080e0:	f107 0314 	add.w	r3, r7, #20
 80080e4:	4611      	mov	r1, r2
 80080e6:	4618      	mov	r0, r3
 80080e8:	f003 ff0e 	bl	800bf08 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80080ec:	6a3b      	ldr	r3, [r7, #32]
 80080ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80080f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d103      	bne.n	80080fe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80080f6:	f003 fedf 	bl	800beb8 <HAL_RCC_GetPCLK1Freq>
 80080fa:	6378      	str	r0, [r7, #52]	@ 0x34
 80080fc:	e004      	b.n	8008108 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80080fe:	f003 fedb 	bl	800beb8 <HAL_RCC_GetPCLK1Freq>
 8008102:	4603      	mov	r3, r0
 8008104:	005b      	lsls	r3, r3, #1
 8008106:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8008108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800810a:	4a23      	ldr	r2, [pc, #140]	@ (8008198 <HAL_InitTick+0xe8>)
 800810c:	fba2 2303 	umull	r2, r3, r2, r3
 8008110:	0c9b      	lsrs	r3, r3, #18
 8008112:	3b01      	subs	r3, #1
 8008114:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8008116:	4b21      	ldr	r3, [pc, #132]	@ (800819c <HAL_InitTick+0xec>)
 8008118:	4a21      	ldr	r2, [pc, #132]	@ (80081a0 <HAL_InitTick+0xf0>)
 800811a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800811c:	4b1f      	ldr	r3, [pc, #124]	@ (800819c <HAL_InitTick+0xec>)
 800811e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8008122:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8008124:	4a1d      	ldr	r2, [pc, #116]	@ (800819c <HAL_InitTick+0xec>)
 8008126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008128:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 800812a:	4b1c      	ldr	r3, [pc, #112]	@ (800819c <HAL_InitTick+0xec>)
 800812c:	2200      	movs	r2, #0
 800812e:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008130:	4b1a      	ldr	r3, [pc, #104]	@ (800819c <HAL_InitTick+0xec>)
 8008132:	2200      	movs	r2, #0
 8008134:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008136:	4b19      	ldr	r3, [pc, #100]	@ (800819c <HAL_InitTick+0xec>)
 8008138:	2200      	movs	r2, #0
 800813a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 800813c:	4817      	ldr	r0, [pc, #92]	@ (800819c <HAL_InitTick+0xec>)
 800813e:	f004 fc71 	bl	800ca24 <HAL_TIM_Base_Init>
 8008142:	4603      	mov	r3, r0
 8008144:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8008148:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800814c:	2b00      	cmp	r3, #0
 800814e:	d11b      	bne.n	8008188 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8008150:	4812      	ldr	r0, [pc, #72]	@ (800819c <HAL_InitTick+0xec>)
 8008152:	f004 fd1f 	bl	800cb94 <HAL_TIM_Base_Start_IT>
 8008156:	4603      	mov	r3, r0
 8008158:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800815c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008160:	2b00      	cmp	r3, #0
 8008162:	d111      	bne.n	8008188 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8008164:	201d      	movs	r0, #29
 8008166:	f001 fbdf 	bl	8009928 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2b0f      	cmp	r3, #15
 800816e:	d808      	bhi.n	8008182 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8008170:	2200      	movs	r2, #0
 8008172:	6879      	ldr	r1, [r7, #4]
 8008174:	201d      	movs	r0, #29
 8008176:	f001 fbbb 	bl	80098f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800817a:	4a0a      	ldr	r2, [pc, #40]	@ (80081a4 <HAL_InitTick+0xf4>)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6013      	str	r3, [r2, #0]
 8008180:	e002      	b.n	8008188 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8008182:	2301      	movs	r3, #1
 8008184:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8008188:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800818c:	4618      	mov	r0, r3
 800818e:	3738      	adds	r7, #56	@ 0x38
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}
 8008194:	40023800 	.word	0x40023800
 8008198:	431bde83 	.word	0x431bde83
 800819c:	20003d0c 	.word	0x20003d0c
 80081a0:	40000400 	.word	0x40000400
 80081a4:	200001a0 	.word	0x200001a0

080081a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80081a8:	b480      	push	{r7}
 80081aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80081ac:	bf00      	nop
 80081ae:	e7fd      	b.n	80081ac <NMI_Handler+0x4>

080081b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80081b0:	b480      	push	{r7}
 80081b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80081b4:	bf00      	nop
 80081b6:	e7fd      	b.n	80081b4 <HardFault_Handler+0x4>

080081b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80081b8:	b480      	push	{r7}
 80081ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80081bc:	bf00      	nop
 80081be:	e7fd      	b.n	80081bc <MemManage_Handler+0x4>

080081c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80081c0:	b480      	push	{r7}
 80081c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80081c4:	bf00      	nop
 80081c6:	e7fd      	b.n	80081c4 <BusFault_Handler+0x4>

080081c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80081c8:	b480      	push	{r7}
 80081ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80081cc:	bf00      	nop
 80081ce:	e7fd      	b.n	80081cc <UsageFault_Handler+0x4>

080081d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80081d0:	b480      	push	{r7}
 80081d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80081d4:	bf00      	nop
 80081d6:	46bd      	mov	sp, r7
 80081d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081dc:	4770      	bx	lr
	...

080081e0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80081e4:	4803      	ldr	r0, [pc, #12]	@ (80081f4 <ADC_IRQHandler+0x14>)
 80081e6:	f000 fddf 	bl	8008da8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80081ea:	4803      	ldr	r0, [pc, #12]	@ (80081f8 <ADC_IRQHandler+0x18>)
 80081ec:	f000 fddc 	bl	8008da8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80081f0:	bf00      	nop
 80081f2:	bd80      	pop	{r7, pc}
 80081f4:	20003b50 	.word	0x20003b50
 80081f8:	20003b98 	.word	0x20003b98

080081fc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8008200:	4802      	ldr	r0, [pc, #8]	@ (800820c <TIM3_IRQHandler+0x10>)
 8008202:	f004 fd37 	bl	800cc74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8008206:	bf00      	nop
 8008208:	bd80      	pop	{r7, pc}
 800820a:	bf00      	nop
 800820c:	20003d0c 	.word	0x20003d0c

08008210 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */
#endif

  My_UART_IRQHandlerC(&huart2);
 8008214:	4802      	ldr	r0, [pc, #8]	@ (8008220 <USART2_IRQHandler+0x10>)
 8008216:	f7fd f947 	bl	80054a8 <My_UART_IRQHandlerC>
  /* USER CODE END USART2_IRQn 1 */
}
 800821a:	bf00      	nop
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	20003e30 	.word	0x20003e30

08008224 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */
#endif

  My_UART_IRQHandlerC(&huart3);
 8008228:	4802      	ldr	r0, [pc, #8]	@ (8008234 <USART3_IRQHandler+0x10>)
 800822a:	f7fd f93d 	bl	80054a8 <My_UART_IRQHandlerC>
  /* USER CODE END USART3_IRQn 1 */
}
 800822e:	bf00      	nop
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	20003e78 	.word	0x20003e78

08008238 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800823c:	4802      	ldr	r0, [pc, #8]	@ (8008248 <DMA2_Stream2_IRQHandler+0x10>)
 800823e:	f001 fca9 	bl	8009b94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8008242:	bf00      	nop
 8008244:	bd80      	pop	{r7, pc}
 8008246:	bf00      	nop
 8008248:	20003be0 	.word	0x20003be0

0800824c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800824c:	b480      	push	{r7}
 800824e:	af00      	add	r7, sp, #0
  return 1;
 8008250:	2301      	movs	r3, #1
}
 8008252:	4618      	mov	r0, r3
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr

0800825c <_kill>:

int _kill(int pid, int sig)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b082      	sub	sp, #8
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8008266:	f009 fde1 	bl	8011e2c <__errno>
 800826a:	4603      	mov	r3, r0
 800826c:	2216      	movs	r2, #22
 800826e:	601a      	str	r2, [r3, #0]
  return -1;
 8008270:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008274:	4618      	mov	r0, r3
 8008276:	3708      	adds	r7, #8
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <_exit>:

void _exit (int status)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b082      	sub	sp, #8
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8008284:	f04f 31ff 	mov.w	r1, #4294967295
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f7ff ffe7 	bl	800825c <_kill>
  while (1) {}    /* Make sure we hang here */
 800828e:	bf00      	nop
 8008290:	e7fd      	b.n	800828e <_exit+0x12>

08008292 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008292:	b580      	push	{r7, lr}
 8008294:	b086      	sub	sp, #24
 8008296:	af00      	add	r7, sp, #0
 8008298:	60f8      	str	r0, [r7, #12]
 800829a:	60b9      	str	r1, [r7, #8]
 800829c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800829e:	2300      	movs	r3, #0
 80082a0:	617b      	str	r3, [r7, #20]
 80082a2:	e00a      	b.n	80082ba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80082a4:	f3af 8000 	nop.w
 80082a8:	4601      	mov	r1, r0
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	1c5a      	adds	r2, r3, #1
 80082ae:	60ba      	str	r2, [r7, #8]
 80082b0:	b2ca      	uxtb	r2, r1
 80082b2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	3301      	adds	r3, #1
 80082b8:	617b      	str	r3, [r7, #20]
 80082ba:	697a      	ldr	r2, [r7, #20]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	429a      	cmp	r2, r3
 80082c0:	dbf0      	blt.n	80082a4 <_read+0x12>
  }

  return len;
 80082c2:	687b      	ldr	r3, [r7, #4]
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3718      	adds	r7, #24
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b086      	sub	sp, #24
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	60f8      	str	r0, [r7, #12]
 80082d4:	60b9      	str	r1, [r7, #8]
 80082d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80082d8:	2300      	movs	r3, #0
 80082da:	617b      	str	r3, [r7, #20]
 80082dc:	e009      	b.n	80082f2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	1c5a      	adds	r2, r3, #1
 80082e2:	60ba      	str	r2, [r7, #8]
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	4618      	mov	r0, r3
 80082e8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	3301      	adds	r3, #1
 80082f0:	617b      	str	r3, [r7, #20]
 80082f2:	697a      	ldr	r2, [r7, #20]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	429a      	cmp	r2, r3
 80082f8:	dbf1      	blt.n	80082de <_write+0x12>
  }
  return len;
 80082fa:	687b      	ldr	r3, [r7, #4]
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3718      	adds	r7, #24
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}

08008304 <_close>:

int _close(int file)
{
 8008304:	b480      	push	{r7}
 8008306:	b083      	sub	sp, #12
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800830c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008310:	4618      	mov	r0, r3
 8008312:	370c      	adds	r7, #12
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
 8008324:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800832c:	605a      	str	r2, [r3, #4]
  return 0;
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <_isatty>:

int _isatty(int file)
{
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8008344:	2301      	movs	r3, #1
}
 8008346:	4618      	mov	r0, r3
 8008348:	370c      	adds	r7, #12
 800834a:	46bd      	mov	sp, r7
 800834c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008350:	4770      	bx	lr

08008352 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008352:	b480      	push	{r7}
 8008354:	b085      	sub	sp, #20
 8008356:	af00      	add	r7, sp, #0
 8008358:	60f8      	str	r0, [r7, #12]
 800835a:	60b9      	str	r1, [r7, #8]
 800835c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800835e:	2300      	movs	r3, #0
}
 8008360:	4618      	mov	r0, r3
 8008362:	3714      	adds	r7, #20
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr

0800836c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b086      	sub	sp, #24
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008374:	4a14      	ldr	r2, [pc, #80]	@ (80083c8 <_sbrk+0x5c>)
 8008376:	4b15      	ldr	r3, [pc, #84]	@ (80083cc <_sbrk+0x60>)
 8008378:	1ad3      	subs	r3, r2, r3
 800837a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008380:	4b13      	ldr	r3, [pc, #76]	@ (80083d0 <_sbrk+0x64>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d102      	bne.n	800838e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008388:	4b11      	ldr	r3, [pc, #68]	@ (80083d0 <_sbrk+0x64>)
 800838a:	4a12      	ldr	r2, [pc, #72]	@ (80083d4 <_sbrk+0x68>)
 800838c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800838e:	4b10      	ldr	r3, [pc, #64]	@ (80083d0 <_sbrk+0x64>)
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	4413      	add	r3, r2
 8008396:	693a      	ldr	r2, [r7, #16]
 8008398:	429a      	cmp	r2, r3
 800839a:	d207      	bcs.n	80083ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800839c:	f009 fd46 	bl	8011e2c <__errno>
 80083a0:	4603      	mov	r3, r0
 80083a2:	220c      	movs	r2, #12
 80083a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80083a6:	f04f 33ff 	mov.w	r3, #4294967295
 80083aa:	e009      	b.n	80083c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80083ac:	4b08      	ldr	r3, [pc, #32]	@ (80083d0 <_sbrk+0x64>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80083b2:	4b07      	ldr	r3, [pc, #28]	@ (80083d0 <_sbrk+0x64>)
 80083b4:	681a      	ldr	r2, [r3, #0]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	4413      	add	r3, r2
 80083ba:	4a05      	ldr	r2, [pc, #20]	@ (80083d0 <_sbrk+0x64>)
 80083bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80083be:	68fb      	ldr	r3, [r7, #12]
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3718      	adds	r7, #24
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}
 80083c8:	20020000 	.word	0x20020000
 80083cc:	00000400 	.word	0x00000400
 80083d0:	20003d54 	.word	0x20003d54
 80083d4:	2000ea80 	.word	0x2000ea80

080083d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80083d8:	b480      	push	{r7}
 80083da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80083dc:	4b06      	ldr	r3, [pc, #24]	@ (80083f8 <SystemInit+0x20>)
 80083de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083e2:	4a05      	ldr	r2, [pc, #20]	@ (80083f8 <SystemInit+0x20>)
 80083e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80083e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80083ec:	bf00      	nop
 80083ee:	46bd      	mov	sp, r7
 80083f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f4:	4770      	bx	lr
 80083f6:	bf00      	nop
 80083f8:	e000ed00 	.word	0xe000ed00

080083fc <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b086      	sub	sp, #24
 8008400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008402:	f107 0308 	add.w	r3, r7, #8
 8008406:	2200      	movs	r2, #0
 8008408:	601a      	str	r2, [r3, #0]
 800840a:	605a      	str	r2, [r3, #4]
 800840c:	609a      	str	r2, [r3, #8]
 800840e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008410:	463b      	mov	r3, r7
 8008412:	2200      	movs	r2, #0
 8008414:	601a      	str	r2, [r3, #0]
 8008416:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8008418:	4b1e      	ldr	r3, [pc, #120]	@ (8008494 <MX_TIM8_Init+0x98>)
 800841a:	4a1f      	ldr	r2, [pc, #124]	@ (8008498 <MX_TIM8_Init+0x9c>)
 800841c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800841e:	4b1d      	ldr	r3, [pc, #116]	@ (8008494 <MX_TIM8_Init+0x98>)
 8008420:	22a7      	movs	r2, #167	@ 0xa7
 8008422:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008424:	4b1b      	ldr	r3, [pc, #108]	@ (8008494 <MX_TIM8_Init+0x98>)
 8008426:	2200      	movs	r2, #0
 8008428:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 2000-1;
 800842a:	4b1a      	ldr	r3, [pc, #104]	@ (8008494 <MX_TIM8_Init+0x98>)
 800842c:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8008430:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008432:	4b18      	ldr	r3, [pc, #96]	@ (8008494 <MX_TIM8_Init+0x98>)
 8008434:	2200      	movs	r2, #0
 8008436:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008438:	4b16      	ldr	r3, [pc, #88]	@ (8008494 <MX_TIM8_Init+0x98>)
 800843a:	2200      	movs	r2, #0
 800843c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800843e:	4b15      	ldr	r3, [pc, #84]	@ (8008494 <MX_TIM8_Init+0x98>)
 8008440:	2200      	movs	r2, #0
 8008442:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8008444:	4813      	ldr	r0, [pc, #76]	@ (8008494 <MX_TIM8_Init+0x98>)
 8008446:	f004 faed 	bl	800ca24 <HAL_TIM_Base_Init>
 800844a:	4603      	mov	r3, r0
 800844c:	2b00      	cmp	r3, #0
 800844e:	d001      	beq.n	8008454 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8008450:	f7ff fd2e 	bl	8007eb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008454:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008458:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800845a:	f107 0308 	add.w	r3, r7, #8
 800845e:	4619      	mov	r1, r3
 8008460:	480c      	ldr	r0, [pc, #48]	@ (8008494 <MX_TIM8_Init+0x98>)
 8008462:	f004 fcf7 	bl	800ce54 <HAL_TIM_ConfigClockSource>
 8008466:	4603      	mov	r3, r0
 8008468:	2b00      	cmp	r3, #0
 800846a:	d001      	beq.n	8008470 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 800846c:	f7ff fd20 	bl	8007eb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008470:	2320      	movs	r3, #32
 8008472:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008474:	2300      	movs	r3, #0
 8008476:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008478:	463b      	mov	r3, r7
 800847a:	4619      	mov	r1, r3
 800847c:	4805      	ldr	r0, [pc, #20]	@ (8008494 <MX_TIM8_Init+0x98>)
 800847e:	f004 ff1f 	bl	800d2c0 <HAL_TIMEx_MasterConfigSynchronization>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d001      	beq.n	800848c <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8008488:	f7ff fd12 	bl	8007eb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800848c:	bf00      	nop
 800848e:	3718      	adds	r7, #24
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}
 8008494:	20003d58 	.word	0x20003d58
 8008498:	40010400 	.word	0x40010400

0800849c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800849c:	b480      	push	{r7}
 800849e:	b085      	sub	sp, #20
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a0b      	ldr	r2, [pc, #44]	@ (80084d8 <HAL_TIM_Base_MspInit+0x3c>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d10d      	bne.n	80084ca <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80084ae:	2300      	movs	r3, #0
 80084b0:	60fb      	str	r3, [r7, #12]
 80084b2:	4b0a      	ldr	r3, [pc, #40]	@ (80084dc <HAL_TIM_Base_MspInit+0x40>)
 80084b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084b6:	4a09      	ldr	r2, [pc, #36]	@ (80084dc <HAL_TIM_Base_MspInit+0x40>)
 80084b8:	f043 0302 	orr.w	r3, r3, #2
 80084bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80084be:	4b07      	ldr	r3, [pc, #28]	@ (80084dc <HAL_TIM_Base_MspInit+0x40>)
 80084c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084c2:	f003 0302 	and.w	r3, r3, #2
 80084c6:	60fb      	str	r3, [r7, #12]
 80084c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80084ca:	bf00      	nop
 80084cc:	3714      	adds	r7, #20
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr
 80084d6:	bf00      	nop
 80084d8:	40010400 	.word	0x40010400
 80084dc:	40023800 	.word	0x40023800

080084e0 <MX_UART4_Init>:
UART_HandleTypeDef huart3;
UART_HandleTypeDef huart6;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80084e4:	4b11      	ldr	r3, [pc, #68]	@ (800852c <MX_UART4_Init+0x4c>)
 80084e6:	4a12      	ldr	r2, [pc, #72]	@ (8008530 <MX_UART4_Init+0x50>)
 80084e8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80084ea:	4b10      	ldr	r3, [pc, #64]	@ (800852c <MX_UART4_Init+0x4c>)
 80084ec:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80084f0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80084f2:	4b0e      	ldr	r3, [pc, #56]	@ (800852c <MX_UART4_Init+0x4c>)
 80084f4:	2200      	movs	r2, #0
 80084f6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80084f8:	4b0c      	ldr	r3, [pc, #48]	@ (800852c <MX_UART4_Init+0x4c>)
 80084fa:	2200      	movs	r2, #0
 80084fc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80084fe:	4b0b      	ldr	r3, [pc, #44]	@ (800852c <MX_UART4_Init+0x4c>)
 8008500:	2200      	movs	r2, #0
 8008502:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8008504:	4b09      	ldr	r3, [pc, #36]	@ (800852c <MX_UART4_Init+0x4c>)
 8008506:	220c      	movs	r2, #12
 8008508:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800850a:	4b08      	ldr	r3, [pc, #32]	@ (800852c <MX_UART4_Init+0x4c>)
 800850c:	2200      	movs	r2, #0
 800850e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8008510:	4b06      	ldr	r3, [pc, #24]	@ (800852c <MX_UART4_Init+0x4c>)
 8008512:	2200      	movs	r2, #0
 8008514:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8008516:	4805      	ldr	r0, [pc, #20]	@ (800852c <MX_UART4_Init+0x4c>)
 8008518:	f004 ff62 	bl	800d3e0 <HAL_UART_Init>
 800851c:	4603      	mov	r3, r0
 800851e:	2b00      	cmp	r3, #0
 8008520:	d001      	beq.n	8008526 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8008522:	f7ff fcc5 	bl	8007eb0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8008526:	bf00      	nop
 8008528:	bd80      	pop	{r7, pc}
 800852a:	bf00      	nop
 800852c:	20003da0 	.word	0x20003da0
 8008530:	40004c00 	.word	0x40004c00

08008534 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8008538:	4b11      	ldr	r3, [pc, #68]	@ (8008580 <MX_USART1_UART_Init+0x4c>)
 800853a:	4a12      	ldr	r2, [pc, #72]	@ (8008584 <MX_USART1_UART_Init+0x50>)
 800853c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800853e:	4b10      	ldr	r3, [pc, #64]	@ (8008580 <MX_USART1_UART_Init+0x4c>)
 8008540:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8008544:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008546:	4b0e      	ldr	r3, [pc, #56]	@ (8008580 <MX_USART1_UART_Init+0x4c>)
 8008548:	2200      	movs	r2, #0
 800854a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800854c:	4b0c      	ldr	r3, [pc, #48]	@ (8008580 <MX_USART1_UART_Init+0x4c>)
 800854e:	2200      	movs	r2, #0
 8008550:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8008552:	4b0b      	ldr	r3, [pc, #44]	@ (8008580 <MX_USART1_UART_Init+0x4c>)
 8008554:	2200      	movs	r2, #0
 8008556:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008558:	4b09      	ldr	r3, [pc, #36]	@ (8008580 <MX_USART1_UART_Init+0x4c>)
 800855a:	220c      	movs	r2, #12
 800855c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800855e:	4b08      	ldr	r3, [pc, #32]	@ (8008580 <MX_USART1_UART_Init+0x4c>)
 8008560:	2200      	movs	r2, #0
 8008562:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8008564:	4b06      	ldr	r3, [pc, #24]	@ (8008580 <MX_USART1_UART_Init+0x4c>)
 8008566:	2200      	movs	r2, #0
 8008568:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800856a:	4805      	ldr	r0, [pc, #20]	@ (8008580 <MX_USART1_UART_Init+0x4c>)
 800856c:	f004 ff38 	bl	800d3e0 <HAL_UART_Init>
 8008570:	4603      	mov	r3, r0
 8008572:	2b00      	cmp	r3, #0
 8008574:	d001      	beq.n	800857a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8008576:	f7ff fc9b 	bl	8007eb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800857a:	bf00      	nop
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop
 8008580:	20003de8 	.word	0x20003de8
 8008584:	40011000 	.word	0x40011000

08008588 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800858c:	4b11      	ldr	r3, [pc, #68]	@ (80085d4 <MX_USART2_UART_Init+0x4c>)
 800858e:	4a12      	ldr	r2, [pc, #72]	@ (80085d8 <MX_USART2_UART_Init+0x50>)
 8008590:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8008592:	4b10      	ldr	r3, [pc, #64]	@ (80085d4 <MX_USART2_UART_Init+0x4c>)
 8008594:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8008598:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800859a:	4b0e      	ldr	r3, [pc, #56]	@ (80085d4 <MX_USART2_UART_Init+0x4c>)
 800859c:	2200      	movs	r2, #0
 800859e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80085a0:	4b0c      	ldr	r3, [pc, #48]	@ (80085d4 <MX_USART2_UART_Init+0x4c>)
 80085a2:	2200      	movs	r2, #0
 80085a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80085a6:	4b0b      	ldr	r3, [pc, #44]	@ (80085d4 <MX_USART2_UART_Init+0x4c>)
 80085a8:	2200      	movs	r2, #0
 80085aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80085ac:	4b09      	ldr	r3, [pc, #36]	@ (80085d4 <MX_USART2_UART_Init+0x4c>)
 80085ae:	220c      	movs	r2, #12
 80085b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80085b2:	4b08      	ldr	r3, [pc, #32]	@ (80085d4 <MX_USART2_UART_Init+0x4c>)
 80085b4:	2200      	movs	r2, #0
 80085b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80085b8:	4b06      	ldr	r3, [pc, #24]	@ (80085d4 <MX_USART2_UART_Init+0x4c>)
 80085ba:	2200      	movs	r2, #0
 80085bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80085be:	4805      	ldr	r0, [pc, #20]	@ (80085d4 <MX_USART2_UART_Init+0x4c>)
 80085c0:	f004 ff0e 	bl	800d3e0 <HAL_UART_Init>
 80085c4:	4603      	mov	r3, r0
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d001      	beq.n	80085ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80085ca:	f7ff fc71 	bl	8007eb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80085ce:	bf00      	nop
 80085d0:	bd80      	pop	{r7, pc}
 80085d2:	bf00      	nop
 80085d4:	20003e30 	.word	0x20003e30
 80085d8:	40004400 	.word	0x40004400

080085dc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80085e0:	4b11      	ldr	r3, [pc, #68]	@ (8008628 <MX_USART3_UART_Init+0x4c>)
 80085e2:	4a12      	ldr	r2, [pc, #72]	@ (800862c <MX_USART3_UART_Init+0x50>)
 80085e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 2400;
 80085e6:	4b10      	ldr	r3, [pc, #64]	@ (8008628 <MX_USART3_UART_Init+0x4c>)
 80085e8:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80085ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80085ee:	4b0e      	ldr	r3, [pc, #56]	@ (8008628 <MX_USART3_UART_Init+0x4c>)
 80085f0:	2200      	movs	r2, #0
 80085f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80085f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008628 <MX_USART3_UART_Init+0x4c>)
 80085f6:	2200      	movs	r2, #0
 80085f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80085fa:	4b0b      	ldr	r3, [pc, #44]	@ (8008628 <MX_USART3_UART_Init+0x4c>)
 80085fc:	2200      	movs	r2, #0
 80085fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8008600:	4b09      	ldr	r3, [pc, #36]	@ (8008628 <MX_USART3_UART_Init+0x4c>)
 8008602:	220c      	movs	r2, #12
 8008604:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008606:	4b08      	ldr	r3, [pc, #32]	@ (8008628 <MX_USART3_UART_Init+0x4c>)
 8008608:	2200      	movs	r2, #0
 800860a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800860c:	4b06      	ldr	r3, [pc, #24]	@ (8008628 <MX_USART3_UART_Init+0x4c>)
 800860e:	2200      	movs	r2, #0
 8008610:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8008612:	4805      	ldr	r0, [pc, #20]	@ (8008628 <MX_USART3_UART_Init+0x4c>)
 8008614:	f004 fee4 	bl	800d3e0 <HAL_UART_Init>
 8008618:	4603      	mov	r3, r0
 800861a:	2b00      	cmp	r3, #0
 800861c:	d001      	beq.n	8008622 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800861e:	f7ff fc47 	bl	8007eb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8008622:	bf00      	nop
 8008624:	bd80      	pop	{r7, pc}
 8008626:	bf00      	nop
 8008628:	20003e78 	.word	0x20003e78
 800862c:	40004800 	.word	0x40004800

08008630 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8008634:	4b11      	ldr	r3, [pc, #68]	@ (800867c <MX_USART6_UART_Init+0x4c>)
 8008636:	4a12      	ldr	r2, [pc, #72]	@ (8008680 <MX_USART6_UART_Init+0x50>)
 8008638:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800863a:	4b10      	ldr	r3, [pc, #64]	@ (800867c <MX_USART6_UART_Init+0x4c>)
 800863c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8008640:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8008642:	4b0e      	ldr	r3, [pc, #56]	@ (800867c <MX_USART6_UART_Init+0x4c>)
 8008644:	2200      	movs	r2, #0
 8008646:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8008648:	4b0c      	ldr	r3, [pc, #48]	@ (800867c <MX_USART6_UART_Init+0x4c>)
 800864a:	2200      	movs	r2, #0
 800864c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800864e:	4b0b      	ldr	r3, [pc, #44]	@ (800867c <MX_USART6_UART_Init+0x4c>)
 8008650:	2200      	movs	r2, #0
 8008652:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8008654:	4b09      	ldr	r3, [pc, #36]	@ (800867c <MX_USART6_UART_Init+0x4c>)
 8008656:	220c      	movs	r2, #12
 8008658:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800865a:	4b08      	ldr	r3, [pc, #32]	@ (800867c <MX_USART6_UART_Init+0x4c>)
 800865c:	2200      	movs	r2, #0
 800865e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8008660:	4b06      	ldr	r3, [pc, #24]	@ (800867c <MX_USART6_UART_Init+0x4c>)
 8008662:	2200      	movs	r2, #0
 8008664:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8008666:	4805      	ldr	r0, [pc, #20]	@ (800867c <MX_USART6_UART_Init+0x4c>)
 8008668:	f004 feba 	bl	800d3e0 <HAL_UART_Init>
 800866c:	4603      	mov	r3, r0
 800866e:	2b00      	cmp	r3, #0
 8008670:	d001      	beq.n	8008676 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8008672:	f7ff fc1d 	bl	8007eb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8008676:	bf00      	nop
 8008678:	bd80      	pop	{r7, pc}
 800867a:	bf00      	nop
 800867c:	20003ec0 	.word	0x20003ec0
 8008680:	40011400 	.word	0x40011400

08008684 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b092      	sub	sp, #72	@ 0x48
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800868c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008690:	2200      	movs	r2, #0
 8008692:	601a      	str	r2, [r3, #0]
 8008694:	605a      	str	r2, [r3, #4]
 8008696:	609a      	str	r2, [r3, #8]
 8008698:	60da      	str	r2, [r3, #12]
 800869a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a86      	ldr	r2, [pc, #536]	@ (80088bc <HAL_UART_MspInit+0x238>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d12d      	bne.n	8008702 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80086a6:	2300      	movs	r3, #0
 80086a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80086aa:	4b85      	ldr	r3, [pc, #532]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 80086ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ae:	4a84      	ldr	r2, [pc, #528]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 80086b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80086b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80086b6:	4b82      	ldr	r3, [pc, #520]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 80086b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80086be:	633b      	str	r3, [r7, #48]	@ 0x30
 80086c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80086c2:	2300      	movs	r3, #0
 80086c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086c6:	4b7e      	ldr	r3, [pc, #504]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 80086c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086ca:	4a7d      	ldr	r2, [pc, #500]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 80086cc:	f043 0304 	orr.w	r3, r3, #4
 80086d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80086d2:	4b7b      	ldr	r3, [pc, #492]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 80086d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086d6:	f003 0304 	and.w	r3, r3, #4
 80086da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = PZEM3_UART4_TX_Pin|PZEM3_UART4_RX_Pin;
 80086de:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80086e2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086e4:	2302      	movs	r3, #2
 80086e6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086e8:	2300      	movs	r3, #0
 80086ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80086ec:	2303      	movs	r3, #3
 80086ee:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80086f0:	2308      	movs	r3, #8
 80086f2:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80086f4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80086f8:	4619      	mov	r1, r3
 80086fa:	4872      	ldr	r0, [pc, #456]	@ (80088c4 <HAL_UART_MspInit+0x240>)
 80086fc:	f001 fcb4 	bl	800a068 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8008700:	e0d8      	b.n	80088b4 <HAL_UART_MspInit+0x230>
  else if(uartHandle->Instance==USART1)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a70      	ldr	r2, [pc, #448]	@ (80088c8 <HAL_UART_MspInit+0x244>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d12d      	bne.n	8008768 <HAL_UART_MspInit+0xe4>
    __HAL_RCC_USART1_CLK_ENABLE();
 800870c:	2300      	movs	r3, #0
 800870e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008710:	4b6b      	ldr	r3, [pc, #428]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 8008712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008714:	4a6a      	ldr	r2, [pc, #424]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 8008716:	f043 0310 	orr.w	r3, r3, #16
 800871a:	6453      	str	r3, [r2, #68]	@ 0x44
 800871c:	4b68      	ldr	r3, [pc, #416]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 800871e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008720:	f003 0310 	and.w	r3, r3, #16
 8008724:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008728:	2300      	movs	r3, #0
 800872a:	627b      	str	r3, [r7, #36]	@ 0x24
 800872c:	4b64      	ldr	r3, [pc, #400]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 800872e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008730:	4a63      	ldr	r2, [pc, #396]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 8008732:	f043 0301 	orr.w	r3, r3, #1
 8008736:	6313      	str	r3, [r2, #48]	@ 0x30
 8008738:	4b61      	ldr	r3, [pc, #388]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 800873a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800873c:	f003 0301 	and.w	r3, r3, #1
 8008740:	627b      	str	r3, [r7, #36]	@ 0x24
 8008742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = PZEM1_USART1_TX_Pin|PZEM1_USART1_RX_Pin;
 8008744:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8008748:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800874a:	2302      	movs	r3, #2
 800874c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800874e:	2300      	movs	r3, #0
 8008750:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008752:	2303      	movs	r3, #3
 8008754:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008756:	2307      	movs	r3, #7
 8008758:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800875a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800875e:	4619      	mov	r1, r3
 8008760:	485a      	ldr	r0, [pc, #360]	@ (80088cc <HAL_UART_MspInit+0x248>)
 8008762:	f001 fc81 	bl	800a068 <HAL_GPIO_Init>
}
 8008766:	e0a5      	b.n	80088b4 <HAL_UART_MspInit+0x230>
  else if(uartHandle->Instance==USART2)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a58      	ldr	r2, [pc, #352]	@ (80088d0 <HAL_UART_MspInit+0x24c>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d134      	bne.n	80087dc <HAL_UART_MspInit+0x158>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008772:	2300      	movs	r3, #0
 8008774:	623b      	str	r3, [r7, #32]
 8008776:	4b52      	ldr	r3, [pc, #328]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 8008778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800877a:	4a51      	ldr	r2, [pc, #324]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 800877c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008780:	6413      	str	r3, [r2, #64]	@ 0x40
 8008782:	4b4f      	ldr	r3, [pc, #316]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 8008784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800878a:	623b      	str	r3, [r7, #32]
 800878c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800878e:	2300      	movs	r3, #0
 8008790:	61fb      	str	r3, [r7, #28]
 8008792:	4b4b      	ldr	r3, [pc, #300]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 8008794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008796:	4a4a      	ldr	r2, [pc, #296]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 8008798:	f043 0301 	orr.w	r3, r3, #1
 800879c:	6313      	str	r3, [r2, #48]	@ 0x30
 800879e:	4b48      	ldr	r3, [pc, #288]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 80087a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087a2:	f003 0301 	and.w	r3, r3, #1
 80087a6:	61fb      	str	r3, [r7, #28]
 80087a8:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GSM_USART2_TX_Pin|GSM_USART2_RX_Pin;
 80087aa:	230c      	movs	r3, #12
 80087ac:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087ae:	2302      	movs	r3, #2
 80087b0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087b2:	2300      	movs	r3, #0
 80087b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80087b6:	2303      	movs	r3, #3
 80087b8:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80087ba:	2307      	movs	r3, #7
 80087bc:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80087be:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80087c2:	4619      	mov	r1, r3
 80087c4:	4841      	ldr	r0, [pc, #260]	@ (80088cc <HAL_UART_MspInit+0x248>)
 80087c6:	f001 fc4f 	bl	800a068 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80087ca:	2200      	movs	r2, #0
 80087cc:	2105      	movs	r1, #5
 80087ce:	2026      	movs	r0, #38	@ 0x26
 80087d0:	f001 f88e 	bl	80098f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80087d4:	2026      	movs	r0, #38	@ 0x26
 80087d6:	f001 f8a7 	bl	8009928 <HAL_NVIC_EnableIRQ>
}
 80087da:	e06b      	b.n	80088b4 <HAL_UART_MspInit+0x230>
  else if(uartHandle->Instance==USART3)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a3c      	ldr	r2, [pc, #240]	@ (80088d4 <HAL_UART_MspInit+0x250>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d135      	bne.n	8008852 <HAL_UART_MspInit+0x1ce>
    __HAL_RCC_USART3_CLK_ENABLE();
 80087e6:	2300      	movs	r3, #0
 80087e8:	61bb      	str	r3, [r7, #24]
 80087ea:	4b35      	ldr	r3, [pc, #212]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 80087ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ee:	4a34      	ldr	r2, [pc, #208]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 80087f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80087f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80087f6:	4b32      	ldr	r3, [pc, #200]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 80087f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80087fe:	61bb      	str	r3, [r7, #24]
 8008800:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008802:	2300      	movs	r3, #0
 8008804:	617b      	str	r3, [r7, #20]
 8008806:	4b2e      	ldr	r3, [pc, #184]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 8008808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800880a:	4a2d      	ldr	r2, [pc, #180]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 800880c:	f043 0302 	orr.w	r3, r3, #2
 8008810:	6313      	str	r3, [r2, #48]	@ 0x30
 8008812:	4b2b      	ldr	r3, [pc, #172]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 8008814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008816:	f003 0302 	and.w	r3, r3, #2
 800881a:	617b      	str	r3, [r7, #20]
 800881c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = INVERTER_USART3_TX_Pin|INVERTER_USART3_RX_Pin;
 800881e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8008822:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008824:	2302      	movs	r3, #2
 8008826:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008828:	2300      	movs	r3, #0
 800882a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800882c:	2303      	movs	r3, #3
 800882e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008830:	2307      	movs	r3, #7
 8008832:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008834:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008838:	4619      	mov	r1, r3
 800883a:	4827      	ldr	r0, [pc, #156]	@ (80088d8 <HAL_UART_MspInit+0x254>)
 800883c:	f001 fc14 	bl	800a068 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8008840:	2200      	movs	r2, #0
 8008842:	2105      	movs	r1, #5
 8008844:	2027      	movs	r0, #39	@ 0x27
 8008846:	f001 f853 	bl	80098f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800884a:	2027      	movs	r0, #39	@ 0x27
 800884c:	f001 f86c 	bl	8009928 <HAL_NVIC_EnableIRQ>
}
 8008850:	e030      	b.n	80088b4 <HAL_UART_MspInit+0x230>
  else if(uartHandle->Instance==USART6)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a21      	ldr	r2, [pc, #132]	@ (80088dc <HAL_UART_MspInit+0x258>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d12b      	bne.n	80088b4 <HAL_UART_MspInit+0x230>
    __HAL_RCC_USART6_CLK_ENABLE();
 800885c:	2300      	movs	r3, #0
 800885e:	613b      	str	r3, [r7, #16]
 8008860:	4b17      	ldr	r3, [pc, #92]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 8008862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008864:	4a16      	ldr	r2, [pc, #88]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 8008866:	f043 0320 	orr.w	r3, r3, #32
 800886a:	6453      	str	r3, [r2, #68]	@ 0x44
 800886c:	4b14      	ldr	r3, [pc, #80]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 800886e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008870:	f003 0320 	and.w	r3, r3, #32
 8008874:	613b      	str	r3, [r7, #16]
 8008876:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008878:	2300      	movs	r3, #0
 800887a:	60fb      	str	r3, [r7, #12]
 800887c:	4b10      	ldr	r3, [pc, #64]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 800887e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008880:	4a0f      	ldr	r2, [pc, #60]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 8008882:	f043 0304 	orr.w	r3, r3, #4
 8008886:	6313      	str	r3, [r2, #48]	@ 0x30
 8008888:	4b0d      	ldr	r3, [pc, #52]	@ (80088c0 <HAL_UART_MspInit+0x23c>)
 800888a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800888c:	f003 0304 	and.w	r3, r3, #4
 8008890:	60fb      	str	r3, [r7, #12]
 8008892:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PZEM2_USART6_TX_Pin|PZEM2_USART6_RX_Pin;
 8008894:	23c0      	movs	r3, #192	@ 0xc0
 8008896:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008898:	2302      	movs	r3, #2
 800889a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800889c:	2300      	movs	r3, #0
 800889e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80088a0:	2303      	movs	r3, #3
 80088a2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80088a4:	2308      	movs	r3, #8
 80088a6:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80088a8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80088ac:	4619      	mov	r1, r3
 80088ae:	4805      	ldr	r0, [pc, #20]	@ (80088c4 <HAL_UART_MspInit+0x240>)
 80088b0:	f001 fbda 	bl	800a068 <HAL_GPIO_Init>
}
 80088b4:	bf00      	nop
 80088b6:	3748      	adds	r7, #72	@ 0x48
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}
 80088bc:	40004c00 	.word	0x40004c00
 80088c0:	40023800 	.word	0x40023800
 80088c4:	40020800 	.word	0x40020800
 80088c8:	40011000 	.word	0x40011000
 80088cc:	40020000 	.word	0x40020000
 80088d0:	40004400 	.word	0x40004400
 80088d4:	40004800 	.word	0x40004800
 80088d8:	40020400 	.word	0x40020400
 80088dc:	40011400 	.word	0x40011400

080088e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80088e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8008918 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80088e4:	f7ff fd78 	bl	80083d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80088e8:	480c      	ldr	r0, [pc, #48]	@ (800891c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80088ea:	490d      	ldr	r1, [pc, #52]	@ (8008920 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80088ec:	4a0d      	ldr	r2, [pc, #52]	@ (8008924 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80088ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80088f0:	e002      	b.n	80088f8 <LoopCopyDataInit>

080088f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80088f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80088f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80088f6:	3304      	adds	r3, #4

080088f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80088f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80088fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80088fc:	d3f9      	bcc.n	80088f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80088fe:	4a0a      	ldr	r2, [pc, #40]	@ (8008928 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8008900:	4c0a      	ldr	r4, [pc, #40]	@ (800892c <LoopFillZerobss+0x22>)
  movs r3, #0
 8008902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008904:	e001      	b.n	800890a <LoopFillZerobss>

08008906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008908:	3204      	adds	r2, #4

0800890a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800890a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800890c:	d3fb      	bcc.n	8008906 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800890e:	f009 fa93 	bl	8011e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008912:	f7ff fa2b 	bl	8007d6c <main>
  bx  lr    
 8008916:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8008918:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800891c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008920:	20000388 	.word	0x20000388
  ldr r2, =_sidata
 8008924:	080156e8 	.word	0x080156e8
  ldr r2, =_sbss
 8008928:	20000388 	.word	0x20000388
  ldr r4, =_ebss
 800892c:	2000ea7c 	.word	0x2000ea7c

08008930 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008930:	e7fe      	b.n	8008930 <CAN1_RX0_IRQHandler>
	...

08008934 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008938:	4b0e      	ldr	r3, [pc, #56]	@ (8008974 <HAL_Init+0x40>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a0d      	ldr	r2, [pc, #52]	@ (8008974 <HAL_Init+0x40>)
 800893e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008942:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008944:	4b0b      	ldr	r3, [pc, #44]	@ (8008974 <HAL_Init+0x40>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a0a      	ldr	r2, [pc, #40]	@ (8008974 <HAL_Init+0x40>)
 800894a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800894e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008950:	4b08      	ldr	r3, [pc, #32]	@ (8008974 <HAL_Init+0x40>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a07      	ldr	r2, [pc, #28]	@ (8008974 <HAL_Init+0x40>)
 8008956:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800895a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800895c:	2003      	movs	r0, #3
 800895e:	f000 ffbc 	bl	80098da <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008962:	200f      	movs	r0, #15
 8008964:	f7ff fba4 	bl	80080b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008968:	f7ff fb76 	bl	8008058 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	bd80      	pop	{r7, pc}
 8008972:	bf00      	nop
 8008974:	40023c00 	.word	0x40023c00

08008978 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008978:	b480      	push	{r7}
 800897a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800897c:	4b06      	ldr	r3, [pc, #24]	@ (8008998 <HAL_IncTick+0x20>)
 800897e:	781b      	ldrb	r3, [r3, #0]
 8008980:	461a      	mov	r2, r3
 8008982:	4b06      	ldr	r3, [pc, #24]	@ (800899c <HAL_IncTick+0x24>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4413      	add	r3, r2
 8008988:	4a04      	ldr	r2, [pc, #16]	@ (800899c <HAL_IncTick+0x24>)
 800898a:	6013      	str	r3, [r2, #0]
}
 800898c:	bf00      	nop
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr
 8008996:	bf00      	nop
 8008998:	200001a4 	.word	0x200001a4
 800899c:	20003f08 	.word	0x20003f08

080089a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80089a0:	b480      	push	{r7}
 80089a2:	af00      	add	r7, sp, #0
  return uwTick;
 80089a4:	4b03      	ldr	r3, [pc, #12]	@ (80089b4 <HAL_GetTick+0x14>)
 80089a6:	681b      	ldr	r3, [r3, #0]
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	46bd      	mov	sp, r7
 80089ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b0:	4770      	bx	lr
 80089b2:	bf00      	nop
 80089b4:	20003f08 	.word	0x20003f08

080089b8 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80089b8:	b480      	push	{r7}
 80089ba:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80089bc:	4b03      	ldr	r3, [pc, #12]	@ (80089cc <HAL_GetUIDw0+0x14>)
 80089be:	681b      	ldr	r3, [r3, #0]
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	46bd      	mov	sp, r7
 80089c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop
 80089cc:	1fff7a10 	.word	0x1fff7a10

080089d0 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80089d0:	b480      	push	{r7}
 80089d2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80089d4:	4b03      	ldr	r3, [pc, #12]	@ (80089e4 <HAL_GetUIDw1+0x14>)
 80089d6:	681b      	ldr	r3, [r3, #0]
}
 80089d8:	4618      	mov	r0, r3
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr
 80089e2:	bf00      	nop
 80089e4:	1fff7a14 	.word	0x1fff7a14

080089e8 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80089e8:	b480      	push	{r7}
 80089ea:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80089ec:	4b03      	ldr	r3, [pc, #12]	@ (80089fc <HAL_GetUIDw2+0x14>)
 80089ee:	681b      	ldr	r3, [r3, #0]
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	46bd      	mov	sp, r7
 80089f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f8:	4770      	bx	lr
 80089fa:	bf00      	nop
 80089fc:	1fff7a18 	.word	0x1fff7a18

08008a00 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d101      	bne.n	8008a16 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	e033      	b.n	8008a7e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d109      	bne.n	8008a32 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f7fe ff8e 	bl	8007940 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2200      	movs	r2, #0
 8008a28:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a36:	f003 0310 	and.w	r3, r3, #16
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d118      	bne.n	8008a70 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a42:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008a46:	f023 0302 	bic.w	r3, r3, #2
 8008a4a:	f043 0202 	orr.w	r2, r3, #2
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 fd0c 	bl	8009470 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a62:	f023 0303 	bic.w	r3, r3, #3
 8008a66:	f043 0201 	orr.w	r2, r3, #1
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	641a      	str	r2, [r3, #64]	@ 0x40
 8008a6e:	e001      	b.n	8008a74 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8008a70:	2301      	movs	r3, #1
 8008a72:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2200      	movs	r2, #0
 8008a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8008a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	3710      	adds	r7, #16
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}
	...

08008a88 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b085      	sub	sp, #20
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8008a90:	2300      	movs	r3, #0
 8008a92:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	d101      	bne.n	8008aa2 <HAL_ADC_Start+0x1a>
 8008a9e:	2302      	movs	r3, #2
 8008aa0:	e0b2      	b.n	8008c08 <HAL_ADC_Start+0x180>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	f003 0301 	and.w	r3, r3, #1
 8008ab4:	2b01      	cmp	r3, #1
 8008ab6:	d018      	beq.n	8008aea <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	689a      	ldr	r2, [r3, #8]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f042 0201 	orr.w	r2, r2, #1
 8008ac6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008ac8:	4b52      	ldr	r3, [pc, #328]	@ (8008c14 <HAL_ADC_Start+0x18c>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a52      	ldr	r2, [pc, #328]	@ (8008c18 <HAL_ADC_Start+0x190>)
 8008ace:	fba2 2303 	umull	r2, r3, r2, r3
 8008ad2:	0c9a      	lsrs	r2, r3, #18
 8008ad4:	4613      	mov	r3, r2
 8008ad6:	005b      	lsls	r3, r3, #1
 8008ad8:	4413      	add	r3, r2
 8008ada:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8008adc:	e002      	b.n	8008ae4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	3b01      	subs	r3, #1
 8008ae2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d1f9      	bne.n	8008ade <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	689b      	ldr	r3, [r3, #8]
 8008af0:	f003 0301 	and.w	r3, r3, #1
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d17a      	bne.n	8008bee <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008afc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8008b00:	f023 0301 	bic.w	r3, r3, #1
 8008b04:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d007      	beq.n	8008b2a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b1e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008b22:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008b32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b36:	d106      	bne.n	8008b46 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b3c:	f023 0206 	bic.w	r2, r3, #6
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	645a      	str	r2, [r3, #68]	@ 0x44
 8008b44:	e002      	b.n	8008b4c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008b54:	4b31      	ldr	r3, [pc, #196]	@ (8008c1c <HAL_ADC_Start+0x194>)
 8008b56:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8008b60:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	685b      	ldr	r3, [r3, #4]
 8008b66:	f003 031f 	and.w	r3, r3, #31
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d12a      	bne.n	8008bc4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a2b      	ldr	r2, [pc, #172]	@ (8008c20 <HAL_ADC_Start+0x198>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d015      	beq.n	8008ba4 <HAL_ADC_Start+0x11c>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4a29      	ldr	r2, [pc, #164]	@ (8008c24 <HAL_ADC_Start+0x19c>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d105      	bne.n	8008b8e <HAL_ADC_Start+0x106>
 8008b82:	4b26      	ldr	r3, [pc, #152]	@ (8008c1c <HAL_ADC_Start+0x194>)
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	f003 031f 	and.w	r3, r3, #31
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d00a      	beq.n	8008ba4 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a25      	ldr	r2, [pc, #148]	@ (8008c28 <HAL_ADC_Start+0x1a0>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d136      	bne.n	8008c06 <HAL_ADC_Start+0x17e>
 8008b98:	4b20      	ldr	r3, [pc, #128]	@ (8008c1c <HAL_ADC_Start+0x194>)
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	f003 0310 	and.w	r3, r3, #16
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d130      	bne.n	8008c06 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	689b      	ldr	r3, [r3, #8]
 8008baa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d129      	bne.n	8008c06 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	689a      	ldr	r2, [r3, #8]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008bc0:	609a      	str	r2, [r3, #8]
 8008bc2:	e020      	b.n	8008c06 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	4a15      	ldr	r2, [pc, #84]	@ (8008c20 <HAL_ADC_Start+0x198>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d11b      	bne.n	8008c06 <HAL_ADC_Start+0x17e>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d114      	bne.n	8008c06 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	689a      	ldr	r2, [r3, #8]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008bea:	609a      	str	r2, [r3, #8]
 8008bec:	e00b      	b.n	8008c06 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bf2:	f043 0210 	orr.w	r2, r3, #16
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bfe:	f043 0201 	orr.w	r2, r3, #1
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8008c06:	2300      	movs	r3, #0
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	3714      	adds	r7, #20
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c12:	4770      	bx	lr
 8008c14:	2000019c 	.word	0x2000019c
 8008c18:	431bde83 	.word	0x431bde83
 8008c1c:	40012300 	.word	0x40012300
 8008c20:	40012000 	.word	0x40012000
 8008c24:	40012100 	.word	0x40012100
 8008c28:	40012200 	.word	0x40012200

08008c2c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b083      	sub	sp, #12
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d101      	bne.n	8008c42 <HAL_ADC_Stop+0x16>
 8008c3e:	2302      	movs	r3, #2
 8008c40:	e021      	b.n	8008c86 <HAL_ADC_Stop+0x5a>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2201      	movs	r2, #1
 8008c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	689a      	ldr	r2, [r3, #8]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f022 0201 	bic.w	r2, r2, #1
 8008c58:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	f003 0301 	and.w	r3, r3, #1
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d109      	bne.n	8008c7c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c6c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008c70:	f023 0301 	bic.w	r3, r3, #1
 8008c74:	f043 0201 	orr.w	r2, r3, #1
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8008c84:	2300      	movs	r3, #0
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	370c      	adds	r7, #12
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c90:	4770      	bx	lr

08008c92 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8008c92:	b580      	push	{r7, lr}
 8008c94:	b084      	sub	sp, #16
 8008c96:	af00      	add	r7, sp, #0
 8008c98:	6078      	str	r0, [r7, #4]
 8008c9a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	689b      	ldr	r3, [r3, #8]
 8008ca6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008caa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cae:	d113      	bne.n	8008cd8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8008cba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cbe:	d10b      	bne.n	8008cd8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc4:	f043 0220 	orr.w	r2, r3, #32
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	e063      	b.n	8008da0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8008cd8:	f7ff fe62 	bl	80089a0 <HAL_GetTick>
 8008cdc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8008cde:	e021      	b.n	8008d24 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce6:	d01d      	beq.n	8008d24 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d007      	beq.n	8008cfe <HAL_ADC_PollForConversion+0x6c>
 8008cee:	f7ff fe57 	bl	80089a0 <HAL_GetTick>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	1ad3      	subs	r3, r2, r3
 8008cf8:	683a      	ldr	r2, [r7, #0]
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	d212      	bcs.n	8008d24 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f003 0302 	and.w	r3, r3, #2
 8008d08:	2b02      	cmp	r3, #2
 8008d0a:	d00b      	beq.n	8008d24 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d10:	f043 0204 	orr.w	r2, r3, #4
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8008d20:	2303      	movs	r3, #3
 8008d22:	e03d      	b.n	8008da0 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f003 0302 	and.w	r3, r3, #2
 8008d2e:	2b02      	cmp	r3, #2
 8008d30:	d1d6      	bne.n	8008ce0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f06f 0212 	mvn.w	r2, #18
 8008d3a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d40:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d123      	bne.n	8008d9e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d11f      	bne.n	8008d9e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d64:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d006      	beq.n	8008d7a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d111      	bne.n	8008d9e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d7e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d105      	bne.n	8008d9e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d96:	f043 0201 	orr.w	r2, r3, #1
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8008d9e:	2300      	movs	r3, #0
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3710      	adds	r7, #16
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}

08008da8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b086      	sub	sp, #24
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8008db0:	2300      	movs	r3, #0
 8008db2:	617b      	str	r3, [r7, #20]
 8008db4:	2300      	movs	r3, #0
 8008db6:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f003 0302 	and.w	r3, r3, #2
 8008dce:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	f003 0320 	and.w	r3, r3, #32
 8008dd6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d049      	beq.n	8008e72 <HAL_ADC_IRQHandler+0xca>
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d046      	beq.n	8008e72 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008de8:	f003 0310 	and.w	r3, r3, #16
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d105      	bne.n	8008dfc <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008df4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d12b      	bne.n	8008e62 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d127      	bne.n	8008e62 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e18:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d006      	beq.n	8008e2e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	689b      	ldr	r3, [r3, #8]
 8008e26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d119      	bne.n	8008e62 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	685a      	ldr	r2, [r3, #4]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f022 0220 	bic.w	r2, r2, #32
 8008e3c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e42:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d105      	bne.n	8008e62 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e5a:	f043 0201 	orr.w	r2, r3, #1
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f7f8 fcfa 	bl	800185c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f06f 0212 	mvn.w	r2, #18
 8008e70:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f003 0304 	and.w	r3, r3, #4
 8008e78:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e80:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d057      	beq.n	8008f38 <HAL_ADC_IRQHandler+0x190>
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d054      	beq.n	8008f38 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e92:	f003 0310 	and.w	r3, r3, #16
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d105      	bne.n	8008ea6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e9e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	689b      	ldr	r3, [r3, #8]
 8008eac:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d139      	bne.n	8008f28 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eba:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d006      	beq.n	8008ed0 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	689b      	ldr	r3, [r3, #8]
 8008ec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d12b      	bne.n	8008f28 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d124      	bne.n	8008f28 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	689b      	ldr	r3, [r3, #8]
 8008ee4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d11d      	bne.n	8008f28 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d119      	bne.n	8008f28 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	685a      	ldr	r2, [r3, #4]
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008f02:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f08:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d105      	bne.n	8008f28 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f20:	f043 0201 	orr.w	r2, r3, #1
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f000 fc1f 	bl	800976c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f06f 020c 	mvn.w	r2, #12
 8008f36:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f003 0301 	and.w	r3, r3, #1
 8008f3e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f46:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d017      	beq.n	8008f7e <HAL_ADC_IRQHandler+0x1d6>
 8008f4e:	693b      	ldr	r3, [r7, #16]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d014      	beq.n	8008f7e <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f003 0301 	and.w	r3, r3, #1
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d10d      	bne.n	8008f7e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f66:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 f947 	bl	8009202 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f06f 0201 	mvn.w	r2, #1
 8008f7c:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f003 0320 	and.w	r3, r3, #32
 8008f84:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008f8c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d015      	beq.n	8008fc0 <HAL_ADC_IRQHandler+0x218>
 8008f94:	693b      	ldr	r3, [r7, #16]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d012      	beq.n	8008fc0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f9e:	f043 0202 	orr.w	r2, r3, #2
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f06f 0220 	mvn.w	r2, #32
 8008fae:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 f930 	bl	8009216 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f06f 0220 	mvn.w	r2, #32
 8008fbe:	601a      	str	r2, [r3, #0]
  }
}
 8008fc0:	bf00      	nop
 8008fc2:	3718      	adds	r7, #24
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b086      	sub	sp, #24
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	60f8      	str	r0, [r7, #12]
 8008fd0:	60b9      	str	r1, [r7, #8]
 8008fd2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d101      	bne.n	8008fe6 <HAL_ADC_Start_DMA+0x1e>
 8008fe2:	2302      	movs	r3, #2
 8008fe4:	e0e9      	b.n	80091ba <HAL_ADC_Start_DMA+0x1f2>
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2201      	movs	r2, #1
 8008fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	689b      	ldr	r3, [r3, #8]
 8008ff4:	f003 0301 	and.w	r3, r3, #1
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d018      	beq.n	800902e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	689a      	ldr	r2, [r3, #8]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f042 0201 	orr.w	r2, r2, #1
 800900a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800900c:	4b6d      	ldr	r3, [pc, #436]	@ (80091c4 <HAL_ADC_Start_DMA+0x1fc>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a6d      	ldr	r2, [pc, #436]	@ (80091c8 <HAL_ADC_Start_DMA+0x200>)
 8009012:	fba2 2303 	umull	r2, r3, r2, r3
 8009016:	0c9a      	lsrs	r2, r3, #18
 8009018:	4613      	mov	r3, r2
 800901a:	005b      	lsls	r3, r3, #1
 800901c:	4413      	add	r3, r2
 800901e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8009020:	e002      	b.n	8009028 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	3b01      	subs	r3, #1
 8009026:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d1f9      	bne.n	8009022 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009038:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800903c:	d107      	bne.n	800904e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	689a      	ldr	r2, [r3, #8]
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800904c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	689b      	ldr	r3, [r3, #8]
 8009054:	f003 0301 	and.w	r3, r3, #1
 8009058:	2b01      	cmp	r3, #1
 800905a:	f040 80a1 	bne.w	80091a0 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009062:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8009066:	f023 0301 	bic.w	r3, r3, #1
 800906a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800907c:	2b00      	cmp	r3, #0
 800907e:	d007      	beq.n	8009090 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009084:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009088:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009094:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009098:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800909c:	d106      	bne.n	80090ac <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090a2:	f023 0206 	bic.w	r2, r3, #6
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	645a      	str	r2, [r3, #68]	@ 0x44
 80090aa:	e002      	b.n	80090b2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2200      	movs	r2, #0
 80090b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2200      	movs	r2, #0
 80090b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80090ba:	4b44      	ldr	r3, [pc, #272]	@ (80091cc <HAL_ADC_Start_DMA+0x204>)
 80090bc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090c2:	4a43      	ldr	r2, [pc, #268]	@ (80091d0 <HAL_ADC_Start_DMA+0x208>)
 80090c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ca:	4a42      	ldr	r2, [pc, #264]	@ (80091d4 <HAL_ADC_Start_DMA+0x20c>)
 80090cc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090d2:	4a41      	ldr	r2, [pc, #260]	@ (80091d8 <HAL_ADC_Start_DMA+0x210>)
 80090d4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80090de:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	685a      	ldr	r2, [r3, #4]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80090ee:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	689a      	ldr	r2, [r3, #8]
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80090fe:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	334c      	adds	r3, #76	@ 0x4c
 800910a:	4619      	mov	r1, r3
 800910c:	68ba      	ldr	r2, [r7, #8]
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f000 fcc6 	bl	8009aa0 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	f003 031f 	and.w	r3, r3, #31
 800911c:	2b00      	cmp	r3, #0
 800911e:	d12a      	bne.n	8009176 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a2d      	ldr	r2, [pc, #180]	@ (80091dc <HAL_ADC_Start_DMA+0x214>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d015      	beq.n	8009156 <HAL_ADC_Start_DMA+0x18e>
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	4a2c      	ldr	r2, [pc, #176]	@ (80091e0 <HAL_ADC_Start_DMA+0x218>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d105      	bne.n	8009140 <HAL_ADC_Start_DMA+0x178>
 8009134:	4b25      	ldr	r3, [pc, #148]	@ (80091cc <HAL_ADC_Start_DMA+0x204>)
 8009136:	685b      	ldr	r3, [r3, #4]
 8009138:	f003 031f 	and.w	r3, r3, #31
 800913c:	2b00      	cmp	r3, #0
 800913e:	d00a      	beq.n	8009156 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4a27      	ldr	r2, [pc, #156]	@ (80091e4 <HAL_ADC_Start_DMA+0x21c>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d136      	bne.n	80091b8 <HAL_ADC_Start_DMA+0x1f0>
 800914a:	4b20      	ldr	r3, [pc, #128]	@ (80091cc <HAL_ADC_Start_DMA+0x204>)
 800914c:	685b      	ldr	r3, [r3, #4]
 800914e:	f003 0310 	and.w	r3, r3, #16
 8009152:	2b00      	cmp	r3, #0
 8009154:	d130      	bne.n	80091b8 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	689b      	ldr	r3, [r3, #8]
 800915c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009160:	2b00      	cmp	r3, #0
 8009162:	d129      	bne.n	80091b8 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	689a      	ldr	r2, [r3, #8]
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8009172:	609a      	str	r2, [r3, #8]
 8009174:	e020      	b.n	80091b8 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a18      	ldr	r2, [pc, #96]	@ (80091dc <HAL_ADC_Start_DMA+0x214>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d11b      	bne.n	80091b8 <HAL_ADC_Start_DMA+0x1f0>
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d114      	bne.n	80091b8 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	689a      	ldr	r2, [r3, #8]
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800919c:	609a      	str	r2, [r3, #8]
 800919e:	e00b      	b.n	80091b8 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091a4:	f043 0210 	orr.w	r2, r3, #16
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091b0:	f043 0201 	orr.w	r2, r3, #1
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80091b8:	2300      	movs	r3, #0
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3718      	adds	r7, #24
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop
 80091c4:	2000019c 	.word	0x2000019c
 80091c8:	431bde83 	.word	0x431bde83
 80091cc:	40012300 	.word	0x40012300
 80091d0:	08009669 	.word	0x08009669
 80091d4:	08009723 	.word	0x08009723
 80091d8:	0800973f 	.word	0x0800973f
 80091dc:	40012000 	.word	0x40012000
 80091e0:	40012100 	.word	0x40012100
 80091e4:	40012200 	.word	0x40012200

080091e8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	370c      	adds	r7, #12
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr

08009202 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8009202:	b480      	push	{r7}
 8009204:	b083      	sub	sp, #12
 8009206:	af00      	add	r7, sp, #0
 8009208:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800920a:	bf00      	nop
 800920c:	370c      	adds	r7, #12
 800920e:	46bd      	mov	sp, r7
 8009210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009214:	4770      	bx	lr

08009216 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009216:	b480      	push	{r7}
 8009218:	b083      	sub	sp, #12
 800921a:	af00      	add	r7, sp, #0
 800921c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800921e:	bf00      	nop
 8009220:	370c      	adds	r7, #12
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr
	...

0800922c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800922c:	b480      	push	{r7}
 800922e:	b085      	sub	sp, #20
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8009236:	2300      	movs	r3, #0
 8009238:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009240:	2b01      	cmp	r3, #1
 8009242:	d101      	bne.n	8009248 <HAL_ADC_ConfigChannel+0x1c>
 8009244:	2302      	movs	r3, #2
 8009246:	e105      	b.n	8009454 <HAL_ADC_ConfigChannel+0x228>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2201      	movs	r2, #1
 800924c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	2b09      	cmp	r3, #9
 8009256:	d925      	bls.n	80092a4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	68d9      	ldr	r1, [r3, #12]
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	b29b      	uxth	r3, r3
 8009264:	461a      	mov	r2, r3
 8009266:	4613      	mov	r3, r2
 8009268:	005b      	lsls	r3, r3, #1
 800926a:	4413      	add	r3, r2
 800926c:	3b1e      	subs	r3, #30
 800926e:	2207      	movs	r2, #7
 8009270:	fa02 f303 	lsl.w	r3, r2, r3
 8009274:	43da      	mvns	r2, r3
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	400a      	ands	r2, r1
 800927c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	68d9      	ldr	r1, [r3, #12]
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	689a      	ldr	r2, [r3, #8]
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	b29b      	uxth	r3, r3
 800928e:	4618      	mov	r0, r3
 8009290:	4603      	mov	r3, r0
 8009292:	005b      	lsls	r3, r3, #1
 8009294:	4403      	add	r3, r0
 8009296:	3b1e      	subs	r3, #30
 8009298:	409a      	lsls	r2, r3
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	430a      	orrs	r2, r1
 80092a0:	60da      	str	r2, [r3, #12]
 80092a2:	e022      	b.n	80092ea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	6919      	ldr	r1, [r3, #16]
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	b29b      	uxth	r3, r3
 80092b0:	461a      	mov	r2, r3
 80092b2:	4613      	mov	r3, r2
 80092b4:	005b      	lsls	r3, r3, #1
 80092b6:	4413      	add	r3, r2
 80092b8:	2207      	movs	r2, #7
 80092ba:	fa02 f303 	lsl.w	r3, r2, r3
 80092be:	43da      	mvns	r2, r3
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	400a      	ands	r2, r1
 80092c6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	6919      	ldr	r1, [r3, #16]
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	689a      	ldr	r2, [r3, #8]
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	b29b      	uxth	r3, r3
 80092d8:	4618      	mov	r0, r3
 80092da:	4603      	mov	r3, r0
 80092dc:	005b      	lsls	r3, r3, #1
 80092de:	4403      	add	r3, r0
 80092e0:	409a      	lsls	r2, r3
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	430a      	orrs	r2, r1
 80092e8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	685b      	ldr	r3, [r3, #4]
 80092ee:	2b06      	cmp	r3, #6
 80092f0:	d824      	bhi.n	800933c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	685a      	ldr	r2, [r3, #4]
 80092fc:	4613      	mov	r3, r2
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	4413      	add	r3, r2
 8009302:	3b05      	subs	r3, #5
 8009304:	221f      	movs	r2, #31
 8009306:	fa02 f303 	lsl.w	r3, r2, r3
 800930a:	43da      	mvns	r2, r3
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	400a      	ands	r2, r1
 8009312:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	b29b      	uxth	r3, r3
 8009320:	4618      	mov	r0, r3
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	685a      	ldr	r2, [r3, #4]
 8009326:	4613      	mov	r3, r2
 8009328:	009b      	lsls	r3, r3, #2
 800932a:	4413      	add	r3, r2
 800932c:	3b05      	subs	r3, #5
 800932e:	fa00 f203 	lsl.w	r2, r0, r3
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	430a      	orrs	r2, r1
 8009338:	635a      	str	r2, [r3, #52]	@ 0x34
 800933a:	e04c      	b.n	80093d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	2b0c      	cmp	r3, #12
 8009342:	d824      	bhi.n	800938e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	685a      	ldr	r2, [r3, #4]
 800934e:	4613      	mov	r3, r2
 8009350:	009b      	lsls	r3, r3, #2
 8009352:	4413      	add	r3, r2
 8009354:	3b23      	subs	r3, #35	@ 0x23
 8009356:	221f      	movs	r2, #31
 8009358:	fa02 f303 	lsl.w	r3, r2, r3
 800935c:	43da      	mvns	r2, r3
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	400a      	ands	r2, r1
 8009364:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	b29b      	uxth	r3, r3
 8009372:	4618      	mov	r0, r3
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	685a      	ldr	r2, [r3, #4]
 8009378:	4613      	mov	r3, r2
 800937a:	009b      	lsls	r3, r3, #2
 800937c:	4413      	add	r3, r2
 800937e:	3b23      	subs	r3, #35	@ 0x23
 8009380:	fa00 f203 	lsl.w	r2, r0, r3
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	430a      	orrs	r2, r1
 800938a:	631a      	str	r2, [r3, #48]	@ 0x30
 800938c:	e023      	b.n	80093d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	685a      	ldr	r2, [r3, #4]
 8009398:	4613      	mov	r3, r2
 800939a:	009b      	lsls	r3, r3, #2
 800939c:	4413      	add	r3, r2
 800939e:	3b41      	subs	r3, #65	@ 0x41
 80093a0:	221f      	movs	r2, #31
 80093a2:	fa02 f303 	lsl.w	r3, r2, r3
 80093a6:	43da      	mvns	r2, r3
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	400a      	ands	r2, r1
 80093ae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	b29b      	uxth	r3, r3
 80093bc:	4618      	mov	r0, r3
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	685a      	ldr	r2, [r3, #4]
 80093c2:	4613      	mov	r3, r2
 80093c4:	009b      	lsls	r3, r3, #2
 80093c6:	4413      	add	r3, r2
 80093c8:	3b41      	subs	r3, #65	@ 0x41
 80093ca:	fa00 f203 	lsl.w	r2, r0, r3
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	430a      	orrs	r2, r1
 80093d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80093d6:	4b22      	ldr	r3, [pc, #136]	@ (8009460 <HAL_ADC_ConfigChannel+0x234>)
 80093d8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a21      	ldr	r2, [pc, #132]	@ (8009464 <HAL_ADC_ConfigChannel+0x238>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d109      	bne.n	80093f8 <HAL_ADC_ConfigChannel+0x1cc>
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	2b12      	cmp	r3, #18
 80093ea:	d105      	bne.n	80093f8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4a19      	ldr	r2, [pc, #100]	@ (8009464 <HAL_ADC_ConfigChannel+0x238>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d123      	bne.n	800944a <HAL_ADC_ConfigChannel+0x21e>
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2b10      	cmp	r3, #16
 8009408:	d003      	beq.n	8009412 <HAL_ADC_ConfigChannel+0x1e6>
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	2b11      	cmp	r3, #17
 8009410:	d11b      	bne.n	800944a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	2b10      	cmp	r3, #16
 8009424:	d111      	bne.n	800944a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8009426:	4b10      	ldr	r3, [pc, #64]	@ (8009468 <HAL_ADC_ConfigChannel+0x23c>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4a10      	ldr	r2, [pc, #64]	@ (800946c <HAL_ADC_ConfigChannel+0x240>)
 800942c:	fba2 2303 	umull	r2, r3, r2, r3
 8009430:	0c9a      	lsrs	r2, r3, #18
 8009432:	4613      	mov	r3, r2
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	4413      	add	r3, r2
 8009438:	005b      	lsls	r3, r3, #1
 800943a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800943c:	e002      	b.n	8009444 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	3b01      	subs	r3, #1
 8009442:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d1f9      	bne.n	800943e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2200      	movs	r2, #0
 800944e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8009452:	2300      	movs	r3, #0
}
 8009454:	4618      	mov	r0, r3
 8009456:	3714      	adds	r7, #20
 8009458:	46bd      	mov	sp, r7
 800945a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945e:	4770      	bx	lr
 8009460:	40012300 	.word	0x40012300
 8009464:	40012000 	.word	0x40012000
 8009468:	2000019c 	.word	0x2000019c
 800946c:	431bde83 	.word	0x431bde83

08009470 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009470:	b480      	push	{r7}
 8009472:	b085      	sub	sp, #20
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009478:	4b79      	ldr	r3, [pc, #484]	@ (8009660 <ADC_Init+0x1f0>)
 800947a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	685a      	ldr	r2, [r3, #4]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	685b      	ldr	r3, [r3, #4]
 8009490:	431a      	orrs	r2, r3
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	685a      	ldr	r2, [r3, #4]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80094a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	6859      	ldr	r1, [r3, #4]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	691b      	ldr	r3, [r3, #16]
 80094b0:	021a      	lsls	r2, r3, #8
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	430a      	orrs	r2, r1
 80094b8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	685a      	ldr	r2, [r3, #4]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80094c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	6859      	ldr	r1, [r3, #4]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	689a      	ldr	r2, [r3, #8]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	430a      	orrs	r2, r1
 80094da:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	689a      	ldr	r2, [r3, #8]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80094ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	6899      	ldr	r1, [r3, #8]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	68da      	ldr	r2, [r3, #12]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	430a      	orrs	r2, r1
 80094fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009502:	4a58      	ldr	r2, [pc, #352]	@ (8009664 <ADC_Init+0x1f4>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d022      	beq.n	800954e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	689a      	ldr	r2, [r3, #8]
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009516:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	6899      	ldr	r1, [r3, #8]
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	430a      	orrs	r2, r1
 8009528:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	689a      	ldr	r2, [r3, #8]
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8009538:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	6899      	ldr	r1, [r3, #8]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	430a      	orrs	r2, r1
 800954a:	609a      	str	r2, [r3, #8]
 800954c:	e00f      	b.n	800956e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	689a      	ldr	r2, [r3, #8]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800955c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	689a      	ldr	r2, [r3, #8]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800956c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	689a      	ldr	r2, [r3, #8]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f022 0202 	bic.w	r2, r2, #2
 800957c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	6899      	ldr	r1, [r3, #8]
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	7e1b      	ldrb	r3, [r3, #24]
 8009588:	005a      	lsls	r2, r3, #1
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	430a      	orrs	r2, r1
 8009590:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d01b      	beq.n	80095d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	685a      	ldr	r2, [r3, #4]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80095aa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	685a      	ldr	r2, [r3, #4]
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80095ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	6859      	ldr	r1, [r3, #4]
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095c6:	3b01      	subs	r3, #1
 80095c8:	035a      	lsls	r2, r3, #13
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	430a      	orrs	r2, r1
 80095d0:	605a      	str	r2, [r3, #4]
 80095d2:	e007      	b.n	80095e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	685a      	ldr	r2, [r3, #4]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80095e2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80095f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	69db      	ldr	r3, [r3, #28]
 80095fe:	3b01      	subs	r3, #1
 8009600:	051a      	lsls	r2, r3, #20
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	430a      	orrs	r2, r1
 8009608:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	689a      	ldr	r2, [r3, #8]
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009618:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	6899      	ldr	r1, [r3, #8]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009626:	025a      	lsls	r2, r3, #9
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	430a      	orrs	r2, r1
 800962e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	689a      	ldr	r2, [r3, #8]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800963e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	6899      	ldr	r1, [r3, #8]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	695b      	ldr	r3, [r3, #20]
 800964a:	029a      	lsls	r2, r3, #10
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	430a      	orrs	r2, r1
 8009652:	609a      	str	r2, [r3, #8]
}
 8009654:	bf00      	nop
 8009656:	3714      	adds	r7, #20
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr
 8009660:	40012300 	.word	0x40012300
 8009664:	0f000001 	.word	0x0f000001

08009668 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b084      	sub	sp, #16
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009674:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800967a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800967e:	2b00      	cmp	r3, #0
 8009680:	d13c      	bne.n	80096fc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009686:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	689b      	ldr	r3, [r3, #8]
 8009694:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009698:	2b00      	cmp	r3, #0
 800969a:	d12b      	bne.n	80096f4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d127      	bne.n	80096f4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096aa:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d006      	beq.n	80096c0 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	689b      	ldr	r3, [r3, #8]
 80096b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d119      	bne.n	80096f4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	685a      	ldr	r2, [r3, #4]
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f022 0220 	bic.w	r2, r2, #32
 80096ce:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d105      	bne.n	80096f4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ec:	f043 0201 	orr.w	r2, r3, #1
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80096f4:	68f8      	ldr	r0, [r7, #12]
 80096f6:	f7f8 f8b1 	bl	800185c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80096fa:	e00e      	b.n	800971a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009700:	f003 0310 	and.w	r3, r3, #16
 8009704:	2b00      	cmp	r3, #0
 8009706:	d003      	beq.n	8009710 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8009708:	68f8      	ldr	r0, [r7, #12]
 800970a:	f7ff fd84 	bl	8009216 <HAL_ADC_ErrorCallback>
}
 800970e:	e004      	b.n	800971a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	4798      	blx	r3
}
 800971a:	bf00      	nop
 800971c:	3710      	adds	r7, #16
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}

08009722 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8009722:	b580      	push	{r7, lr}
 8009724:	b084      	sub	sp, #16
 8009726:	af00      	add	r7, sp, #0
 8009728:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800972e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8009730:	68f8      	ldr	r0, [r7, #12]
 8009732:	f7f8 f8df 	bl	80018f4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009736:	bf00      	nop
 8009738:	3710      	adds	r7, #16
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}

0800973e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800973e:	b580      	push	{r7, lr}
 8009740:	b084      	sub	sp, #16
 8009742:	af00      	add	r7, sp, #0
 8009744:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800974a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2240      	movs	r2, #64	@ 0x40
 8009750:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009756:	f043 0204 	orr.w	r2, r3, #4
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800975e:	68f8      	ldr	r0, [r7, #12]
 8009760:	f7ff fd59 	bl	8009216 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009764:	bf00      	nop
 8009766:	3710      	adds	r7, #16
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8009774:	bf00      	nop
 8009776:	370c      	adds	r7, #12
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009780:	b480      	push	{r7}
 8009782:	b085      	sub	sp, #20
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f003 0307 	and.w	r3, r3, #7
 800978e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009790:	4b0c      	ldr	r3, [pc, #48]	@ (80097c4 <__NVIC_SetPriorityGrouping+0x44>)
 8009792:	68db      	ldr	r3, [r3, #12]
 8009794:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009796:	68ba      	ldr	r2, [r7, #8]
 8009798:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800979c:	4013      	ands	r3, r2
 800979e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80097a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80097ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80097b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80097b2:	4a04      	ldr	r2, [pc, #16]	@ (80097c4 <__NVIC_SetPriorityGrouping+0x44>)
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	60d3      	str	r3, [r2, #12]
}
 80097b8:	bf00      	nop
 80097ba:	3714      	adds	r7, #20
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr
 80097c4:	e000ed00 	.word	0xe000ed00

080097c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80097c8:	b480      	push	{r7}
 80097ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80097cc:	4b04      	ldr	r3, [pc, #16]	@ (80097e0 <__NVIC_GetPriorityGrouping+0x18>)
 80097ce:	68db      	ldr	r3, [r3, #12]
 80097d0:	0a1b      	lsrs	r3, r3, #8
 80097d2:	f003 0307 	and.w	r3, r3, #7
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr
 80097e0:	e000ed00 	.word	0xe000ed00

080097e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b083      	sub	sp, #12
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	4603      	mov	r3, r0
 80097ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80097ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	db0b      	blt.n	800980e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80097f6:	79fb      	ldrb	r3, [r7, #7]
 80097f8:	f003 021f 	and.w	r2, r3, #31
 80097fc:	4907      	ldr	r1, [pc, #28]	@ (800981c <__NVIC_EnableIRQ+0x38>)
 80097fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009802:	095b      	lsrs	r3, r3, #5
 8009804:	2001      	movs	r0, #1
 8009806:	fa00 f202 	lsl.w	r2, r0, r2
 800980a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800980e:	bf00      	nop
 8009810:	370c      	adds	r7, #12
 8009812:	46bd      	mov	sp, r7
 8009814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009818:	4770      	bx	lr
 800981a:	bf00      	nop
 800981c:	e000e100 	.word	0xe000e100

08009820 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009820:	b480      	push	{r7}
 8009822:	b083      	sub	sp, #12
 8009824:	af00      	add	r7, sp, #0
 8009826:	4603      	mov	r3, r0
 8009828:	6039      	str	r1, [r7, #0]
 800982a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800982c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009830:	2b00      	cmp	r3, #0
 8009832:	db0a      	blt.n	800984a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	b2da      	uxtb	r2, r3
 8009838:	490c      	ldr	r1, [pc, #48]	@ (800986c <__NVIC_SetPriority+0x4c>)
 800983a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800983e:	0112      	lsls	r2, r2, #4
 8009840:	b2d2      	uxtb	r2, r2
 8009842:	440b      	add	r3, r1
 8009844:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009848:	e00a      	b.n	8009860 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	b2da      	uxtb	r2, r3
 800984e:	4908      	ldr	r1, [pc, #32]	@ (8009870 <__NVIC_SetPriority+0x50>)
 8009850:	79fb      	ldrb	r3, [r7, #7]
 8009852:	f003 030f 	and.w	r3, r3, #15
 8009856:	3b04      	subs	r3, #4
 8009858:	0112      	lsls	r2, r2, #4
 800985a:	b2d2      	uxtb	r2, r2
 800985c:	440b      	add	r3, r1
 800985e:	761a      	strb	r2, [r3, #24]
}
 8009860:	bf00      	nop
 8009862:	370c      	adds	r7, #12
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr
 800986c:	e000e100 	.word	0xe000e100
 8009870:	e000ed00 	.word	0xe000ed00

08009874 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009874:	b480      	push	{r7}
 8009876:	b089      	sub	sp, #36	@ 0x24
 8009878:	af00      	add	r7, sp, #0
 800987a:	60f8      	str	r0, [r7, #12]
 800987c:	60b9      	str	r1, [r7, #8]
 800987e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	f003 0307 	and.w	r3, r3, #7
 8009886:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009888:	69fb      	ldr	r3, [r7, #28]
 800988a:	f1c3 0307 	rsb	r3, r3, #7
 800988e:	2b04      	cmp	r3, #4
 8009890:	bf28      	it	cs
 8009892:	2304      	movcs	r3, #4
 8009894:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009896:	69fb      	ldr	r3, [r7, #28]
 8009898:	3304      	adds	r3, #4
 800989a:	2b06      	cmp	r3, #6
 800989c:	d902      	bls.n	80098a4 <NVIC_EncodePriority+0x30>
 800989e:	69fb      	ldr	r3, [r7, #28]
 80098a0:	3b03      	subs	r3, #3
 80098a2:	e000      	b.n	80098a6 <NVIC_EncodePriority+0x32>
 80098a4:	2300      	movs	r3, #0
 80098a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80098a8:	f04f 32ff 	mov.w	r2, #4294967295
 80098ac:	69bb      	ldr	r3, [r7, #24]
 80098ae:	fa02 f303 	lsl.w	r3, r2, r3
 80098b2:	43da      	mvns	r2, r3
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	401a      	ands	r2, r3
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80098bc:	f04f 31ff 	mov.w	r1, #4294967295
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	fa01 f303 	lsl.w	r3, r1, r3
 80098c6:	43d9      	mvns	r1, r3
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80098cc:	4313      	orrs	r3, r2
         );
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3724      	adds	r7, #36	@ 0x24
 80098d2:	46bd      	mov	sp, r7
 80098d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d8:	4770      	bx	lr

080098da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80098da:	b580      	push	{r7, lr}
 80098dc:	b082      	sub	sp, #8
 80098de:	af00      	add	r7, sp, #0
 80098e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f7ff ff4c 	bl	8009780 <__NVIC_SetPriorityGrouping>
}
 80098e8:	bf00      	nop
 80098ea:	3708      	adds	r7, #8
 80098ec:	46bd      	mov	sp, r7
 80098ee:	bd80      	pop	{r7, pc}

080098f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b086      	sub	sp, #24
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	4603      	mov	r3, r0
 80098f8:	60b9      	str	r1, [r7, #8]
 80098fa:	607a      	str	r2, [r7, #4]
 80098fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80098fe:	2300      	movs	r3, #0
 8009900:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009902:	f7ff ff61 	bl	80097c8 <__NVIC_GetPriorityGrouping>
 8009906:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009908:	687a      	ldr	r2, [r7, #4]
 800990a:	68b9      	ldr	r1, [r7, #8]
 800990c:	6978      	ldr	r0, [r7, #20]
 800990e:	f7ff ffb1 	bl	8009874 <NVIC_EncodePriority>
 8009912:	4602      	mov	r2, r0
 8009914:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009918:	4611      	mov	r1, r2
 800991a:	4618      	mov	r0, r3
 800991c:	f7ff ff80 	bl	8009820 <__NVIC_SetPriority>
}
 8009920:	bf00      	nop
 8009922:	3718      	adds	r7, #24
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b082      	sub	sp, #8
 800992c:	af00      	add	r7, sp, #0
 800992e:	4603      	mov	r3, r0
 8009930:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009936:	4618      	mov	r0, r3
 8009938:	f7ff ff54 	bl	80097e4 <__NVIC_EnableIRQ>
}
 800993c:	bf00      	nop
 800993e:	3708      	adds	r7, #8
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b086      	sub	sp, #24
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800994c:	2300      	movs	r3, #0
 800994e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8009950:	f7ff f826 	bl	80089a0 <HAL_GetTick>
 8009954:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d101      	bne.n	8009960 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800995c:	2301      	movs	r3, #1
 800995e:	e099      	b.n	8009a94 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2202      	movs	r2, #2
 8009964:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2200      	movs	r2, #0
 800996c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	681a      	ldr	r2, [r3, #0]
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f022 0201 	bic.w	r2, r2, #1
 800997e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009980:	e00f      	b.n	80099a2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009982:	f7ff f80d 	bl	80089a0 <HAL_GetTick>
 8009986:	4602      	mov	r2, r0
 8009988:	693b      	ldr	r3, [r7, #16]
 800998a:	1ad3      	subs	r3, r2, r3
 800998c:	2b05      	cmp	r3, #5
 800998e:	d908      	bls.n	80099a2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2220      	movs	r2, #32
 8009994:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2203      	movs	r2, #3
 800999a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800999e:	2303      	movs	r3, #3
 80099a0:	e078      	b.n	8009a94 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f003 0301 	and.w	r3, r3, #1
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d1e8      	bne.n	8009982 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80099b8:	697a      	ldr	r2, [r7, #20]
 80099ba:	4b38      	ldr	r3, [pc, #224]	@ (8009a9c <HAL_DMA_Init+0x158>)
 80099bc:	4013      	ands	r3, r2
 80099be:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	685a      	ldr	r2, [r3, #4]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	689b      	ldr	r3, [r3, #8]
 80099c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80099ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	691b      	ldr	r3, [r3, #16]
 80099d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80099da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	699b      	ldr	r3, [r3, #24]
 80099e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80099e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6a1b      	ldr	r3, [r3, #32]
 80099ec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80099ee:	697a      	ldr	r2, [r7, #20]
 80099f0:	4313      	orrs	r3, r2
 80099f2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099f8:	2b04      	cmp	r3, #4
 80099fa:	d107      	bne.n	8009a0c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a04:	4313      	orrs	r3, r2
 8009a06:	697a      	ldr	r2, [r7, #20]
 8009a08:	4313      	orrs	r3, r2
 8009a0a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	697a      	ldr	r2, [r7, #20]
 8009a12:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	695b      	ldr	r3, [r3, #20]
 8009a1a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	f023 0307 	bic.w	r3, r3, #7
 8009a22:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a28:	697a      	ldr	r2, [r7, #20]
 8009a2a:	4313      	orrs	r3, r2
 8009a2c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a32:	2b04      	cmp	r3, #4
 8009a34:	d117      	bne.n	8009a66 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a3a:	697a      	ldr	r2, [r7, #20]
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d00e      	beq.n	8009a66 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f000 fa91 	bl	8009f70 <DMA_CheckFifoParam>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d008      	beq.n	8009a66 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2240      	movs	r2, #64	@ 0x40
 8009a58:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2201      	movs	r2, #1
 8009a5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8009a62:	2301      	movs	r3, #1
 8009a64:	e016      	b.n	8009a94 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	697a      	ldr	r2, [r7, #20]
 8009a6c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f000 fa48 	bl	8009f04 <DMA_CalcBaseAndBitshift>
 8009a74:	4603      	mov	r3, r0
 8009a76:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a7c:	223f      	movs	r2, #63	@ 0x3f
 8009a7e:	409a      	lsls	r2, r3
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2200      	movs	r2, #0
 8009a88:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2201      	movs	r2, #1
 8009a8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8009a92:	2300      	movs	r3, #0
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3718      	adds	r7, #24
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}
 8009a9c:	f010803f 	.word	0xf010803f

08009aa0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b086      	sub	sp, #24
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	60b9      	str	r1, [r7, #8]
 8009aaa:	607a      	str	r2, [r7, #4]
 8009aac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ab6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009abe:	2b01      	cmp	r3, #1
 8009ac0:	d101      	bne.n	8009ac6 <HAL_DMA_Start_IT+0x26>
 8009ac2:	2302      	movs	r3, #2
 8009ac4:	e040      	b.n	8009b48 <HAL_DMA_Start_IT+0xa8>
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	2201      	movs	r2, #1
 8009aca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009ad4:	b2db      	uxtb	r3, r3
 8009ad6:	2b01      	cmp	r3, #1
 8009ad8:	d12f      	bne.n	8009b3a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2202      	movs	r2, #2
 8009ade:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	687a      	ldr	r2, [r7, #4]
 8009aec:	68b9      	ldr	r1, [r7, #8]
 8009aee:	68f8      	ldr	r0, [r7, #12]
 8009af0:	f000 f9da 	bl	8009ea8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009af8:	223f      	movs	r2, #63	@ 0x3f
 8009afa:	409a      	lsls	r2, r3
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	681a      	ldr	r2, [r3, #0]
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f042 0216 	orr.w	r2, r2, #22
 8009b0e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d007      	beq.n	8009b28 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	681a      	ldr	r2, [r3, #0]
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f042 0208 	orr.w	r2, r2, #8
 8009b26:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f042 0201 	orr.w	r2, r2, #1
 8009b36:	601a      	str	r2, [r3, #0]
 8009b38:	e005      	b.n	8009b46 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8009b42:	2302      	movs	r3, #2
 8009b44:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8009b46:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3718      	adds	r7, #24
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009b50:	b480      	push	{r7}
 8009b52:	b083      	sub	sp, #12
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009b5e:	b2db      	uxtb	r3, r3
 8009b60:	2b02      	cmp	r3, #2
 8009b62:	d004      	beq.n	8009b6e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2280      	movs	r2, #128	@ 0x80
 8009b68:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	e00c      	b.n	8009b88 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2205      	movs	r2, #5
 8009b72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	681a      	ldr	r2, [r3, #0]
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f022 0201 	bic.w	r2, r2, #1
 8009b84:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009b86:	2300      	movs	r3, #0
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	370c      	adds	r7, #12
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr

08009b94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b086      	sub	sp, #24
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009ba0:	4b8e      	ldr	r3, [pc, #568]	@ (8009ddc <HAL_DMA_IRQHandler+0x248>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	4a8e      	ldr	r2, [pc, #568]	@ (8009de0 <HAL_DMA_IRQHandler+0x24c>)
 8009ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8009baa:	0a9b      	lsrs	r3, r3, #10
 8009bac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bb2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8009bb4:	693b      	ldr	r3, [r7, #16]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bbe:	2208      	movs	r2, #8
 8009bc0:	409a      	lsls	r2, r3
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	4013      	ands	r3, r2
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d01a      	beq.n	8009c00 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f003 0304 	and.w	r3, r3, #4
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d013      	beq.n	8009c00 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	681a      	ldr	r2, [r3, #0]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f022 0204 	bic.w	r2, r2, #4
 8009be6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bec:	2208      	movs	r2, #8
 8009bee:	409a      	lsls	r2, r3
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bf8:	f043 0201 	orr.w	r2, r3, #1
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c04:	2201      	movs	r2, #1
 8009c06:	409a      	lsls	r2, r3
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	4013      	ands	r3, r2
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d012      	beq.n	8009c36 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	695b      	ldr	r3, [r3, #20]
 8009c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d00b      	beq.n	8009c36 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c22:	2201      	movs	r2, #1
 8009c24:	409a      	lsls	r2, r3
 8009c26:	693b      	ldr	r3, [r7, #16]
 8009c28:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c2e:	f043 0202 	orr.w	r2, r3, #2
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c3a:	2204      	movs	r2, #4
 8009c3c:	409a      	lsls	r2, r3
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	4013      	ands	r3, r2
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d012      	beq.n	8009c6c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f003 0302 	and.w	r3, r3, #2
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d00b      	beq.n	8009c6c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c58:	2204      	movs	r2, #4
 8009c5a:	409a      	lsls	r2, r3
 8009c5c:	693b      	ldr	r3, [r7, #16]
 8009c5e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c64:	f043 0204 	orr.w	r2, r3, #4
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c70:	2210      	movs	r2, #16
 8009c72:	409a      	lsls	r2, r3
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	4013      	ands	r3, r2
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d043      	beq.n	8009d04 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	f003 0308 	and.w	r3, r3, #8
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d03c      	beq.n	8009d04 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c8e:	2210      	movs	r2, #16
 8009c90:	409a      	lsls	r2, r3
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d018      	beq.n	8009cd6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d108      	bne.n	8009cc4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d024      	beq.n	8009d04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	4798      	blx	r3
 8009cc2:	e01f      	b.n	8009d04 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d01b      	beq.n	8009d04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	4798      	blx	r3
 8009cd4:	e016      	b.n	8009d04 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d107      	bne.n	8009cf4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	681a      	ldr	r2, [r3, #0]
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f022 0208 	bic.w	r2, r2, #8
 8009cf2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d003      	beq.n	8009d04 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d08:	2220      	movs	r2, #32
 8009d0a:	409a      	lsls	r2, r3
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	4013      	ands	r3, r2
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	f000 808f 	beq.w	8009e34 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f003 0310 	and.w	r3, r3, #16
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	f000 8087 	beq.w	8009e34 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d2a:	2220      	movs	r2, #32
 8009d2c:	409a      	lsls	r2, r3
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009d38:	b2db      	uxtb	r3, r3
 8009d3a:	2b05      	cmp	r3, #5
 8009d3c:	d136      	bne.n	8009dac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f022 0216 	bic.w	r2, r2, #22
 8009d4c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	695a      	ldr	r2, [r3, #20]
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009d5c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d103      	bne.n	8009d6e <HAL_DMA_IRQHandler+0x1da>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d007      	beq.n	8009d7e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f022 0208 	bic.w	r2, r2, #8
 8009d7c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d82:	223f      	movs	r2, #63	@ 0x3f
 8009d84:	409a      	lsls	r2, r3
 8009d86:	693b      	ldr	r3, [r7, #16]
 8009d88:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2200      	movs	r2, #0
 8009d96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d07e      	beq.n	8009ea0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	4798      	blx	r3
        }
        return;
 8009daa:	e079      	b.n	8009ea0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d01d      	beq.n	8009df6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d10d      	bne.n	8009de4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d031      	beq.n	8009e34 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	4798      	blx	r3
 8009dd8:	e02c      	b.n	8009e34 <HAL_DMA_IRQHandler+0x2a0>
 8009dda:	bf00      	nop
 8009ddc:	2000019c 	.word	0x2000019c
 8009de0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d023      	beq.n	8009e34 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	4798      	blx	r3
 8009df4:	e01e      	b.n	8009e34 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d10f      	bne.n	8009e24 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	681a      	ldr	r2, [r3, #0]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f022 0210 	bic.w	r2, r2, #16
 8009e12:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2201      	movs	r2, #1
 8009e18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2200      	movs	r2, #0
 8009e20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d003      	beq.n	8009e34 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d032      	beq.n	8009ea2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e40:	f003 0301 	and.w	r3, r3, #1
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d022      	beq.n	8009e8e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2205      	movs	r2, #5
 8009e4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	681a      	ldr	r2, [r3, #0]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	f022 0201 	bic.w	r2, r2, #1
 8009e5e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	3301      	adds	r3, #1
 8009e64:	60bb      	str	r3, [r7, #8]
 8009e66:	697a      	ldr	r2, [r7, #20]
 8009e68:	429a      	cmp	r2, r3
 8009e6a:	d307      	bcc.n	8009e7c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f003 0301 	and.w	r3, r3, #1
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d1f2      	bne.n	8009e60 <HAL_DMA_IRQHandler+0x2cc>
 8009e7a:	e000      	b.n	8009e7e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8009e7c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2201      	movs	r2, #1
 8009e82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d005      	beq.n	8009ea2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	4798      	blx	r3
 8009e9e:	e000      	b.n	8009ea2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8009ea0:	bf00      	nop
    }
  }
}
 8009ea2:	3718      	adds	r7, #24
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}

08009ea8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b085      	sub	sp, #20
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	60f8      	str	r0, [r7, #12]
 8009eb0:	60b9      	str	r1, [r7, #8]
 8009eb2:	607a      	str	r2, [r7, #4]
 8009eb4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	681a      	ldr	r2, [r3, #0]
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009ec4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	683a      	ldr	r2, [r7, #0]
 8009ecc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	689b      	ldr	r3, [r3, #8]
 8009ed2:	2b40      	cmp	r3, #64	@ 0x40
 8009ed4:	d108      	bne.n	8009ee8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	687a      	ldr	r2, [r7, #4]
 8009edc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	68ba      	ldr	r2, [r7, #8]
 8009ee4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8009ee6:	e007      	b.n	8009ef8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	68ba      	ldr	r2, [r7, #8]
 8009eee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	687a      	ldr	r2, [r7, #4]
 8009ef6:	60da      	str	r2, [r3, #12]
}
 8009ef8:	bf00      	nop
 8009efa:	3714      	adds	r7, #20
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr

08009f04 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b085      	sub	sp, #20
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	b2db      	uxtb	r3, r3
 8009f12:	3b10      	subs	r3, #16
 8009f14:	4a14      	ldr	r2, [pc, #80]	@ (8009f68 <DMA_CalcBaseAndBitshift+0x64>)
 8009f16:	fba2 2303 	umull	r2, r3, r2, r3
 8009f1a:	091b      	lsrs	r3, r3, #4
 8009f1c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8009f1e:	4a13      	ldr	r2, [pc, #76]	@ (8009f6c <DMA_CalcBaseAndBitshift+0x68>)
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	4413      	add	r3, r2
 8009f24:	781b      	ldrb	r3, [r3, #0]
 8009f26:	461a      	mov	r2, r3
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2b03      	cmp	r3, #3
 8009f30:	d909      	bls.n	8009f46 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8009f3a:	f023 0303 	bic.w	r3, r3, #3
 8009f3e:	1d1a      	adds	r2, r3, #4
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	659a      	str	r2, [r3, #88]	@ 0x58
 8009f44:	e007      	b.n	8009f56 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8009f4e:	f023 0303 	bic.w	r3, r3, #3
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3714      	adds	r7, #20
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f64:	4770      	bx	lr
 8009f66:	bf00      	nop
 8009f68:	aaaaaaab 	.word	0xaaaaaaab
 8009f6c:	08014b74 	.word	0x08014b74

08009f70 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b085      	sub	sp, #20
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f80:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	699b      	ldr	r3, [r3, #24]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d11f      	bne.n	8009fca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8009f8a:	68bb      	ldr	r3, [r7, #8]
 8009f8c:	2b03      	cmp	r3, #3
 8009f8e:	d856      	bhi.n	800a03e <DMA_CheckFifoParam+0xce>
 8009f90:	a201      	add	r2, pc, #4	@ (adr r2, 8009f98 <DMA_CheckFifoParam+0x28>)
 8009f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f96:	bf00      	nop
 8009f98:	08009fa9 	.word	0x08009fa9
 8009f9c:	08009fbb 	.word	0x08009fbb
 8009fa0:	08009fa9 	.word	0x08009fa9
 8009fa4:	0800a03f 	.word	0x0800a03f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d046      	beq.n	800a042 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009fb8:	e043      	b.n	800a042 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fbe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009fc2:	d140      	bne.n	800a046 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009fc8:	e03d      	b.n	800a046 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	699b      	ldr	r3, [r3, #24]
 8009fce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009fd2:	d121      	bne.n	800a018 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	2b03      	cmp	r3, #3
 8009fd8:	d837      	bhi.n	800a04a <DMA_CheckFifoParam+0xda>
 8009fda:	a201      	add	r2, pc, #4	@ (adr r2, 8009fe0 <DMA_CheckFifoParam+0x70>)
 8009fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fe0:	08009ff1 	.word	0x08009ff1
 8009fe4:	08009ff7 	.word	0x08009ff7
 8009fe8:	08009ff1 	.word	0x08009ff1
 8009fec:	0800a009 	.word	0x0800a009
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	73fb      	strb	r3, [r7, #15]
      break;
 8009ff4:	e030      	b.n	800a058 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ffa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d025      	beq.n	800a04e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800a002:	2301      	movs	r3, #1
 800a004:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a006:	e022      	b.n	800a04e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a00c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a010:	d11f      	bne.n	800a052 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800a012:	2301      	movs	r3, #1
 800a014:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800a016:	e01c      	b.n	800a052 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	2b02      	cmp	r3, #2
 800a01c:	d903      	bls.n	800a026 <DMA_CheckFifoParam+0xb6>
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	2b03      	cmp	r3, #3
 800a022:	d003      	beq.n	800a02c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800a024:	e018      	b.n	800a058 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800a026:	2301      	movs	r3, #1
 800a028:	73fb      	strb	r3, [r7, #15]
      break;
 800a02a:	e015      	b.n	800a058 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a030:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a034:	2b00      	cmp	r3, #0
 800a036:	d00e      	beq.n	800a056 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800a038:	2301      	movs	r3, #1
 800a03a:	73fb      	strb	r3, [r7, #15]
      break;
 800a03c:	e00b      	b.n	800a056 <DMA_CheckFifoParam+0xe6>
      break;
 800a03e:	bf00      	nop
 800a040:	e00a      	b.n	800a058 <DMA_CheckFifoParam+0xe8>
      break;
 800a042:	bf00      	nop
 800a044:	e008      	b.n	800a058 <DMA_CheckFifoParam+0xe8>
      break;
 800a046:	bf00      	nop
 800a048:	e006      	b.n	800a058 <DMA_CheckFifoParam+0xe8>
      break;
 800a04a:	bf00      	nop
 800a04c:	e004      	b.n	800a058 <DMA_CheckFifoParam+0xe8>
      break;
 800a04e:	bf00      	nop
 800a050:	e002      	b.n	800a058 <DMA_CheckFifoParam+0xe8>
      break;   
 800a052:	bf00      	nop
 800a054:	e000      	b.n	800a058 <DMA_CheckFifoParam+0xe8>
      break;
 800a056:	bf00      	nop
    }
  } 
  
  return status; 
 800a058:	7bfb      	ldrb	r3, [r7, #15]
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3714      	adds	r7, #20
 800a05e:	46bd      	mov	sp, r7
 800a060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a064:	4770      	bx	lr
 800a066:	bf00      	nop

0800a068 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a068:	b480      	push	{r7}
 800a06a:	b089      	sub	sp, #36	@ 0x24
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
 800a070:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800a072:	2300      	movs	r3, #0
 800a074:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800a076:	2300      	movs	r3, #0
 800a078:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800a07a:	2300      	movs	r3, #0
 800a07c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a07e:	2300      	movs	r3, #0
 800a080:	61fb      	str	r3, [r7, #28]
 800a082:	e16b      	b.n	800a35c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800a084:	2201      	movs	r2, #1
 800a086:	69fb      	ldr	r3, [r7, #28]
 800a088:	fa02 f303 	lsl.w	r3, r2, r3
 800a08c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	697a      	ldr	r2, [r7, #20]
 800a094:	4013      	ands	r3, r2
 800a096:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800a098:	693a      	ldr	r2, [r7, #16]
 800a09a:	697b      	ldr	r3, [r7, #20]
 800a09c:	429a      	cmp	r2, r3
 800a09e:	f040 815a 	bne.w	800a356 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	685b      	ldr	r3, [r3, #4]
 800a0a6:	f003 0303 	and.w	r3, r3, #3
 800a0aa:	2b01      	cmp	r3, #1
 800a0ac:	d005      	beq.n	800a0ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	685b      	ldr	r3, [r3, #4]
 800a0b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800a0b6:	2b02      	cmp	r3, #2
 800a0b8:	d130      	bne.n	800a11c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	689b      	ldr	r3, [r3, #8]
 800a0be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800a0c0:	69fb      	ldr	r3, [r7, #28]
 800a0c2:	005b      	lsls	r3, r3, #1
 800a0c4:	2203      	movs	r2, #3
 800a0c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ca:	43db      	mvns	r3, r3
 800a0cc:	69ba      	ldr	r2, [r7, #24]
 800a0ce:	4013      	ands	r3, r2
 800a0d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	68da      	ldr	r2, [r3, #12]
 800a0d6:	69fb      	ldr	r3, [r7, #28]
 800a0d8:	005b      	lsls	r3, r3, #1
 800a0da:	fa02 f303 	lsl.w	r3, r2, r3
 800a0de:	69ba      	ldr	r2, [r7, #24]
 800a0e0:	4313      	orrs	r3, r2
 800a0e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	69ba      	ldr	r2, [r7, #24]
 800a0e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a0f0:	2201      	movs	r2, #1
 800a0f2:	69fb      	ldr	r3, [r7, #28]
 800a0f4:	fa02 f303 	lsl.w	r3, r2, r3
 800a0f8:	43db      	mvns	r3, r3
 800a0fa:	69ba      	ldr	r2, [r7, #24]
 800a0fc:	4013      	ands	r3, r2
 800a0fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	091b      	lsrs	r3, r3, #4
 800a106:	f003 0201 	and.w	r2, r3, #1
 800a10a:	69fb      	ldr	r3, [r7, #28]
 800a10c:	fa02 f303 	lsl.w	r3, r2, r3
 800a110:	69ba      	ldr	r2, [r7, #24]
 800a112:	4313      	orrs	r3, r2
 800a114:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	69ba      	ldr	r2, [r7, #24]
 800a11a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	f003 0303 	and.w	r3, r3, #3
 800a124:	2b03      	cmp	r3, #3
 800a126:	d017      	beq.n	800a158 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	68db      	ldr	r3, [r3, #12]
 800a12c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800a12e:	69fb      	ldr	r3, [r7, #28]
 800a130:	005b      	lsls	r3, r3, #1
 800a132:	2203      	movs	r2, #3
 800a134:	fa02 f303 	lsl.w	r3, r2, r3
 800a138:	43db      	mvns	r3, r3
 800a13a:	69ba      	ldr	r2, [r7, #24]
 800a13c:	4013      	ands	r3, r2
 800a13e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	689a      	ldr	r2, [r3, #8]
 800a144:	69fb      	ldr	r3, [r7, #28]
 800a146:	005b      	lsls	r3, r3, #1
 800a148:	fa02 f303 	lsl.w	r3, r2, r3
 800a14c:	69ba      	ldr	r2, [r7, #24]
 800a14e:	4313      	orrs	r3, r2
 800a150:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	69ba      	ldr	r2, [r7, #24]
 800a156:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	f003 0303 	and.w	r3, r3, #3
 800a160:	2b02      	cmp	r3, #2
 800a162:	d123      	bne.n	800a1ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a164:	69fb      	ldr	r3, [r7, #28]
 800a166:	08da      	lsrs	r2, r3, #3
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	3208      	adds	r2, #8
 800a16c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a170:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800a172:	69fb      	ldr	r3, [r7, #28]
 800a174:	f003 0307 	and.w	r3, r3, #7
 800a178:	009b      	lsls	r3, r3, #2
 800a17a:	220f      	movs	r2, #15
 800a17c:	fa02 f303 	lsl.w	r3, r2, r3
 800a180:	43db      	mvns	r3, r3
 800a182:	69ba      	ldr	r2, [r7, #24]
 800a184:	4013      	ands	r3, r2
 800a186:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	691a      	ldr	r2, [r3, #16]
 800a18c:	69fb      	ldr	r3, [r7, #28]
 800a18e:	f003 0307 	and.w	r3, r3, #7
 800a192:	009b      	lsls	r3, r3, #2
 800a194:	fa02 f303 	lsl.w	r3, r2, r3
 800a198:	69ba      	ldr	r2, [r7, #24]
 800a19a:	4313      	orrs	r3, r2
 800a19c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a19e:	69fb      	ldr	r3, [r7, #28]
 800a1a0:	08da      	lsrs	r2, r3, #3
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	3208      	adds	r2, #8
 800a1a6:	69b9      	ldr	r1, [r7, #24]
 800a1a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800a1b2:	69fb      	ldr	r3, [r7, #28]
 800a1b4:	005b      	lsls	r3, r3, #1
 800a1b6:	2203      	movs	r2, #3
 800a1b8:	fa02 f303 	lsl.w	r3, r2, r3
 800a1bc:	43db      	mvns	r3, r3
 800a1be:	69ba      	ldr	r2, [r7, #24]
 800a1c0:	4013      	ands	r3, r2
 800a1c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	685b      	ldr	r3, [r3, #4]
 800a1c8:	f003 0203 	and.w	r2, r3, #3
 800a1cc:	69fb      	ldr	r3, [r7, #28]
 800a1ce:	005b      	lsls	r3, r3, #1
 800a1d0:	fa02 f303 	lsl.w	r3, r2, r3
 800a1d4:	69ba      	ldr	r2, [r7, #24]
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	69ba      	ldr	r2, [r7, #24]
 800a1de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	f000 80b4 	beq.w	800a356 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	60fb      	str	r3, [r7, #12]
 800a1f2:	4b60      	ldr	r3, [pc, #384]	@ (800a374 <HAL_GPIO_Init+0x30c>)
 800a1f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1f6:	4a5f      	ldr	r2, [pc, #380]	@ (800a374 <HAL_GPIO_Init+0x30c>)
 800a1f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a1fc:	6453      	str	r3, [r2, #68]	@ 0x44
 800a1fe:	4b5d      	ldr	r3, [pc, #372]	@ (800a374 <HAL_GPIO_Init+0x30c>)
 800a200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a202:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a206:	60fb      	str	r3, [r7, #12]
 800a208:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a20a:	4a5b      	ldr	r2, [pc, #364]	@ (800a378 <HAL_GPIO_Init+0x310>)
 800a20c:	69fb      	ldr	r3, [r7, #28]
 800a20e:	089b      	lsrs	r3, r3, #2
 800a210:	3302      	adds	r3, #2
 800a212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a216:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800a218:	69fb      	ldr	r3, [r7, #28]
 800a21a:	f003 0303 	and.w	r3, r3, #3
 800a21e:	009b      	lsls	r3, r3, #2
 800a220:	220f      	movs	r2, #15
 800a222:	fa02 f303 	lsl.w	r3, r2, r3
 800a226:	43db      	mvns	r3, r3
 800a228:	69ba      	ldr	r2, [r7, #24]
 800a22a:	4013      	ands	r3, r2
 800a22c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	4a52      	ldr	r2, [pc, #328]	@ (800a37c <HAL_GPIO_Init+0x314>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d02b      	beq.n	800a28e <HAL_GPIO_Init+0x226>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	4a51      	ldr	r2, [pc, #324]	@ (800a380 <HAL_GPIO_Init+0x318>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d025      	beq.n	800a28a <HAL_GPIO_Init+0x222>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	4a50      	ldr	r2, [pc, #320]	@ (800a384 <HAL_GPIO_Init+0x31c>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d01f      	beq.n	800a286 <HAL_GPIO_Init+0x21e>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	4a4f      	ldr	r2, [pc, #316]	@ (800a388 <HAL_GPIO_Init+0x320>)
 800a24a:	4293      	cmp	r3, r2
 800a24c:	d019      	beq.n	800a282 <HAL_GPIO_Init+0x21a>
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	4a4e      	ldr	r2, [pc, #312]	@ (800a38c <HAL_GPIO_Init+0x324>)
 800a252:	4293      	cmp	r3, r2
 800a254:	d013      	beq.n	800a27e <HAL_GPIO_Init+0x216>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	4a4d      	ldr	r2, [pc, #308]	@ (800a390 <HAL_GPIO_Init+0x328>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d00d      	beq.n	800a27a <HAL_GPIO_Init+0x212>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	4a4c      	ldr	r2, [pc, #304]	@ (800a394 <HAL_GPIO_Init+0x32c>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d007      	beq.n	800a276 <HAL_GPIO_Init+0x20e>
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	4a4b      	ldr	r2, [pc, #300]	@ (800a398 <HAL_GPIO_Init+0x330>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d101      	bne.n	800a272 <HAL_GPIO_Init+0x20a>
 800a26e:	2307      	movs	r3, #7
 800a270:	e00e      	b.n	800a290 <HAL_GPIO_Init+0x228>
 800a272:	2308      	movs	r3, #8
 800a274:	e00c      	b.n	800a290 <HAL_GPIO_Init+0x228>
 800a276:	2306      	movs	r3, #6
 800a278:	e00a      	b.n	800a290 <HAL_GPIO_Init+0x228>
 800a27a:	2305      	movs	r3, #5
 800a27c:	e008      	b.n	800a290 <HAL_GPIO_Init+0x228>
 800a27e:	2304      	movs	r3, #4
 800a280:	e006      	b.n	800a290 <HAL_GPIO_Init+0x228>
 800a282:	2303      	movs	r3, #3
 800a284:	e004      	b.n	800a290 <HAL_GPIO_Init+0x228>
 800a286:	2302      	movs	r3, #2
 800a288:	e002      	b.n	800a290 <HAL_GPIO_Init+0x228>
 800a28a:	2301      	movs	r3, #1
 800a28c:	e000      	b.n	800a290 <HAL_GPIO_Init+0x228>
 800a28e:	2300      	movs	r3, #0
 800a290:	69fa      	ldr	r2, [r7, #28]
 800a292:	f002 0203 	and.w	r2, r2, #3
 800a296:	0092      	lsls	r2, r2, #2
 800a298:	4093      	lsls	r3, r2
 800a29a:	69ba      	ldr	r2, [r7, #24]
 800a29c:	4313      	orrs	r3, r2
 800a29e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a2a0:	4935      	ldr	r1, [pc, #212]	@ (800a378 <HAL_GPIO_Init+0x310>)
 800a2a2:	69fb      	ldr	r3, [r7, #28]
 800a2a4:	089b      	lsrs	r3, r3, #2
 800a2a6:	3302      	adds	r3, #2
 800a2a8:	69ba      	ldr	r2, [r7, #24]
 800a2aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a2ae:	4b3b      	ldr	r3, [pc, #236]	@ (800a39c <HAL_GPIO_Init+0x334>)
 800a2b0:	689b      	ldr	r3, [r3, #8]
 800a2b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	43db      	mvns	r3, r3
 800a2b8:	69ba      	ldr	r2, [r7, #24]
 800a2ba:	4013      	ands	r3, r2
 800a2bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	685b      	ldr	r3, [r3, #4]
 800a2c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d003      	beq.n	800a2d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800a2ca:	69ba      	ldr	r2, [r7, #24]
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800a2d2:	4a32      	ldr	r2, [pc, #200]	@ (800a39c <HAL_GPIO_Init+0x334>)
 800a2d4:	69bb      	ldr	r3, [r7, #24]
 800a2d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a2d8:	4b30      	ldr	r3, [pc, #192]	@ (800a39c <HAL_GPIO_Init+0x334>)
 800a2da:	68db      	ldr	r3, [r3, #12]
 800a2dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	43db      	mvns	r3, r3
 800a2e2:	69ba      	ldr	r2, [r7, #24]
 800a2e4:	4013      	ands	r3, r2
 800a2e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d003      	beq.n	800a2fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800a2f4:	69ba      	ldr	r2, [r7, #24]
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800a2fc:	4a27      	ldr	r2, [pc, #156]	@ (800a39c <HAL_GPIO_Init+0x334>)
 800a2fe:	69bb      	ldr	r3, [r7, #24]
 800a300:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800a302:	4b26      	ldr	r3, [pc, #152]	@ (800a39c <HAL_GPIO_Init+0x334>)
 800a304:	685b      	ldr	r3, [r3, #4]
 800a306:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	43db      	mvns	r3, r3
 800a30c:	69ba      	ldr	r2, [r7, #24]
 800a30e:	4013      	ands	r3, r2
 800a310:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	685b      	ldr	r3, [r3, #4]
 800a316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d003      	beq.n	800a326 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800a31e:	69ba      	ldr	r2, [r7, #24]
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	4313      	orrs	r3, r2
 800a324:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800a326:	4a1d      	ldr	r2, [pc, #116]	@ (800a39c <HAL_GPIO_Init+0x334>)
 800a328:	69bb      	ldr	r3, [r7, #24]
 800a32a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a32c:	4b1b      	ldr	r3, [pc, #108]	@ (800a39c <HAL_GPIO_Init+0x334>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	43db      	mvns	r3, r3
 800a336:	69ba      	ldr	r2, [r7, #24]
 800a338:	4013      	ands	r3, r2
 800a33a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	685b      	ldr	r3, [r3, #4]
 800a340:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a344:	2b00      	cmp	r3, #0
 800a346:	d003      	beq.n	800a350 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800a348:	69ba      	ldr	r2, [r7, #24]
 800a34a:	693b      	ldr	r3, [r7, #16]
 800a34c:	4313      	orrs	r3, r2
 800a34e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800a350:	4a12      	ldr	r2, [pc, #72]	@ (800a39c <HAL_GPIO_Init+0x334>)
 800a352:	69bb      	ldr	r3, [r7, #24]
 800a354:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a356:	69fb      	ldr	r3, [r7, #28]
 800a358:	3301      	adds	r3, #1
 800a35a:	61fb      	str	r3, [r7, #28]
 800a35c:	69fb      	ldr	r3, [r7, #28]
 800a35e:	2b0f      	cmp	r3, #15
 800a360:	f67f ae90 	bls.w	800a084 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800a364:	bf00      	nop
 800a366:	bf00      	nop
 800a368:	3724      	adds	r7, #36	@ 0x24
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr
 800a372:	bf00      	nop
 800a374:	40023800 	.word	0x40023800
 800a378:	40013800 	.word	0x40013800
 800a37c:	40020000 	.word	0x40020000
 800a380:	40020400 	.word	0x40020400
 800a384:	40020800 	.word	0x40020800
 800a388:	40020c00 	.word	0x40020c00
 800a38c:	40021000 	.word	0x40021000
 800a390:	40021400 	.word	0x40021400
 800a394:	40021800 	.word	0x40021800
 800a398:	40021c00 	.word	0x40021c00
 800a39c:	40013c00 	.word	0x40013c00

0800a3a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b083      	sub	sp, #12
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	460b      	mov	r3, r1
 800a3aa:	807b      	strh	r3, [r7, #2]
 800a3ac:	4613      	mov	r3, r2
 800a3ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a3b0:	787b      	ldrb	r3, [r7, #1]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d003      	beq.n	800a3be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a3b6:	887a      	ldrh	r2, [r7, #2]
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800a3bc:	e003      	b.n	800a3c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800a3be:	887b      	ldrh	r3, [r7, #2]
 800a3c0:	041a      	lsls	r2, r3, #16
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	619a      	str	r2, [r3, #24]
}
 800a3c6:	bf00      	nop
 800a3c8:	370c      	adds	r7, #12
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d0:	4770      	bx	lr

0800a3d2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a3d2:	b480      	push	{r7}
 800a3d4:	b085      	sub	sp, #20
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	6078      	str	r0, [r7, #4]
 800a3da:	460b      	mov	r3, r1
 800a3dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	695b      	ldr	r3, [r3, #20]
 800a3e2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a3e4:	887a      	ldrh	r2, [r7, #2]
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	4013      	ands	r3, r2
 800a3ea:	041a      	lsls	r2, r3, #16
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	43d9      	mvns	r1, r3
 800a3f0:	887b      	ldrh	r3, [r7, #2]
 800a3f2:	400b      	ands	r3, r1
 800a3f4:	431a      	orrs	r2, r3
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	619a      	str	r2, [r3, #24]
}
 800a3fa:	bf00      	nop
 800a3fc:	3714      	adds	r7, #20
 800a3fe:	46bd      	mov	sp, r7
 800a400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a404:	4770      	bx	lr
	...

0800a408 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b084      	sub	sp, #16
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d101      	bne.n	800a41a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a416:	2301      	movs	r3, #1
 800a418:	e12b      	b.n	800a672 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a420:	b2db      	uxtb	r3, r3
 800a422:	2b00      	cmp	r3, #0
 800a424:	d106      	bne.n	800a434 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2200      	movs	r2, #0
 800a42a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f7fd fc54 	bl	8007cdc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2224      	movs	r2, #36	@ 0x24
 800a438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	681a      	ldr	r2, [r3, #0]
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f022 0201 	bic.w	r2, r2, #1
 800a44a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a45a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	681a      	ldr	r2, [r3, #0]
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a46a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800a46c:	f001 fd24 	bl	800beb8 <HAL_RCC_GetPCLK1Freq>
 800a470:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	685b      	ldr	r3, [r3, #4]
 800a476:	4a81      	ldr	r2, [pc, #516]	@ (800a67c <HAL_I2C_Init+0x274>)
 800a478:	4293      	cmp	r3, r2
 800a47a:	d807      	bhi.n	800a48c <HAL_I2C_Init+0x84>
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	4a80      	ldr	r2, [pc, #512]	@ (800a680 <HAL_I2C_Init+0x278>)
 800a480:	4293      	cmp	r3, r2
 800a482:	bf94      	ite	ls
 800a484:	2301      	movls	r3, #1
 800a486:	2300      	movhi	r3, #0
 800a488:	b2db      	uxtb	r3, r3
 800a48a:	e006      	b.n	800a49a <HAL_I2C_Init+0x92>
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	4a7d      	ldr	r2, [pc, #500]	@ (800a684 <HAL_I2C_Init+0x27c>)
 800a490:	4293      	cmp	r3, r2
 800a492:	bf94      	ite	ls
 800a494:	2301      	movls	r3, #1
 800a496:	2300      	movhi	r3, #0
 800a498:	b2db      	uxtb	r3, r3
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d001      	beq.n	800a4a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800a49e:	2301      	movs	r3, #1
 800a4a0:	e0e7      	b.n	800a672 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	4a78      	ldr	r2, [pc, #480]	@ (800a688 <HAL_I2C_Init+0x280>)
 800a4a6:	fba2 2303 	umull	r2, r3, r2, r3
 800a4aa:	0c9b      	lsrs	r3, r3, #18
 800a4ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	685b      	ldr	r3, [r3, #4]
 800a4b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	68ba      	ldr	r2, [r7, #8]
 800a4be:	430a      	orrs	r2, r1
 800a4c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	6a1b      	ldr	r3, [r3, #32]
 800a4c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	4a6a      	ldr	r2, [pc, #424]	@ (800a67c <HAL_I2C_Init+0x274>)
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	d802      	bhi.n	800a4dc <HAL_I2C_Init+0xd4>
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	3301      	adds	r3, #1
 800a4da:	e009      	b.n	800a4f0 <HAL_I2C_Init+0xe8>
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800a4e2:	fb02 f303 	mul.w	r3, r2, r3
 800a4e6:	4a69      	ldr	r2, [pc, #420]	@ (800a68c <HAL_I2C_Init+0x284>)
 800a4e8:	fba2 2303 	umull	r2, r3, r2, r3
 800a4ec:	099b      	lsrs	r3, r3, #6
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	687a      	ldr	r2, [r7, #4]
 800a4f2:	6812      	ldr	r2, [r2, #0]
 800a4f4:	430b      	orrs	r3, r1
 800a4f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	69db      	ldr	r3, [r3, #28]
 800a4fe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800a502:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	685b      	ldr	r3, [r3, #4]
 800a50a:	495c      	ldr	r1, [pc, #368]	@ (800a67c <HAL_I2C_Init+0x274>)
 800a50c:	428b      	cmp	r3, r1
 800a50e:	d819      	bhi.n	800a544 <HAL_I2C_Init+0x13c>
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	1e59      	subs	r1, r3, #1
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	005b      	lsls	r3, r3, #1
 800a51a:	fbb1 f3f3 	udiv	r3, r1, r3
 800a51e:	1c59      	adds	r1, r3, #1
 800a520:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a524:	400b      	ands	r3, r1
 800a526:	2b00      	cmp	r3, #0
 800a528:	d00a      	beq.n	800a540 <HAL_I2C_Init+0x138>
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	1e59      	subs	r1, r3, #1
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	685b      	ldr	r3, [r3, #4]
 800a532:	005b      	lsls	r3, r3, #1
 800a534:	fbb1 f3f3 	udiv	r3, r1, r3
 800a538:	3301      	adds	r3, #1
 800a53a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a53e:	e051      	b.n	800a5e4 <HAL_I2C_Init+0x1dc>
 800a540:	2304      	movs	r3, #4
 800a542:	e04f      	b.n	800a5e4 <HAL_I2C_Init+0x1dc>
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	689b      	ldr	r3, [r3, #8]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d111      	bne.n	800a570 <HAL_I2C_Init+0x168>
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	1e58      	subs	r0, r3, #1
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6859      	ldr	r1, [r3, #4]
 800a554:	460b      	mov	r3, r1
 800a556:	005b      	lsls	r3, r3, #1
 800a558:	440b      	add	r3, r1
 800a55a:	fbb0 f3f3 	udiv	r3, r0, r3
 800a55e:	3301      	adds	r3, #1
 800a560:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a564:	2b00      	cmp	r3, #0
 800a566:	bf0c      	ite	eq
 800a568:	2301      	moveq	r3, #1
 800a56a:	2300      	movne	r3, #0
 800a56c:	b2db      	uxtb	r3, r3
 800a56e:	e012      	b.n	800a596 <HAL_I2C_Init+0x18e>
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	1e58      	subs	r0, r3, #1
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6859      	ldr	r1, [r3, #4]
 800a578:	460b      	mov	r3, r1
 800a57a:	009b      	lsls	r3, r3, #2
 800a57c:	440b      	add	r3, r1
 800a57e:	0099      	lsls	r1, r3, #2
 800a580:	440b      	add	r3, r1
 800a582:	fbb0 f3f3 	udiv	r3, r0, r3
 800a586:	3301      	adds	r3, #1
 800a588:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	bf0c      	ite	eq
 800a590:	2301      	moveq	r3, #1
 800a592:	2300      	movne	r3, #0
 800a594:	b2db      	uxtb	r3, r3
 800a596:	2b00      	cmp	r3, #0
 800a598:	d001      	beq.n	800a59e <HAL_I2C_Init+0x196>
 800a59a:	2301      	movs	r3, #1
 800a59c:	e022      	b.n	800a5e4 <HAL_I2C_Init+0x1dc>
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	689b      	ldr	r3, [r3, #8]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d10e      	bne.n	800a5c4 <HAL_I2C_Init+0x1bc>
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	1e58      	subs	r0, r3, #1
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6859      	ldr	r1, [r3, #4]
 800a5ae:	460b      	mov	r3, r1
 800a5b0:	005b      	lsls	r3, r3, #1
 800a5b2:	440b      	add	r3, r1
 800a5b4:	fbb0 f3f3 	udiv	r3, r0, r3
 800a5b8:	3301      	adds	r3, #1
 800a5ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a5be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a5c2:	e00f      	b.n	800a5e4 <HAL_I2C_Init+0x1dc>
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	1e58      	subs	r0, r3, #1
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6859      	ldr	r1, [r3, #4]
 800a5cc:	460b      	mov	r3, r1
 800a5ce:	009b      	lsls	r3, r3, #2
 800a5d0:	440b      	add	r3, r1
 800a5d2:	0099      	lsls	r1, r3, #2
 800a5d4:	440b      	add	r3, r1
 800a5d6:	fbb0 f3f3 	udiv	r3, r0, r3
 800a5da:	3301      	adds	r3, #1
 800a5dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a5e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a5e4:	6879      	ldr	r1, [r7, #4]
 800a5e6:	6809      	ldr	r1, [r1, #0]
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	69da      	ldr	r2, [r3, #28]
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6a1b      	ldr	r3, [r3, #32]
 800a5fe:	431a      	orrs	r2, r3
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	430a      	orrs	r2, r1
 800a606:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	689b      	ldr	r3, [r3, #8]
 800a60e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800a612:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a616:	687a      	ldr	r2, [r7, #4]
 800a618:	6911      	ldr	r1, [r2, #16]
 800a61a:	687a      	ldr	r2, [r7, #4]
 800a61c:	68d2      	ldr	r2, [r2, #12]
 800a61e:	4311      	orrs	r1, r2
 800a620:	687a      	ldr	r2, [r7, #4]
 800a622:	6812      	ldr	r2, [r2, #0]
 800a624:	430b      	orrs	r3, r1
 800a626:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	68db      	ldr	r3, [r3, #12]
 800a62e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	695a      	ldr	r2, [r3, #20]
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	699b      	ldr	r3, [r3, #24]
 800a63a:	431a      	orrs	r2, r3
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	430a      	orrs	r2, r1
 800a642:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f042 0201 	orr.w	r2, r2, #1
 800a652:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2200      	movs	r2, #0
 800a658:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2220      	movs	r2, #32
 800a65e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2200      	movs	r2, #0
 800a666:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2200      	movs	r2, #0
 800a66c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800a670:	2300      	movs	r3, #0
}
 800a672:	4618      	mov	r0, r3
 800a674:	3710      	adds	r7, #16
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}
 800a67a:	bf00      	nop
 800a67c:	000186a0 	.word	0x000186a0
 800a680:	001e847f 	.word	0x001e847f
 800a684:	003d08ff 	.word	0x003d08ff
 800a688:	431bde83 	.word	0x431bde83
 800a68c:	10624dd3 	.word	0x10624dd3

0800a690 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b088      	sub	sp, #32
 800a694:	af02      	add	r7, sp, #8
 800a696:	60f8      	str	r0, [r7, #12]
 800a698:	607a      	str	r2, [r7, #4]
 800a69a:	461a      	mov	r2, r3
 800a69c:	460b      	mov	r3, r1
 800a69e:	817b      	strh	r3, [r7, #10]
 800a6a0:	4613      	mov	r3, r2
 800a6a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a6a4:	f7fe f97c 	bl	80089a0 <HAL_GetTick>
 800a6a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6b0:	b2db      	uxtb	r3, r3
 800a6b2:	2b20      	cmp	r3, #32
 800a6b4:	f040 80e0 	bne.w	800a878 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a6b8:	697b      	ldr	r3, [r7, #20]
 800a6ba:	9300      	str	r3, [sp, #0]
 800a6bc:	2319      	movs	r3, #25
 800a6be:	2201      	movs	r2, #1
 800a6c0:	4970      	ldr	r1, [pc, #448]	@ (800a884 <HAL_I2C_Master_Transmit+0x1f4>)
 800a6c2:	68f8      	ldr	r0, [r7, #12]
 800a6c4:	f000 fd92 	bl	800b1ec <I2C_WaitOnFlagUntilTimeout>
 800a6c8:	4603      	mov	r3, r0
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d001      	beq.n	800a6d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800a6ce:	2302      	movs	r3, #2
 800a6d0:	e0d3      	b.n	800a87a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a6d8:	2b01      	cmp	r3, #1
 800a6da:	d101      	bne.n	800a6e0 <HAL_I2C_Master_Transmit+0x50>
 800a6dc:	2302      	movs	r3, #2
 800a6de:	e0cc      	b.n	800a87a <HAL_I2C_Master_Transmit+0x1ea>
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	2201      	movs	r2, #1
 800a6e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f003 0301 	and.w	r3, r3, #1
 800a6f2:	2b01      	cmp	r3, #1
 800a6f4:	d007      	beq.n	800a706 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	681a      	ldr	r2, [r3, #0]
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f042 0201 	orr.w	r2, r2, #1
 800a704:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a714:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2221      	movs	r2, #33	@ 0x21
 800a71a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2210      	movs	r2, #16
 800a722:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	2200      	movs	r2, #0
 800a72a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	687a      	ldr	r2, [r7, #4]
 800a730:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	893a      	ldrh	r2, [r7, #8]
 800a736:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a73c:	b29a      	uxth	r2, r3
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	4a50      	ldr	r2, [pc, #320]	@ (800a888 <HAL_I2C_Master_Transmit+0x1f8>)
 800a746:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800a748:	8979      	ldrh	r1, [r7, #10]
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	6a3a      	ldr	r2, [r7, #32]
 800a74e:	68f8      	ldr	r0, [r7, #12]
 800a750:	f000 fbfc 	bl	800af4c <I2C_MasterRequestWrite>
 800a754:	4603      	mov	r3, r0
 800a756:	2b00      	cmp	r3, #0
 800a758:	d001      	beq.n	800a75e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800a75a:	2301      	movs	r3, #1
 800a75c:	e08d      	b.n	800a87a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a75e:	2300      	movs	r3, #0
 800a760:	613b      	str	r3, [r7, #16]
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	695b      	ldr	r3, [r3, #20]
 800a768:	613b      	str	r3, [r7, #16]
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	699b      	ldr	r3, [r3, #24]
 800a770:	613b      	str	r3, [r7, #16]
 800a772:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800a774:	e066      	b.n	800a844 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a776:	697a      	ldr	r2, [r7, #20]
 800a778:	6a39      	ldr	r1, [r7, #32]
 800a77a:	68f8      	ldr	r0, [r7, #12]
 800a77c:	f000 fe50 	bl	800b420 <I2C_WaitOnTXEFlagUntilTimeout>
 800a780:	4603      	mov	r3, r0
 800a782:	2b00      	cmp	r3, #0
 800a784:	d00d      	beq.n	800a7a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a78a:	2b04      	cmp	r3, #4
 800a78c:	d107      	bne.n	800a79e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	681a      	ldr	r2, [r3, #0]
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a79c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a79e:	2301      	movs	r3, #1
 800a7a0:	e06b      	b.n	800a87a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7a6:	781a      	ldrb	r2, [r3, #0]
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7b2:	1c5a      	adds	r2, r3, #1
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7bc:	b29b      	uxth	r3, r3
 800a7be:	3b01      	subs	r3, #1
 800a7c0:	b29a      	uxth	r2, r3
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a7ca:	3b01      	subs	r3, #1
 800a7cc:	b29a      	uxth	r2, r3
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	695b      	ldr	r3, [r3, #20]
 800a7d8:	f003 0304 	and.w	r3, r3, #4
 800a7dc:	2b04      	cmp	r3, #4
 800a7de:	d11b      	bne.n	800a818 <HAL_I2C_Master_Transmit+0x188>
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d017      	beq.n	800a818 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7ec:	781a      	ldrb	r2, [r3, #0]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7f8:	1c5a      	adds	r2, r3, #1
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a802:	b29b      	uxth	r3, r3
 800a804:	3b01      	subs	r3, #1
 800a806:	b29a      	uxth	r2, r3
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a810:	3b01      	subs	r3, #1
 800a812:	b29a      	uxth	r2, r3
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a818:	697a      	ldr	r2, [r7, #20]
 800a81a:	6a39      	ldr	r1, [r7, #32]
 800a81c:	68f8      	ldr	r0, [r7, #12]
 800a81e:	f000 fe47 	bl	800b4b0 <I2C_WaitOnBTFFlagUntilTimeout>
 800a822:	4603      	mov	r3, r0
 800a824:	2b00      	cmp	r3, #0
 800a826:	d00d      	beq.n	800a844 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a82c:	2b04      	cmp	r3, #4
 800a82e:	d107      	bne.n	800a840 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	681a      	ldr	r2, [r3, #0]
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a83e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a840:	2301      	movs	r3, #1
 800a842:	e01a      	b.n	800a87a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d194      	bne.n	800a776 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	681a      	ldr	r2, [r3, #0]
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a85a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2220      	movs	r2, #32
 800a860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	2200      	movs	r2, #0
 800a868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	2200      	movs	r2, #0
 800a870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800a874:	2300      	movs	r3, #0
 800a876:	e000      	b.n	800a87a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800a878:	2302      	movs	r3, #2
  }
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3718      	adds	r7, #24
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}
 800a882:	bf00      	nop
 800a884:	00100002 	.word	0x00100002
 800a888:	ffff0000 	.word	0xffff0000

0800a88c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b08c      	sub	sp, #48	@ 0x30
 800a890:	af02      	add	r7, sp, #8
 800a892:	60f8      	str	r0, [r7, #12]
 800a894:	607a      	str	r2, [r7, #4]
 800a896:	461a      	mov	r2, r3
 800a898:	460b      	mov	r3, r1
 800a89a:	817b      	strh	r3, [r7, #10]
 800a89c:	4613      	mov	r3, r2
 800a89e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a8a0:	f7fe f87e 	bl	80089a0 <HAL_GetTick>
 800a8a4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a8ac:	b2db      	uxtb	r3, r3
 800a8ae:	2b20      	cmp	r3, #32
 800a8b0:	f040 8217 	bne.w	800ace2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a8b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b6:	9300      	str	r3, [sp, #0]
 800a8b8:	2319      	movs	r3, #25
 800a8ba:	2201      	movs	r2, #1
 800a8bc:	497c      	ldr	r1, [pc, #496]	@ (800aab0 <HAL_I2C_Master_Receive+0x224>)
 800a8be:	68f8      	ldr	r0, [r7, #12]
 800a8c0:	f000 fc94 	bl	800b1ec <I2C_WaitOnFlagUntilTimeout>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d001      	beq.n	800a8ce <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800a8ca:	2302      	movs	r3, #2
 800a8cc:	e20a      	b.n	800ace4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a8d4:	2b01      	cmp	r3, #1
 800a8d6:	d101      	bne.n	800a8dc <HAL_I2C_Master_Receive+0x50>
 800a8d8:	2302      	movs	r3, #2
 800a8da:	e203      	b.n	800ace4 <HAL_I2C_Master_Receive+0x458>
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	2201      	movs	r2, #1
 800a8e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f003 0301 	and.w	r3, r3, #1
 800a8ee:	2b01      	cmp	r3, #1
 800a8f0:	d007      	beq.n	800a902 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	681a      	ldr	r2, [r3, #0]
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f042 0201 	orr.w	r2, r2, #1
 800a900:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	681a      	ldr	r2, [r3, #0]
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a910:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	2222      	movs	r2, #34	@ 0x22
 800a916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2210      	movs	r2, #16
 800a91e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2200      	movs	r2, #0
 800a926:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	687a      	ldr	r2, [r7, #4]
 800a92c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	893a      	ldrh	r2, [r7, #8]
 800a932:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a938:	b29a      	uxth	r2, r3
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	4a5c      	ldr	r2, [pc, #368]	@ (800aab4 <HAL_I2C_Master_Receive+0x228>)
 800a942:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800a944:	8979      	ldrh	r1, [r7, #10]
 800a946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a948:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a94a:	68f8      	ldr	r0, [r7, #12]
 800a94c:	f000 fb80 	bl	800b050 <I2C_MasterRequestRead>
 800a950:	4603      	mov	r3, r0
 800a952:	2b00      	cmp	r3, #0
 800a954:	d001      	beq.n	800a95a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800a956:	2301      	movs	r3, #1
 800a958:	e1c4      	b.n	800ace4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d113      	bne.n	800a98a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a962:	2300      	movs	r3, #0
 800a964:	623b      	str	r3, [r7, #32]
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	695b      	ldr	r3, [r3, #20]
 800a96c:	623b      	str	r3, [r7, #32]
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	699b      	ldr	r3, [r3, #24]
 800a974:	623b      	str	r3, [r7, #32]
 800a976:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	681a      	ldr	r2, [r3, #0]
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a986:	601a      	str	r2, [r3, #0]
 800a988:	e198      	b.n	800acbc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a98e:	2b01      	cmp	r3, #1
 800a990:	d11b      	bne.n	800a9ca <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	61fb      	str	r3, [r7, #28]
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	695b      	ldr	r3, [r3, #20]
 800a9ac:	61fb      	str	r3, [r7, #28]
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	699b      	ldr	r3, [r3, #24]
 800a9b4:	61fb      	str	r3, [r7, #28]
 800a9b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	681a      	ldr	r2, [r3, #0]
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a9c6:	601a      	str	r2, [r3, #0]
 800a9c8:	e178      	b.n	800acbc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a9ce:	2b02      	cmp	r3, #2
 800a9d0:	d11b      	bne.n	800aa0a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	681a      	ldr	r2, [r3, #0]
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9e0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	681a      	ldr	r2, [r3, #0]
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a9f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	61bb      	str	r3, [r7, #24]
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	695b      	ldr	r3, [r3, #20]
 800a9fc:	61bb      	str	r3, [r7, #24]
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	699b      	ldr	r3, [r3, #24]
 800aa04:	61bb      	str	r3, [r7, #24]
 800aa06:	69bb      	ldr	r3, [r7, #24]
 800aa08:	e158      	b.n	800acbc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	681a      	ldr	r2, [r3, #0]
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800aa18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	617b      	str	r3, [r7, #20]
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	695b      	ldr	r3, [r3, #20]
 800aa24:	617b      	str	r3, [r7, #20]
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	699b      	ldr	r3, [r3, #24]
 800aa2c:	617b      	str	r3, [r7, #20]
 800aa2e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800aa30:	e144      	b.n	800acbc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa36:	2b03      	cmp	r3, #3
 800aa38:	f200 80f1 	bhi.w	800ac1e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa40:	2b01      	cmp	r3, #1
 800aa42:	d123      	bne.n	800aa8c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aa44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa46:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800aa48:	68f8      	ldr	r0, [r7, #12]
 800aa4a:	f000 fd79 	bl	800b540 <I2C_WaitOnRXNEFlagUntilTimeout>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d001      	beq.n	800aa58 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800aa54:	2301      	movs	r3, #1
 800aa56:	e145      	b.n	800ace4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	691a      	ldr	r2, [r3, #16]
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa62:	b2d2      	uxtb	r2, r2
 800aa64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa6a:	1c5a      	adds	r2, r3, #1
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa74:	3b01      	subs	r3, #1
 800aa76:	b29a      	uxth	r2, r3
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	3b01      	subs	r3, #1
 800aa84:	b29a      	uxth	r2, r3
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800aa8a:	e117      	b.n	800acbc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa90:	2b02      	cmp	r3, #2
 800aa92:	d14e      	bne.n	800ab32 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800aa94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa96:	9300      	str	r3, [sp, #0]
 800aa98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	4906      	ldr	r1, [pc, #24]	@ (800aab8 <HAL_I2C_Master_Receive+0x22c>)
 800aa9e:	68f8      	ldr	r0, [r7, #12]
 800aaa0:	f000 fba4 	bl	800b1ec <I2C_WaitOnFlagUntilTimeout>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d008      	beq.n	800aabc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800aaaa:	2301      	movs	r3, #1
 800aaac:	e11a      	b.n	800ace4 <HAL_I2C_Master_Receive+0x458>
 800aaae:	bf00      	nop
 800aab0:	00100002 	.word	0x00100002
 800aab4:	ffff0000 	.word	0xffff0000
 800aab8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	681a      	ldr	r2, [r3, #0]
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aaca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	691a      	ldr	r2, [r3, #16]
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aad6:	b2d2      	uxtb	r2, r2
 800aad8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aade:	1c5a      	adds	r2, r3, #1
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aae8:	3b01      	subs	r3, #1
 800aaea:	b29a      	uxth	r2, r3
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aaf4:	b29b      	uxth	r3, r3
 800aaf6:	3b01      	subs	r3, #1
 800aaf8:	b29a      	uxth	r2, r3
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	691a      	ldr	r2, [r3, #16]
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab08:	b2d2      	uxtb	r2, r2
 800ab0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab10:	1c5a      	adds	r2, r3, #1
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab1a:	3b01      	subs	r3, #1
 800ab1c:	b29a      	uxth	r2, r3
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab26:	b29b      	uxth	r3, r3
 800ab28:	3b01      	subs	r3, #1
 800ab2a:	b29a      	uxth	r2, r3
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800ab30:	e0c4      	b.n	800acbc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800ab32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab34:	9300      	str	r3, [sp, #0]
 800ab36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab38:	2200      	movs	r2, #0
 800ab3a:	496c      	ldr	r1, [pc, #432]	@ (800acec <HAL_I2C_Master_Receive+0x460>)
 800ab3c:	68f8      	ldr	r0, [r7, #12]
 800ab3e:	f000 fb55 	bl	800b1ec <I2C_WaitOnFlagUntilTimeout>
 800ab42:	4603      	mov	r3, r0
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d001      	beq.n	800ab4c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800ab48:	2301      	movs	r3, #1
 800ab4a:	e0cb      	b.n	800ace4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	681a      	ldr	r2, [r3, #0]
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	691a      	ldr	r2, [r3, #16]
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab66:	b2d2      	uxtb	r2, r2
 800ab68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab6e:	1c5a      	adds	r2, r3, #1
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab78:	3b01      	subs	r3, #1
 800ab7a:	b29a      	uxth	r2, r3
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab84:	b29b      	uxth	r3, r3
 800ab86:	3b01      	subs	r3, #1
 800ab88:	b29a      	uxth	r2, r3
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800ab8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab90:	9300      	str	r3, [sp, #0]
 800ab92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab94:	2200      	movs	r2, #0
 800ab96:	4955      	ldr	r1, [pc, #340]	@ (800acec <HAL_I2C_Master_Receive+0x460>)
 800ab98:	68f8      	ldr	r0, [r7, #12]
 800ab9a:	f000 fb27 	bl	800b1ec <I2C_WaitOnFlagUntilTimeout>
 800ab9e:	4603      	mov	r3, r0
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d001      	beq.n	800aba8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800aba4:	2301      	movs	r3, #1
 800aba6:	e09d      	b.n	800ace4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	681a      	ldr	r2, [r3, #0]
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800abb6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	691a      	ldr	r2, [r3, #16]
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abc2:	b2d2      	uxtb	r2, r2
 800abc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abca:	1c5a      	adds	r2, r3, #1
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800abd4:	3b01      	subs	r3, #1
 800abd6:	b29a      	uxth	r2, r3
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abe0:	b29b      	uxth	r3, r3
 800abe2:	3b01      	subs	r3, #1
 800abe4:	b29a      	uxth	r2, r3
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	691a      	ldr	r2, [r3, #16]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abf4:	b2d2      	uxtb	r2, r2
 800abf6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abfc:	1c5a      	adds	r2, r3, #1
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac06:	3b01      	subs	r3, #1
 800ac08:	b29a      	uxth	r2, r3
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac12:	b29b      	uxth	r3, r3
 800ac14:	3b01      	subs	r3, #1
 800ac16:	b29a      	uxth	r2, r3
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800ac1c:	e04e      	b.n	800acbc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ac1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac20:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ac22:	68f8      	ldr	r0, [r7, #12]
 800ac24:	f000 fc8c 	bl	800b540 <I2C_WaitOnRXNEFlagUntilTimeout>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d001      	beq.n	800ac32 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	e058      	b.n	800ace4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	691a      	ldr	r2, [r3, #16]
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac3c:	b2d2      	uxtb	r2, r2
 800ac3e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac44:	1c5a      	adds	r2, r3, #1
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac4e:	3b01      	subs	r3, #1
 800ac50:	b29a      	uxth	r2, r3
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac5a:	b29b      	uxth	r3, r3
 800ac5c:	3b01      	subs	r3, #1
 800ac5e:	b29a      	uxth	r2, r3
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	695b      	ldr	r3, [r3, #20]
 800ac6a:	f003 0304 	and.w	r3, r3, #4
 800ac6e:	2b04      	cmp	r3, #4
 800ac70:	d124      	bne.n	800acbc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac76:	2b03      	cmp	r3, #3
 800ac78:	d107      	bne.n	800ac8a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	681a      	ldr	r2, [r3, #0]
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ac88:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	691a      	ldr	r2, [r3, #16]
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac94:	b2d2      	uxtb	r2, r2
 800ac96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac9c:	1c5a      	adds	r2, r3, #1
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aca6:	3b01      	subs	r3, #1
 800aca8:	b29a      	uxth	r2, r3
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acb2:	b29b      	uxth	r3, r3
 800acb4:	3b01      	subs	r3, #1
 800acb6:	b29a      	uxth	r2, r3
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	f47f aeb6 	bne.w	800aa32 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	2220      	movs	r2, #32
 800acca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	2200      	movs	r2, #0
 800acd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	2200      	movs	r2, #0
 800acda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800acde:	2300      	movs	r3, #0
 800ace0:	e000      	b.n	800ace4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800ace2:	2302      	movs	r3, #2
  }
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3728      	adds	r7, #40	@ 0x28
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}
 800acec:	00010004 	.word	0x00010004

0800acf0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b08a      	sub	sp, #40	@ 0x28
 800acf4:	af02      	add	r7, sp, #8
 800acf6:	60f8      	str	r0, [r7, #12]
 800acf8:	607a      	str	r2, [r7, #4]
 800acfa:	603b      	str	r3, [r7, #0]
 800acfc:	460b      	mov	r3, r1
 800acfe:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800ad00:	f7fd fe4e 	bl	80089a0 <HAL_GetTick>
 800ad04:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800ad06:	2300      	movs	r3, #0
 800ad08:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ad10:	b2db      	uxtb	r3, r3
 800ad12:	2b20      	cmp	r3, #32
 800ad14:	f040 8111 	bne.w	800af3a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800ad18:	69fb      	ldr	r3, [r7, #28]
 800ad1a:	9300      	str	r3, [sp, #0]
 800ad1c:	2319      	movs	r3, #25
 800ad1e:	2201      	movs	r2, #1
 800ad20:	4988      	ldr	r1, [pc, #544]	@ (800af44 <HAL_I2C_IsDeviceReady+0x254>)
 800ad22:	68f8      	ldr	r0, [r7, #12]
 800ad24:	f000 fa62 	bl	800b1ec <I2C_WaitOnFlagUntilTimeout>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d001      	beq.n	800ad32 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800ad2e:	2302      	movs	r3, #2
 800ad30:	e104      	b.n	800af3c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ad38:	2b01      	cmp	r3, #1
 800ad3a:	d101      	bne.n	800ad40 <HAL_I2C_IsDeviceReady+0x50>
 800ad3c:	2302      	movs	r3, #2
 800ad3e:	e0fd      	b.n	800af3c <HAL_I2C_IsDeviceReady+0x24c>
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	2201      	movs	r2, #1
 800ad44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f003 0301 	and.w	r3, r3, #1
 800ad52:	2b01      	cmp	r3, #1
 800ad54:	d007      	beq.n	800ad66 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	681a      	ldr	r2, [r3, #0]
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	f042 0201 	orr.w	r2, r2, #1
 800ad64:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	681a      	ldr	r2, [r3, #0]
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ad74:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	2224      	movs	r2, #36	@ 0x24
 800ad7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	2200      	movs	r2, #0
 800ad82:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	4a70      	ldr	r2, [pc, #448]	@ (800af48 <HAL_I2C_IsDeviceReady+0x258>)
 800ad88:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	681a      	ldr	r2, [r3, #0]
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ad98:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800ad9a:	69fb      	ldr	r3, [r7, #28]
 800ad9c:	9300      	str	r3, [sp, #0]
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	2200      	movs	r2, #0
 800ada2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800ada6:	68f8      	ldr	r0, [r7, #12]
 800ada8:	f000 fa20 	bl	800b1ec <I2C_WaitOnFlagUntilTimeout>
 800adac:	4603      	mov	r3, r0
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d00d      	beq.n	800adce <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adc0:	d103      	bne.n	800adca <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800adc8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800adca:	2303      	movs	r3, #3
 800adcc:	e0b6      	b.n	800af3c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800adce:	897b      	ldrh	r3, [r7, #10]
 800add0:	b2db      	uxtb	r3, r3
 800add2:	461a      	mov	r2, r3
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800addc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800adde:	f7fd fddf 	bl	80089a0 <HAL_GetTick>
 800ade2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	695b      	ldr	r3, [r3, #20]
 800adea:	f003 0302 	and.w	r3, r3, #2
 800adee:	2b02      	cmp	r3, #2
 800adf0:	bf0c      	ite	eq
 800adf2:	2301      	moveq	r3, #1
 800adf4:	2300      	movne	r3, #0
 800adf6:	b2db      	uxtb	r3, r3
 800adf8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	695b      	ldr	r3, [r3, #20]
 800ae00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae08:	bf0c      	ite	eq
 800ae0a:	2301      	moveq	r3, #1
 800ae0c:	2300      	movne	r3, #0
 800ae0e:	b2db      	uxtb	r3, r3
 800ae10:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800ae12:	e025      	b.n	800ae60 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800ae14:	f7fd fdc4 	bl	80089a0 <HAL_GetTick>
 800ae18:	4602      	mov	r2, r0
 800ae1a:	69fb      	ldr	r3, [r7, #28]
 800ae1c:	1ad3      	subs	r3, r2, r3
 800ae1e:	683a      	ldr	r2, [r7, #0]
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d302      	bcc.n	800ae2a <HAL_I2C_IsDeviceReady+0x13a>
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d103      	bne.n	800ae32 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	22a0      	movs	r2, #160	@ 0xa0
 800ae2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	695b      	ldr	r3, [r3, #20]
 800ae38:	f003 0302 	and.w	r3, r3, #2
 800ae3c:	2b02      	cmp	r3, #2
 800ae3e:	bf0c      	ite	eq
 800ae40:	2301      	moveq	r3, #1
 800ae42:	2300      	movne	r3, #0
 800ae44:	b2db      	uxtb	r3, r3
 800ae46:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	695b      	ldr	r3, [r3, #20]
 800ae4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae56:	bf0c      	ite	eq
 800ae58:	2301      	moveq	r3, #1
 800ae5a:	2300      	movne	r3, #0
 800ae5c:	b2db      	uxtb	r3, r3
 800ae5e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ae66:	b2db      	uxtb	r3, r3
 800ae68:	2ba0      	cmp	r3, #160	@ 0xa0
 800ae6a:	d005      	beq.n	800ae78 <HAL_I2C_IsDeviceReady+0x188>
 800ae6c:	7dfb      	ldrb	r3, [r7, #23]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d102      	bne.n	800ae78 <HAL_I2C_IsDeviceReady+0x188>
 800ae72:	7dbb      	ldrb	r3, [r7, #22]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d0cd      	beq.n	800ae14 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2220      	movs	r2, #32
 800ae7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	695b      	ldr	r3, [r3, #20]
 800ae86:	f003 0302 	and.w	r3, r3, #2
 800ae8a:	2b02      	cmp	r3, #2
 800ae8c:	d129      	bne.n	800aee2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	681a      	ldr	r2, [r3, #0]
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ae9c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ae9e:	2300      	movs	r3, #0
 800aea0:	613b      	str	r3, [r7, #16]
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	695b      	ldr	r3, [r3, #20]
 800aea8:	613b      	str	r3, [r7, #16]
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	699b      	ldr	r3, [r3, #24]
 800aeb0:	613b      	str	r3, [r7, #16]
 800aeb2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800aeb4:	69fb      	ldr	r3, [r7, #28]
 800aeb6:	9300      	str	r3, [sp, #0]
 800aeb8:	2319      	movs	r3, #25
 800aeba:	2201      	movs	r2, #1
 800aebc:	4921      	ldr	r1, [pc, #132]	@ (800af44 <HAL_I2C_IsDeviceReady+0x254>)
 800aebe:	68f8      	ldr	r0, [r7, #12]
 800aec0:	f000 f994 	bl	800b1ec <I2C_WaitOnFlagUntilTimeout>
 800aec4:	4603      	mov	r3, r0
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d001      	beq.n	800aece <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800aeca:	2301      	movs	r3, #1
 800aecc:	e036      	b.n	800af3c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	2220      	movs	r2, #32
 800aed2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	2200      	movs	r2, #0
 800aeda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800aede:	2300      	movs	r3, #0
 800aee0:	e02c      	b.n	800af3c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	681a      	ldr	r2, [r3, #0]
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aef0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800aefa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800aefc:	69fb      	ldr	r3, [r7, #28]
 800aefe:	9300      	str	r3, [sp, #0]
 800af00:	2319      	movs	r3, #25
 800af02:	2201      	movs	r2, #1
 800af04:	490f      	ldr	r1, [pc, #60]	@ (800af44 <HAL_I2C_IsDeviceReady+0x254>)
 800af06:	68f8      	ldr	r0, [r7, #12]
 800af08:	f000 f970 	bl	800b1ec <I2C_WaitOnFlagUntilTimeout>
 800af0c:	4603      	mov	r3, r0
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d001      	beq.n	800af16 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800af12:	2301      	movs	r3, #1
 800af14:	e012      	b.n	800af3c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800af16:	69bb      	ldr	r3, [r7, #24]
 800af18:	3301      	adds	r3, #1
 800af1a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800af1c:	69ba      	ldr	r2, [r7, #24]
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	429a      	cmp	r2, r3
 800af22:	f4ff af32 	bcc.w	800ad8a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	2220      	movs	r2, #32
 800af2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	2200      	movs	r2, #0
 800af32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800af36:	2301      	movs	r3, #1
 800af38:	e000      	b.n	800af3c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800af3a:	2302      	movs	r3, #2
  }
}
 800af3c:	4618      	mov	r0, r3
 800af3e:	3720      	adds	r7, #32
 800af40:	46bd      	mov	sp, r7
 800af42:	bd80      	pop	{r7, pc}
 800af44:	00100002 	.word	0x00100002
 800af48:	ffff0000 	.word	0xffff0000

0800af4c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b088      	sub	sp, #32
 800af50:	af02      	add	r7, sp, #8
 800af52:	60f8      	str	r0, [r7, #12]
 800af54:	607a      	str	r2, [r7, #4]
 800af56:	603b      	str	r3, [r7, #0]
 800af58:	460b      	mov	r3, r1
 800af5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af60:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	2b08      	cmp	r3, #8
 800af66:	d006      	beq.n	800af76 <I2C_MasterRequestWrite+0x2a>
 800af68:	697b      	ldr	r3, [r7, #20]
 800af6a:	2b01      	cmp	r3, #1
 800af6c:	d003      	beq.n	800af76 <I2C_MasterRequestWrite+0x2a>
 800af6e:	697b      	ldr	r3, [r7, #20]
 800af70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800af74:	d108      	bne.n	800af88 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	681a      	ldr	r2, [r3, #0]
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800af84:	601a      	str	r2, [r3, #0]
 800af86:	e00b      	b.n	800afa0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af8c:	2b12      	cmp	r3, #18
 800af8e:	d107      	bne.n	800afa0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	681a      	ldr	r2, [r3, #0]
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800af9e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	9300      	str	r3, [sp, #0]
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800afac:	68f8      	ldr	r0, [r7, #12]
 800afae:	f000 f91d 	bl	800b1ec <I2C_WaitOnFlagUntilTimeout>
 800afb2:	4603      	mov	r3, r0
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d00d      	beq.n	800afd4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800afc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afc6:	d103      	bne.n	800afd0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800afce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800afd0:	2303      	movs	r3, #3
 800afd2:	e035      	b.n	800b040 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	691b      	ldr	r3, [r3, #16]
 800afd8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800afdc:	d108      	bne.n	800aff0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800afde:	897b      	ldrh	r3, [r7, #10]
 800afe0:	b2db      	uxtb	r3, r3
 800afe2:	461a      	mov	r2, r3
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800afec:	611a      	str	r2, [r3, #16]
 800afee:	e01b      	b.n	800b028 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800aff0:	897b      	ldrh	r3, [r7, #10]
 800aff2:	11db      	asrs	r3, r3, #7
 800aff4:	b2db      	uxtb	r3, r3
 800aff6:	f003 0306 	and.w	r3, r3, #6
 800affa:	b2db      	uxtb	r3, r3
 800affc:	f063 030f 	orn	r3, r3, #15
 800b000:	b2da      	uxtb	r2, r3
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	687a      	ldr	r2, [r7, #4]
 800b00c:	490e      	ldr	r1, [pc, #56]	@ (800b048 <I2C_MasterRequestWrite+0xfc>)
 800b00e:	68f8      	ldr	r0, [r7, #12]
 800b010:	f000 f966 	bl	800b2e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b014:	4603      	mov	r3, r0
 800b016:	2b00      	cmp	r3, #0
 800b018:	d001      	beq.n	800b01e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800b01a:	2301      	movs	r3, #1
 800b01c:	e010      	b.n	800b040 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800b01e:	897b      	ldrh	r3, [r7, #10]
 800b020:	b2da      	uxtb	r2, r3
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	687a      	ldr	r2, [r7, #4]
 800b02c:	4907      	ldr	r1, [pc, #28]	@ (800b04c <I2C_MasterRequestWrite+0x100>)
 800b02e:	68f8      	ldr	r0, [r7, #12]
 800b030:	f000 f956 	bl	800b2e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b034:	4603      	mov	r3, r0
 800b036:	2b00      	cmp	r3, #0
 800b038:	d001      	beq.n	800b03e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800b03a:	2301      	movs	r3, #1
 800b03c:	e000      	b.n	800b040 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800b03e:	2300      	movs	r3, #0
}
 800b040:	4618      	mov	r0, r3
 800b042:	3718      	adds	r7, #24
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}
 800b048:	00010008 	.word	0x00010008
 800b04c:	00010002 	.word	0x00010002

0800b050 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b088      	sub	sp, #32
 800b054:	af02      	add	r7, sp, #8
 800b056:	60f8      	str	r0, [r7, #12]
 800b058:	607a      	str	r2, [r7, #4]
 800b05a:	603b      	str	r3, [r7, #0]
 800b05c:	460b      	mov	r3, r1
 800b05e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b064:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	681a      	ldr	r2, [r3, #0]
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b074:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800b076:	697b      	ldr	r3, [r7, #20]
 800b078:	2b08      	cmp	r3, #8
 800b07a:	d006      	beq.n	800b08a <I2C_MasterRequestRead+0x3a>
 800b07c:	697b      	ldr	r3, [r7, #20]
 800b07e:	2b01      	cmp	r3, #1
 800b080:	d003      	beq.n	800b08a <I2C_MasterRequestRead+0x3a>
 800b082:	697b      	ldr	r3, [r7, #20]
 800b084:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b088:	d108      	bne.n	800b09c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	681a      	ldr	r2, [r3, #0]
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b098:	601a      	str	r2, [r3, #0]
 800b09a:	e00b      	b.n	800b0b4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0a0:	2b11      	cmp	r3, #17
 800b0a2:	d107      	bne.n	800b0b4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	681a      	ldr	r2, [r3, #0]
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b0b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	9300      	str	r3, [sp, #0]
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800b0c0:	68f8      	ldr	r0, [r7, #12]
 800b0c2:	f000 f893 	bl	800b1ec <I2C_WaitOnFlagUntilTimeout>
 800b0c6:	4603      	mov	r3, r0
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d00d      	beq.n	800b0e8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b0da:	d103      	bne.n	800b0e4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b0e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800b0e4:	2303      	movs	r3, #3
 800b0e6:	e079      	b.n	800b1dc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	691b      	ldr	r3, [r3, #16]
 800b0ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b0f0:	d108      	bne.n	800b104 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800b0f2:	897b      	ldrh	r3, [r7, #10]
 800b0f4:	b2db      	uxtb	r3, r3
 800b0f6:	f043 0301 	orr.w	r3, r3, #1
 800b0fa:	b2da      	uxtb	r2, r3
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	611a      	str	r2, [r3, #16]
 800b102:	e05f      	b.n	800b1c4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800b104:	897b      	ldrh	r3, [r7, #10]
 800b106:	11db      	asrs	r3, r3, #7
 800b108:	b2db      	uxtb	r3, r3
 800b10a:	f003 0306 	and.w	r3, r3, #6
 800b10e:	b2db      	uxtb	r3, r3
 800b110:	f063 030f 	orn	r3, r3, #15
 800b114:	b2da      	uxtb	r2, r3
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	687a      	ldr	r2, [r7, #4]
 800b120:	4930      	ldr	r1, [pc, #192]	@ (800b1e4 <I2C_MasterRequestRead+0x194>)
 800b122:	68f8      	ldr	r0, [r7, #12]
 800b124:	f000 f8dc 	bl	800b2e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b128:	4603      	mov	r3, r0
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d001      	beq.n	800b132 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800b12e:	2301      	movs	r3, #1
 800b130:	e054      	b.n	800b1dc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800b132:	897b      	ldrh	r3, [r7, #10]
 800b134:	b2da      	uxtb	r2, r3
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	687a      	ldr	r2, [r7, #4]
 800b140:	4929      	ldr	r1, [pc, #164]	@ (800b1e8 <I2C_MasterRequestRead+0x198>)
 800b142:	68f8      	ldr	r0, [r7, #12]
 800b144:	f000 f8cc 	bl	800b2e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b148:	4603      	mov	r3, r0
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d001      	beq.n	800b152 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800b14e:	2301      	movs	r3, #1
 800b150:	e044      	b.n	800b1dc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b152:	2300      	movs	r3, #0
 800b154:	613b      	str	r3, [r7, #16]
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	695b      	ldr	r3, [r3, #20]
 800b15c:	613b      	str	r3, [r7, #16]
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	699b      	ldr	r3, [r3, #24]
 800b164:	613b      	str	r3, [r7, #16]
 800b166:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	681a      	ldr	r2, [r3, #0]
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b176:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	9300      	str	r3, [sp, #0]
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	2200      	movs	r2, #0
 800b180:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800b184:	68f8      	ldr	r0, [r7, #12]
 800b186:	f000 f831 	bl	800b1ec <I2C_WaitOnFlagUntilTimeout>
 800b18a:	4603      	mov	r3, r0
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d00d      	beq.n	800b1ac <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b19a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b19e:	d103      	bne.n	800b1a8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b1a6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800b1a8:	2303      	movs	r3, #3
 800b1aa:	e017      	b.n	800b1dc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800b1ac:	897b      	ldrh	r3, [r7, #10]
 800b1ae:	11db      	asrs	r3, r3, #7
 800b1b0:	b2db      	uxtb	r3, r3
 800b1b2:	f003 0306 	and.w	r3, r3, #6
 800b1b6:	b2db      	uxtb	r3, r3
 800b1b8:	f063 030e 	orn	r3, r3, #14
 800b1bc:	b2da      	uxtb	r2, r3
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	687a      	ldr	r2, [r7, #4]
 800b1c8:	4907      	ldr	r1, [pc, #28]	@ (800b1e8 <I2C_MasterRequestRead+0x198>)
 800b1ca:	68f8      	ldr	r0, [r7, #12]
 800b1cc:	f000 f888 	bl	800b2e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d001      	beq.n	800b1da <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	e000      	b.n	800b1dc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800b1da:	2300      	movs	r3, #0
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3718      	adds	r7, #24
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}
 800b1e4:	00010008 	.word	0x00010008
 800b1e8:	00010002 	.word	0x00010002

0800b1ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b084      	sub	sp, #16
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	60f8      	str	r0, [r7, #12]
 800b1f4:	60b9      	str	r1, [r7, #8]
 800b1f6:	603b      	str	r3, [r7, #0]
 800b1f8:	4613      	mov	r3, r2
 800b1fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b1fc:	e048      	b.n	800b290 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b204:	d044      	beq.n	800b290 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b206:	f7fd fbcb 	bl	80089a0 <HAL_GetTick>
 800b20a:	4602      	mov	r2, r0
 800b20c:	69bb      	ldr	r3, [r7, #24]
 800b20e:	1ad3      	subs	r3, r2, r3
 800b210:	683a      	ldr	r2, [r7, #0]
 800b212:	429a      	cmp	r2, r3
 800b214:	d302      	bcc.n	800b21c <I2C_WaitOnFlagUntilTimeout+0x30>
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d139      	bne.n	800b290 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	0c1b      	lsrs	r3, r3, #16
 800b220:	b2db      	uxtb	r3, r3
 800b222:	2b01      	cmp	r3, #1
 800b224:	d10d      	bne.n	800b242 <I2C_WaitOnFlagUntilTimeout+0x56>
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	695b      	ldr	r3, [r3, #20]
 800b22c:	43da      	mvns	r2, r3
 800b22e:	68bb      	ldr	r3, [r7, #8]
 800b230:	4013      	ands	r3, r2
 800b232:	b29b      	uxth	r3, r3
 800b234:	2b00      	cmp	r3, #0
 800b236:	bf0c      	ite	eq
 800b238:	2301      	moveq	r3, #1
 800b23a:	2300      	movne	r3, #0
 800b23c:	b2db      	uxtb	r3, r3
 800b23e:	461a      	mov	r2, r3
 800b240:	e00c      	b.n	800b25c <I2C_WaitOnFlagUntilTimeout+0x70>
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	699b      	ldr	r3, [r3, #24]
 800b248:	43da      	mvns	r2, r3
 800b24a:	68bb      	ldr	r3, [r7, #8]
 800b24c:	4013      	ands	r3, r2
 800b24e:	b29b      	uxth	r3, r3
 800b250:	2b00      	cmp	r3, #0
 800b252:	bf0c      	ite	eq
 800b254:	2301      	moveq	r3, #1
 800b256:	2300      	movne	r3, #0
 800b258:	b2db      	uxtb	r3, r3
 800b25a:	461a      	mov	r2, r3
 800b25c:	79fb      	ldrb	r3, [r7, #7]
 800b25e:	429a      	cmp	r2, r3
 800b260:	d116      	bne.n	800b290 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	2200      	movs	r2, #0
 800b266:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	2220      	movs	r2, #32
 800b26c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	2200      	movs	r2, #0
 800b274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b27c:	f043 0220 	orr.w	r2, r3, #32
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	2200      	movs	r2, #0
 800b288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800b28c:	2301      	movs	r3, #1
 800b28e:	e023      	b.n	800b2d8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	0c1b      	lsrs	r3, r3, #16
 800b294:	b2db      	uxtb	r3, r3
 800b296:	2b01      	cmp	r3, #1
 800b298:	d10d      	bne.n	800b2b6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	695b      	ldr	r3, [r3, #20]
 800b2a0:	43da      	mvns	r2, r3
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	4013      	ands	r3, r2
 800b2a6:	b29b      	uxth	r3, r3
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	bf0c      	ite	eq
 800b2ac:	2301      	moveq	r3, #1
 800b2ae:	2300      	movne	r3, #0
 800b2b0:	b2db      	uxtb	r3, r3
 800b2b2:	461a      	mov	r2, r3
 800b2b4:	e00c      	b.n	800b2d0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	699b      	ldr	r3, [r3, #24]
 800b2bc:	43da      	mvns	r2, r3
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	4013      	ands	r3, r2
 800b2c2:	b29b      	uxth	r3, r3
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	bf0c      	ite	eq
 800b2c8:	2301      	moveq	r3, #1
 800b2ca:	2300      	movne	r3, #0
 800b2cc:	b2db      	uxtb	r3, r3
 800b2ce:	461a      	mov	r2, r3
 800b2d0:	79fb      	ldrb	r3, [r7, #7]
 800b2d2:	429a      	cmp	r2, r3
 800b2d4:	d093      	beq.n	800b1fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b2d6:	2300      	movs	r3, #0
}
 800b2d8:	4618      	mov	r0, r3
 800b2da:	3710      	adds	r7, #16
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}

0800b2e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b084      	sub	sp, #16
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	60f8      	str	r0, [r7, #12]
 800b2e8:	60b9      	str	r1, [r7, #8]
 800b2ea:	607a      	str	r2, [r7, #4]
 800b2ec:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800b2ee:	e071      	b.n	800b3d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	695b      	ldr	r3, [r3, #20]
 800b2f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b2fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b2fe:	d123      	bne.n	800b348 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	681a      	ldr	r2, [r3, #0]
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b30e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b318:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	2200      	movs	r2, #0
 800b31e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	2220      	movs	r2, #32
 800b324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	2200      	movs	r2, #0
 800b32c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b334:	f043 0204 	orr.w	r2, r3, #4
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	2200      	movs	r2, #0
 800b340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800b344:	2301      	movs	r3, #1
 800b346:	e067      	b.n	800b418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b34e:	d041      	beq.n	800b3d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b350:	f7fd fb26 	bl	80089a0 <HAL_GetTick>
 800b354:	4602      	mov	r2, r0
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	1ad3      	subs	r3, r2, r3
 800b35a:	687a      	ldr	r2, [r7, #4]
 800b35c:	429a      	cmp	r2, r3
 800b35e:	d302      	bcc.n	800b366 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d136      	bne.n	800b3d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800b366:	68bb      	ldr	r3, [r7, #8]
 800b368:	0c1b      	lsrs	r3, r3, #16
 800b36a:	b2db      	uxtb	r3, r3
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d10c      	bne.n	800b38a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	695b      	ldr	r3, [r3, #20]
 800b376:	43da      	mvns	r2, r3
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	4013      	ands	r3, r2
 800b37c:	b29b      	uxth	r3, r3
 800b37e:	2b00      	cmp	r3, #0
 800b380:	bf14      	ite	ne
 800b382:	2301      	movne	r3, #1
 800b384:	2300      	moveq	r3, #0
 800b386:	b2db      	uxtb	r3, r3
 800b388:	e00b      	b.n	800b3a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	699b      	ldr	r3, [r3, #24]
 800b390:	43da      	mvns	r2, r3
 800b392:	68bb      	ldr	r3, [r7, #8]
 800b394:	4013      	ands	r3, r2
 800b396:	b29b      	uxth	r3, r3
 800b398:	2b00      	cmp	r3, #0
 800b39a:	bf14      	ite	ne
 800b39c:	2301      	movne	r3, #1
 800b39e:	2300      	moveq	r3, #0
 800b3a0:	b2db      	uxtb	r3, r3
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d016      	beq.n	800b3d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	2220      	movs	r2, #32
 800b3b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3c0:	f043 0220 	orr.w	r2, r3, #32
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	e021      	b.n	800b418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	0c1b      	lsrs	r3, r3, #16
 800b3d8:	b2db      	uxtb	r3, r3
 800b3da:	2b01      	cmp	r3, #1
 800b3dc:	d10c      	bne.n	800b3f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	695b      	ldr	r3, [r3, #20]
 800b3e4:	43da      	mvns	r2, r3
 800b3e6:	68bb      	ldr	r3, [r7, #8]
 800b3e8:	4013      	ands	r3, r2
 800b3ea:	b29b      	uxth	r3, r3
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	bf14      	ite	ne
 800b3f0:	2301      	movne	r3, #1
 800b3f2:	2300      	moveq	r3, #0
 800b3f4:	b2db      	uxtb	r3, r3
 800b3f6:	e00b      	b.n	800b410 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	699b      	ldr	r3, [r3, #24]
 800b3fe:	43da      	mvns	r2, r3
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	4013      	ands	r3, r2
 800b404:	b29b      	uxth	r3, r3
 800b406:	2b00      	cmp	r3, #0
 800b408:	bf14      	ite	ne
 800b40a:	2301      	movne	r3, #1
 800b40c:	2300      	moveq	r3, #0
 800b40e:	b2db      	uxtb	r3, r3
 800b410:	2b00      	cmp	r3, #0
 800b412:	f47f af6d 	bne.w	800b2f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800b416:	2300      	movs	r3, #0
}
 800b418:	4618      	mov	r0, r3
 800b41a:	3710      	adds	r7, #16
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}

0800b420 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b084      	sub	sp, #16
 800b424:	af00      	add	r7, sp, #0
 800b426:	60f8      	str	r0, [r7, #12]
 800b428:	60b9      	str	r1, [r7, #8]
 800b42a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b42c:	e034      	b.n	800b498 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800b42e:	68f8      	ldr	r0, [r7, #12]
 800b430:	f000 f8e3 	bl	800b5fa <I2C_IsAcknowledgeFailed>
 800b434:	4603      	mov	r3, r0
 800b436:	2b00      	cmp	r3, #0
 800b438:	d001      	beq.n	800b43e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800b43a:	2301      	movs	r3, #1
 800b43c:	e034      	b.n	800b4a8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b444:	d028      	beq.n	800b498 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b446:	f7fd faab 	bl	80089a0 <HAL_GetTick>
 800b44a:	4602      	mov	r2, r0
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	1ad3      	subs	r3, r2, r3
 800b450:	68ba      	ldr	r2, [r7, #8]
 800b452:	429a      	cmp	r2, r3
 800b454:	d302      	bcc.n	800b45c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d11d      	bne.n	800b498 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	695b      	ldr	r3, [r3, #20]
 800b462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b466:	2b80      	cmp	r3, #128	@ 0x80
 800b468:	d016      	beq.n	800b498 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	2200      	movs	r2, #0
 800b46e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	2220      	movs	r2, #32
 800b474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	2200      	movs	r2, #0
 800b47c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b484:	f043 0220 	orr.w	r2, r3, #32
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2200      	movs	r2, #0
 800b490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800b494:	2301      	movs	r3, #1
 800b496:	e007      	b.n	800b4a8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	695b      	ldr	r3, [r3, #20]
 800b49e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4a2:	2b80      	cmp	r3, #128	@ 0x80
 800b4a4:	d1c3      	bne.n	800b42e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b4a6:	2300      	movs	r3, #0
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3710      	adds	r7, #16
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b084      	sub	sp, #16
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	60f8      	str	r0, [r7, #12]
 800b4b8:	60b9      	str	r1, [r7, #8]
 800b4ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800b4bc:	e034      	b.n	800b528 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800b4be:	68f8      	ldr	r0, [r7, #12]
 800b4c0:	f000 f89b 	bl	800b5fa <I2C_IsAcknowledgeFailed>
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d001      	beq.n	800b4ce <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800b4ca:	2301      	movs	r3, #1
 800b4cc:	e034      	b.n	800b538 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4d4:	d028      	beq.n	800b528 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b4d6:	f7fd fa63 	bl	80089a0 <HAL_GetTick>
 800b4da:	4602      	mov	r2, r0
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	1ad3      	subs	r3, r2, r3
 800b4e0:	68ba      	ldr	r2, [r7, #8]
 800b4e2:	429a      	cmp	r2, r3
 800b4e4:	d302      	bcc.n	800b4ec <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800b4e6:	68bb      	ldr	r3, [r7, #8]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d11d      	bne.n	800b528 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	695b      	ldr	r3, [r3, #20]
 800b4f2:	f003 0304 	and.w	r3, r3, #4
 800b4f6:	2b04      	cmp	r3, #4
 800b4f8:	d016      	beq.n	800b528 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	2220      	movs	r2, #32
 800b504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	2200      	movs	r2, #0
 800b50c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b514:	f043 0220 	orr.w	r2, r3, #32
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	2200      	movs	r2, #0
 800b520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800b524:	2301      	movs	r3, #1
 800b526:	e007      	b.n	800b538 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	695b      	ldr	r3, [r3, #20]
 800b52e:	f003 0304 	and.w	r3, r3, #4
 800b532:	2b04      	cmp	r3, #4
 800b534:	d1c3      	bne.n	800b4be <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b536:	2300      	movs	r3, #0
}
 800b538:	4618      	mov	r0, r3
 800b53a:	3710      	adds	r7, #16
 800b53c:	46bd      	mov	sp, r7
 800b53e:	bd80      	pop	{r7, pc}

0800b540 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b084      	sub	sp, #16
 800b544:	af00      	add	r7, sp, #0
 800b546:	60f8      	str	r0, [r7, #12]
 800b548:	60b9      	str	r1, [r7, #8]
 800b54a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800b54c:	e049      	b.n	800b5e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	695b      	ldr	r3, [r3, #20]
 800b554:	f003 0310 	and.w	r3, r3, #16
 800b558:	2b10      	cmp	r3, #16
 800b55a:	d119      	bne.n	800b590 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f06f 0210 	mvn.w	r2, #16
 800b564:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	2200      	movs	r2, #0
 800b56a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	2220      	movs	r2, #32
 800b570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	2200      	movs	r2, #0
 800b578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	2200      	movs	r2, #0
 800b588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800b58c:	2301      	movs	r3, #1
 800b58e:	e030      	b.n	800b5f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b590:	f7fd fa06 	bl	80089a0 <HAL_GetTick>
 800b594:	4602      	mov	r2, r0
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	1ad3      	subs	r3, r2, r3
 800b59a:	68ba      	ldr	r2, [r7, #8]
 800b59c:	429a      	cmp	r2, r3
 800b59e:	d302      	bcc.n	800b5a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d11d      	bne.n	800b5e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	695b      	ldr	r3, [r3, #20]
 800b5ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5b0:	2b40      	cmp	r3, #64	@ 0x40
 800b5b2:	d016      	beq.n	800b5e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	2220      	movs	r2, #32
 800b5be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5ce:	f043 0220 	orr.w	r2, r3, #32
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	2200      	movs	r2, #0
 800b5da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800b5de:	2301      	movs	r3, #1
 800b5e0:	e007      	b.n	800b5f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	695b      	ldr	r3, [r3, #20]
 800b5e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5ec:	2b40      	cmp	r3, #64	@ 0x40
 800b5ee:	d1ae      	bne.n	800b54e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b5f0:	2300      	movs	r3, #0
}
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	3710      	adds	r7, #16
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	bd80      	pop	{r7, pc}

0800b5fa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800b5fa:	b480      	push	{r7}
 800b5fc:	b083      	sub	sp, #12
 800b5fe:	af00      	add	r7, sp, #0
 800b600:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	695b      	ldr	r3, [r3, #20]
 800b608:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b60c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b610:	d11b      	bne.n	800b64a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b61a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2200      	movs	r2, #0
 800b620:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	2220      	movs	r2, #32
 800b626:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	2200      	movs	r2, #0
 800b62e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b636:	f043 0204 	orr.w	r2, r3, #4
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2200      	movs	r2, #0
 800b642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800b646:	2301      	movs	r3, #1
 800b648:	e000      	b.n	800b64c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800b64a:	2300      	movs	r3, #0
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	370c      	adds	r7, #12
 800b650:	46bd      	mov	sp, r7
 800b652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b656:	4770      	bx	lr

0800b658 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b086      	sub	sp, #24
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d101      	bne.n	800b66a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b666:	2301      	movs	r3, #1
 800b668:	e267      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	f003 0301 	and.w	r3, r3, #1
 800b672:	2b00      	cmp	r3, #0
 800b674:	d075      	beq.n	800b762 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800b676:	4b88      	ldr	r3, [pc, #544]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b678:	689b      	ldr	r3, [r3, #8]
 800b67a:	f003 030c 	and.w	r3, r3, #12
 800b67e:	2b04      	cmp	r3, #4
 800b680:	d00c      	beq.n	800b69c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b682:	4b85      	ldr	r3, [pc, #532]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b684:	689b      	ldr	r3, [r3, #8]
 800b686:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800b68a:	2b08      	cmp	r3, #8
 800b68c:	d112      	bne.n	800b6b4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b68e:	4b82      	ldr	r3, [pc, #520]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b690:	685b      	ldr	r3, [r3, #4]
 800b692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b696:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b69a:	d10b      	bne.n	800b6b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b69c:	4b7e      	ldr	r3, [pc, #504]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d05b      	beq.n	800b760 <HAL_RCC_OscConfig+0x108>
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	685b      	ldr	r3, [r3, #4]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d157      	bne.n	800b760 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	e242      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	685b      	ldr	r3, [r3, #4]
 800b6b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b6bc:	d106      	bne.n	800b6cc <HAL_RCC_OscConfig+0x74>
 800b6be:	4b76      	ldr	r3, [pc, #472]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	4a75      	ldr	r2, [pc, #468]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b6c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b6c8:	6013      	str	r3, [r2, #0]
 800b6ca:	e01d      	b.n	800b708 <HAL_RCC_OscConfig+0xb0>
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	685b      	ldr	r3, [r3, #4]
 800b6d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b6d4:	d10c      	bne.n	800b6f0 <HAL_RCC_OscConfig+0x98>
 800b6d6:	4b70      	ldr	r3, [pc, #448]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	4a6f      	ldr	r2, [pc, #444]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b6dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b6e0:	6013      	str	r3, [r2, #0]
 800b6e2:	4b6d      	ldr	r3, [pc, #436]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	4a6c      	ldr	r2, [pc, #432]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b6e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b6ec:	6013      	str	r3, [r2, #0]
 800b6ee:	e00b      	b.n	800b708 <HAL_RCC_OscConfig+0xb0>
 800b6f0:	4b69      	ldr	r3, [pc, #420]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	4a68      	ldr	r2, [pc, #416]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b6f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b6fa:	6013      	str	r3, [r2, #0]
 800b6fc:	4b66      	ldr	r3, [pc, #408]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	4a65      	ldr	r2, [pc, #404]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b702:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b706:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	685b      	ldr	r3, [r3, #4]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d013      	beq.n	800b738 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b710:	f7fd f946 	bl	80089a0 <HAL_GetTick>
 800b714:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b716:	e008      	b.n	800b72a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b718:	f7fd f942 	bl	80089a0 <HAL_GetTick>
 800b71c:	4602      	mov	r2, r0
 800b71e:	693b      	ldr	r3, [r7, #16]
 800b720:	1ad3      	subs	r3, r2, r3
 800b722:	2b64      	cmp	r3, #100	@ 0x64
 800b724:	d901      	bls.n	800b72a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b726:	2303      	movs	r3, #3
 800b728:	e207      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b72a:	4b5b      	ldr	r3, [pc, #364]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b732:	2b00      	cmp	r3, #0
 800b734:	d0f0      	beq.n	800b718 <HAL_RCC_OscConfig+0xc0>
 800b736:	e014      	b.n	800b762 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b738:	f7fd f932 	bl	80089a0 <HAL_GetTick>
 800b73c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b73e:	e008      	b.n	800b752 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b740:	f7fd f92e 	bl	80089a0 <HAL_GetTick>
 800b744:	4602      	mov	r2, r0
 800b746:	693b      	ldr	r3, [r7, #16]
 800b748:	1ad3      	subs	r3, r2, r3
 800b74a:	2b64      	cmp	r3, #100	@ 0x64
 800b74c:	d901      	bls.n	800b752 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b74e:	2303      	movs	r3, #3
 800b750:	e1f3      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b752:	4b51      	ldr	r3, [pc, #324]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d1f0      	bne.n	800b740 <HAL_RCC_OscConfig+0xe8>
 800b75e:	e000      	b.n	800b762 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b760:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	f003 0302 	and.w	r3, r3, #2
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d063      	beq.n	800b836 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800b76e:	4b4a      	ldr	r3, [pc, #296]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b770:	689b      	ldr	r3, [r3, #8]
 800b772:	f003 030c 	and.w	r3, r3, #12
 800b776:	2b00      	cmp	r3, #0
 800b778:	d00b      	beq.n	800b792 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b77a:	4b47      	ldr	r3, [pc, #284]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b77c:	689b      	ldr	r3, [r3, #8]
 800b77e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800b782:	2b08      	cmp	r3, #8
 800b784:	d11c      	bne.n	800b7c0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b786:	4b44      	ldr	r3, [pc, #272]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b788:	685b      	ldr	r3, [r3, #4]
 800b78a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d116      	bne.n	800b7c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b792:	4b41      	ldr	r3, [pc, #260]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	f003 0302 	and.w	r3, r3, #2
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d005      	beq.n	800b7aa <HAL_RCC_OscConfig+0x152>
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	68db      	ldr	r3, [r3, #12]
 800b7a2:	2b01      	cmp	r3, #1
 800b7a4:	d001      	beq.n	800b7aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	e1c7      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b7aa:	4b3b      	ldr	r3, [pc, #236]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	691b      	ldr	r3, [r3, #16]
 800b7b6:	00db      	lsls	r3, r3, #3
 800b7b8:	4937      	ldr	r1, [pc, #220]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b7ba:	4313      	orrs	r3, r2
 800b7bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b7be:	e03a      	b.n	800b836 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	68db      	ldr	r3, [r3, #12]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d020      	beq.n	800b80a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b7c8:	4b34      	ldr	r3, [pc, #208]	@ (800b89c <HAL_RCC_OscConfig+0x244>)
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7ce:	f7fd f8e7 	bl	80089a0 <HAL_GetTick>
 800b7d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b7d4:	e008      	b.n	800b7e8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b7d6:	f7fd f8e3 	bl	80089a0 <HAL_GetTick>
 800b7da:	4602      	mov	r2, r0
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	1ad3      	subs	r3, r2, r3
 800b7e0:	2b02      	cmp	r3, #2
 800b7e2:	d901      	bls.n	800b7e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800b7e4:	2303      	movs	r3, #3
 800b7e6:	e1a8      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b7e8:	4b2b      	ldr	r3, [pc, #172]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f003 0302 	and.w	r3, r3, #2
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d0f0      	beq.n	800b7d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b7f4:	4b28      	ldr	r3, [pc, #160]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	691b      	ldr	r3, [r3, #16]
 800b800:	00db      	lsls	r3, r3, #3
 800b802:	4925      	ldr	r1, [pc, #148]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b804:	4313      	orrs	r3, r2
 800b806:	600b      	str	r3, [r1, #0]
 800b808:	e015      	b.n	800b836 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b80a:	4b24      	ldr	r3, [pc, #144]	@ (800b89c <HAL_RCC_OscConfig+0x244>)
 800b80c:	2200      	movs	r2, #0
 800b80e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b810:	f7fd f8c6 	bl	80089a0 <HAL_GetTick>
 800b814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b816:	e008      	b.n	800b82a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b818:	f7fd f8c2 	bl	80089a0 <HAL_GetTick>
 800b81c:	4602      	mov	r2, r0
 800b81e:	693b      	ldr	r3, [r7, #16]
 800b820:	1ad3      	subs	r3, r2, r3
 800b822:	2b02      	cmp	r3, #2
 800b824:	d901      	bls.n	800b82a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b826:	2303      	movs	r3, #3
 800b828:	e187      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b82a:	4b1b      	ldr	r3, [pc, #108]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	f003 0302 	and.w	r3, r3, #2
 800b832:	2b00      	cmp	r3, #0
 800b834:	d1f0      	bne.n	800b818 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	f003 0308 	and.w	r3, r3, #8
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d036      	beq.n	800b8b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	695b      	ldr	r3, [r3, #20]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d016      	beq.n	800b878 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b84a:	4b15      	ldr	r3, [pc, #84]	@ (800b8a0 <HAL_RCC_OscConfig+0x248>)
 800b84c:	2201      	movs	r2, #1
 800b84e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b850:	f7fd f8a6 	bl	80089a0 <HAL_GetTick>
 800b854:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b856:	e008      	b.n	800b86a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b858:	f7fd f8a2 	bl	80089a0 <HAL_GetTick>
 800b85c:	4602      	mov	r2, r0
 800b85e:	693b      	ldr	r3, [r7, #16]
 800b860:	1ad3      	subs	r3, r2, r3
 800b862:	2b02      	cmp	r3, #2
 800b864:	d901      	bls.n	800b86a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b866:	2303      	movs	r3, #3
 800b868:	e167      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b86a:	4b0b      	ldr	r3, [pc, #44]	@ (800b898 <HAL_RCC_OscConfig+0x240>)
 800b86c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b86e:	f003 0302 	and.w	r3, r3, #2
 800b872:	2b00      	cmp	r3, #0
 800b874:	d0f0      	beq.n	800b858 <HAL_RCC_OscConfig+0x200>
 800b876:	e01b      	b.n	800b8b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b878:	4b09      	ldr	r3, [pc, #36]	@ (800b8a0 <HAL_RCC_OscConfig+0x248>)
 800b87a:	2200      	movs	r2, #0
 800b87c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b87e:	f7fd f88f 	bl	80089a0 <HAL_GetTick>
 800b882:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b884:	e00e      	b.n	800b8a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b886:	f7fd f88b 	bl	80089a0 <HAL_GetTick>
 800b88a:	4602      	mov	r2, r0
 800b88c:	693b      	ldr	r3, [r7, #16]
 800b88e:	1ad3      	subs	r3, r2, r3
 800b890:	2b02      	cmp	r3, #2
 800b892:	d907      	bls.n	800b8a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b894:	2303      	movs	r3, #3
 800b896:	e150      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
 800b898:	40023800 	.word	0x40023800
 800b89c:	42470000 	.word	0x42470000
 800b8a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b8a4:	4b88      	ldr	r3, [pc, #544]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b8a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b8a8:	f003 0302 	and.w	r3, r3, #2
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d1ea      	bne.n	800b886 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f003 0304 	and.w	r3, r3, #4
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	f000 8097 	beq.w	800b9ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b8be:	2300      	movs	r3, #0
 800b8c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b8c2:	4b81      	ldr	r3, [pc, #516]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b8c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d10f      	bne.n	800b8ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	60bb      	str	r3, [r7, #8]
 800b8d2:	4b7d      	ldr	r3, [pc, #500]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b8d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8d6:	4a7c      	ldr	r2, [pc, #496]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b8d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b8dc:	6413      	str	r3, [r2, #64]	@ 0x40
 800b8de:	4b7a      	ldr	r3, [pc, #488]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b8e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b8e6:	60bb      	str	r3, [r7, #8]
 800b8e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b8ee:	4b77      	ldr	r3, [pc, #476]	@ (800bacc <HAL_RCC_OscConfig+0x474>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d118      	bne.n	800b92c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b8fa:	4b74      	ldr	r3, [pc, #464]	@ (800bacc <HAL_RCC_OscConfig+0x474>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	4a73      	ldr	r2, [pc, #460]	@ (800bacc <HAL_RCC_OscConfig+0x474>)
 800b900:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b904:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b906:	f7fd f84b 	bl	80089a0 <HAL_GetTick>
 800b90a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b90c:	e008      	b.n	800b920 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b90e:	f7fd f847 	bl	80089a0 <HAL_GetTick>
 800b912:	4602      	mov	r2, r0
 800b914:	693b      	ldr	r3, [r7, #16]
 800b916:	1ad3      	subs	r3, r2, r3
 800b918:	2b02      	cmp	r3, #2
 800b91a:	d901      	bls.n	800b920 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800b91c:	2303      	movs	r3, #3
 800b91e:	e10c      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b920:	4b6a      	ldr	r3, [pc, #424]	@ (800bacc <HAL_RCC_OscConfig+0x474>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d0f0      	beq.n	800b90e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	689b      	ldr	r3, [r3, #8]
 800b930:	2b01      	cmp	r3, #1
 800b932:	d106      	bne.n	800b942 <HAL_RCC_OscConfig+0x2ea>
 800b934:	4b64      	ldr	r3, [pc, #400]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b938:	4a63      	ldr	r2, [pc, #396]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b93a:	f043 0301 	orr.w	r3, r3, #1
 800b93e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b940:	e01c      	b.n	800b97c <HAL_RCC_OscConfig+0x324>
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	689b      	ldr	r3, [r3, #8]
 800b946:	2b05      	cmp	r3, #5
 800b948:	d10c      	bne.n	800b964 <HAL_RCC_OscConfig+0x30c>
 800b94a:	4b5f      	ldr	r3, [pc, #380]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b94c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b94e:	4a5e      	ldr	r2, [pc, #376]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b950:	f043 0304 	orr.w	r3, r3, #4
 800b954:	6713      	str	r3, [r2, #112]	@ 0x70
 800b956:	4b5c      	ldr	r3, [pc, #368]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b95a:	4a5b      	ldr	r2, [pc, #364]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b95c:	f043 0301 	orr.w	r3, r3, #1
 800b960:	6713      	str	r3, [r2, #112]	@ 0x70
 800b962:	e00b      	b.n	800b97c <HAL_RCC_OscConfig+0x324>
 800b964:	4b58      	ldr	r3, [pc, #352]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b966:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b968:	4a57      	ldr	r2, [pc, #348]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b96a:	f023 0301 	bic.w	r3, r3, #1
 800b96e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b970:	4b55      	ldr	r3, [pc, #340]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b974:	4a54      	ldr	r2, [pc, #336]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b976:	f023 0304 	bic.w	r3, r3, #4
 800b97a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	689b      	ldr	r3, [r3, #8]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d015      	beq.n	800b9b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b984:	f7fd f80c 	bl	80089a0 <HAL_GetTick>
 800b988:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b98a:	e00a      	b.n	800b9a2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b98c:	f7fd f808 	bl	80089a0 <HAL_GetTick>
 800b990:	4602      	mov	r2, r0
 800b992:	693b      	ldr	r3, [r7, #16]
 800b994:	1ad3      	subs	r3, r2, r3
 800b996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b99a:	4293      	cmp	r3, r2
 800b99c:	d901      	bls.n	800b9a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800b99e:	2303      	movs	r3, #3
 800b9a0:	e0cb      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b9a2:	4b49      	ldr	r3, [pc, #292]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b9a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9a6:	f003 0302 	and.w	r3, r3, #2
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d0ee      	beq.n	800b98c <HAL_RCC_OscConfig+0x334>
 800b9ae:	e014      	b.n	800b9da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b9b0:	f7fc fff6 	bl	80089a0 <HAL_GetTick>
 800b9b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b9b6:	e00a      	b.n	800b9ce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b9b8:	f7fc fff2 	bl	80089a0 <HAL_GetTick>
 800b9bc:	4602      	mov	r2, r0
 800b9be:	693b      	ldr	r3, [r7, #16]
 800b9c0:	1ad3      	subs	r3, r2, r3
 800b9c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b9c6:	4293      	cmp	r3, r2
 800b9c8:	d901      	bls.n	800b9ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800b9ca:	2303      	movs	r3, #3
 800b9cc:	e0b5      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b9ce:	4b3e      	ldr	r3, [pc, #248]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b9d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9d2:	f003 0302 	and.w	r3, r3, #2
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d1ee      	bne.n	800b9b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b9da:	7dfb      	ldrb	r3, [r7, #23]
 800b9dc:	2b01      	cmp	r3, #1
 800b9de:	d105      	bne.n	800b9ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b9e0:	4b39      	ldr	r3, [pc, #228]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b9e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9e4:	4a38      	ldr	r2, [pc, #224]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b9e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b9ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	699b      	ldr	r3, [r3, #24]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	f000 80a1 	beq.w	800bb38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b9f6:	4b34      	ldr	r3, [pc, #208]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800b9f8:	689b      	ldr	r3, [r3, #8]
 800b9fa:	f003 030c 	and.w	r3, r3, #12
 800b9fe:	2b08      	cmp	r3, #8
 800ba00:	d05c      	beq.n	800babc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	699b      	ldr	r3, [r3, #24]
 800ba06:	2b02      	cmp	r3, #2
 800ba08:	d141      	bne.n	800ba8e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ba0a:	4b31      	ldr	r3, [pc, #196]	@ (800bad0 <HAL_RCC_OscConfig+0x478>)
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ba10:	f7fc ffc6 	bl	80089a0 <HAL_GetTick>
 800ba14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ba16:	e008      	b.n	800ba2a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba18:	f7fc ffc2 	bl	80089a0 <HAL_GetTick>
 800ba1c:	4602      	mov	r2, r0
 800ba1e:	693b      	ldr	r3, [r7, #16]
 800ba20:	1ad3      	subs	r3, r2, r3
 800ba22:	2b02      	cmp	r3, #2
 800ba24:	d901      	bls.n	800ba2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800ba26:	2303      	movs	r3, #3
 800ba28:	e087      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ba2a:	4b27      	ldr	r3, [pc, #156]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d1f0      	bne.n	800ba18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	69da      	ldr	r2, [r3, #28]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6a1b      	ldr	r3, [r3, #32]
 800ba3e:	431a      	orrs	r2, r3
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba44:	019b      	lsls	r3, r3, #6
 800ba46:	431a      	orrs	r2, r3
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba4c:	085b      	lsrs	r3, r3, #1
 800ba4e:	3b01      	subs	r3, #1
 800ba50:	041b      	lsls	r3, r3, #16
 800ba52:	431a      	orrs	r2, r3
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba58:	061b      	lsls	r3, r3, #24
 800ba5a:	491b      	ldr	r1, [pc, #108]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800ba5c:	4313      	orrs	r3, r2
 800ba5e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ba60:	4b1b      	ldr	r3, [pc, #108]	@ (800bad0 <HAL_RCC_OscConfig+0x478>)
 800ba62:	2201      	movs	r2, #1
 800ba64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ba66:	f7fc ff9b 	bl	80089a0 <HAL_GetTick>
 800ba6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ba6c:	e008      	b.n	800ba80 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba6e:	f7fc ff97 	bl	80089a0 <HAL_GetTick>
 800ba72:	4602      	mov	r2, r0
 800ba74:	693b      	ldr	r3, [r7, #16]
 800ba76:	1ad3      	subs	r3, r2, r3
 800ba78:	2b02      	cmp	r3, #2
 800ba7a:	d901      	bls.n	800ba80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800ba7c:	2303      	movs	r3, #3
 800ba7e:	e05c      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ba80:	4b11      	ldr	r3, [pc, #68]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d0f0      	beq.n	800ba6e <HAL_RCC_OscConfig+0x416>
 800ba8c:	e054      	b.n	800bb38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ba8e:	4b10      	ldr	r3, [pc, #64]	@ (800bad0 <HAL_RCC_OscConfig+0x478>)
 800ba90:	2200      	movs	r2, #0
 800ba92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ba94:	f7fc ff84 	bl	80089a0 <HAL_GetTick>
 800ba98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ba9a:	e008      	b.n	800baae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba9c:	f7fc ff80 	bl	80089a0 <HAL_GetTick>
 800baa0:	4602      	mov	r2, r0
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	1ad3      	subs	r3, r2, r3
 800baa6:	2b02      	cmp	r3, #2
 800baa8:	d901      	bls.n	800baae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800baaa:	2303      	movs	r3, #3
 800baac:	e045      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800baae:	4b06      	ldr	r3, [pc, #24]	@ (800bac8 <HAL_RCC_OscConfig+0x470>)
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d1f0      	bne.n	800ba9c <HAL_RCC_OscConfig+0x444>
 800baba:	e03d      	b.n	800bb38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	699b      	ldr	r3, [r3, #24]
 800bac0:	2b01      	cmp	r3, #1
 800bac2:	d107      	bne.n	800bad4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800bac4:	2301      	movs	r3, #1
 800bac6:	e038      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
 800bac8:	40023800 	.word	0x40023800
 800bacc:	40007000 	.word	0x40007000
 800bad0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800bad4:	4b1b      	ldr	r3, [pc, #108]	@ (800bb44 <HAL_RCC_OscConfig+0x4ec>)
 800bad6:	685b      	ldr	r3, [r3, #4]
 800bad8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	699b      	ldr	r3, [r3, #24]
 800bade:	2b01      	cmp	r3, #1
 800bae0:	d028      	beq.n	800bb34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800baec:	429a      	cmp	r2, r3
 800baee:	d121      	bne.n	800bb34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bafa:	429a      	cmp	r2, r3
 800bafc:	d11a      	bne.n	800bb34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800bafe:	68fa      	ldr	r2, [r7, #12]
 800bb00:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800bb04:	4013      	ands	r3, r2
 800bb06:	687a      	ldr	r2, [r7, #4]
 800bb08:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800bb0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800bb0c:	4293      	cmp	r3, r2
 800bb0e:	d111      	bne.n	800bb34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb1a:	085b      	lsrs	r3, r3, #1
 800bb1c:	3b01      	subs	r3, #1
 800bb1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800bb20:	429a      	cmp	r2, r3
 800bb22:	d107      	bne.n	800bb34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800bb30:	429a      	cmp	r2, r3
 800bb32:	d001      	beq.n	800bb38 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800bb34:	2301      	movs	r3, #1
 800bb36:	e000      	b.n	800bb3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800bb38:	2300      	movs	r3, #0
}
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	3718      	adds	r7, #24
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	bd80      	pop	{r7, pc}
 800bb42:	bf00      	nop
 800bb44:	40023800 	.word	0x40023800

0800bb48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b084      	sub	sp, #16
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
 800bb50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d101      	bne.n	800bb5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bb58:	2301      	movs	r3, #1
 800bb5a:	e0cc      	b.n	800bcf6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bb5c:	4b68      	ldr	r3, [pc, #416]	@ (800bd00 <HAL_RCC_ClockConfig+0x1b8>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	f003 0307 	and.w	r3, r3, #7
 800bb64:	683a      	ldr	r2, [r7, #0]
 800bb66:	429a      	cmp	r2, r3
 800bb68:	d90c      	bls.n	800bb84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb6a:	4b65      	ldr	r3, [pc, #404]	@ (800bd00 <HAL_RCC_ClockConfig+0x1b8>)
 800bb6c:	683a      	ldr	r2, [r7, #0]
 800bb6e:	b2d2      	uxtb	r2, r2
 800bb70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb72:	4b63      	ldr	r3, [pc, #396]	@ (800bd00 <HAL_RCC_ClockConfig+0x1b8>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	f003 0307 	and.w	r3, r3, #7
 800bb7a:	683a      	ldr	r2, [r7, #0]
 800bb7c:	429a      	cmp	r2, r3
 800bb7e:	d001      	beq.n	800bb84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800bb80:	2301      	movs	r3, #1
 800bb82:	e0b8      	b.n	800bcf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f003 0302 	and.w	r3, r3, #2
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d020      	beq.n	800bbd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	f003 0304 	and.w	r3, r3, #4
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d005      	beq.n	800bba8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800bb9c:	4b59      	ldr	r3, [pc, #356]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bb9e:	689b      	ldr	r3, [r3, #8]
 800bba0:	4a58      	ldr	r2, [pc, #352]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bba2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800bba6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	f003 0308 	and.w	r3, r3, #8
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d005      	beq.n	800bbc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800bbb4:	4b53      	ldr	r3, [pc, #332]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bbb6:	689b      	ldr	r3, [r3, #8]
 800bbb8:	4a52      	ldr	r2, [pc, #328]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bbba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800bbbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bbc0:	4b50      	ldr	r3, [pc, #320]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bbc2:	689b      	ldr	r3, [r3, #8]
 800bbc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	689b      	ldr	r3, [r3, #8]
 800bbcc:	494d      	ldr	r1, [pc, #308]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bbce:	4313      	orrs	r3, r2
 800bbd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	f003 0301 	and.w	r3, r3, #1
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d044      	beq.n	800bc68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	685b      	ldr	r3, [r3, #4]
 800bbe2:	2b01      	cmp	r3, #1
 800bbe4:	d107      	bne.n	800bbf6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bbe6:	4b47      	ldr	r3, [pc, #284]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d119      	bne.n	800bc26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	e07f      	b.n	800bcf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	685b      	ldr	r3, [r3, #4]
 800bbfa:	2b02      	cmp	r3, #2
 800bbfc:	d003      	beq.n	800bc06 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800bc02:	2b03      	cmp	r3, #3
 800bc04:	d107      	bne.n	800bc16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bc06:	4b3f      	ldr	r3, [pc, #252]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d109      	bne.n	800bc26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bc12:	2301      	movs	r3, #1
 800bc14:	e06f      	b.n	800bcf6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bc16:	4b3b      	ldr	r3, [pc, #236]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	f003 0302 	and.w	r3, r3, #2
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d101      	bne.n	800bc26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bc22:	2301      	movs	r3, #1
 800bc24:	e067      	b.n	800bcf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800bc26:	4b37      	ldr	r3, [pc, #220]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bc28:	689b      	ldr	r3, [r3, #8]
 800bc2a:	f023 0203 	bic.w	r2, r3, #3
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	685b      	ldr	r3, [r3, #4]
 800bc32:	4934      	ldr	r1, [pc, #208]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bc34:	4313      	orrs	r3, r2
 800bc36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800bc38:	f7fc feb2 	bl	80089a0 <HAL_GetTick>
 800bc3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bc3e:	e00a      	b.n	800bc56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bc40:	f7fc feae 	bl	80089a0 <HAL_GetTick>
 800bc44:	4602      	mov	r2, r0
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	1ad3      	subs	r3, r2, r3
 800bc4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bc4e:	4293      	cmp	r3, r2
 800bc50:	d901      	bls.n	800bc56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800bc52:	2303      	movs	r3, #3
 800bc54:	e04f      	b.n	800bcf6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bc56:	4b2b      	ldr	r3, [pc, #172]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bc58:	689b      	ldr	r3, [r3, #8]
 800bc5a:	f003 020c 	and.w	r2, r3, #12
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	685b      	ldr	r3, [r3, #4]
 800bc62:	009b      	lsls	r3, r3, #2
 800bc64:	429a      	cmp	r2, r3
 800bc66:	d1eb      	bne.n	800bc40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bc68:	4b25      	ldr	r3, [pc, #148]	@ (800bd00 <HAL_RCC_ClockConfig+0x1b8>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f003 0307 	and.w	r3, r3, #7
 800bc70:	683a      	ldr	r2, [r7, #0]
 800bc72:	429a      	cmp	r2, r3
 800bc74:	d20c      	bcs.n	800bc90 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bc76:	4b22      	ldr	r3, [pc, #136]	@ (800bd00 <HAL_RCC_ClockConfig+0x1b8>)
 800bc78:	683a      	ldr	r2, [r7, #0]
 800bc7a:	b2d2      	uxtb	r2, r2
 800bc7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bc7e:	4b20      	ldr	r3, [pc, #128]	@ (800bd00 <HAL_RCC_ClockConfig+0x1b8>)
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	f003 0307 	and.w	r3, r3, #7
 800bc86:	683a      	ldr	r2, [r7, #0]
 800bc88:	429a      	cmp	r2, r3
 800bc8a:	d001      	beq.n	800bc90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800bc8c:	2301      	movs	r3, #1
 800bc8e:	e032      	b.n	800bcf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	f003 0304 	and.w	r3, r3, #4
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d008      	beq.n	800bcae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bc9c:	4b19      	ldr	r3, [pc, #100]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bc9e:	689b      	ldr	r3, [r3, #8]
 800bca0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	68db      	ldr	r3, [r3, #12]
 800bca8:	4916      	ldr	r1, [pc, #88]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bcaa:	4313      	orrs	r3, r2
 800bcac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	f003 0308 	and.w	r3, r3, #8
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d009      	beq.n	800bcce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bcba:	4b12      	ldr	r3, [pc, #72]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bcbc:	689b      	ldr	r3, [r3, #8]
 800bcbe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	691b      	ldr	r3, [r3, #16]
 800bcc6:	00db      	lsls	r3, r3, #3
 800bcc8:	490e      	ldr	r1, [pc, #56]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bcca:	4313      	orrs	r3, r2
 800bccc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800bcce:	f000 f821 	bl	800bd14 <HAL_RCC_GetSysClockFreq>
 800bcd2:	4602      	mov	r2, r0
 800bcd4:	4b0b      	ldr	r3, [pc, #44]	@ (800bd04 <HAL_RCC_ClockConfig+0x1bc>)
 800bcd6:	689b      	ldr	r3, [r3, #8]
 800bcd8:	091b      	lsrs	r3, r3, #4
 800bcda:	f003 030f 	and.w	r3, r3, #15
 800bcde:	490a      	ldr	r1, [pc, #40]	@ (800bd08 <HAL_RCC_ClockConfig+0x1c0>)
 800bce0:	5ccb      	ldrb	r3, [r1, r3]
 800bce2:	fa22 f303 	lsr.w	r3, r2, r3
 800bce6:	4a09      	ldr	r2, [pc, #36]	@ (800bd0c <HAL_RCC_ClockConfig+0x1c4>)
 800bce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800bcea:	4b09      	ldr	r3, [pc, #36]	@ (800bd10 <HAL_RCC_ClockConfig+0x1c8>)
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f7fc f9de 	bl	80080b0 <HAL_InitTick>

  return HAL_OK;
 800bcf4:	2300      	movs	r3, #0
}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	3710      	adds	r7, #16
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}
 800bcfe:	bf00      	nop
 800bd00:	40023c00 	.word	0x40023c00
 800bd04:	40023800 	.word	0x40023800
 800bd08:	08014b5c 	.word	0x08014b5c
 800bd0c:	2000019c 	.word	0x2000019c
 800bd10:	200001a0 	.word	0x200001a0

0800bd14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bd14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bd18:	b090      	sub	sp, #64	@ 0x40
 800bd1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800bd20:	2300      	movs	r3, #0
 800bd22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800bd24:	2300      	movs	r3, #0
 800bd26:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800bd28:	2300      	movs	r3, #0
 800bd2a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bd2c:	4b59      	ldr	r3, [pc, #356]	@ (800be94 <HAL_RCC_GetSysClockFreq+0x180>)
 800bd2e:	689b      	ldr	r3, [r3, #8]
 800bd30:	f003 030c 	and.w	r3, r3, #12
 800bd34:	2b08      	cmp	r3, #8
 800bd36:	d00d      	beq.n	800bd54 <HAL_RCC_GetSysClockFreq+0x40>
 800bd38:	2b08      	cmp	r3, #8
 800bd3a:	f200 80a1 	bhi.w	800be80 <HAL_RCC_GetSysClockFreq+0x16c>
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d002      	beq.n	800bd48 <HAL_RCC_GetSysClockFreq+0x34>
 800bd42:	2b04      	cmp	r3, #4
 800bd44:	d003      	beq.n	800bd4e <HAL_RCC_GetSysClockFreq+0x3a>
 800bd46:	e09b      	b.n	800be80 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800bd48:	4b53      	ldr	r3, [pc, #332]	@ (800be98 <HAL_RCC_GetSysClockFreq+0x184>)
 800bd4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bd4c:	e09b      	b.n	800be86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800bd4e:	4b53      	ldr	r3, [pc, #332]	@ (800be9c <HAL_RCC_GetSysClockFreq+0x188>)
 800bd50:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800bd52:	e098      	b.n	800be86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bd54:	4b4f      	ldr	r3, [pc, #316]	@ (800be94 <HAL_RCC_GetSysClockFreq+0x180>)
 800bd56:	685b      	ldr	r3, [r3, #4]
 800bd58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bd5c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800bd5e:	4b4d      	ldr	r3, [pc, #308]	@ (800be94 <HAL_RCC_GetSysClockFreq+0x180>)
 800bd60:	685b      	ldr	r3, [r3, #4]
 800bd62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d028      	beq.n	800bdbc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bd6a:	4b4a      	ldr	r3, [pc, #296]	@ (800be94 <HAL_RCC_GetSysClockFreq+0x180>)
 800bd6c:	685b      	ldr	r3, [r3, #4]
 800bd6e:	099b      	lsrs	r3, r3, #6
 800bd70:	2200      	movs	r2, #0
 800bd72:	623b      	str	r3, [r7, #32]
 800bd74:	627a      	str	r2, [r7, #36]	@ 0x24
 800bd76:	6a3b      	ldr	r3, [r7, #32]
 800bd78:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800bd7c:	2100      	movs	r1, #0
 800bd7e:	4b47      	ldr	r3, [pc, #284]	@ (800be9c <HAL_RCC_GetSysClockFreq+0x188>)
 800bd80:	fb03 f201 	mul.w	r2, r3, r1
 800bd84:	2300      	movs	r3, #0
 800bd86:	fb00 f303 	mul.w	r3, r0, r3
 800bd8a:	4413      	add	r3, r2
 800bd8c:	4a43      	ldr	r2, [pc, #268]	@ (800be9c <HAL_RCC_GetSysClockFreq+0x188>)
 800bd8e:	fba0 1202 	umull	r1, r2, r0, r2
 800bd92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bd94:	460a      	mov	r2, r1
 800bd96:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bd98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd9a:	4413      	add	r3, r2
 800bd9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bda0:	2200      	movs	r2, #0
 800bda2:	61bb      	str	r3, [r7, #24]
 800bda4:	61fa      	str	r2, [r7, #28]
 800bda6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bdaa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bdae:	f7f4 ff6b 	bl	8000c88 <__aeabi_uldivmod>
 800bdb2:	4602      	mov	r2, r0
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	4613      	mov	r3, r2
 800bdb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bdba:	e053      	b.n	800be64 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bdbc:	4b35      	ldr	r3, [pc, #212]	@ (800be94 <HAL_RCC_GetSysClockFreq+0x180>)
 800bdbe:	685b      	ldr	r3, [r3, #4]
 800bdc0:	099b      	lsrs	r3, r3, #6
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	613b      	str	r3, [r7, #16]
 800bdc6:	617a      	str	r2, [r7, #20]
 800bdc8:	693b      	ldr	r3, [r7, #16]
 800bdca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800bdce:	f04f 0b00 	mov.w	fp, #0
 800bdd2:	4652      	mov	r2, sl
 800bdd4:	465b      	mov	r3, fp
 800bdd6:	f04f 0000 	mov.w	r0, #0
 800bdda:	f04f 0100 	mov.w	r1, #0
 800bdde:	0159      	lsls	r1, r3, #5
 800bde0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800bde4:	0150      	lsls	r0, r2, #5
 800bde6:	4602      	mov	r2, r0
 800bde8:	460b      	mov	r3, r1
 800bdea:	ebb2 080a 	subs.w	r8, r2, sl
 800bdee:	eb63 090b 	sbc.w	r9, r3, fp
 800bdf2:	f04f 0200 	mov.w	r2, #0
 800bdf6:	f04f 0300 	mov.w	r3, #0
 800bdfa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800bdfe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800be02:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800be06:	ebb2 0408 	subs.w	r4, r2, r8
 800be0a:	eb63 0509 	sbc.w	r5, r3, r9
 800be0e:	f04f 0200 	mov.w	r2, #0
 800be12:	f04f 0300 	mov.w	r3, #0
 800be16:	00eb      	lsls	r3, r5, #3
 800be18:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800be1c:	00e2      	lsls	r2, r4, #3
 800be1e:	4614      	mov	r4, r2
 800be20:	461d      	mov	r5, r3
 800be22:	eb14 030a 	adds.w	r3, r4, sl
 800be26:	603b      	str	r3, [r7, #0]
 800be28:	eb45 030b 	adc.w	r3, r5, fp
 800be2c:	607b      	str	r3, [r7, #4]
 800be2e:	f04f 0200 	mov.w	r2, #0
 800be32:	f04f 0300 	mov.w	r3, #0
 800be36:	e9d7 4500 	ldrd	r4, r5, [r7]
 800be3a:	4629      	mov	r1, r5
 800be3c:	028b      	lsls	r3, r1, #10
 800be3e:	4621      	mov	r1, r4
 800be40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800be44:	4621      	mov	r1, r4
 800be46:	028a      	lsls	r2, r1, #10
 800be48:	4610      	mov	r0, r2
 800be4a:	4619      	mov	r1, r3
 800be4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be4e:	2200      	movs	r2, #0
 800be50:	60bb      	str	r3, [r7, #8]
 800be52:	60fa      	str	r2, [r7, #12]
 800be54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800be58:	f7f4 ff16 	bl	8000c88 <__aeabi_uldivmod>
 800be5c:	4602      	mov	r2, r0
 800be5e:	460b      	mov	r3, r1
 800be60:	4613      	mov	r3, r2
 800be62:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800be64:	4b0b      	ldr	r3, [pc, #44]	@ (800be94 <HAL_RCC_GetSysClockFreq+0x180>)
 800be66:	685b      	ldr	r3, [r3, #4]
 800be68:	0c1b      	lsrs	r3, r3, #16
 800be6a:	f003 0303 	and.w	r3, r3, #3
 800be6e:	3301      	adds	r3, #1
 800be70:	005b      	lsls	r3, r3, #1
 800be72:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800be74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800be76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be78:	fbb2 f3f3 	udiv	r3, r2, r3
 800be7c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800be7e:	e002      	b.n	800be86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800be80:	4b05      	ldr	r3, [pc, #20]	@ (800be98 <HAL_RCC_GetSysClockFreq+0x184>)
 800be82:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800be84:	bf00      	nop
    }
  }
  return sysclockfreq;
 800be86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800be88:	4618      	mov	r0, r3
 800be8a:	3740      	adds	r7, #64	@ 0x40
 800be8c:	46bd      	mov	sp, r7
 800be8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800be92:	bf00      	nop
 800be94:	40023800 	.word	0x40023800
 800be98:	00f42400 	.word	0x00f42400
 800be9c:	017d7840 	.word	0x017d7840

0800bea0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bea0:	b480      	push	{r7}
 800bea2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bea4:	4b03      	ldr	r3, [pc, #12]	@ (800beb4 <HAL_RCC_GetHCLKFreq+0x14>)
 800bea6:	681b      	ldr	r3, [r3, #0]
}
 800bea8:	4618      	mov	r0, r3
 800beaa:	46bd      	mov	sp, r7
 800beac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb0:	4770      	bx	lr
 800beb2:	bf00      	nop
 800beb4:	2000019c 	.word	0x2000019c

0800beb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800bebc:	f7ff fff0 	bl	800bea0 <HAL_RCC_GetHCLKFreq>
 800bec0:	4602      	mov	r2, r0
 800bec2:	4b05      	ldr	r3, [pc, #20]	@ (800bed8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800bec4:	689b      	ldr	r3, [r3, #8]
 800bec6:	0a9b      	lsrs	r3, r3, #10
 800bec8:	f003 0307 	and.w	r3, r3, #7
 800becc:	4903      	ldr	r1, [pc, #12]	@ (800bedc <HAL_RCC_GetPCLK1Freq+0x24>)
 800bece:	5ccb      	ldrb	r3, [r1, r3]
 800bed0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	bd80      	pop	{r7, pc}
 800bed8:	40023800 	.word	0x40023800
 800bedc:	08014b6c 	.word	0x08014b6c

0800bee0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800bee4:	f7ff ffdc 	bl	800bea0 <HAL_RCC_GetHCLKFreq>
 800bee8:	4602      	mov	r2, r0
 800beea:	4b05      	ldr	r3, [pc, #20]	@ (800bf00 <HAL_RCC_GetPCLK2Freq+0x20>)
 800beec:	689b      	ldr	r3, [r3, #8]
 800beee:	0b5b      	lsrs	r3, r3, #13
 800bef0:	f003 0307 	and.w	r3, r3, #7
 800bef4:	4903      	ldr	r1, [pc, #12]	@ (800bf04 <HAL_RCC_GetPCLK2Freq+0x24>)
 800bef6:	5ccb      	ldrb	r3, [r1, r3]
 800bef8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800befc:	4618      	mov	r0, r3
 800befe:	bd80      	pop	{r7, pc}
 800bf00:	40023800 	.word	0x40023800
 800bf04:	08014b6c 	.word	0x08014b6c

0800bf08 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800bf08:	b480      	push	{r7}
 800bf0a:	b083      	sub	sp, #12
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
 800bf10:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	220f      	movs	r2, #15
 800bf16:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800bf18:	4b12      	ldr	r3, [pc, #72]	@ (800bf64 <HAL_RCC_GetClockConfig+0x5c>)
 800bf1a:	689b      	ldr	r3, [r3, #8]
 800bf1c:	f003 0203 	and.w	r2, r3, #3
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800bf24:	4b0f      	ldr	r3, [pc, #60]	@ (800bf64 <HAL_RCC_GetClockConfig+0x5c>)
 800bf26:	689b      	ldr	r3, [r3, #8]
 800bf28:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800bf30:	4b0c      	ldr	r3, [pc, #48]	@ (800bf64 <HAL_RCC_GetClockConfig+0x5c>)
 800bf32:	689b      	ldr	r3, [r3, #8]
 800bf34:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800bf3c:	4b09      	ldr	r3, [pc, #36]	@ (800bf64 <HAL_RCC_GetClockConfig+0x5c>)
 800bf3e:	689b      	ldr	r3, [r3, #8]
 800bf40:	08db      	lsrs	r3, r3, #3
 800bf42:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800bf4a:	4b07      	ldr	r3, [pc, #28]	@ (800bf68 <HAL_RCC_GetClockConfig+0x60>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f003 0207 	and.w	r2, r3, #7
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	601a      	str	r2, [r3, #0]
}
 800bf56:	bf00      	nop
 800bf58:	370c      	adds	r7, #12
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf60:	4770      	bx	lr
 800bf62:	bf00      	nop
 800bf64:	40023800 	.word	0x40023800
 800bf68:	40023c00 	.word	0x40023c00

0800bf6c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bf6c:	b580      	push	{r7, lr}
 800bf6e:	b086      	sub	sp, #24
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800bf74:	2300      	movs	r3, #0
 800bf76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800bf78:	2300      	movs	r3, #0
 800bf7a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	f003 0301 	and.w	r3, r3, #1
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d105      	bne.n	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d035      	beq.n	800c000 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800bf94:	4b62      	ldr	r3, [pc, #392]	@ (800c120 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800bf96:	2200      	movs	r2, #0
 800bf98:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800bf9a:	f7fc fd01 	bl	80089a0 <HAL_GetTick>
 800bf9e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800bfa0:	e008      	b.n	800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800bfa2:	f7fc fcfd 	bl	80089a0 <HAL_GetTick>
 800bfa6:	4602      	mov	r2, r0
 800bfa8:	697b      	ldr	r3, [r7, #20]
 800bfaa:	1ad3      	subs	r3, r2, r3
 800bfac:	2b02      	cmp	r3, #2
 800bfae:	d901      	bls.n	800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bfb0:	2303      	movs	r3, #3
 800bfb2:	e0b0      	b.n	800c116 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800bfb4:	4b5b      	ldr	r3, [pc, #364]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d1f0      	bne.n	800bfa2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	685b      	ldr	r3, [r3, #4]
 800bfc4:	019a      	lsls	r2, r3, #6
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	689b      	ldr	r3, [r3, #8]
 800bfca:	071b      	lsls	r3, r3, #28
 800bfcc:	4955      	ldr	r1, [pc, #340]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800bfce:	4313      	orrs	r3, r2
 800bfd0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800bfd4:	4b52      	ldr	r3, [pc, #328]	@ (800c120 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800bfda:	f7fc fce1 	bl	80089a0 <HAL_GetTick>
 800bfde:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bfe0:	e008      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800bfe2:	f7fc fcdd 	bl	80089a0 <HAL_GetTick>
 800bfe6:	4602      	mov	r2, r0
 800bfe8:	697b      	ldr	r3, [r7, #20]
 800bfea:	1ad3      	subs	r3, r2, r3
 800bfec:	2b02      	cmp	r3, #2
 800bfee:	d901      	bls.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bff0:	2303      	movs	r3, #3
 800bff2:	e090      	b.n	800c116 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bff4:	4b4b      	ldr	r3, [pc, #300]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d0f0      	beq.n	800bfe2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f003 0302 	and.w	r3, r3, #2
 800c008:	2b00      	cmp	r3, #0
 800c00a:	f000 8083 	beq.w	800c114 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c00e:	2300      	movs	r3, #0
 800c010:	60fb      	str	r3, [r7, #12]
 800c012:	4b44      	ldr	r3, [pc, #272]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c016:	4a43      	ldr	r2, [pc, #268]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c018:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c01c:	6413      	str	r3, [r2, #64]	@ 0x40
 800c01e:	4b41      	ldr	r3, [pc, #260]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c026:	60fb      	str	r3, [r7, #12]
 800c028:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800c02a:	4b3f      	ldr	r3, [pc, #252]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	4a3e      	ldr	r2, [pc, #248]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800c030:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c034:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c036:	f7fc fcb3 	bl	80089a0 <HAL_GetTick>
 800c03a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800c03c:	e008      	b.n	800c050 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c03e:	f7fc fcaf 	bl	80089a0 <HAL_GetTick>
 800c042:	4602      	mov	r2, r0
 800c044:	697b      	ldr	r3, [r7, #20]
 800c046:	1ad3      	subs	r3, r2, r3
 800c048:	2b02      	cmp	r3, #2
 800c04a:	d901      	bls.n	800c050 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800c04c:	2303      	movs	r3, #3
 800c04e:	e062      	b.n	800c116 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800c050:	4b35      	ldr	r3, [pc, #212]	@ (800c128 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d0f0      	beq.n	800c03e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c05c:	4b31      	ldr	r3, [pc, #196]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c05e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c060:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c064:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d02f      	beq.n	800c0cc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	68db      	ldr	r3, [r3, #12]
 800c070:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c074:	693a      	ldr	r2, [r7, #16]
 800c076:	429a      	cmp	r2, r3
 800c078:	d028      	beq.n	800c0cc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c07a:	4b2a      	ldr	r3, [pc, #168]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c07c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c07e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c082:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c084:	4b29      	ldr	r3, [pc, #164]	@ (800c12c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800c086:	2201      	movs	r2, #1
 800c088:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c08a:	4b28      	ldr	r3, [pc, #160]	@ (800c12c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800c08c:	2200      	movs	r2, #0
 800c08e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800c090:	4a24      	ldr	r2, [pc, #144]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c092:	693b      	ldr	r3, [r7, #16]
 800c094:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c096:	4b23      	ldr	r3, [pc, #140]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c09a:	f003 0301 	and.w	r3, r3, #1
 800c09e:	2b01      	cmp	r3, #1
 800c0a0:	d114      	bne.n	800c0cc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800c0a2:	f7fc fc7d 	bl	80089a0 <HAL_GetTick>
 800c0a6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c0a8:	e00a      	b.n	800c0c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c0aa:	f7fc fc79 	bl	80089a0 <HAL_GetTick>
 800c0ae:	4602      	mov	r2, r0
 800c0b0:	697b      	ldr	r3, [r7, #20]
 800c0b2:	1ad3      	subs	r3, r2, r3
 800c0b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c0b8:	4293      	cmp	r3, r2
 800c0ba:	d901      	bls.n	800c0c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800c0bc:	2303      	movs	r3, #3
 800c0be:	e02a      	b.n	800c116 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c0c0:	4b18      	ldr	r3, [pc, #96]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c0c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c0c4:	f003 0302 	and.w	r3, r3, #2
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d0ee      	beq.n	800c0aa <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	68db      	ldr	r3, [r3, #12]
 800c0d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c0d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c0d8:	d10d      	bne.n	800c0f6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800c0da:	4b12      	ldr	r3, [pc, #72]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c0dc:	689b      	ldr	r3, [r3, #8]
 800c0de:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	68db      	ldr	r3, [r3, #12]
 800c0e6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c0ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c0ee:	490d      	ldr	r1, [pc, #52]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c0f0:	4313      	orrs	r3, r2
 800c0f2:	608b      	str	r3, [r1, #8]
 800c0f4:	e005      	b.n	800c102 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800c0f6:	4b0b      	ldr	r3, [pc, #44]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c0f8:	689b      	ldr	r3, [r3, #8]
 800c0fa:	4a0a      	ldr	r2, [pc, #40]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c0fc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800c100:	6093      	str	r3, [r2, #8]
 800c102:	4b08      	ldr	r3, [pc, #32]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c104:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	68db      	ldr	r3, [r3, #12]
 800c10a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c10e:	4905      	ldr	r1, [pc, #20]	@ (800c124 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800c110:	4313      	orrs	r3, r2
 800c112:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800c114:	2300      	movs	r3, #0
}
 800c116:	4618      	mov	r0, r3
 800c118:	3718      	adds	r7, #24
 800c11a:	46bd      	mov	sp, r7
 800c11c:	bd80      	pop	{r7, pc}
 800c11e:	bf00      	nop
 800c120:	42470068 	.word	0x42470068
 800c124:	40023800 	.word	0x40023800
 800c128:	40007000 	.word	0x40007000
 800c12c:	42470e40 	.word	0x42470e40

0800c130 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b084      	sub	sp, #16
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c138:	2301      	movs	r3, #1
 800c13a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d101      	bne.n	800c146 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800c142:	2301      	movs	r3, #1
 800c144:	e073      	b.n	800c22e <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	7f5b      	ldrb	r3, [r3, #29]
 800c14a:	b2db      	uxtb	r3, r3
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d105      	bne.n	800c15c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	2200      	movs	r2, #0
 800c154:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f7fb fed6 	bl	8007f08 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2202      	movs	r2, #2
 800c160:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	68db      	ldr	r3, [r3, #12]
 800c168:	f003 0310 	and.w	r3, r3, #16
 800c16c:	2b10      	cmp	r3, #16
 800c16e:	d055      	beq.n	800c21c <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	22ca      	movs	r2, #202	@ 0xca
 800c176:	625a      	str	r2, [r3, #36]	@ 0x24
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	2253      	movs	r2, #83	@ 0x53
 800c17e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800c180:	6878      	ldr	r0, [r7, #4]
 800c182:	f000 f92b 	bl	800c3dc <RTC_EnterInitMode>
 800c186:	4603      	mov	r3, r0
 800c188:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800c18a:	7bfb      	ldrb	r3, [r7, #15]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d12c      	bne.n	800c1ea <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	689b      	ldr	r3, [r3, #8]
 800c196:	687a      	ldr	r2, [r7, #4]
 800c198:	6812      	ldr	r2, [r2, #0]
 800c19a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c19e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c1a2:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	6899      	ldr	r1, [r3, #8]
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	685a      	ldr	r2, [r3, #4]
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	691b      	ldr	r3, [r3, #16]
 800c1b2:	431a      	orrs	r2, r3
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	695b      	ldr	r3, [r3, #20]
 800c1b8:	431a      	orrs	r2, r3
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	430a      	orrs	r2, r1
 800c1c0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	687a      	ldr	r2, [r7, #4]
 800c1c8:	68d2      	ldr	r2, [r2, #12]
 800c1ca:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	6919      	ldr	r1, [r3, #16]
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	689b      	ldr	r3, [r3, #8]
 800c1d6:	041a      	lsls	r2, r3, #16
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	430a      	orrs	r2, r1
 800c1de:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800c1e0:	6878      	ldr	r0, [r7, #4]
 800c1e2:	f000 f932 	bl	800c44a <RTC_ExitInitMode>
 800c1e6:	4603      	mov	r3, r0
 800c1e8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c1ea:	7bfb      	ldrb	r3, [r7, #15]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d110      	bne.n	800c212 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c1fe:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	699a      	ldr	r2, [r3, #24]
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	430a      	orrs	r2, r1
 800c210:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	22ff      	movs	r2, #255	@ 0xff
 800c218:	625a      	str	r2, [r3, #36]	@ 0x24
 800c21a:	e001      	b.n	800c220 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800c21c:	2300      	movs	r3, #0
 800c21e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800c220:	7bfb      	ldrb	r3, [r7, #15]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d102      	bne.n	800c22c <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	2201      	movs	r2, #1
 800c22a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800c22c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3710      	adds	r7, #16
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}

0800c236 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c236:	b580      	push	{r7, lr}
 800c238:	b086      	sub	sp, #24
 800c23a:	af00      	add	r7, sp, #0
 800c23c:	60f8      	str	r0, [r7, #12]
 800c23e:	60b9      	str	r1, [r7, #8]
 800c240:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c242:	2300      	movs	r3, #0
 800c244:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c24c:	68bb      	ldr	r3, [r7, #8]
 800c24e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	691b      	ldr	r3, [r3, #16]
 800c256:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800c25a:	68bb      	ldr	r3, [r7, #8]
 800c25c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800c268:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800c26c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800c26e:	697b      	ldr	r3, [r7, #20]
 800c270:	0c1b      	lsrs	r3, r3, #16
 800c272:	b2db      	uxtb	r3, r3
 800c274:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c278:	b2da      	uxtb	r2, r3
 800c27a:	68bb      	ldr	r3, [r7, #8]
 800c27c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800c27e:	697b      	ldr	r3, [r7, #20]
 800c280:	0a1b      	lsrs	r3, r3, #8
 800c282:	b2db      	uxtb	r3, r3
 800c284:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c288:	b2da      	uxtb	r2, r3
 800c28a:	68bb      	ldr	r3, [r7, #8]
 800c28c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800c28e:	697b      	ldr	r3, [r7, #20]
 800c290:	b2db      	uxtb	r3, r3
 800c292:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c296:	b2da      	uxtb	r2, r3
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800c29c:	697b      	ldr	r3, [r7, #20]
 800c29e:	0d9b      	lsrs	r3, r3, #22
 800c2a0:	b2db      	uxtb	r3, r3
 800c2a2:	f003 0301 	and.w	r3, r3, #1
 800c2a6:	b2da      	uxtb	r2, r3
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d11a      	bne.n	800c2e8 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800c2b2:	68bb      	ldr	r3, [r7, #8]
 800c2b4:	781b      	ldrb	r3, [r3, #0]
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	f000 f8ec 	bl	800c494 <RTC_Bcd2ToByte>
 800c2bc:	4603      	mov	r3, r0
 800c2be:	461a      	mov	r2, r3
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800c2c4:	68bb      	ldr	r3, [r7, #8]
 800c2c6:	785b      	ldrb	r3, [r3, #1]
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	f000 f8e3 	bl	800c494 <RTC_Bcd2ToByte>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	461a      	mov	r2, r3
 800c2d2:	68bb      	ldr	r3, [r7, #8]
 800c2d4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800c2d6:	68bb      	ldr	r3, [r7, #8]
 800c2d8:	789b      	ldrb	r3, [r3, #2]
 800c2da:	4618      	mov	r0, r3
 800c2dc:	f000 f8da 	bl	800c494 <RTC_Bcd2ToByte>
 800c2e0:	4603      	mov	r3, r0
 800c2e2:	461a      	mov	r2, r3
 800c2e4:	68bb      	ldr	r3, [r7, #8]
 800c2e6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800c2e8:	2300      	movs	r3, #0
}
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	3718      	adds	r7, #24
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	bd80      	pop	{r7, pc}

0800c2f2 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c2f2:	b580      	push	{r7, lr}
 800c2f4:	b086      	sub	sp, #24
 800c2f6:	af00      	add	r7, sp, #0
 800c2f8:	60f8      	str	r0, [r7, #12]
 800c2fa:	60b9      	str	r1, [r7, #8]
 800c2fc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c2fe:	2300      	movs	r3, #0
 800c300:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	685b      	ldr	r3, [r3, #4]
 800c308:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c30c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c310:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800c312:	697b      	ldr	r3, [r7, #20]
 800c314:	0c1b      	lsrs	r3, r3, #16
 800c316:	b2da      	uxtb	r2, r3
 800c318:	68bb      	ldr	r3, [r7, #8]
 800c31a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800c31c:	697b      	ldr	r3, [r7, #20]
 800c31e:	0a1b      	lsrs	r3, r3, #8
 800c320:	b2db      	uxtb	r3, r3
 800c322:	f003 031f 	and.w	r3, r3, #31
 800c326:	b2da      	uxtb	r2, r3
 800c328:	68bb      	ldr	r3, [r7, #8]
 800c32a:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800c32c:	697b      	ldr	r3, [r7, #20]
 800c32e:	b2db      	uxtb	r3, r3
 800c330:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c334:	b2da      	uxtb	r2, r3
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800c33a:	697b      	ldr	r3, [r7, #20]
 800c33c:	0b5b      	lsrs	r3, r3, #13
 800c33e:	b2db      	uxtb	r3, r3
 800c340:	f003 0307 	and.w	r3, r3, #7
 800c344:	b2da      	uxtb	r2, r3
 800c346:	68bb      	ldr	r3, [r7, #8]
 800c348:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d11a      	bne.n	800c386 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	78db      	ldrb	r3, [r3, #3]
 800c354:	4618      	mov	r0, r3
 800c356:	f000 f89d 	bl	800c494 <RTC_Bcd2ToByte>
 800c35a:	4603      	mov	r3, r0
 800c35c:	461a      	mov	r2, r3
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800c362:	68bb      	ldr	r3, [r7, #8]
 800c364:	785b      	ldrb	r3, [r3, #1]
 800c366:	4618      	mov	r0, r3
 800c368:	f000 f894 	bl	800c494 <RTC_Bcd2ToByte>
 800c36c:	4603      	mov	r3, r0
 800c36e:	461a      	mov	r2, r3
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800c374:	68bb      	ldr	r3, [r7, #8]
 800c376:	789b      	ldrb	r3, [r3, #2]
 800c378:	4618      	mov	r0, r3
 800c37a:	f000 f88b 	bl	800c494 <RTC_Bcd2ToByte>
 800c37e:	4603      	mov	r3, r0
 800c380:	461a      	mov	r2, r3
 800c382:	68bb      	ldr	r3, [r7, #8]
 800c384:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800c386:	2300      	movs	r3, #0
}
 800c388:	4618      	mov	r0, r3
 800c38a:	3718      	adds	r7, #24
 800c38c:	46bd      	mov	sp, r7
 800c38e:	bd80      	pop	{r7, pc}

0800c390 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b084      	sub	sp, #16
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c398:	2300      	movs	r3, #0
 800c39a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	4a0d      	ldr	r2, [pc, #52]	@ (800c3d8 <HAL_RTC_WaitForSynchro+0x48>)
 800c3a2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c3a4:	f7fc fafc 	bl	80089a0 <HAL_GetTick>
 800c3a8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c3aa:	e009      	b.n	800c3c0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c3ac:	f7fc faf8 	bl	80089a0 <HAL_GetTick>
 800c3b0:	4602      	mov	r2, r0
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	1ad3      	subs	r3, r2, r3
 800c3b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c3ba:	d901      	bls.n	800c3c0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800c3bc:	2303      	movs	r3, #3
 800c3be:	e007      	b.n	800c3d0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	68db      	ldr	r3, [r3, #12]
 800c3c6:	f003 0320 	and.w	r3, r3, #32
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d0ee      	beq.n	800c3ac <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800c3ce:	2300      	movs	r3, #0
}
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	3710      	adds	r7, #16
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	bd80      	pop	{r7, pc}
 800c3d8:	00017f5f 	.word	0x00017f5f

0800c3dc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b084      	sub	sp, #16
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	68db      	ldr	r3, [r3, #12]
 800c3f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d122      	bne.n	800c440 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	68da      	ldr	r2, [r3, #12]
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c408:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c40a:	f7fc fac9 	bl	80089a0 <HAL_GetTick>
 800c40e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c410:	e00c      	b.n	800c42c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c412:	f7fc fac5 	bl	80089a0 <HAL_GetTick>
 800c416:	4602      	mov	r2, r0
 800c418:	68bb      	ldr	r3, [r7, #8]
 800c41a:	1ad3      	subs	r3, r2, r3
 800c41c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c420:	d904      	bls.n	800c42c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	2204      	movs	r2, #4
 800c426:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800c428:	2301      	movs	r3, #1
 800c42a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	68db      	ldr	r3, [r3, #12]
 800c432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c436:	2b00      	cmp	r3, #0
 800c438:	d102      	bne.n	800c440 <RTC_EnterInitMode+0x64>
 800c43a:	7bfb      	ldrb	r3, [r7, #15]
 800c43c:	2b01      	cmp	r3, #1
 800c43e:	d1e8      	bne.n	800c412 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800c440:	7bfb      	ldrb	r3, [r7, #15]
}
 800c442:	4618      	mov	r0, r3
 800c444:	3710      	adds	r7, #16
 800c446:	46bd      	mov	sp, r7
 800c448:	bd80      	pop	{r7, pc}

0800c44a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c44a:	b580      	push	{r7, lr}
 800c44c:	b084      	sub	sp, #16
 800c44e:	af00      	add	r7, sp, #0
 800c450:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c452:	2300      	movs	r3, #0
 800c454:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	68da      	ldr	r2, [r3, #12]
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c464:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	689b      	ldr	r3, [r3, #8]
 800c46c:	f003 0320 	and.w	r3, r3, #32
 800c470:	2b00      	cmp	r3, #0
 800c472:	d10a      	bne.n	800c48a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c474:	6878      	ldr	r0, [r7, #4]
 800c476:	f7ff ff8b 	bl	800c390 <HAL_RTC_WaitForSynchro>
 800c47a:	4603      	mov	r3, r0
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d004      	beq.n	800c48a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	2204      	movs	r2, #4
 800c484:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800c486:	2301      	movs	r3, #1
 800c488:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800c48a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c48c:	4618      	mov	r0, r3
 800c48e:	3710      	adds	r7, #16
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}

0800c494 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800c494:	b480      	push	{r7}
 800c496:	b085      	sub	sp, #20
 800c498:	af00      	add	r7, sp, #0
 800c49a:	4603      	mov	r3, r0
 800c49c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800c49e:	2300      	movs	r3, #0
 800c4a0:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800c4a2:	79fb      	ldrb	r3, [r7, #7]
 800c4a4:	091b      	lsrs	r3, r3, #4
 800c4a6:	b2db      	uxtb	r3, r3
 800c4a8:	461a      	mov	r2, r3
 800c4aa:	4613      	mov	r3, r2
 800c4ac:	009b      	lsls	r3, r3, #2
 800c4ae:	4413      	add	r3, r2
 800c4b0:	005b      	lsls	r3, r3, #1
 800c4b2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	b2da      	uxtb	r2, r3
 800c4b8:	79fb      	ldrb	r3, [r7, #7]
 800c4ba:	f003 030f 	and.w	r3, r3, #15
 800c4be:	b2db      	uxtb	r3, r3
 800c4c0:	4413      	add	r3, r2
 800c4c2:	b2db      	uxtb	r3, r3
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	3714      	adds	r7, #20
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ce:	4770      	bx	lr

0800c4d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b082      	sub	sp, #8
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d101      	bne.n	800c4e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	e07b      	b.n	800c5da <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d108      	bne.n	800c4fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	685b      	ldr	r3, [r3, #4]
 800c4ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c4f2:	d009      	beq.n	800c508 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	61da      	str	r2, [r3, #28]
 800c4fa:	e005      	b.n	800c508 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2200      	movs	r2, #0
 800c500:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2200      	movs	r2, #0
 800c506:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	2200      	movs	r2, #0
 800c50c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c514:	b2db      	uxtb	r3, r3
 800c516:	2b00      	cmp	r3, #0
 800c518:	d106      	bne.n	800c528 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	2200      	movs	r2, #0
 800c51e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f7fb fd50 	bl	8007fc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	2202      	movs	r2, #2
 800c52c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	681a      	ldr	r2, [r3, #0]
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c53e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	685b      	ldr	r3, [r3, #4]
 800c544:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	689b      	ldr	r3, [r3, #8]
 800c54c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800c550:	431a      	orrs	r2, r3
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	68db      	ldr	r3, [r3, #12]
 800c556:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c55a:	431a      	orrs	r2, r3
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	691b      	ldr	r3, [r3, #16]
 800c560:	f003 0302 	and.w	r3, r3, #2
 800c564:	431a      	orrs	r2, r3
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	695b      	ldr	r3, [r3, #20]
 800c56a:	f003 0301 	and.w	r3, r3, #1
 800c56e:	431a      	orrs	r2, r3
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	699b      	ldr	r3, [r3, #24]
 800c574:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c578:	431a      	orrs	r2, r3
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	69db      	ldr	r3, [r3, #28]
 800c57e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c582:	431a      	orrs	r2, r3
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	6a1b      	ldr	r3, [r3, #32]
 800c588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c58c:	ea42 0103 	orr.w	r1, r2, r3
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c594:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	430a      	orrs	r2, r1
 800c59e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	699b      	ldr	r3, [r3, #24]
 800c5a4:	0c1b      	lsrs	r3, r3, #16
 800c5a6:	f003 0104 	and.w	r1, r3, #4
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5ae:	f003 0210 	and.w	r2, r3, #16
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	430a      	orrs	r2, r1
 800c5b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	69da      	ldr	r2, [r3, #28]
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c5c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2201      	movs	r2, #1
 800c5d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800c5d8:	2300      	movs	r3, #0
}
 800c5da:	4618      	mov	r0, r3
 800c5dc:	3708      	adds	r7, #8
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}

0800c5e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c5e2:	b580      	push	{r7, lr}
 800c5e4:	b088      	sub	sp, #32
 800c5e6:	af00      	add	r7, sp, #0
 800c5e8:	60f8      	str	r0, [r7, #12]
 800c5ea:	60b9      	str	r1, [r7, #8]
 800c5ec:	603b      	str	r3, [r7, #0]
 800c5ee:	4613      	mov	r3, r2
 800c5f0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c5f2:	f7fc f9d5 	bl	80089a0 <HAL_GetTick>
 800c5f6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800c5f8:	88fb      	ldrh	r3, [r7, #6]
 800c5fa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800c602:	b2db      	uxtb	r3, r3
 800c604:	2b01      	cmp	r3, #1
 800c606:	d001      	beq.n	800c60c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800c608:	2302      	movs	r3, #2
 800c60a:	e12a      	b.n	800c862 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800c60c:	68bb      	ldr	r3, [r7, #8]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d002      	beq.n	800c618 <HAL_SPI_Transmit+0x36>
 800c612:	88fb      	ldrh	r3, [r7, #6]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d101      	bne.n	800c61c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800c618:	2301      	movs	r3, #1
 800c61a:	e122      	b.n	800c862 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800c622:	2b01      	cmp	r3, #1
 800c624:	d101      	bne.n	800c62a <HAL_SPI_Transmit+0x48>
 800c626:	2302      	movs	r3, #2
 800c628:	e11b      	b.n	800c862 <HAL_SPI_Transmit+0x280>
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	2201      	movs	r2, #1
 800c62e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	2203      	movs	r2, #3
 800c636:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	2200      	movs	r2, #0
 800c63e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	68ba      	ldr	r2, [r7, #8]
 800c644:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	88fa      	ldrh	r2, [r7, #6]
 800c64a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	88fa      	ldrh	r2, [r7, #6]
 800c650:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	2200      	movs	r2, #0
 800c656:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	2200      	movs	r2, #0
 800c65c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	2200      	movs	r2, #0
 800c662:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	2200      	movs	r2, #0
 800c668:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2200      	movs	r2, #0
 800c66e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	689b      	ldr	r3, [r3, #8]
 800c674:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c678:	d10f      	bne.n	800c69a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	681a      	ldr	r2, [r3, #0]
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c688:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	681a      	ldr	r2, [r3, #0]
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c698:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6a4:	2b40      	cmp	r3, #64	@ 0x40
 800c6a6:	d007      	beq.n	800c6b8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	681a      	ldr	r2, [r3, #0]
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c6b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	68db      	ldr	r3, [r3, #12]
 800c6bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c6c0:	d152      	bne.n	800c768 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	685b      	ldr	r3, [r3, #4]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d002      	beq.n	800c6d0 <HAL_SPI_Transmit+0xee>
 800c6ca:	8b7b      	ldrh	r3, [r7, #26]
 800c6cc:	2b01      	cmp	r3, #1
 800c6ce:	d145      	bne.n	800c75c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6d4:	881a      	ldrh	r2, [r3, #0]
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6e0:	1c9a      	adds	r2, r3, #2
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c6ea:	b29b      	uxth	r3, r3
 800c6ec:	3b01      	subs	r3, #1
 800c6ee:	b29a      	uxth	r2, r3
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c6f4:	e032      	b.n	800c75c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	689b      	ldr	r3, [r3, #8]
 800c6fc:	f003 0302 	and.w	r3, r3, #2
 800c700:	2b02      	cmp	r3, #2
 800c702:	d112      	bne.n	800c72a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c708:	881a      	ldrh	r2, [r3, #0]
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c714:	1c9a      	adds	r2, r3, #2
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c71e:	b29b      	uxth	r3, r3
 800c720:	3b01      	subs	r3, #1
 800c722:	b29a      	uxth	r2, r3
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	86da      	strh	r2, [r3, #54]	@ 0x36
 800c728:	e018      	b.n	800c75c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c72a:	f7fc f939 	bl	80089a0 <HAL_GetTick>
 800c72e:	4602      	mov	r2, r0
 800c730:	69fb      	ldr	r3, [r7, #28]
 800c732:	1ad3      	subs	r3, r2, r3
 800c734:	683a      	ldr	r2, [r7, #0]
 800c736:	429a      	cmp	r2, r3
 800c738:	d803      	bhi.n	800c742 <HAL_SPI_Transmit+0x160>
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c740:	d102      	bne.n	800c748 <HAL_SPI_Transmit+0x166>
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d109      	bne.n	800c75c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	2201      	movs	r2, #1
 800c74c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	2200      	movs	r2, #0
 800c754:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800c758:	2303      	movs	r3, #3
 800c75a:	e082      	b.n	800c862 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c760:	b29b      	uxth	r3, r3
 800c762:	2b00      	cmp	r3, #0
 800c764:	d1c7      	bne.n	800c6f6 <HAL_SPI_Transmit+0x114>
 800c766:	e053      	b.n	800c810 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	685b      	ldr	r3, [r3, #4]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d002      	beq.n	800c776 <HAL_SPI_Transmit+0x194>
 800c770:	8b7b      	ldrh	r3, [r7, #26]
 800c772:	2b01      	cmp	r3, #1
 800c774:	d147      	bne.n	800c806 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	330c      	adds	r3, #12
 800c780:	7812      	ldrb	r2, [r2, #0]
 800c782:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c788:	1c5a      	adds	r2, r3, #1
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c792:	b29b      	uxth	r3, r3
 800c794:	3b01      	subs	r3, #1
 800c796:	b29a      	uxth	r2, r3
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800c79c:	e033      	b.n	800c806 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	689b      	ldr	r3, [r3, #8]
 800c7a4:	f003 0302 	and.w	r3, r3, #2
 800c7a8:	2b02      	cmp	r3, #2
 800c7aa:	d113      	bne.n	800c7d4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	330c      	adds	r3, #12
 800c7b6:	7812      	ldrb	r2, [r2, #0]
 800c7b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7be:	1c5a      	adds	r2, r3, #1
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c7c8:	b29b      	uxth	r3, r3
 800c7ca:	3b01      	subs	r3, #1
 800c7cc:	b29a      	uxth	r2, r3
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	86da      	strh	r2, [r3, #54]	@ 0x36
 800c7d2:	e018      	b.n	800c806 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c7d4:	f7fc f8e4 	bl	80089a0 <HAL_GetTick>
 800c7d8:	4602      	mov	r2, r0
 800c7da:	69fb      	ldr	r3, [r7, #28]
 800c7dc:	1ad3      	subs	r3, r2, r3
 800c7de:	683a      	ldr	r2, [r7, #0]
 800c7e0:	429a      	cmp	r2, r3
 800c7e2:	d803      	bhi.n	800c7ec <HAL_SPI_Transmit+0x20a>
 800c7e4:	683b      	ldr	r3, [r7, #0]
 800c7e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7ea:	d102      	bne.n	800c7f2 <HAL_SPI_Transmit+0x210>
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d109      	bne.n	800c806 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	2201      	movs	r2, #1
 800c7f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800c802:	2303      	movs	r3, #3
 800c804:	e02d      	b.n	800c862 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800c80a:	b29b      	uxth	r3, r3
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d1c6      	bne.n	800c79e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c810:	69fa      	ldr	r2, [r7, #28]
 800c812:	6839      	ldr	r1, [r7, #0]
 800c814:	68f8      	ldr	r0, [r7, #12]
 800c816:	f000 f8b1 	bl	800c97c <SPI_EndRxTxTransaction>
 800c81a:	4603      	mov	r3, r0
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d002      	beq.n	800c826 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	2220      	movs	r2, #32
 800c824:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	689b      	ldr	r3, [r3, #8]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d10a      	bne.n	800c844 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c82e:	2300      	movs	r3, #0
 800c830:	617b      	str	r3, [r7, #20]
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	68db      	ldr	r3, [r3, #12]
 800c838:	617b      	str	r3, [r7, #20]
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	689b      	ldr	r3, [r3, #8]
 800c840:	617b      	str	r3, [r7, #20]
 800c842:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	2201      	movs	r2, #1
 800c848:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	2200      	movs	r2, #0
 800c850:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d001      	beq.n	800c860 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800c85c:	2301      	movs	r3, #1
 800c85e:	e000      	b.n	800c862 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800c860:	2300      	movs	r3, #0
  }
}
 800c862:	4618      	mov	r0, r3
 800c864:	3720      	adds	r7, #32
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
	...

0800c86c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b088      	sub	sp, #32
 800c870:	af00      	add	r7, sp, #0
 800c872:	60f8      	str	r0, [r7, #12]
 800c874:	60b9      	str	r1, [r7, #8]
 800c876:	603b      	str	r3, [r7, #0]
 800c878:	4613      	mov	r3, r2
 800c87a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c87c:	f7fc f890 	bl	80089a0 <HAL_GetTick>
 800c880:	4602      	mov	r2, r0
 800c882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c884:	1a9b      	subs	r3, r3, r2
 800c886:	683a      	ldr	r2, [r7, #0]
 800c888:	4413      	add	r3, r2
 800c88a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c88c:	f7fc f888 	bl	80089a0 <HAL_GetTick>
 800c890:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c892:	4b39      	ldr	r3, [pc, #228]	@ (800c978 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	015b      	lsls	r3, r3, #5
 800c898:	0d1b      	lsrs	r3, r3, #20
 800c89a:	69fa      	ldr	r2, [r7, #28]
 800c89c:	fb02 f303 	mul.w	r3, r2, r3
 800c8a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c8a2:	e054      	b.n	800c94e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c8a4:	683b      	ldr	r3, [r7, #0]
 800c8a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8aa:	d050      	beq.n	800c94e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c8ac:	f7fc f878 	bl	80089a0 <HAL_GetTick>
 800c8b0:	4602      	mov	r2, r0
 800c8b2:	69bb      	ldr	r3, [r7, #24]
 800c8b4:	1ad3      	subs	r3, r2, r3
 800c8b6:	69fa      	ldr	r2, [r7, #28]
 800c8b8:	429a      	cmp	r2, r3
 800c8ba:	d902      	bls.n	800c8c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800c8bc:	69fb      	ldr	r3, [r7, #28]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d13d      	bne.n	800c93e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	685a      	ldr	r2, [r3, #4]
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c8d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	685b      	ldr	r3, [r3, #4]
 800c8d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c8da:	d111      	bne.n	800c900 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	689b      	ldr	r3, [r3, #8]
 800c8e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c8e4:	d004      	beq.n	800c8f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	689b      	ldr	r3, [r3, #8]
 800c8ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c8ee:	d107      	bne.n	800c900 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	681a      	ldr	r2, [r3, #0]
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c8fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c904:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c908:	d10f      	bne.n	800c92a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	681a      	ldr	r2, [r3, #0]
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c918:	601a      	str	r2, [r3, #0]
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	681a      	ldr	r2, [r3, #0]
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c928:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	2201      	movs	r2, #1
 800c92e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	2200      	movs	r2, #0
 800c936:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800c93a:	2303      	movs	r3, #3
 800c93c:	e017      	b.n	800c96e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c93e:	697b      	ldr	r3, [r7, #20]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d101      	bne.n	800c948 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c944:	2300      	movs	r3, #0
 800c946:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c948:	697b      	ldr	r3, [r7, #20]
 800c94a:	3b01      	subs	r3, #1
 800c94c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	689a      	ldr	r2, [r3, #8]
 800c954:	68bb      	ldr	r3, [r7, #8]
 800c956:	4013      	ands	r3, r2
 800c958:	68ba      	ldr	r2, [r7, #8]
 800c95a:	429a      	cmp	r2, r3
 800c95c:	bf0c      	ite	eq
 800c95e:	2301      	moveq	r3, #1
 800c960:	2300      	movne	r3, #0
 800c962:	b2db      	uxtb	r3, r3
 800c964:	461a      	mov	r2, r3
 800c966:	79fb      	ldrb	r3, [r7, #7]
 800c968:	429a      	cmp	r2, r3
 800c96a:	d19b      	bne.n	800c8a4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c96c:	2300      	movs	r3, #0
}
 800c96e:	4618      	mov	r0, r3
 800c970:	3720      	adds	r7, #32
 800c972:	46bd      	mov	sp, r7
 800c974:	bd80      	pop	{r7, pc}
 800c976:	bf00      	nop
 800c978:	2000019c 	.word	0x2000019c

0800c97c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b088      	sub	sp, #32
 800c980:	af02      	add	r7, sp, #8
 800c982:	60f8      	str	r0, [r7, #12]
 800c984:	60b9      	str	r1, [r7, #8]
 800c986:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	9300      	str	r3, [sp, #0]
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	2201      	movs	r2, #1
 800c990:	2102      	movs	r1, #2
 800c992:	68f8      	ldr	r0, [r7, #12]
 800c994:	f7ff ff6a 	bl	800c86c <SPI_WaitFlagStateUntilTimeout>
 800c998:	4603      	mov	r3, r0
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d007      	beq.n	800c9ae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9a2:	f043 0220 	orr.w	r2, r3, #32
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800c9aa:	2303      	movs	r3, #3
 800c9ac:	e032      	b.n	800ca14 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c9ae:	4b1b      	ldr	r3, [pc, #108]	@ (800ca1c <SPI_EndRxTxTransaction+0xa0>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	4a1b      	ldr	r2, [pc, #108]	@ (800ca20 <SPI_EndRxTxTransaction+0xa4>)
 800c9b4:	fba2 2303 	umull	r2, r3, r2, r3
 800c9b8:	0d5b      	lsrs	r3, r3, #21
 800c9ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c9be:	fb02 f303 	mul.w	r3, r2, r3
 800c9c2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	685b      	ldr	r3, [r3, #4]
 800c9c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c9cc:	d112      	bne.n	800c9f4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	9300      	str	r3, [sp, #0]
 800c9d2:	68bb      	ldr	r3, [r7, #8]
 800c9d4:	2200      	movs	r2, #0
 800c9d6:	2180      	movs	r1, #128	@ 0x80
 800c9d8:	68f8      	ldr	r0, [r7, #12]
 800c9da:	f7ff ff47 	bl	800c86c <SPI_WaitFlagStateUntilTimeout>
 800c9de:	4603      	mov	r3, r0
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d016      	beq.n	800ca12 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9e8:	f043 0220 	orr.w	r2, r3, #32
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800c9f0:	2303      	movs	r3, #3
 800c9f2:	e00f      	b.n	800ca14 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c9f4:	697b      	ldr	r3, [r7, #20]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d00a      	beq.n	800ca10 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800c9fa:	697b      	ldr	r3, [r7, #20]
 800c9fc:	3b01      	subs	r3, #1
 800c9fe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	689b      	ldr	r3, [r3, #8]
 800ca06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca0a:	2b80      	cmp	r3, #128	@ 0x80
 800ca0c:	d0f2      	beq.n	800c9f4 <SPI_EndRxTxTransaction+0x78>
 800ca0e:	e000      	b.n	800ca12 <SPI_EndRxTxTransaction+0x96>
        break;
 800ca10:	bf00      	nop
  }

  return HAL_OK;
 800ca12:	2300      	movs	r3, #0
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3718      	adds	r7, #24
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}
 800ca1c:	2000019c 	.word	0x2000019c
 800ca20:	165e9f81 	.word	0x165e9f81

0800ca24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b082      	sub	sp, #8
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d101      	bne.n	800ca36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ca32:	2301      	movs	r3, #1
 800ca34:	e041      	b.n	800caba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ca3c:	b2db      	uxtb	r3, r3
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d106      	bne.n	800ca50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	2200      	movs	r2, #0
 800ca46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ca4a:	6878      	ldr	r0, [r7, #4]
 800ca4c:	f7fb fd26 	bl	800849c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2202      	movs	r2, #2
 800ca54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681a      	ldr	r2, [r3, #0]
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	3304      	adds	r3, #4
 800ca60:	4619      	mov	r1, r3
 800ca62:	4610      	mov	r0, r2
 800ca64:	f000 fae6 	bl	800d034 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2201      	movs	r2, #1
 800ca6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2201      	movs	r2, #1
 800ca74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	2201      	movs	r2, #1
 800ca7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2201      	movs	r2, #1
 800ca84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2201      	movs	r2, #1
 800ca94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	2201      	movs	r2, #1
 800ca9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2201      	movs	r2, #1
 800caa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2201      	movs	r2, #1
 800caac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2201      	movs	r2, #1
 800cab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cab8:	2300      	movs	r3, #0
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3708      	adds	r7, #8
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
	...

0800cac4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cac4:	b480      	push	{r7}
 800cac6:	b085      	sub	sp, #20
 800cac8:	af00      	add	r7, sp, #0
 800caca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cad2:	b2db      	uxtb	r3, r3
 800cad4:	2b01      	cmp	r3, #1
 800cad6:	d001      	beq.n	800cadc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800cad8:	2301      	movs	r3, #1
 800cada:	e046      	b.n	800cb6a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2202      	movs	r2, #2
 800cae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	4a23      	ldr	r2, [pc, #140]	@ (800cb78 <HAL_TIM_Base_Start+0xb4>)
 800caea:	4293      	cmp	r3, r2
 800caec:	d022      	beq.n	800cb34 <HAL_TIM_Base_Start+0x70>
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800caf6:	d01d      	beq.n	800cb34 <HAL_TIM_Base_Start+0x70>
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	4a1f      	ldr	r2, [pc, #124]	@ (800cb7c <HAL_TIM_Base_Start+0xb8>)
 800cafe:	4293      	cmp	r3, r2
 800cb00:	d018      	beq.n	800cb34 <HAL_TIM_Base_Start+0x70>
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	4a1e      	ldr	r2, [pc, #120]	@ (800cb80 <HAL_TIM_Base_Start+0xbc>)
 800cb08:	4293      	cmp	r3, r2
 800cb0a:	d013      	beq.n	800cb34 <HAL_TIM_Base_Start+0x70>
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	4a1c      	ldr	r2, [pc, #112]	@ (800cb84 <HAL_TIM_Base_Start+0xc0>)
 800cb12:	4293      	cmp	r3, r2
 800cb14:	d00e      	beq.n	800cb34 <HAL_TIM_Base_Start+0x70>
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	4a1b      	ldr	r2, [pc, #108]	@ (800cb88 <HAL_TIM_Base_Start+0xc4>)
 800cb1c:	4293      	cmp	r3, r2
 800cb1e:	d009      	beq.n	800cb34 <HAL_TIM_Base_Start+0x70>
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	4a19      	ldr	r2, [pc, #100]	@ (800cb8c <HAL_TIM_Base_Start+0xc8>)
 800cb26:	4293      	cmp	r3, r2
 800cb28:	d004      	beq.n	800cb34 <HAL_TIM_Base_Start+0x70>
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	4a18      	ldr	r2, [pc, #96]	@ (800cb90 <HAL_TIM_Base_Start+0xcc>)
 800cb30:	4293      	cmp	r3, r2
 800cb32:	d111      	bne.n	800cb58 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	689b      	ldr	r3, [r3, #8]
 800cb3a:	f003 0307 	and.w	r3, r3, #7
 800cb3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	2b06      	cmp	r3, #6
 800cb44:	d010      	beq.n	800cb68 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	681a      	ldr	r2, [r3, #0]
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	f042 0201 	orr.w	r2, r2, #1
 800cb54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb56:	e007      	b.n	800cb68 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	681a      	ldr	r2, [r3, #0]
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	f042 0201 	orr.w	r2, r2, #1
 800cb66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cb68:	2300      	movs	r3, #0
}
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	3714      	adds	r7, #20
 800cb6e:	46bd      	mov	sp, r7
 800cb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb74:	4770      	bx	lr
 800cb76:	bf00      	nop
 800cb78:	40010000 	.word	0x40010000
 800cb7c:	40000400 	.word	0x40000400
 800cb80:	40000800 	.word	0x40000800
 800cb84:	40000c00 	.word	0x40000c00
 800cb88:	40010400 	.word	0x40010400
 800cb8c:	40014000 	.word	0x40014000
 800cb90:	40001800 	.word	0x40001800

0800cb94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cb94:	b480      	push	{r7}
 800cb96:	b085      	sub	sp, #20
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cba2:	b2db      	uxtb	r3, r3
 800cba4:	2b01      	cmp	r3, #1
 800cba6:	d001      	beq.n	800cbac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cba8:	2301      	movs	r3, #1
 800cbaa:	e04e      	b.n	800cc4a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	2202      	movs	r2, #2
 800cbb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	68da      	ldr	r2, [r3, #12]
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	f042 0201 	orr.w	r2, r2, #1
 800cbc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	4a23      	ldr	r2, [pc, #140]	@ (800cc58 <HAL_TIM_Base_Start_IT+0xc4>)
 800cbca:	4293      	cmp	r3, r2
 800cbcc:	d022      	beq.n	800cc14 <HAL_TIM_Base_Start_IT+0x80>
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbd6:	d01d      	beq.n	800cc14 <HAL_TIM_Base_Start_IT+0x80>
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	4a1f      	ldr	r2, [pc, #124]	@ (800cc5c <HAL_TIM_Base_Start_IT+0xc8>)
 800cbde:	4293      	cmp	r3, r2
 800cbe0:	d018      	beq.n	800cc14 <HAL_TIM_Base_Start_IT+0x80>
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	4a1e      	ldr	r2, [pc, #120]	@ (800cc60 <HAL_TIM_Base_Start_IT+0xcc>)
 800cbe8:	4293      	cmp	r3, r2
 800cbea:	d013      	beq.n	800cc14 <HAL_TIM_Base_Start_IT+0x80>
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	4a1c      	ldr	r2, [pc, #112]	@ (800cc64 <HAL_TIM_Base_Start_IT+0xd0>)
 800cbf2:	4293      	cmp	r3, r2
 800cbf4:	d00e      	beq.n	800cc14 <HAL_TIM_Base_Start_IT+0x80>
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	4a1b      	ldr	r2, [pc, #108]	@ (800cc68 <HAL_TIM_Base_Start_IT+0xd4>)
 800cbfc:	4293      	cmp	r3, r2
 800cbfe:	d009      	beq.n	800cc14 <HAL_TIM_Base_Start_IT+0x80>
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	4a19      	ldr	r2, [pc, #100]	@ (800cc6c <HAL_TIM_Base_Start_IT+0xd8>)
 800cc06:	4293      	cmp	r3, r2
 800cc08:	d004      	beq.n	800cc14 <HAL_TIM_Base_Start_IT+0x80>
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	4a18      	ldr	r2, [pc, #96]	@ (800cc70 <HAL_TIM_Base_Start_IT+0xdc>)
 800cc10:	4293      	cmp	r3, r2
 800cc12:	d111      	bne.n	800cc38 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	689b      	ldr	r3, [r3, #8]
 800cc1a:	f003 0307 	and.w	r3, r3, #7
 800cc1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	2b06      	cmp	r3, #6
 800cc24:	d010      	beq.n	800cc48 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	681a      	ldr	r2, [r3, #0]
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	f042 0201 	orr.w	r2, r2, #1
 800cc34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc36:	e007      	b.n	800cc48 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	681a      	ldr	r2, [r3, #0]
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	f042 0201 	orr.w	r2, r2, #1
 800cc46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cc48:	2300      	movs	r3, #0
}
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	3714      	adds	r7, #20
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc54:	4770      	bx	lr
 800cc56:	bf00      	nop
 800cc58:	40010000 	.word	0x40010000
 800cc5c:	40000400 	.word	0x40000400
 800cc60:	40000800 	.word	0x40000800
 800cc64:	40000c00 	.word	0x40000c00
 800cc68:	40010400 	.word	0x40010400
 800cc6c:	40014000 	.word	0x40014000
 800cc70:	40001800 	.word	0x40001800

0800cc74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	b084      	sub	sp, #16
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	68db      	ldr	r3, [r3, #12]
 800cc82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	691b      	ldr	r3, [r3, #16]
 800cc8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	f003 0302 	and.w	r3, r3, #2
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d020      	beq.n	800ccd8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	f003 0302 	and.w	r3, r3, #2
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d01b      	beq.n	800ccd8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	f06f 0202 	mvn.w	r2, #2
 800cca8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	2201      	movs	r2, #1
 800ccae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	699b      	ldr	r3, [r3, #24]
 800ccb6:	f003 0303 	and.w	r3, r3, #3
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d003      	beq.n	800ccc6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ccbe:	6878      	ldr	r0, [r7, #4]
 800ccc0:	f000 f999 	bl	800cff6 <HAL_TIM_IC_CaptureCallback>
 800ccc4:	e005      	b.n	800ccd2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ccc6:	6878      	ldr	r0, [r7, #4]
 800ccc8:	f000 f98b 	bl	800cfe2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cccc:	6878      	ldr	r0, [r7, #4]
 800ccce:	f000 f99c 	bl	800d00a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2200      	movs	r2, #0
 800ccd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ccd8:	68bb      	ldr	r3, [r7, #8]
 800ccda:	f003 0304 	and.w	r3, r3, #4
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d020      	beq.n	800cd24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	f003 0304 	and.w	r3, r3, #4
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d01b      	beq.n	800cd24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	f06f 0204 	mvn.w	r2, #4
 800ccf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	2202      	movs	r2, #2
 800ccfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	699b      	ldr	r3, [r3, #24]
 800cd02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d003      	beq.n	800cd12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f000 f973 	bl	800cff6 <HAL_TIM_IC_CaptureCallback>
 800cd10:	e005      	b.n	800cd1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f000 f965 	bl	800cfe2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd18:	6878      	ldr	r0, [r7, #4]
 800cd1a:	f000 f976 	bl	800d00a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	2200      	movs	r2, #0
 800cd22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	f003 0308 	and.w	r3, r3, #8
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d020      	beq.n	800cd70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	f003 0308 	and.w	r3, r3, #8
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d01b      	beq.n	800cd70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	f06f 0208 	mvn.w	r2, #8
 800cd40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	2204      	movs	r2, #4
 800cd46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	69db      	ldr	r3, [r3, #28]
 800cd4e:	f003 0303 	and.w	r3, r3, #3
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d003      	beq.n	800cd5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd56:	6878      	ldr	r0, [r7, #4]
 800cd58:	f000 f94d 	bl	800cff6 <HAL_TIM_IC_CaptureCallback>
 800cd5c:	e005      	b.n	800cd6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd5e:	6878      	ldr	r0, [r7, #4]
 800cd60:	f000 f93f 	bl	800cfe2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd64:	6878      	ldr	r0, [r7, #4]
 800cd66:	f000 f950 	bl	800d00a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800cd70:	68bb      	ldr	r3, [r7, #8]
 800cd72:	f003 0310 	and.w	r3, r3, #16
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d020      	beq.n	800cdbc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	f003 0310 	and.w	r3, r3, #16
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d01b      	beq.n	800cdbc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	f06f 0210 	mvn.w	r2, #16
 800cd8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	2208      	movs	r2, #8
 800cd92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	69db      	ldr	r3, [r3, #28]
 800cd9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d003      	beq.n	800cdaa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cda2:	6878      	ldr	r0, [r7, #4]
 800cda4:	f000 f927 	bl	800cff6 <HAL_TIM_IC_CaptureCallback>
 800cda8:	e005      	b.n	800cdb6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cdaa:	6878      	ldr	r0, [r7, #4]
 800cdac:	f000 f919 	bl	800cfe2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cdb0:	6878      	ldr	r0, [r7, #4]
 800cdb2:	f000 f92a 	bl	800d00a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	2200      	movs	r2, #0
 800cdba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	f003 0301 	and.w	r3, r3, #1
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d00c      	beq.n	800cde0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	f003 0301 	and.w	r3, r3, #1
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d007      	beq.n	800cde0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	f06f 0201 	mvn.w	r2, #1
 800cdd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f7fb f856 	bl	8007e8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800cde0:	68bb      	ldr	r3, [r7, #8]
 800cde2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d00c      	beq.n	800ce04 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d007      	beq.n	800ce04 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800cdfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cdfe:	6878      	ldr	r0, [r7, #4]
 800ce00:	f000 fae4 	bl	800d3cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ce04:	68bb      	ldr	r3, [r7, #8]
 800ce06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d00c      	beq.n	800ce28 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d007      	beq.n	800ce28 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ce20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ce22:	6878      	ldr	r0, [r7, #4]
 800ce24:	f000 f8fb 	bl	800d01e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	f003 0320 	and.w	r3, r3, #32
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d00c      	beq.n	800ce4c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	f003 0320 	and.w	r3, r3, #32
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d007      	beq.n	800ce4c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	f06f 0220 	mvn.w	r2, #32
 800ce44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f000 fab6 	bl	800d3b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ce4c:	bf00      	nop
 800ce4e:	3710      	adds	r7, #16
 800ce50:	46bd      	mov	sp, r7
 800ce52:	bd80      	pop	{r7, pc}

0800ce54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b084      	sub	sp, #16
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
 800ce5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ce68:	2b01      	cmp	r3, #1
 800ce6a:	d101      	bne.n	800ce70 <HAL_TIM_ConfigClockSource+0x1c>
 800ce6c:	2302      	movs	r3, #2
 800ce6e:	e0b4      	b.n	800cfda <HAL_TIM_ConfigClockSource+0x186>
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2201      	movs	r2, #1
 800ce74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	2202      	movs	r2, #2
 800ce7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	689b      	ldr	r3, [r3, #8]
 800ce86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ce88:	68bb      	ldr	r3, [r7, #8]
 800ce8a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ce8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce90:	68bb      	ldr	r3, [r7, #8]
 800ce92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ce96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	68ba      	ldr	r2, [r7, #8]
 800ce9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cea0:	683b      	ldr	r3, [r7, #0]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cea8:	d03e      	beq.n	800cf28 <HAL_TIM_ConfigClockSource+0xd4>
 800ceaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ceae:	f200 8087 	bhi.w	800cfc0 <HAL_TIM_ConfigClockSource+0x16c>
 800ceb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ceb6:	f000 8086 	beq.w	800cfc6 <HAL_TIM_ConfigClockSource+0x172>
 800ceba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cebe:	d87f      	bhi.n	800cfc0 <HAL_TIM_ConfigClockSource+0x16c>
 800cec0:	2b70      	cmp	r3, #112	@ 0x70
 800cec2:	d01a      	beq.n	800cefa <HAL_TIM_ConfigClockSource+0xa6>
 800cec4:	2b70      	cmp	r3, #112	@ 0x70
 800cec6:	d87b      	bhi.n	800cfc0 <HAL_TIM_ConfigClockSource+0x16c>
 800cec8:	2b60      	cmp	r3, #96	@ 0x60
 800ceca:	d050      	beq.n	800cf6e <HAL_TIM_ConfigClockSource+0x11a>
 800cecc:	2b60      	cmp	r3, #96	@ 0x60
 800cece:	d877      	bhi.n	800cfc0 <HAL_TIM_ConfigClockSource+0x16c>
 800ced0:	2b50      	cmp	r3, #80	@ 0x50
 800ced2:	d03c      	beq.n	800cf4e <HAL_TIM_ConfigClockSource+0xfa>
 800ced4:	2b50      	cmp	r3, #80	@ 0x50
 800ced6:	d873      	bhi.n	800cfc0 <HAL_TIM_ConfigClockSource+0x16c>
 800ced8:	2b40      	cmp	r3, #64	@ 0x40
 800ceda:	d058      	beq.n	800cf8e <HAL_TIM_ConfigClockSource+0x13a>
 800cedc:	2b40      	cmp	r3, #64	@ 0x40
 800cede:	d86f      	bhi.n	800cfc0 <HAL_TIM_ConfigClockSource+0x16c>
 800cee0:	2b30      	cmp	r3, #48	@ 0x30
 800cee2:	d064      	beq.n	800cfae <HAL_TIM_ConfigClockSource+0x15a>
 800cee4:	2b30      	cmp	r3, #48	@ 0x30
 800cee6:	d86b      	bhi.n	800cfc0 <HAL_TIM_ConfigClockSource+0x16c>
 800cee8:	2b20      	cmp	r3, #32
 800ceea:	d060      	beq.n	800cfae <HAL_TIM_ConfigClockSource+0x15a>
 800ceec:	2b20      	cmp	r3, #32
 800ceee:	d867      	bhi.n	800cfc0 <HAL_TIM_ConfigClockSource+0x16c>
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d05c      	beq.n	800cfae <HAL_TIM_ConfigClockSource+0x15a>
 800cef4:	2b10      	cmp	r3, #16
 800cef6:	d05a      	beq.n	800cfae <HAL_TIM_ConfigClockSource+0x15a>
 800cef8:	e062      	b.n	800cfc0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cefe:	683b      	ldr	r3, [r7, #0]
 800cf00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cf02:	683b      	ldr	r3, [r7, #0]
 800cf04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cf0a:	f000 f9b9 	bl	800d280 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	689b      	ldr	r3, [r3, #8]
 800cf14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cf16:	68bb      	ldr	r3, [r7, #8]
 800cf18:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800cf1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	68ba      	ldr	r2, [r7, #8]
 800cf24:	609a      	str	r2, [r3, #8]
      break;
 800cf26:	e04f      	b.n	800cfc8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cf2c:	683b      	ldr	r3, [r7, #0]
 800cf2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cf30:	683b      	ldr	r3, [r7, #0]
 800cf32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cf38:	f000 f9a2 	bl	800d280 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	689a      	ldr	r2, [r3, #8]
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cf4a:	609a      	str	r2, [r3, #8]
      break;
 800cf4c:	e03c      	b.n	800cfc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf5a:	461a      	mov	r2, r3
 800cf5c:	f000 f916 	bl	800d18c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	2150      	movs	r1, #80	@ 0x50
 800cf66:	4618      	mov	r0, r3
 800cf68:	f000 f96f 	bl	800d24a <TIM_ITRx_SetConfig>
      break;
 800cf6c:	e02c      	b.n	800cfc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cf72:	683b      	ldr	r3, [r7, #0]
 800cf74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cf76:	683b      	ldr	r3, [r7, #0]
 800cf78:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cf7a:	461a      	mov	r2, r3
 800cf7c:	f000 f935 	bl	800d1ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	2160      	movs	r1, #96	@ 0x60
 800cf86:	4618      	mov	r0, r3
 800cf88:	f000 f95f 	bl	800d24a <TIM_ITRx_SetConfig>
      break;
 800cf8c:	e01c      	b.n	800cfc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cf92:	683b      	ldr	r3, [r7, #0]
 800cf94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf9a:	461a      	mov	r2, r3
 800cf9c:	f000 f8f6 	bl	800d18c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	2140      	movs	r1, #64	@ 0x40
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	f000 f94f 	bl	800d24a <TIM_ITRx_SetConfig>
      break;
 800cfac:	e00c      	b.n	800cfc8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681a      	ldr	r2, [r3, #0]
 800cfb2:	683b      	ldr	r3, [r7, #0]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	4619      	mov	r1, r3
 800cfb8:	4610      	mov	r0, r2
 800cfba:	f000 f946 	bl	800d24a <TIM_ITRx_SetConfig>
      break;
 800cfbe:	e003      	b.n	800cfc8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800cfc0:	2301      	movs	r3, #1
 800cfc2:	73fb      	strb	r3, [r7, #15]
      break;
 800cfc4:	e000      	b.n	800cfc8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800cfc6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	2201      	movs	r2, #1
 800cfcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cfd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfda:	4618      	mov	r0, r3
 800cfdc:	3710      	adds	r7, #16
 800cfde:	46bd      	mov	sp, r7
 800cfe0:	bd80      	pop	{r7, pc}

0800cfe2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cfe2:	b480      	push	{r7}
 800cfe4:	b083      	sub	sp, #12
 800cfe6:	af00      	add	r7, sp, #0
 800cfe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cfea:	bf00      	nop
 800cfec:	370c      	adds	r7, #12
 800cfee:	46bd      	mov	sp, r7
 800cff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff4:	4770      	bx	lr

0800cff6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cff6:	b480      	push	{r7}
 800cff8:	b083      	sub	sp, #12
 800cffa:	af00      	add	r7, sp, #0
 800cffc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cffe:	bf00      	nop
 800d000:	370c      	adds	r7, #12
 800d002:	46bd      	mov	sp, r7
 800d004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d008:	4770      	bx	lr

0800d00a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d00a:	b480      	push	{r7}
 800d00c:	b083      	sub	sp, #12
 800d00e:	af00      	add	r7, sp, #0
 800d010:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d012:	bf00      	nop
 800d014:	370c      	adds	r7, #12
 800d016:	46bd      	mov	sp, r7
 800d018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01c:	4770      	bx	lr

0800d01e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d01e:	b480      	push	{r7}
 800d020:	b083      	sub	sp, #12
 800d022:	af00      	add	r7, sp, #0
 800d024:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d026:	bf00      	nop
 800d028:	370c      	adds	r7, #12
 800d02a:	46bd      	mov	sp, r7
 800d02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d030:	4770      	bx	lr
	...

0800d034 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d034:	b480      	push	{r7}
 800d036:	b085      	sub	sp, #20
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
 800d03c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	4a46      	ldr	r2, [pc, #280]	@ (800d160 <TIM_Base_SetConfig+0x12c>)
 800d048:	4293      	cmp	r3, r2
 800d04a:	d013      	beq.n	800d074 <TIM_Base_SetConfig+0x40>
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d052:	d00f      	beq.n	800d074 <TIM_Base_SetConfig+0x40>
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	4a43      	ldr	r2, [pc, #268]	@ (800d164 <TIM_Base_SetConfig+0x130>)
 800d058:	4293      	cmp	r3, r2
 800d05a:	d00b      	beq.n	800d074 <TIM_Base_SetConfig+0x40>
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	4a42      	ldr	r2, [pc, #264]	@ (800d168 <TIM_Base_SetConfig+0x134>)
 800d060:	4293      	cmp	r3, r2
 800d062:	d007      	beq.n	800d074 <TIM_Base_SetConfig+0x40>
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	4a41      	ldr	r2, [pc, #260]	@ (800d16c <TIM_Base_SetConfig+0x138>)
 800d068:	4293      	cmp	r3, r2
 800d06a:	d003      	beq.n	800d074 <TIM_Base_SetConfig+0x40>
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	4a40      	ldr	r2, [pc, #256]	@ (800d170 <TIM_Base_SetConfig+0x13c>)
 800d070:	4293      	cmp	r3, r2
 800d072:	d108      	bne.n	800d086 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d07a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	685b      	ldr	r3, [r3, #4]
 800d080:	68fa      	ldr	r2, [r7, #12]
 800d082:	4313      	orrs	r3, r2
 800d084:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	4a35      	ldr	r2, [pc, #212]	@ (800d160 <TIM_Base_SetConfig+0x12c>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d02b      	beq.n	800d0e6 <TIM_Base_SetConfig+0xb2>
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d094:	d027      	beq.n	800d0e6 <TIM_Base_SetConfig+0xb2>
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	4a32      	ldr	r2, [pc, #200]	@ (800d164 <TIM_Base_SetConfig+0x130>)
 800d09a:	4293      	cmp	r3, r2
 800d09c:	d023      	beq.n	800d0e6 <TIM_Base_SetConfig+0xb2>
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	4a31      	ldr	r2, [pc, #196]	@ (800d168 <TIM_Base_SetConfig+0x134>)
 800d0a2:	4293      	cmp	r3, r2
 800d0a4:	d01f      	beq.n	800d0e6 <TIM_Base_SetConfig+0xb2>
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	4a30      	ldr	r2, [pc, #192]	@ (800d16c <TIM_Base_SetConfig+0x138>)
 800d0aa:	4293      	cmp	r3, r2
 800d0ac:	d01b      	beq.n	800d0e6 <TIM_Base_SetConfig+0xb2>
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	4a2f      	ldr	r2, [pc, #188]	@ (800d170 <TIM_Base_SetConfig+0x13c>)
 800d0b2:	4293      	cmp	r3, r2
 800d0b4:	d017      	beq.n	800d0e6 <TIM_Base_SetConfig+0xb2>
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	4a2e      	ldr	r2, [pc, #184]	@ (800d174 <TIM_Base_SetConfig+0x140>)
 800d0ba:	4293      	cmp	r3, r2
 800d0bc:	d013      	beq.n	800d0e6 <TIM_Base_SetConfig+0xb2>
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	4a2d      	ldr	r2, [pc, #180]	@ (800d178 <TIM_Base_SetConfig+0x144>)
 800d0c2:	4293      	cmp	r3, r2
 800d0c4:	d00f      	beq.n	800d0e6 <TIM_Base_SetConfig+0xb2>
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	4a2c      	ldr	r2, [pc, #176]	@ (800d17c <TIM_Base_SetConfig+0x148>)
 800d0ca:	4293      	cmp	r3, r2
 800d0cc:	d00b      	beq.n	800d0e6 <TIM_Base_SetConfig+0xb2>
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	4a2b      	ldr	r2, [pc, #172]	@ (800d180 <TIM_Base_SetConfig+0x14c>)
 800d0d2:	4293      	cmp	r3, r2
 800d0d4:	d007      	beq.n	800d0e6 <TIM_Base_SetConfig+0xb2>
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	4a2a      	ldr	r2, [pc, #168]	@ (800d184 <TIM_Base_SetConfig+0x150>)
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	d003      	beq.n	800d0e6 <TIM_Base_SetConfig+0xb2>
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	4a29      	ldr	r2, [pc, #164]	@ (800d188 <TIM_Base_SetConfig+0x154>)
 800d0e2:	4293      	cmp	r3, r2
 800d0e4:	d108      	bne.n	800d0f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d0ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	68db      	ldr	r3, [r3, #12]
 800d0f2:	68fa      	ldr	r2, [r7, #12]
 800d0f4:	4313      	orrs	r3, r2
 800d0f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	695b      	ldr	r3, [r3, #20]
 800d102:	4313      	orrs	r3, r2
 800d104:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	68fa      	ldr	r2, [r7, #12]
 800d10a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d10c:	683b      	ldr	r3, [r7, #0]
 800d10e:	689a      	ldr	r2, [r3, #8]
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	681a      	ldr	r2, [r3, #0]
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	4a10      	ldr	r2, [pc, #64]	@ (800d160 <TIM_Base_SetConfig+0x12c>)
 800d120:	4293      	cmp	r3, r2
 800d122:	d003      	beq.n	800d12c <TIM_Base_SetConfig+0xf8>
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	4a12      	ldr	r2, [pc, #72]	@ (800d170 <TIM_Base_SetConfig+0x13c>)
 800d128:	4293      	cmp	r3, r2
 800d12a:	d103      	bne.n	800d134 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d12c:	683b      	ldr	r3, [r7, #0]
 800d12e:	691a      	ldr	r2, [r3, #16]
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	2201      	movs	r2, #1
 800d138:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	691b      	ldr	r3, [r3, #16]
 800d13e:	f003 0301 	and.w	r3, r3, #1
 800d142:	2b01      	cmp	r3, #1
 800d144:	d105      	bne.n	800d152 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	691b      	ldr	r3, [r3, #16]
 800d14a:	f023 0201 	bic.w	r2, r3, #1
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	611a      	str	r2, [r3, #16]
  }
}
 800d152:	bf00      	nop
 800d154:	3714      	adds	r7, #20
 800d156:	46bd      	mov	sp, r7
 800d158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15c:	4770      	bx	lr
 800d15e:	bf00      	nop
 800d160:	40010000 	.word	0x40010000
 800d164:	40000400 	.word	0x40000400
 800d168:	40000800 	.word	0x40000800
 800d16c:	40000c00 	.word	0x40000c00
 800d170:	40010400 	.word	0x40010400
 800d174:	40014000 	.word	0x40014000
 800d178:	40014400 	.word	0x40014400
 800d17c:	40014800 	.word	0x40014800
 800d180:	40001800 	.word	0x40001800
 800d184:	40001c00 	.word	0x40001c00
 800d188:	40002000 	.word	0x40002000

0800d18c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d18c:	b480      	push	{r7}
 800d18e:	b087      	sub	sp, #28
 800d190:	af00      	add	r7, sp, #0
 800d192:	60f8      	str	r0, [r7, #12]
 800d194:	60b9      	str	r1, [r7, #8]
 800d196:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	6a1b      	ldr	r3, [r3, #32]
 800d19c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	6a1b      	ldr	r3, [r3, #32]
 800d1a2:	f023 0201 	bic.w	r2, r3, #1
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	699b      	ldr	r3, [r3, #24]
 800d1ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d1b0:	693b      	ldr	r3, [r7, #16]
 800d1b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d1b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	011b      	lsls	r3, r3, #4
 800d1bc:	693a      	ldr	r2, [r7, #16]
 800d1be:	4313      	orrs	r3, r2
 800d1c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d1c2:	697b      	ldr	r3, [r7, #20]
 800d1c4:	f023 030a 	bic.w	r3, r3, #10
 800d1c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d1ca:	697a      	ldr	r2, [r7, #20]
 800d1cc:	68bb      	ldr	r3, [r7, #8]
 800d1ce:	4313      	orrs	r3, r2
 800d1d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	693a      	ldr	r2, [r7, #16]
 800d1d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	697a      	ldr	r2, [r7, #20]
 800d1dc:	621a      	str	r2, [r3, #32]
}
 800d1de:	bf00      	nop
 800d1e0:	371c      	adds	r7, #28
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e8:	4770      	bx	lr

0800d1ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d1ea:	b480      	push	{r7}
 800d1ec:	b087      	sub	sp, #28
 800d1ee:	af00      	add	r7, sp, #0
 800d1f0:	60f8      	str	r0, [r7, #12]
 800d1f2:	60b9      	str	r1, [r7, #8]
 800d1f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	6a1b      	ldr	r3, [r3, #32]
 800d1fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	6a1b      	ldr	r3, [r3, #32]
 800d200:	f023 0210 	bic.w	r2, r3, #16
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	699b      	ldr	r3, [r3, #24]
 800d20c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d20e:	693b      	ldr	r3, [r7, #16]
 800d210:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d214:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	031b      	lsls	r3, r3, #12
 800d21a:	693a      	ldr	r2, [r7, #16]
 800d21c:	4313      	orrs	r3, r2
 800d21e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d220:	697b      	ldr	r3, [r7, #20]
 800d222:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d226:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d228:	68bb      	ldr	r3, [r7, #8]
 800d22a:	011b      	lsls	r3, r3, #4
 800d22c:	697a      	ldr	r2, [r7, #20]
 800d22e:	4313      	orrs	r3, r2
 800d230:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	693a      	ldr	r2, [r7, #16]
 800d236:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	697a      	ldr	r2, [r7, #20]
 800d23c:	621a      	str	r2, [r3, #32]
}
 800d23e:	bf00      	nop
 800d240:	371c      	adds	r7, #28
 800d242:	46bd      	mov	sp, r7
 800d244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d248:	4770      	bx	lr

0800d24a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d24a:	b480      	push	{r7}
 800d24c:	b085      	sub	sp, #20
 800d24e:	af00      	add	r7, sp, #0
 800d250:	6078      	str	r0, [r7, #4]
 800d252:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	689b      	ldr	r3, [r3, #8]
 800d258:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d260:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d262:	683a      	ldr	r2, [r7, #0]
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	4313      	orrs	r3, r2
 800d268:	f043 0307 	orr.w	r3, r3, #7
 800d26c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	68fa      	ldr	r2, [r7, #12]
 800d272:	609a      	str	r2, [r3, #8]
}
 800d274:	bf00      	nop
 800d276:	3714      	adds	r7, #20
 800d278:	46bd      	mov	sp, r7
 800d27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27e:	4770      	bx	lr

0800d280 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d280:	b480      	push	{r7}
 800d282:	b087      	sub	sp, #28
 800d284:	af00      	add	r7, sp, #0
 800d286:	60f8      	str	r0, [r7, #12]
 800d288:	60b9      	str	r1, [r7, #8]
 800d28a:	607a      	str	r2, [r7, #4]
 800d28c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	689b      	ldr	r3, [r3, #8]
 800d292:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d294:	697b      	ldr	r3, [r7, #20]
 800d296:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d29a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	021a      	lsls	r2, r3, #8
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	431a      	orrs	r2, r3
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	4313      	orrs	r3, r2
 800d2a8:	697a      	ldr	r2, [r7, #20]
 800d2aa:	4313      	orrs	r3, r2
 800d2ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	697a      	ldr	r2, [r7, #20]
 800d2b2:	609a      	str	r2, [r3, #8]
}
 800d2b4:	bf00      	nop
 800d2b6:	371c      	adds	r7, #28
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2be:	4770      	bx	lr

0800d2c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d2c0:	b480      	push	{r7}
 800d2c2:	b085      	sub	sp, #20
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
 800d2c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d2d0:	2b01      	cmp	r3, #1
 800d2d2:	d101      	bne.n	800d2d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d2d4:	2302      	movs	r3, #2
 800d2d6:	e05a      	b.n	800d38e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	2201      	movs	r2, #1
 800d2dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	2202      	movs	r2, #2
 800d2e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	685b      	ldr	r3, [r3, #4]
 800d2ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	689b      	ldr	r3, [r3, #8]
 800d2f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d300:	683b      	ldr	r3, [r7, #0]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	68fa      	ldr	r2, [r7, #12]
 800d306:	4313      	orrs	r3, r2
 800d308:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	68fa      	ldr	r2, [r7, #12]
 800d310:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	4a21      	ldr	r2, [pc, #132]	@ (800d39c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d318:	4293      	cmp	r3, r2
 800d31a:	d022      	beq.n	800d362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d324:	d01d      	beq.n	800d362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	4a1d      	ldr	r2, [pc, #116]	@ (800d3a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d32c:	4293      	cmp	r3, r2
 800d32e:	d018      	beq.n	800d362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	4a1b      	ldr	r2, [pc, #108]	@ (800d3a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d336:	4293      	cmp	r3, r2
 800d338:	d013      	beq.n	800d362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	4a1a      	ldr	r2, [pc, #104]	@ (800d3a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d340:	4293      	cmp	r3, r2
 800d342:	d00e      	beq.n	800d362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	4a18      	ldr	r2, [pc, #96]	@ (800d3ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d009      	beq.n	800d362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	4a17      	ldr	r2, [pc, #92]	@ (800d3b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d354:	4293      	cmp	r3, r2
 800d356:	d004      	beq.n	800d362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	4a15      	ldr	r2, [pc, #84]	@ (800d3b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d35e:	4293      	cmp	r3, r2
 800d360:	d10c      	bne.n	800d37c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d362:	68bb      	ldr	r3, [r7, #8]
 800d364:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d368:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	685b      	ldr	r3, [r3, #4]
 800d36e:	68ba      	ldr	r2, [r7, #8]
 800d370:	4313      	orrs	r3, r2
 800d372:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	68ba      	ldr	r2, [r7, #8]
 800d37a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2201      	movs	r2, #1
 800d380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2200      	movs	r2, #0
 800d388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d38c:	2300      	movs	r3, #0
}
 800d38e:	4618      	mov	r0, r3
 800d390:	3714      	adds	r7, #20
 800d392:	46bd      	mov	sp, r7
 800d394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d398:	4770      	bx	lr
 800d39a:	bf00      	nop
 800d39c:	40010000 	.word	0x40010000
 800d3a0:	40000400 	.word	0x40000400
 800d3a4:	40000800 	.word	0x40000800
 800d3a8:	40000c00 	.word	0x40000c00
 800d3ac:	40010400 	.word	0x40010400
 800d3b0:	40014000 	.word	0x40014000
 800d3b4:	40001800 	.word	0x40001800

0800d3b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d3b8:	b480      	push	{r7}
 800d3ba:	b083      	sub	sp, #12
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d3c0:	bf00      	nop
 800d3c2:	370c      	adds	r7, #12
 800d3c4:	46bd      	mov	sp, r7
 800d3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ca:	4770      	bx	lr

0800d3cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d3cc:	b480      	push	{r7}
 800d3ce:	b083      	sub	sp, #12
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d3d4:	bf00      	nop
 800d3d6:	370c      	adds	r7, #12
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3de:	4770      	bx	lr

0800d3e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d3e0:	b580      	push	{r7, lr}
 800d3e2:	b082      	sub	sp, #8
 800d3e4:	af00      	add	r7, sp, #0
 800d3e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d101      	bne.n	800d3f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d3ee:	2301      	movs	r3, #1
 800d3f0:	e042      	b.n	800d478 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d3f8:	b2db      	uxtb	r3, r3
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d106      	bne.n	800d40c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	2200      	movs	r2, #0
 800d402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d406:	6878      	ldr	r0, [r7, #4]
 800d408:	f7fb f93c 	bl	8008684 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	2224      	movs	r2, #36	@ 0x24
 800d410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	68da      	ldr	r2, [r3, #12]
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d422:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d424:	6878      	ldr	r0, [r7, #4]
 800d426:	f000 fb47 	bl	800dab8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	691a      	ldr	r2, [r3, #16]
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d438:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	695a      	ldr	r2, [r3, #20]
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d448:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	68da      	ldr	r2, [r3, #12]
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d458:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	2200      	movs	r2, #0
 800d45e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2220      	movs	r2, #32
 800d464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	2220      	movs	r2, #32
 800d46c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	2200      	movs	r2, #0
 800d474:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d476:	2300      	movs	r3, #0
}
 800d478:	4618      	mov	r0, r3
 800d47a:	3708      	adds	r7, #8
 800d47c:	46bd      	mov	sp, r7
 800d47e:	bd80      	pop	{r7, pc}

0800d480 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d480:	b580      	push	{r7, lr}
 800d482:	b08a      	sub	sp, #40	@ 0x28
 800d484:	af02      	add	r7, sp, #8
 800d486:	60f8      	str	r0, [r7, #12]
 800d488:	60b9      	str	r1, [r7, #8]
 800d48a:	603b      	str	r3, [r7, #0]
 800d48c:	4613      	mov	r3, r2
 800d48e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800d490:	2300      	movs	r3, #0
 800d492:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d49a:	b2db      	uxtb	r3, r3
 800d49c:	2b20      	cmp	r3, #32
 800d49e:	d175      	bne.n	800d58c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d4a0:	68bb      	ldr	r3, [r7, #8]
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d002      	beq.n	800d4ac <HAL_UART_Transmit+0x2c>
 800d4a6:	88fb      	ldrh	r3, [r7, #6]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d101      	bne.n	800d4b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800d4ac:	2301      	movs	r3, #1
 800d4ae:	e06e      	b.n	800d58e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	2221      	movs	r2, #33	@ 0x21
 800d4ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d4be:	f7fb fa6f 	bl	80089a0 <HAL_GetTick>
 800d4c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	88fa      	ldrh	r2, [r7, #6]
 800d4c8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	88fa      	ldrh	r2, [r7, #6]
 800d4ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	689b      	ldr	r3, [r3, #8]
 800d4d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d4d8:	d108      	bne.n	800d4ec <HAL_UART_Transmit+0x6c>
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	691b      	ldr	r3, [r3, #16]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d104      	bne.n	800d4ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d4e6:	68bb      	ldr	r3, [r7, #8]
 800d4e8:	61bb      	str	r3, [r7, #24]
 800d4ea:	e003      	b.n	800d4f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d4ec:	68bb      	ldr	r3, [r7, #8]
 800d4ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d4f4:	e02e      	b.n	800d554 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	9300      	str	r3, [sp, #0]
 800d4fa:	697b      	ldr	r3, [r7, #20]
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	2180      	movs	r1, #128	@ 0x80
 800d500:	68f8      	ldr	r0, [r7, #12]
 800d502:	f000 f9cb 	bl	800d89c <UART_WaitOnFlagUntilTimeout>
 800d506:	4603      	mov	r3, r0
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d005      	beq.n	800d518 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	2220      	movs	r2, #32
 800d510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800d514:	2303      	movs	r3, #3
 800d516:	e03a      	b.n	800d58e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800d518:	69fb      	ldr	r3, [r7, #28]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d10b      	bne.n	800d536 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d51e:	69bb      	ldr	r3, [r7, #24]
 800d520:	881b      	ldrh	r3, [r3, #0]
 800d522:	461a      	mov	r2, r3
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d52c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800d52e:	69bb      	ldr	r3, [r7, #24]
 800d530:	3302      	adds	r3, #2
 800d532:	61bb      	str	r3, [r7, #24]
 800d534:	e007      	b.n	800d546 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800d536:	69fb      	ldr	r3, [r7, #28]
 800d538:	781a      	ldrb	r2, [r3, #0]
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800d540:	69fb      	ldr	r3, [r7, #28]
 800d542:	3301      	adds	r3, #1
 800d544:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d54a:	b29b      	uxth	r3, r3
 800d54c:	3b01      	subs	r3, #1
 800d54e:	b29a      	uxth	r2, r3
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d558:	b29b      	uxth	r3, r3
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d1cb      	bne.n	800d4f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	9300      	str	r3, [sp, #0]
 800d562:	697b      	ldr	r3, [r7, #20]
 800d564:	2200      	movs	r2, #0
 800d566:	2140      	movs	r1, #64	@ 0x40
 800d568:	68f8      	ldr	r0, [r7, #12]
 800d56a:	f000 f997 	bl	800d89c <UART_WaitOnFlagUntilTimeout>
 800d56e:	4603      	mov	r3, r0
 800d570:	2b00      	cmp	r3, #0
 800d572:	d005      	beq.n	800d580 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	2220      	movs	r2, #32
 800d578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800d57c:	2303      	movs	r3, #3
 800d57e:	e006      	b.n	800d58e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	2220      	movs	r2, #32
 800d584:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800d588:	2300      	movs	r3, #0
 800d58a:	e000      	b.n	800d58e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800d58c:	2302      	movs	r3, #2
  }
}
 800d58e:	4618      	mov	r0, r3
 800d590:	3720      	adds	r7, #32
 800d592:	46bd      	mov	sp, r7
 800d594:	bd80      	pop	{r7, pc}

0800d596 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d596:	b580      	push	{r7, lr}
 800d598:	b08a      	sub	sp, #40	@ 0x28
 800d59a:	af02      	add	r7, sp, #8
 800d59c:	60f8      	str	r0, [r7, #12]
 800d59e:	60b9      	str	r1, [r7, #8]
 800d5a0:	603b      	str	r3, [r7, #0]
 800d5a2:	4613      	mov	r3, r2
 800d5a4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d5b0:	b2db      	uxtb	r3, r3
 800d5b2:	2b20      	cmp	r3, #32
 800d5b4:	f040 8081 	bne.w	800d6ba <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800d5b8:	68bb      	ldr	r3, [r7, #8]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d002      	beq.n	800d5c4 <HAL_UART_Receive+0x2e>
 800d5be:	88fb      	ldrh	r3, [r7, #6]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d101      	bne.n	800d5c8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800d5c4:	2301      	movs	r3, #1
 800d5c6:	e079      	b.n	800d6bc <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	2200      	movs	r2, #0
 800d5cc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	2222      	movs	r2, #34	@ 0x22
 800d5d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	2200      	movs	r2, #0
 800d5da:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d5dc:	f7fb f9e0 	bl	80089a0 <HAL_GetTick>
 800d5e0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	88fa      	ldrh	r2, [r7, #6]
 800d5e6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	88fa      	ldrh	r2, [r7, #6]
 800d5ec:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	689b      	ldr	r3, [r3, #8]
 800d5f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d5f6:	d108      	bne.n	800d60a <HAL_UART_Receive+0x74>
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	691b      	ldr	r3, [r3, #16]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d104      	bne.n	800d60a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800d600:	2300      	movs	r3, #0
 800d602:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d604:	68bb      	ldr	r3, [r7, #8]
 800d606:	61bb      	str	r3, [r7, #24]
 800d608:	e003      	b.n	800d612 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800d60a:	68bb      	ldr	r3, [r7, #8]
 800d60c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d60e:	2300      	movs	r3, #0
 800d610:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800d612:	e047      	b.n	800d6a4 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d614:	683b      	ldr	r3, [r7, #0]
 800d616:	9300      	str	r3, [sp, #0]
 800d618:	697b      	ldr	r3, [r7, #20]
 800d61a:	2200      	movs	r2, #0
 800d61c:	2120      	movs	r1, #32
 800d61e:	68f8      	ldr	r0, [r7, #12]
 800d620:	f000 f93c 	bl	800d89c <UART_WaitOnFlagUntilTimeout>
 800d624:	4603      	mov	r3, r0
 800d626:	2b00      	cmp	r3, #0
 800d628:	d005      	beq.n	800d636 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	2220      	movs	r2, #32
 800d62e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800d632:	2303      	movs	r3, #3
 800d634:	e042      	b.n	800d6bc <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800d636:	69fb      	ldr	r3, [r7, #28]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d10c      	bne.n	800d656 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	685b      	ldr	r3, [r3, #4]
 800d642:	b29b      	uxth	r3, r3
 800d644:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d648:	b29a      	uxth	r2, r3
 800d64a:	69bb      	ldr	r3, [r7, #24]
 800d64c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d64e:	69bb      	ldr	r3, [r7, #24]
 800d650:	3302      	adds	r3, #2
 800d652:	61bb      	str	r3, [r7, #24]
 800d654:	e01f      	b.n	800d696 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	689b      	ldr	r3, [r3, #8]
 800d65a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d65e:	d007      	beq.n	800d670 <HAL_UART_Receive+0xda>
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	689b      	ldr	r3, [r3, #8]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d10a      	bne.n	800d67e <HAL_UART_Receive+0xe8>
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	691b      	ldr	r3, [r3, #16]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d106      	bne.n	800d67e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	685b      	ldr	r3, [r3, #4]
 800d676:	b2da      	uxtb	r2, r3
 800d678:	69fb      	ldr	r3, [r7, #28]
 800d67a:	701a      	strb	r2, [r3, #0]
 800d67c:	e008      	b.n	800d690 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	685b      	ldr	r3, [r3, #4]
 800d684:	b2db      	uxtb	r3, r3
 800d686:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d68a:	b2da      	uxtb	r2, r3
 800d68c:	69fb      	ldr	r3, [r7, #28]
 800d68e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800d690:	69fb      	ldr	r3, [r7, #28]
 800d692:	3301      	adds	r3, #1
 800d694:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d69a:	b29b      	uxth	r3, r3
 800d69c:	3b01      	subs	r3, #1
 800d69e:	b29a      	uxth	r2, r3
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d6a8:	b29b      	uxth	r3, r3
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d1b2      	bne.n	800d614 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	2220      	movs	r2, #32
 800d6b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	e000      	b.n	800d6bc <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800d6ba:	2302      	movs	r3, #2
  }
}
 800d6bc:	4618      	mov	r0, r3
 800d6be:	3720      	adds	r7, #32
 800d6c0:	46bd      	mov	sp, r7
 800d6c2:	bd80      	pop	{r7, pc}

0800d6c4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b084      	sub	sp, #16
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	60f8      	str	r0, [r7, #12]
 800d6cc:	60b9      	str	r1, [r7, #8]
 800d6ce:	4613      	mov	r3, r2
 800d6d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d6d8:	b2db      	uxtb	r3, r3
 800d6da:	2b20      	cmp	r3, #32
 800d6dc:	d112      	bne.n	800d704 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800d6de:	68bb      	ldr	r3, [r7, #8]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d002      	beq.n	800d6ea <HAL_UART_Receive_IT+0x26>
 800d6e4:	88fb      	ldrh	r3, [r7, #6]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d101      	bne.n	800d6ee <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800d6ea:	2301      	movs	r3, #1
 800d6ec:	e00b      	b.n	800d706 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d6f4:	88fb      	ldrh	r3, [r7, #6]
 800d6f6:	461a      	mov	r2, r3
 800d6f8:	68b9      	ldr	r1, [r7, #8]
 800d6fa:	68f8      	ldr	r0, [r7, #12]
 800d6fc:	f000 f927 	bl	800d94e <UART_Start_Receive_IT>
 800d700:	4603      	mov	r3, r0
 800d702:	e000      	b.n	800d706 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800d704:	2302      	movs	r3, #2
  }
}
 800d706:	4618      	mov	r0, r3
 800d708:	3710      	adds	r7, #16
 800d70a:	46bd      	mov	sp, r7
 800d70c:	bd80      	pop	{r7, pc}
	...

0800d710 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b09a      	sub	sp, #104	@ 0x68
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	330c      	adds	r3, #12
 800d71e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d720:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d722:	e853 3f00 	ldrex	r3, [r3]
 800d726:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d728:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d72a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d72e:	667b      	str	r3, [r7, #100]	@ 0x64
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	330c      	adds	r3, #12
 800d736:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d738:	657a      	str	r2, [r7, #84]	@ 0x54
 800d73a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d73c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d73e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d740:	e841 2300 	strex	r3, r2, [r1]
 800d744:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d746:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d1e5      	bne.n	800d718 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	3314      	adds	r3, #20
 800d752:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d756:	e853 3f00 	ldrex	r3, [r3]
 800d75a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d75c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d75e:	f023 0301 	bic.w	r3, r3, #1
 800d762:	663b      	str	r3, [r7, #96]	@ 0x60
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	3314      	adds	r3, #20
 800d76a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d76c:	643a      	str	r2, [r7, #64]	@ 0x40
 800d76e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d770:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d772:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d774:	e841 2300 	strex	r3, r2, [r1]
 800d778:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d77a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d1e5      	bne.n	800d74c <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d784:	2b01      	cmp	r3, #1
 800d786:	d119      	bne.n	800d7bc <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	330c      	adds	r3, #12
 800d78e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d790:	6a3b      	ldr	r3, [r7, #32]
 800d792:	e853 3f00 	ldrex	r3, [r3]
 800d796:	61fb      	str	r3, [r7, #28]
   return(result);
 800d798:	69fb      	ldr	r3, [r7, #28]
 800d79a:	f023 0310 	bic.w	r3, r3, #16
 800d79e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	330c      	adds	r3, #12
 800d7a6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d7a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d7aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d7ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d7b0:	e841 2300 	strex	r3, r2, [r1]
 800d7b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d1e5      	bne.n	800d788 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	695b      	ldr	r3, [r3, #20]
 800d7c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d7c6:	2b40      	cmp	r3, #64	@ 0x40
 800d7c8:	d13f      	bne.n	800d84a <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	3314      	adds	r3, #20
 800d7d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	e853 3f00 	ldrex	r3, [r3]
 800d7d8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d7da:	68bb      	ldr	r3, [r7, #8]
 800d7dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d7e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	3314      	adds	r3, #20
 800d7e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d7ea:	61ba      	str	r2, [r7, #24]
 800d7ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7ee:	6979      	ldr	r1, [r7, #20]
 800d7f0:	69ba      	ldr	r2, [r7, #24]
 800d7f2:	e841 2300 	strex	r3, r2, [r1]
 800d7f6:	613b      	str	r3, [r7, #16]
   return(result);
 800d7f8:	693b      	ldr	r3, [r7, #16]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d1e5      	bne.n	800d7ca <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d802:	2b00      	cmp	r3, #0
 800d804:	d013      	beq.n	800d82e <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d80a:	4a19      	ldr	r2, [pc, #100]	@ (800d870 <HAL_UART_AbortReceive_IT+0x160>)
 800d80c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d812:	4618      	mov	r0, r3
 800d814:	f7fc f99c 	bl	8009b50 <HAL_DMA_Abort_IT>
 800d818:	4603      	mov	r3, r0
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d022      	beq.n	800d864 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d822:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d824:	687a      	ldr	r2, [r7, #4]
 800d826:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800d828:	4610      	mov	r0, r2
 800d82a:	4798      	blx	r3
 800d82c:	e01a      	b.n	800d864 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	2200      	movs	r2, #0
 800d832:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	2220      	movs	r2, #32
 800d838:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	2200      	movs	r2, #0
 800d840:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800d842:	6878      	ldr	r0, [r7, #4]
 800d844:	f000 f820 	bl	800d888 <HAL_UART_AbortReceiveCpltCallback>
 800d848:	e00c      	b.n	800d864 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	2200      	movs	r2, #0
 800d84e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	2220      	movs	r2, #32
 800d854:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	2200      	movs	r2, #0
 800d85c:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800d85e:	6878      	ldr	r0, [r7, #4]
 800d860:	f000 f812 	bl	800d888 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800d864:	2300      	movs	r3, #0
}
 800d866:	4618      	mov	r0, r3
 800d868:	3768      	adds	r7, #104	@ 0x68
 800d86a:	46bd      	mov	sp, r7
 800d86c:	bd80      	pop	{r7, pc}
 800d86e:	bf00      	nop
 800d870:	0800da89 	.word	0x0800da89

0800d874 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d874:	b480      	push	{r7}
 800d876:	b083      	sub	sp, #12
 800d878:	af00      	add	r7, sp, #0
 800d87a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800d87c:	bf00      	nop
 800d87e:	370c      	adds	r7, #12
 800d880:	46bd      	mov	sp, r7
 800d882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d886:	4770      	bx	lr

0800d888 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800d888:	b480      	push	{r7}
 800d88a:	b083      	sub	sp, #12
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800d890:	bf00      	nop
 800d892:	370c      	adds	r7, #12
 800d894:	46bd      	mov	sp, r7
 800d896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89a:	4770      	bx	lr

0800d89c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b086      	sub	sp, #24
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	60f8      	str	r0, [r7, #12]
 800d8a4:	60b9      	str	r1, [r7, #8]
 800d8a6:	603b      	str	r3, [r7, #0]
 800d8a8:	4613      	mov	r3, r2
 800d8aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d8ac:	e03b      	b.n	800d926 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d8ae:	6a3b      	ldr	r3, [r7, #32]
 800d8b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8b4:	d037      	beq.n	800d926 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d8b6:	f7fb f873 	bl	80089a0 <HAL_GetTick>
 800d8ba:	4602      	mov	r2, r0
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	1ad3      	subs	r3, r2, r3
 800d8c0:	6a3a      	ldr	r2, [r7, #32]
 800d8c2:	429a      	cmp	r2, r3
 800d8c4:	d302      	bcc.n	800d8cc <UART_WaitOnFlagUntilTimeout+0x30>
 800d8c6:	6a3b      	ldr	r3, [r7, #32]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d101      	bne.n	800d8d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d8cc:	2303      	movs	r3, #3
 800d8ce:	e03a      	b.n	800d946 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	68db      	ldr	r3, [r3, #12]
 800d8d6:	f003 0304 	and.w	r3, r3, #4
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d023      	beq.n	800d926 <UART_WaitOnFlagUntilTimeout+0x8a>
 800d8de:	68bb      	ldr	r3, [r7, #8]
 800d8e0:	2b80      	cmp	r3, #128	@ 0x80
 800d8e2:	d020      	beq.n	800d926 <UART_WaitOnFlagUntilTimeout+0x8a>
 800d8e4:	68bb      	ldr	r3, [r7, #8]
 800d8e6:	2b40      	cmp	r3, #64	@ 0x40
 800d8e8:	d01d      	beq.n	800d926 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	f003 0308 	and.w	r3, r3, #8
 800d8f4:	2b08      	cmp	r3, #8
 800d8f6:	d116      	bne.n	800d926 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800d8f8:	2300      	movs	r3, #0
 800d8fa:	617b      	str	r3, [r7, #20]
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	617b      	str	r3, [r7, #20]
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	685b      	ldr	r3, [r3, #4]
 800d90a:	617b      	str	r3, [r7, #20]
 800d90c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d90e:	68f8      	ldr	r0, [r7, #12]
 800d910:	f000 f857 	bl	800d9c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	2208      	movs	r2, #8
 800d918:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	2200      	movs	r2, #0
 800d91e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800d922:	2301      	movs	r3, #1
 800d924:	e00f      	b.n	800d946 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	681a      	ldr	r2, [r3, #0]
 800d92c:	68bb      	ldr	r3, [r7, #8]
 800d92e:	4013      	ands	r3, r2
 800d930:	68ba      	ldr	r2, [r7, #8]
 800d932:	429a      	cmp	r2, r3
 800d934:	bf0c      	ite	eq
 800d936:	2301      	moveq	r3, #1
 800d938:	2300      	movne	r3, #0
 800d93a:	b2db      	uxtb	r3, r3
 800d93c:	461a      	mov	r2, r3
 800d93e:	79fb      	ldrb	r3, [r7, #7]
 800d940:	429a      	cmp	r2, r3
 800d942:	d0b4      	beq.n	800d8ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d944:	2300      	movs	r3, #0
}
 800d946:	4618      	mov	r0, r3
 800d948:	3718      	adds	r7, #24
 800d94a:	46bd      	mov	sp, r7
 800d94c:	bd80      	pop	{r7, pc}

0800d94e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d94e:	b480      	push	{r7}
 800d950:	b085      	sub	sp, #20
 800d952:	af00      	add	r7, sp, #0
 800d954:	60f8      	str	r0, [r7, #12]
 800d956:	60b9      	str	r1, [r7, #8]
 800d958:	4613      	mov	r3, r2
 800d95a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	68ba      	ldr	r2, [r7, #8]
 800d960:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	88fa      	ldrh	r2, [r7, #6]
 800d966:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	88fa      	ldrh	r2, [r7, #6]
 800d96c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	2200      	movs	r2, #0
 800d972:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	2222      	movs	r2, #34	@ 0x22
 800d978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	691b      	ldr	r3, [r3, #16]
 800d980:	2b00      	cmp	r3, #0
 800d982:	d007      	beq.n	800d994 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	68da      	ldr	r2, [r3, #12]
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d992:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	695a      	ldr	r2, [r3, #20]
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	f042 0201 	orr.w	r2, r2, #1
 800d9a2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	68da      	ldr	r2, [r3, #12]
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f042 0220 	orr.w	r2, r2, #32
 800d9b2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800d9b4:	2300      	movs	r3, #0
}
 800d9b6:	4618      	mov	r0, r3
 800d9b8:	3714      	adds	r7, #20
 800d9ba:	46bd      	mov	sp, r7
 800d9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c0:	4770      	bx	lr

0800d9c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d9c2:	b480      	push	{r7}
 800d9c4:	b095      	sub	sp, #84	@ 0x54
 800d9c6:	af00      	add	r7, sp, #0
 800d9c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	330c      	adds	r3, #12
 800d9d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9d4:	e853 3f00 	ldrex	r3, [r3]
 800d9d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d9e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	330c      	adds	r3, #12
 800d9e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d9ea:	643a      	str	r2, [r7, #64]	@ 0x40
 800d9ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d9f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d9f2:	e841 2300 	strex	r3, r2, [r1]
 800d9f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d9f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d1e5      	bne.n	800d9ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	3314      	adds	r3, #20
 800da04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da06:	6a3b      	ldr	r3, [r7, #32]
 800da08:	e853 3f00 	ldrex	r3, [r3]
 800da0c:	61fb      	str	r3, [r7, #28]
   return(result);
 800da0e:	69fb      	ldr	r3, [r7, #28]
 800da10:	f023 0301 	bic.w	r3, r3, #1
 800da14:	64bb      	str	r3, [r7, #72]	@ 0x48
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	3314      	adds	r3, #20
 800da1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800da20:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800da24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800da26:	e841 2300 	strex	r3, r2, [r1]
 800da2a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800da2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d1e5      	bne.n	800d9fe <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da36:	2b01      	cmp	r3, #1
 800da38:	d119      	bne.n	800da6e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	330c      	adds	r3, #12
 800da40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	e853 3f00 	ldrex	r3, [r3]
 800da48:	60bb      	str	r3, [r7, #8]
   return(result);
 800da4a:	68bb      	ldr	r3, [r7, #8]
 800da4c:	f023 0310 	bic.w	r3, r3, #16
 800da50:	647b      	str	r3, [r7, #68]	@ 0x44
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	330c      	adds	r3, #12
 800da58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800da5a:	61ba      	str	r2, [r7, #24]
 800da5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da5e:	6979      	ldr	r1, [r7, #20]
 800da60:	69ba      	ldr	r2, [r7, #24]
 800da62:	e841 2300 	strex	r3, r2, [r1]
 800da66:	613b      	str	r3, [r7, #16]
   return(result);
 800da68:	693b      	ldr	r3, [r7, #16]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d1e5      	bne.n	800da3a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	2220      	movs	r2, #32
 800da72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	2200      	movs	r2, #0
 800da7a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800da7c:	bf00      	nop
 800da7e:	3754      	adds	r7, #84	@ 0x54
 800da80:	46bd      	mov	sp, r7
 800da82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da86:	4770      	bx	lr

0800da88 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800da88:	b580      	push	{r7, lr}
 800da8a:	b084      	sub	sp, #16
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da94:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	2200      	movs	r2, #0
 800da9a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	2220      	movs	r2, #32
 800daa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	2200      	movs	r2, #0
 800daa8:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800daaa:	68f8      	ldr	r0, [r7, #12]
 800daac:	f7ff feec 	bl	800d888 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dab0:	bf00      	nop
 800dab2:	3710      	adds	r7, #16
 800dab4:	46bd      	mov	sp, r7
 800dab6:	bd80      	pop	{r7, pc}

0800dab8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dab8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dabc:	b0c0      	sub	sp, #256	@ 0x100
 800dabe:	af00      	add	r7, sp, #0
 800dac0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	691b      	ldr	r3, [r3, #16]
 800dacc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800dad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dad4:	68d9      	ldr	r1, [r3, #12]
 800dad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dada:	681a      	ldr	r2, [r3, #0]
 800dadc:	ea40 0301 	orr.w	r3, r0, r1
 800dae0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800dae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dae6:	689a      	ldr	r2, [r3, #8]
 800dae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800daec:	691b      	ldr	r3, [r3, #16]
 800daee:	431a      	orrs	r2, r3
 800daf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800daf4:	695b      	ldr	r3, [r3, #20]
 800daf6:	431a      	orrs	r2, r3
 800daf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dafc:	69db      	ldr	r3, [r3, #28]
 800dafe:	4313      	orrs	r3, r2
 800db00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800db04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	68db      	ldr	r3, [r3, #12]
 800db0c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800db10:	f021 010c 	bic.w	r1, r1, #12
 800db14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db18:	681a      	ldr	r2, [r3, #0]
 800db1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800db1e:	430b      	orrs	r3, r1
 800db20:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800db22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	695b      	ldr	r3, [r3, #20]
 800db2a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800db2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db32:	6999      	ldr	r1, [r3, #24]
 800db34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db38:	681a      	ldr	r2, [r3, #0]
 800db3a:	ea40 0301 	orr.w	r3, r0, r1
 800db3e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800db40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db44:	681a      	ldr	r2, [r3, #0]
 800db46:	4b8f      	ldr	r3, [pc, #572]	@ (800dd84 <UART_SetConfig+0x2cc>)
 800db48:	429a      	cmp	r2, r3
 800db4a:	d005      	beq.n	800db58 <UART_SetConfig+0xa0>
 800db4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db50:	681a      	ldr	r2, [r3, #0]
 800db52:	4b8d      	ldr	r3, [pc, #564]	@ (800dd88 <UART_SetConfig+0x2d0>)
 800db54:	429a      	cmp	r2, r3
 800db56:	d104      	bne.n	800db62 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800db58:	f7fe f9c2 	bl	800bee0 <HAL_RCC_GetPCLK2Freq>
 800db5c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800db60:	e003      	b.n	800db6a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800db62:	f7fe f9a9 	bl	800beb8 <HAL_RCC_GetPCLK1Freq>
 800db66:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800db6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db6e:	69db      	ldr	r3, [r3, #28]
 800db70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800db74:	f040 810c 	bne.w	800dd90 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800db78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800db7c:	2200      	movs	r2, #0
 800db7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800db82:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800db86:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800db8a:	4622      	mov	r2, r4
 800db8c:	462b      	mov	r3, r5
 800db8e:	1891      	adds	r1, r2, r2
 800db90:	65b9      	str	r1, [r7, #88]	@ 0x58
 800db92:	415b      	adcs	r3, r3
 800db94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800db96:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800db9a:	4621      	mov	r1, r4
 800db9c:	eb12 0801 	adds.w	r8, r2, r1
 800dba0:	4629      	mov	r1, r5
 800dba2:	eb43 0901 	adc.w	r9, r3, r1
 800dba6:	f04f 0200 	mov.w	r2, #0
 800dbaa:	f04f 0300 	mov.w	r3, #0
 800dbae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800dbb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800dbb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800dbba:	4690      	mov	r8, r2
 800dbbc:	4699      	mov	r9, r3
 800dbbe:	4623      	mov	r3, r4
 800dbc0:	eb18 0303 	adds.w	r3, r8, r3
 800dbc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800dbc8:	462b      	mov	r3, r5
 800dbca:	eb49 0303 	adc.w	r3, r9, r3
 800dbce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800dbd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dbd6:	685b      	ldr	r3, [r3, #4]
 800dbd8:	2200      	movs	r2, #0
 800dbda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800dbde:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800dbe2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800dbe6:	460b      	mov	r3, r1
 800dbe8:	18db      	adds	r3, r3, r3
 800dbea:	653b      	str	r3, [r7, #80]	@ 0x50
 800dbec:	4613      	mov	r3, r2
 800dbee:	eb42 0303 	adc.w	r3, r2, r3
 800dbf2:	657b      	str	r3, [r7, #84]	@ 0x54
 800dbf4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800dbf8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800dbfc:	f7f3 f844 	bl	8000c88 <__aeabi_uldivmod>
 800dc00:	4602      	mov	r2, r0
 800dc02:	460b      	mov	r3, r1
 800dc04:	4b61      	ldr	r3, [pc, #388]	@ (800dd8c <UART_SetConfig+0x2d4>)
 800dc06:	fba3 2302 	umull	r2, r3, r3, r2
 800dc0a:	095b      	lsrs	r3, r3, #5
 800dc0c:	011c      	lsls	r4, r3, #4
 800dc0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800dc12:	2200      	movs	r2, #0
 800dc14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800dc18:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800dc1c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800dc20:	4642      	mov	r2, r8
 800dc22:	464b      	mov	r3, r9
 800dc24:	1891      	adds	r1, r2, r2
 800dc26:	64b9      	str	r1, [r7, #72]	@ 0x48
 800dc28:	415b      	adcs	r3, r3
 800dc2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dc2c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800dc30:	4641      	mov	r1, r8
 800dc32:	eb12 0a01 	adds.w	sl, r2, r1
 800dc36:	4649      	mov	r1, r9
 800dc38:	eb43 0b01 	adc.w	fp, r3, r1
 800dc3c:	f04f 0200 	mov.w	r2, #0
 800dc40:	f04f 0300 	mov.w	r3, #0
 800dc44:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800dc48:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800dc4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dc50:	4692      	mov	sl, r2
 800dc52:	469b      	mov	fp, r3
 800dc54:	4643      	mov	r3, r8
 800dc56:	eb1a 0303 	adds.w	r3, sl, r3
 800dc5a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800dc5e:	464b      	mov	r3, r9
 800dc60:	eb4b 0303 	adc.w	r3, fp, r3
 800dc64:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800dc68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dc6c:	685b      	ldr	r3, [r3, #4]
 800dc6e:	2200      	movs	r2, #0
 800dc70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800dc74:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800dc78:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800dc7c:	460b      	mov	r3, r1
 800dc7e:	18db      	adds	r3, r3, r3
 800dc80:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc82:	4613      	mov	r3, r2
 800dc84:	eb42 0303 	adc.w	r3, r2, r3
 800dc88:	647b      	str	r3, [r7, #68]	@ 0x44
 800dc8a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800dc8e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800dc92:	f7f2 fff9 	bl	8000c88 <__aeabi_uldivmod>
 800dc96:	4602      	mov	r2, r0
 800dc98:	460b      	mov	r3, r1
 800dc9a:	4611      	mov	r1, r2
 800dc9c:	4b3b      	ldr	r3, [pc, #236]	@ (800dd8c <UART_SetConfig+0x2d4>)
 800dc9e:	fba3 2301 	umull	r2, r3, r3, r1
 800dca2:	095b      	lsrs	r3, r3, #5
 800dca4:	2264      	movs	r2, #100	@ 0x64
 800dca6:	fb02 f303 	mul.w	r3, r2, r3
 800dcaa:	1acb      	subs	r3, r1, r3
 800dcac:	00db      	lsls	r3, r3, #3
 800dcae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800dcb2:	4b36      	ldr	r3, [pc, #216]	@ (800dd8c <UART_SetConfig+0x2d4>)
 800dcb4:	fba3 2302 	umull	r2, r3, r3, r2
 800dcb8:	095b      	lsrs	r3, r3, #5
 800dcba:	005b      	lsls	r3, r3, #1
 800dcbc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800dcc0:	441c      	add	r4, r3
 800dcc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800dcc6:	2200      	movs	r2, #0
 800dcc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800dccc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800dcd0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800dcd4:	4642      	mov	r2, r8
 800dcd6:	464b      	mov	r3, r9
 800dcd8:	1891      	adds	r1, r2, r2
 800dcda:	63b9      	str	r1, [r7, #56]	@ 0x38
 800dcdc:	415b      	adcs	r3, r3
 800dcde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dce0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800dce4:	4641      	mov	r1, r8
 800dce6:	1851      	adds	r1, r2, r1
 800dce8:	6339      	str	r1, [r7, #48]	@ 0x30
 800dcea:	4649      	mov	r1, r9
 800dcec:	414b      	adcs	r3, r1
 800dcee:	637b      	str	r3, [r7, #52]	@ 0x34
 800dcf0:	f04f 0200 	mov.w	r2, #0
 800dcf4:	f04f 0300 	mov.w	r3, #0
 800dcf8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800dcfc:	4659      	mov	r1, fp
 800dcfe:	00cb      	lsls	r3, r1, #3
 800dd00:	4651      	mov	r1, sl
 800dd02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800dd06:	4651      	mov	r1, sl
 800dd08:	00ca      	lsls	r2, r1, #3
 800dd0a:	4610      	mov	r0, r2
 800dd0c:	4619      	mov	r1, r3
 800dd0e:	4603      	mov	r3, r0
 800dd10:	4642      	mov	r2, r8
 800dd12:	189b      	adds	r3, r3, r2
 800dd14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800dd18:	464b      	mov	r3, r9
 800dd1a:	460a      	mov	r2, r1
 800dd1c:	eb42 0303 	adc.w	r3, r2, r3
 800dd20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800dd24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd28:	685b      	ldr	r3, [r3, #4]
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800dd30:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800dd34:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800dd38:	460b      	mov	r3, r1
 800dd3a:	18db      	adds	r3, r3, r3
 800dd3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dd3e:	4613      	mov	r3, r2
 800dd40:	eb42 0303 	adc.w	r3, r2, r3
 800dd44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dd46:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800dd4a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800dd4e:	f7f2 ff9b 	bl	8000c88 <__aeabi_uldivmod>
 800dd52:	4602      	mov	r2, r0
 800dd54:	460b      	mov	r3, r1
 800dd56:	4b0d      	ldr	r3, [pc, #52]	@ (800dd8c <UART_SetConfig+0x2d4>)
 800dd58:	fba3 1302 	umull	r1, r3, r3, r2
 800dd5c:	095b      	lsrs	r3, r3, #5
 800dd5e:	2164      	movs	r1, #100	@ 0x64
 800dd60:	fb01 f303 	mul.w	r3, r1, r3
 800dd64:	1ad3      	subs	r3, r2, r3
 800dd66:	00db      	lsls	r3, r3, #3
 800dd68:	3332      	adds	r3, #50	@ 0x32
 800dd6a:	4a08      	ldr	r2, [pc, #32]	@ (800dd8c <UART_SetConfig+0x2d4>)
 800dd6c:	fba2 2303 	umull	r2, r3, r2, r3
 800dd70:	095b      	lsrs	r3, r3, #5
 800dd72:	f003 0207 	and.w	r2, r3, #7
 800dd76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	4422      	add	r2, r4
 800dd7e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800dd80:	e106      	b.n	800df90 <UART_SetConfig+0x4d8>
 800dd82:	bf00      	nop
 800dd84:	40011000 	.word	0x40011000
 800dd88:	40011400 	.word	0x40011400
 800dd8c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800dd90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800dd94:	2200      	movs	r2, #0
 800dd96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800dd9a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800dd9e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800dda2:	4642      	mov	r2, r8
 800dda4:	464b      	mov	r3, r9
 800dda6:	1891      	adds	r1, r2, r2
 800dda8:	6239      	str	r1, [r7, #32]
 800ddaa:	415b      	adcs	r3, r3
 800ddac:	627b      	str	r3, [r7, #36]	@ 0x24
 800ddae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ddb2:	4641      	mov	r1, r8
 800ddb4:	1854      	adds	r4, r2, r1
 800ddb6:	4649      	mov	r1, r9
 800ddb8:	eb43 0501 	adc.w	r5, r3, r1
 800ddbc:	f04f 0200 	mov.w	r2, #0
 800ddc0:	f04f 0300 	mov.w	r3, #0
 800ddc4:	00eb      	lsls	r3, r5, #3
 800ddc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ddca:	00e2      	lsls	r2, r4, #3
 800ddcc:	4614      	mov	r4, r2
 800ddce:	461d      	mov	r5, r3
 800ddd0:	4643      	mov	r3, r8
 800ddd2:	18e3      	adds	r3, r4, r3
 800ddd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ddd8:	464b      	mov	r3, r9
 800ddda:	eb45 0303 	adc.w	r3, r5, r3
 800ddde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dde2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dde6:	685b      	ldr	r3, [r3, #4]
 800dde8:	2200      	movs	r2, #0
 800ddea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ddee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ddf2:	f04f 0200 	mov.w	r2, #0
 800ddf6:	f04f 0300 	mov.w	r3, #0
 800ddfa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800ddfe:	4629      	mov	r1, r5
 800de00:	008b      	lsls	r3, r1, #2
 800de02:	4621      	mov	r1, r4
 800de04:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800de08:	4621      	mov	r1, r4
 800de0a:	008a      	lsls	r2, r1, #2
 800de0c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800de10:	f7f2 ff3a 	bl	8000c88 <__aeabi_uldivmod>
 800de14:	4602      	mov	r2, r0
 800de16:	460b      	mov	r3, r1
 800de18:	4b60      	ldr	r3, [pc, #384]	@ (800df9c <UART_SetConfig+0x4e4>)
 800de1a:	fba3 2302 	umull	r2, r3, r3, r2
 800de1e:	095b      	lsrs	r3, r3, #5
 800de20:	011c      	lsls	r4, r3, #4
 800de22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800de26:	2200      	movs	r2, #0
 800de28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800de2c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800de30:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800de34:	4642      	mov	r2, r8
 800de36:	464b      	mov	r3, r9
 800de38:	1891      	adds	r1, r2, r2
 800de3a:	61b9      	str	r1, [r7, #24]
 800de3c:	415b      	adcs	r3, r3
 800de3e:	61fb      	str	r3, [r7, #28]
 800de40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800de44:	4641      	mov	r1, r8
 800de46:	1851      	adds	r1, r2, r1
 800de48:	6139      	str	r1, [r7, #16]
 800de4a:	4649      	mov	r1, r9
 800de4c:	414b      	adcs	r3, r1
 800de4e:	617b      	str	r3, [r7, #20]
 800de50:	f04f 0200 	mov.w	r2, #0
 800de54:	f04f 0300 	mov.w	r3, #0
 800de58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800de5c:	4659      	mov	r1, fp
 800de5e:	00cb      	lsls	r3, r1, #3
 800de60:	4651      	mov	r1, sl
 800de62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800de66:	4651      	mov	r1, sl
 800de68:	00ca      	lsls	r2, r1, #3
 800de6a:	4610      	mov	r0, r2
 800de6c:	4619      	mov	r1, r3
 800de6e:	4603      	mov	r3, r0
 800de70:	4642      	mov	r2, r8
 800de72:	189b      	adds	r3, r3, r2
 800de74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800de78:	464b      	mov	r3, r9
 800de7a:	460a      	mov	r2, r1
 800de7c:	eb42 0303 	adc.w	r3, r2, r3
 800de80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800de88:	685b      	ldr	r3, [r3, #4]
 800de8a:	2200      	movs	r2, #0
 800de8c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800de8e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800de90:	f04f 0200 	mov.w	r2, #0
 800de94:	f04f 0300 	mov.w	r3, #0
 800de98:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800de9c:	4649      	mov	r1, r9
 800de9e:	008b      	lsls	r3, r1, #2
 800dea0:	4641      	mov	r1, r8
 800dea2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800dea6:	4641      	mov	r1, r8
 800dea8:	008a      	lsls	r2, r1, #2
 800deaa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800deae:	f7f2 feeb 	bl	8000c88 <__aeabi_uldivmod>
 800deb2:	4602      	mov	r2, r0
 800deb4:	460b      	mov	r3, r1
 800deb6:	4611      	mov	r1, r2
 800deb8:	4b38      	ldr	r3, [pc, #224]	@ (800df9c <UART_SetConfig+0x4e4>)
 800deba:	fba3 2301 	umull	r2, r3, r3, r1
 800debe:	095b      	lsrs	r3, r3, #5
 800dec0:	2264      	movs	r2, #100	@ 0x64
 800dec2:	fb02 f303 	mul.w	r3, r2, r3
 800dec6:	1acb      	subs	r3, r1, r3
 800dec8:	011b      	lsls	r3, r3, #4
 800deca:	3332      	adds	r3, #50	@ 0x32
 800decc:	4a33      	ldr	r2, [pc, #204]	@ (800df9c <UART_SetConfig+0x4e4>)
 800dece:	fba2 2303 	umull	r2, r3, r2, r3
 800ded2:	095b      	lsrs	r3, r3, #5
 800ded4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ded8:	441c      	add	r4, r3
 800deda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800dede:	2200      	movs	r2, #0
 800dee0:	673b      	str	r3, [r7, #112]	@ 0x70
 800dee2:	677a      	str	r2, [r7, #116]	@ 0x74
 800dee4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800dee8:	4642      	mov	r2, r8
 800deea:	464b      	mov	r3, r9
 800deec:	1891      	adds	r1, r2, r2
 800deee:	60b9      	str	r1, [r7, #8]
 800def0:	415b      	adcs	r3, r3
 800def2:	60fb      	str	r3, [r7, #12]
 800def4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800def8:	4641      	mov	r1, r8
 800defa:	1851      	adds	r1, r2, r1
 800defc:	6039      	str	r1, [r7, #0]
 800defe:	4649      	mov	r1, r9
 800df00:	414b      	adcs	r3, r1
 800df02:	607b      	str	r3, [r7, #4]
 800df04:	f04f 0200 	mov.w	r2, #0
 800df08:	f04f 0300 	mov.w	r3, #0
 800df0c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800df10:	4659      	mov	r1, fp
 800df12:	00cb      	lsls	r3, r1, #3
 800df14:	4651      	mov	r1, sl
 800df16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800df1a:	4651      	mov	r1, sl
 800df1c:	00ca      	lsls	r2, r1, #3
 800df1e:	4610      	mov	r0, r2
 800df20:	4619      	mov	r1, r3
 800df22:	4603      	mov	r3, r0
 800df24:	4642      	mov	r2, r8
 800df26:	189b      	adds	r3, r3, r2
 800df28:	66bb      	str	r3, [r7, #104]	@ 0x68
 800df2a:	464b      	mov	r3, r9
 800df2c:	460a      	mov	r2, r1
 800df2e:	eb42 0303 	adc.w	r3, r2, r3
 800df32:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800df34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800df38:	685b      	ldr	r3, [r3, #4]
 800df3a:	2200      	movs	r2, #0
 800df3c:	663b      	str	r3, [r7, #96]	@ 0x60
 800df3e:	667a      	str	r2, [r7, #100]	@ 0x64
 800df40:	f04f 0200 	mov.w	r2, #0
 800df44:	f04f 0300 	mov.w	r3, #0
 800df48:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800df4c:	4649      	mov	r1, r9
 800df4e:	008b      	lsls	r3, r1, #2
 800df50:	4641      	mov	r1, r8
 800df52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800df56:	4641      	mov	r1, r8
 800df58:	008a      	lsls	r2, r1, #2
 800df5a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800df5e:	f7f2 fe93 	bl	8000c88 <__aeabi_uldivmod>
 800df62:	4602      	mov	r2, r0
 800df64:	460b      	mov	r3, r1
 800df66:	4b0d      	ldr	r3, [pc, #52]	@ (800df9c <UART_SetConfig+0x4e4>)
 800df68:	fba3 1302 	umull	r1, r3, r3, r2
 800df6c:	095b      	lsrs	r3, r3, #5
 800df6e:	2164      	movs	r1, #100	@ 0x64
 800df70:	fb01 f303 	mul.w	r3, r1, r3
 800df74:	1ad3      	subs	r3, r2, r3
 800df76:	011b      	lsls	r3, r3, #4
 800df78:	3332      	adds	r3, #50	@ 0x32
 800df7a:	4a08      	ldr	r2, [pc, #32]	@ (800df9c <UART_SetConfig+0x4e4>)
 800df7c:	fba2 2303 	umull	r2, r3, r2, r3
 800df80:	095b      	lsrs	r3, r3, #5
 800df82:	f003 020f 	and.w	r2, r3, #15
 800df86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	4422      	add	r2, r4
 800df8e:	609a      	str	r2, [r3, #8]
}
 800df90:	bf00      	nop
 800df92:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800df96:	46bd      	mov	sp, r7
 800df98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800df9c:	51eb851f 	.word	0x51eb851f

0800dfa0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800dfa4:	4b05      	ldr	r3, [pc, #20]	@ (800dfbc <SysTick_Handler+0x1c>)
 800dfa6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800dfa8:	f001 fdda 	bl	800fb60 <xTaskGetSchedulerState>
 800dfac:	4603      	mov	r3, r0
 800dfae:	2b01      	cmp	r3, #1
 800dfb0:	d001      	beq.n	800dfb6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800dfb2:	f002 fcd1 	bl	8010958 <xPortSysTickHandler>
  }
}
 800dfb6:	bf00      	nop
 800dfb8:	bd80      	pop	{r7, pc}
 800dfba:	bf00      	nop
 800dfbc:	e000e010 	.word	0xe000e010

0800dfc0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800dfc0:	b480      	push	{r7}
 800dfc2:	b085      	sub	sp, #20
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	60f8      	str	r0, [r7, #12]
 800dfc8:	60b9      	str	r1, [r7, #8]
 800dfca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	4a07      	ldr	r2, [pc, #28]	@ (800dfec <vApplicationGetIdleTaskMemory+0x2c>)
 800dfd0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800dfd2:	68bb      	ldr	r3, [r7, #8]
 800dfd4:	4a06      	ldr	r2, [pc, #24]	@ (800dff0 <vApplicationGetIdleTaskMemory+0x30>)
 800dfd6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	2280      	movs	r2, #128	@ 0x80
 800dfdc:	601a      	str	r2, [r3, #0]
}
 800dfde:	bf00      	nop
 800dfe0:	3714      	adds	r7, #20
 800dfe2:	46bd      	mov	sp, r7
 800dfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe8:	4770      	bx	lr
 800dfea:	bf00      	nop
 800dfec:	20003f0c 	.word	0x20003f0c
 800dff0:	20003fb4 	.word	0x20003fb4

0800dff4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800dff4:	b480      	push	{r7}
 800dff6:	b085      	sub	sp, #20
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	60f8      	str	r0, [r7, #12]
 800dffc:	60b9      	str	r1, [r7, #8]
 800dffe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	4a07      	ldr	r2, [pc, #28]	@ (800e020 <vApplicationGetTimerTaskMemory+0x2c>)
 800e004:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800e006:	68bb      	ldr	r3, [r7, #8]
 800e008:	4a06      	ldr	r2, [pc, #24]	@ (800e024 <vApplicationGetTimerTaskMemory+0x30>)
 800e00a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e012:	601a      	str	r2, [r3, #0]
}
 800e014:	bf00      	nop
 800e016:	3714      	adds	r7, #20
 800e018:	46bd      	mov	sp, r7
 800e01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e01e:	4770      	bx	lr
 800e020:	200041b4 	.word	0x200041b4
 800e024:	2000425c 	.word	0x2000425c

0800e028 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e028:	b480      	push	{r7}
 800e02a:	b083      	sub	sp, #12
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	f103 0208 	add.w	r2, r3, #8
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	f04f 32ff 	mov.w	r2, #4294967295
 800e040:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	f103 0208 	add.w	r2, r3, #8
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	f103 0208 	add.w	r2, r3, #8
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	2200      	movs	r2, #0
 800e05a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e05c:	bf00      	nop
 800e05e:	370c      	adds	r7, #12
 800e060:	46bd      	mov	sp, r7
 800e062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e066:	4770      	bx	lr

0800e068 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e068:	b480      	push	{r7}
 800e06a:	b083      	sub	sp, #12
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	2200      	movs	r2, #0
 800e074:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e076:	bf00      	nop
 800e078:	370c      	adds	r7, #12
 800e07a:	46bd      	mov	sp, r7
 800e07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e080:	4770      	bx	lr

0800e082 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e082:	b480      	push	{r7}
 800e084:	b085      	sub	sp, #20
 800e086:	af00      	add	r7, sp, #0
 800e088:	6078      	str	r0, [r7, #4]
 800e08a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	685b      	ldr	r3, [r3, #4]
 800e090:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	68fa      	ldr	r2, [r7, #12]
 800e096:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	689a      	ldr	r2, [r3, #8]
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	689b      	ldr	r3, [r3, #8]
 800e0a4:	683a      	ldr	r2, [r7, #0]
 800e0a6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	683a      	ldr	r2, [r7, #0]
 800e0ac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	687a      	ldr	r2, [r7, #4]
 800e0b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	1c5a      	adds	r2, r3, #1
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	601a      	str	r2, [r3, #0]
}
 800e0be:	bf00      	nop
 800e0c0:	3714      	adds	r7, #20
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c8:	4770      	bx	lr

0800e0ca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e0ca:	b480      	push	{r7}
 800e0cc:	b085      	sub	sp, #20
 800e0ce:	af00      	add	r7, sp, #0
 800e0d0:	6078      	str	r0, [r7, #4]
 800e0d2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e0d4:	683b      	ldr	r3, [r7, #0]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e0da:	68bb      	ldr	r3, [r7, #8]
 800e0dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0e0:	d103      	bne.n	800e0ea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	691b      	ldr	r3, [r3, #16]
 800e0e6:	60fb      	str	r3, [r7, #12]
 800e0e8:	e00c      	b.n	800e104 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	3308      	adds	r3, #8
 800e0ee:	60fb      	str	r3, [r7, #12]
 800e0f0:	e002      	b.n	800e0f8 <vListInsert+0x2e>
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	685b      	ldr	r3, [r3, #4]
 800e0f6:	60fb      	str	r3, [r7, #12]
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	685b      	ldr	r3, [r3, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	68ba      	ldr	r2, [r7, #8]
 800e100:	429a      	cmp	r2, r3
 800e102:	d2f6      	bcs.n	800e0f2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	685a      	ldr	r2, [r3, #4]
 800e108:	683b      	ldr	r3, [r7, #0]
 800e10a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e10c:	683b      	ldr	r3, [r7, #0]
 800e10e:	685b      	ldr	r3, [r3, #4]
 800e110:	683a      	ldr	r2, [r7, #0]
 800e112:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e114:	683b      	ldr	r3, [r7, #0]
 800e116:	68fa      	ldr	r2, [r7, #12]
 800e118:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	683a      	ldr	r2, [r7, #0]
 800e11e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e120:	683b      	ldr	r3, [r7, #0]
 800e122:	687a      	ldr	r2, [r7, #4]
 800e124:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	1c5a      	adds	r2, r3, #1
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	601a      	str	r2, [r3, #0]
}
 800e130:	bf00      	nop
 800e132:	3714      	adds	r7, #20
 800e134:	46bd      	mov	sp, r7
 800e136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13a:	4770      	bx	lr

0800e13c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e13c:	b480      	push	{r7}
 800e13e:	b085      	sub	sp, #20
 800e140:	af00      	add	r7, sp, #0
 800e142:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	691b      	ldr	r3, [r3, #16]
 800e148:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	685b      	ldr	r3, [r3, #4]
 800e14e:	687a      	ldr	r2, [r7, #4]
 800e150:	6892      	ldr	r2, [r2, #8]
 800e152:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	689b      	ldr	r3, [r3, #8]
 800e158:	687a      	ldr	r2, [r7, #4]
 800e15a:	6852      	ldr	r2, [r2, #4]
 800e15c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	685b      	ldr	r3, [r3, #4]
 800e162:	687a      	ldr	r2, [r7, #4]
 800e164:	429a      	cmp	r2, r3
 800e166:	d103      	bne.n	800e170 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	689a      	ldr	r2, [r3, #8]
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2200      	movs	r2, #0
 800e174:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	1e5a      	subs	r2, r3, #1
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	681b      	ldr	r3, [r3, #0]
}
 800e184:	4618      	mov	r0, r3
 800e186:	3714      	adds	r7, #20
 800e188:	46bd      	mov	sp, r7
 800e18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18e:	4770      	bx	lr

0800e190 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b084      	sub	sp, #16
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
 800e198:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d10b      	bne.n	800e1bc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e1a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1a8:	f383 8811 	msr	BASEPRI, r3
 800e1ac:	f3bf 8f6f 	isb	sy
 800e1b0:	f3bf 8f4f 	dsb	sy
 800e1b4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e1b6:	bf00      	nop
 800e1b8:	bf00      	nop
 800e1ba:	e7fd      	b.n	800e1b8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800e1bc:	f002 fb3c 	bl	8010838 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	681a      	ldr	r2, [r3, #0]
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1c8:	68f9      	ldr	r1, [r7, #12]
 800e1ca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800e1cc:	fb01 f303 	mul.w	r3, r1, r3
 800e1d0:	441a      	add	r2, r3
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	2200      	movs	r2, #0
 800e1da:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	681a      	ldr	r2, [r3, #0]
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	681a      	ldr	r2, [r3, #0]
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1ec:	3b01      	subs	r3, #1
 800e1ee:	68f9      	ldr	r1, [r7, #12]
 800e1f0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800e1f2:	fb01 f303 	mul.w	r3, r1, r3
 800e1f6:	441a      	add	r2, r3
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	22ff      	movs	r2, #255	@ 0xff
 800e200:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	22ff      	movs	r2, #255	@ 0xff
 800e208:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800e20c:	683b      	ldr	r3, [r7, #0]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d114      	bne.n	800e23c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	691b      	ldr	r3, [r3, #16]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d01a      	beq.n	800e250 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	3310      	adds	r3, #16
 800e21e:	4618      	mov	r0, r3
 800e220:	f001 fad8 	bl	800f7d4 <xTaskRemoveFromEventList>
 800e224:	4603      	mov	r3, r0
 800e226:	2b00      	cmp	r3, #0
 800e228:	d012      	beq.n	800e250 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e22a:	4b0d      	ldr	r3, [pc, #52]	@ (800e260 <xQueueGenericReset+0xd0>)
 800e22c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e230:	601a      	str	r2, [r3, #0]
 800e232:	f3bf 8f4f 	dsb	sy
 800e236:	f3bf 8f6f 	isb	sy
 800e23a:	e009      	b.n	800e250 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	3310      	adds	r3, #16
 800e240:	4618      	mov	r0, r3
 800e242:	f7ff fef1 	bl	800e028 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	3324      	adds	r3, #36	@ 0x24
 800e24a:	4618      	mov	r0, r3
 800e24c:	f7ff feec 	bl	800e028 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e250:	f002 fb24 	bl	801089c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e254:	2301      	movs	r3, #1
}
 800e256:	4618      	mov	r0, r3
 800e258:	3710      	adds	r7, #16
 800e25a:	46bd      	mov	sp, r7
 800e25c:	bd80      	pop	{r7, pc}
 800e25e:	bf00      	nop
 800e260:	e000ed04 	.word	0xe000ed04

0800e264 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e264:	b580      	push	{r7, lr}
 800e266:	b08e      	sub	sp, #56	@ 0x38
 800e268:	af02      	add	r7, sp, #8
 800e26a:	60f8      	str	r0, [r7, #12]
 800e26c:	60b9      	str	r1, [r7, #8]
 800e26e:	607a      	str	r2, [r7, #4]
 800e270:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d10b      	bne.n	800e290 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800e278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e27c:	f383 8811 	msr	BASEPRI, r3
 800e280:	f3bf 8f6f 	isb	sy
 800e284:	f3bf 8f4f 	dsb	sy
 800e288:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e28a:	bf00      	nop
 800e28c:	bf00      	nop
 800e28e:	e7fd      	b.n	800e28c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	2b00      	cmp	r3, #0
 800e294:	d10b      	bne.n	800e2ae <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800e296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e29a:	f383 8811 	msr	BASEPRI, r3
 800e29e:	f3bf 8f6f 	isb	sy
 800e2a2:	f3bf 8f4f 	dsb	sy
 800e2a6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e2a8:	bf00      	nop
 800e2aa:	bf00      	nop
 800e2ac:	e7fd      	b.n	800e2aa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d002      	beq.n	800e2ba <xQueueGenericCreateStatic+0x56>
 800e2b4:	68bb      	ldr	r3, [r7, #8]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d001      	beq.n	800e2be <xQueueGenericCreateStatic+0x5a>
 800e2ba:	2301      	movs	r3, #1
 800e2bc:	e000      	b.n	800e2c0 <xQueueGenericCreateStatic+0x5c>
 800e2be:	2300      	movs	r3, #0
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d10b      	bne.n	800e2dc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800e2c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2c8:	f383 8811 	msr	BASEPRI, r3
 800e2cc:	f3bf 8f6f 	isb	sy
 800e2d0:	f3bf 8f4f 	dsb	sy
 800e2d4:	623b      	str	r3, [r7, #32]
}
 800e2d6:	bf00      	nop
 800e2d8:	bf00      	nop
 800e2da:	e7fd      	b.n	800e2d8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d102      	bne.n	800e2e8 <xQueueGenericCreateStatic+0x84>
 800e2e2:	68bb      	ldr	r3, [r7, #8]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d101      	bne.n	800e2ec <xQueueGenericCreateStatic+0x88>
 800e2e8:	2301      	movs	r3, #1
 800e2ea:	e000      	b.n	800e2ee <xQueueGenericCreateStatic+0x8a>
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d10b      	bne.n	800e30a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800e2f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2f6:	f383 8811 	msr	BASEPRI, r3
 800e2fa:	f3bf 8f6f 	isb	sy
 800e2fe:	f3bf 8f4f 	dsb	sy
 800e302:	61fb      	str	r3, [r7, #28]
}
 800e304:	bf00      	nop
 800e306:	bf00      	nop
 800e308:	e7fd      	b.n	800e306 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e30a:	2350      	movs	r3, #80	@ 0x50
 800e30c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e30e:	697b      	ldr	r3, [r7, #20]
 800e310:	2b50      	cmp	r3, #80	@ 0x50
 800e312:	d00b      	beq.n	800e32c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800e314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e318:	f383 8811 	msr	BASEPRI, r3
 800e31c:	f3bf 8f6f 	isb	sy
 800e320:	f3bf 8f4f 	dsb	sy
 800e324:	61bb      	str	r3, [r7, #24]
}
 800e326:	bf00      	nop
 800e328:	bf00      	nop
 800e32a:	e7fd      	b.n	800e328 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e32c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e32e:	683b      	ldr	r3, [r7, #0]
 800e330:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800e332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e334:	2b00      	cmp	r3, #0
 800e336:	d00d      	beq.n	800e354 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e33a:	2201      	movs	r2, #1
 800e33c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e340:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800e344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e346:	9300      	str	r3, [sp, #0]
 800e348:	4613      	mov	r3, r2
 800e34a:	687a      	ldr	r2, [r7, #4]
 800e34c:	68b9      	ldr	r1, [r7, #8]
 800e34e:	68f8      	ldr	r0, [r7, #12]
 800e350:	f000 f840 	bl	800e3d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800e356:	4618      	mov	r0, r3
 800e358:	3730      	adds	r7, #48	@ 0x30
 800e35a:	46bd      	mov	sp, r7
 800e35c:	bd80      	pop	{r7, pc}

0800e35e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e35e:	b580      	push	{r7, lr}
 800e360:	b08a      	sub	sp, #40	@ 0x28
 800e362:	af02      	add	r7, sp, #8
 800e364:	60f8      	str	r0, [r7, #12]
 800e366:	60b9      	str	r1, [r7, #8]
 800e368:	4613      	mov	r3, r2
 800e36a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d10b      	bne.n	800e38a <xQueueGenericCreate+0x2c>
	__asm volatile
 800e372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e376:	f383 8811 	msr	BASEPRI, r3
 800e37a:	f3bf 8f6f 	isb	sy
 800e37e:	f3bf 8f4f 	dsb	sy
 800e382:	613b      	str	r3, [r7, #16]
}
 800e384:	bf00      	nop
 800e386:	bf00      	nop
 800e388:	e7fd      	b.n	800e386 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	68ba      	ldr	r2, [r7, #8]
 800e38e:	fb02 f303 	mul.w	r3, r2, r3
 800e392:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e394:	69fb      	ldr	r3, [r7, #28]
 800e396:	3350      	adds	r3, #80	@ 0x50
 800e398:	4618      	mov	r0, r3
 800e39a:	f002 fb6f 	bl	8010a7c <pvPortMalloc>
 800e39e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e3a0:	69bb      	ldr	r3, [r7, #24]
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d011      	beq.n	800e3ca <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e3a6:	69bb      	ldr	r3, [r7, #24]
 800e3a8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e3aa:	697b      	ldr	r3, [r7, #20]
 800e3ac:	3350      	adds	r3, #80	@ 0x50
 800e3ae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e3b0:	69bb      	ldr	r3, [r7, #24]
 800e3b2:	2200      	movs	r2, #0
 800e3b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e3b8:	79fa      	ldrb	r2, [r7, #7]
 800e3ba:	69bb      	ldr	r3, [r7, #24]
 800e3bc:	9300      	str	r3, [sp, #0]
 800e3be:	4613      	mov	r3, r2
 800e3c0:	697a      	ldr	r2, [r7, #20]
 800e3c2:	68b9      	ldr	r1, [r7, #8]
 800e3c4:	68f8      	ldr	r0, [r7, #12]
 800e3c6:	f000 f805 	bl	800e3d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e3ca:	69bb      	ldr	r3, [r7, #24]
	}
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	3720      	adds	r7, #32
 800e3d0:	46bd      	mov	sp, r7
 800e3d2:	bd80      	pop	{r7, pc}

0800e3d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e3d4:	b580      	push	{r7, lr}
 800e3d6:	b084      	sub	sp, #16
 800e3d8:	af00      	add	r7, sp, #0
 800e3da:	60f8      	str	r0, [r7, #12]
 800e3dc:	60b9      	str	r1, [r7, #8]
 800e3de:	607a      	str	r2, [r7, #4]
 800e3e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e3e2:	68bb      	ldr	r3, [r7, #8]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d103      	bne.n	800e3f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e3e8:	69bb      	ldr	r3, [r7, #24]
 800e3ea:	69ba      	ldr	r2, [r7, #24]
 800e3ec:	601a      	str	r2, [r3, #0]
 800e3ee:	e002      	b.n	800e3f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e3f0:	69bb      	ldr	r3, [r7, #24]
 800e3f2:	687a      	ldr	r2, [r7, #4]
 800e3f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e3f6:	69bb      	ldr	r3, [r7, #24]
 800e3f8:	68fa      	ldr	r2, [r7, #12]
 800e3fa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e3fc:	69bb      	ldr	r3, [r7, #24]
 800e3fe:	68ba      	ldr	r2, [r7, #8]
 800e400:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e402:	2101      	movs	r1, #1
 800e404:	69b8      	ldr	r0, [r7, #24]
 800e406:	f7ff fec3 	bl	800e190 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e40a:	69bb      	ldr	r3, [r7, #24]
 800e40c:	78fa      	ldrb	r2, [r7, #3]
 800e40e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e412:	bf00      	nop
 800e414:	3710      	adds	r7, #16
 800e416:	46bd      	mov	sp, r7
 800e418:	bd80      	pop	{r7, pc}

0800e41a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800e41a:	b580      	push	{r7, lr}
 800e41c:	b082      	sub	sp, #8
 800e41e:	af00      	add	r7, sp, #0
 800e420:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d00e      	beq.n	800e446 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	2200      	movs	r2, #0
 800e42c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	2200      	movs	r2, #0
 800e432:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	2200      	movs	r2, #0
 800e438:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800e43a:	2300      	movs	r3, #0
 800e43c:	2200      	movs	r2, #0
 800e43e:	2100      	movs	r1, #0
 800e440:	6878      	ldr	r0, [r7, #4]
 800e442:	f000 f81d 	bl	800e480 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800e446:	bf00      	nop
 800e448:	3708      	adds	r7, #8
 800e44a:	46bd      	mov	sp, r7
 800e44c:	bd80      	pop	{r7, pc}

0800e44e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800e44e:	b580      	push	{r7, lr}
 800e450:	b086      	sub	sp, #24
 800e452:	af00      	add	r7, sp, #0
 800e454:	4603      	mov	r3, r0
 800e456:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e458:	2301      	movs	r3, #1
 800e45a:	617b      	str	r3, [r7, #20]
 800e45c:	2300      	movs	r3, #0
 800e45e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800e460:	79fb      	ldrb	r3, [r7, #7]
 800e462:	461a      	mov	r2, r3
 800e464:	6939      	ldr	r1, [r7, #16]
 800e466:	6978      	ldr	r0, [r7, #20]
 800e468:	f7ff ff79 	bl	800e35e <xQueueGenericCreate>
 800e46c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e46e:	68f8      	ldr	r0, [r7, #12]
 800e470:	f7ff ffd3 	bl	800e41a <prvInitialiseMutex>

		return xNewQueue;
 800e474:	68fb      	ldr	r3, [r7, #12]
	}
 800e476:	4618      	mov	r0, r3
 800e478:	3718      	adds	r7, #24
 800e47a:	46bd      	mov	sp, r7
 800e47c:	bd80      	pop	{r7, pc}
	...

0800e480 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b08e      	sub	sp, #56	@ 0x38
 800e484:	af00      	add	r7, sp, #0
 800e486:	60f8      	str	r0, [r7, #12]
 800e488:	60b9      	str	r1, [r7, #8]
 800e48a:	607a      	str	r2, [r7, #4]
 800e48c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e48e:	2300      	movs	r3, #0
 800e490:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800e496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d10b      	bne.n	800e4b4 <xQueueGenericSend+0x34>
	__asm volatile
 800e49c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4a0:	f383 8811 	msr	BASEPRI, r3
 800e4a4:	f3bf 8f6f 	isb	sy
 800e4a8:	f3bf 8f4f 	dsb	sy
 800e4ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e4ae:	bf00      	nop
 800e4b0:	bf00      	nop
 800e4b2:	e7fd      	b.n	800e4b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e4b4:	68bb      	ldr	r3, [r7, #8]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d103      	bne.n	800e4c2 <xQueueGenericSend+0x42>
 800e4ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d101      	bne.n	800e4c6 <xQueueGenericSend+0x46>
 800e4c2:	2301      	movs	r3, #1
 800e4c4:	e000      	b.n	800e4c8 <xQueueGenericSend+0x48>
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d10b      	bne.n	800e4e4 <xQueueGenericSend+0x64>
	__asm volatile
 800e4cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4d0:	f383 8811 	msr	BASEPRI, r3
 800e4d4:	f3bf 8f6f 	isb	sy
 800e4d8:	f3bf 8f4f 	dsb	sy
 800e4dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e4de:	bf00      	nop
 800e4e0:	bf00      	nop
 800e4e2:	e7fd      	b.n	800e4e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e4e4:	683b      	ldr	r3, [r7, #0]
 800e4e6:	2b02      	cmp	r3, #2
 800e4e8:	d103      	bne.n	800e4f2 <xQueueGenericSend+0x72>
 800e4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4ee:	2b01      	cmp	r3, #1
 800e4f0:	d101      	bne.n	800e4f6 <xQueueGenericSend+0x76>
 800e4f2:	2301      	movs	r3, #1
 800e4f4:	e000      	b.n	800e4f8 <xQueueGenericSend+0x78>
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d10b      	bne.n	800e514 <xQueueGenericSend+0x94>
	__asm volatile
 800e4fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e500:	f383 8811 	msr	BASEPRI, r3
 800e504:	f3bf 8f6f 	isb	sy
 800e508:	f3bf 8f4f 	dsb	sy
 800e50c:	623b      	str	r3, [r7, #32]
}
 800e50e:	bf00      	nop
 800e510:	bf00      	nop
 800e512:	e7fd      	b.n	800e510 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e514:	f001 fb24 	bl	800fb60 <xTaskGetSchedulerState>
 800e518:	4603      	mov	r3, r0
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d102      	bne.n	800e524 <xQueueGenericSend+0xa4>
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d101      	bne.n	800e528 <xQueueGenericSend+0xa8>
 800e524:	2301      	movs	r3, #1
 800e526:	e000      	b.n	800e52a <xQueueGenericSend+0xaa>
 800e528:	2300      	movs	r3, #0
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d10b      	bne.n	800e546 <xQueueGenericSend+0xc6>
	__asm volatile
 800e52e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e532:	f383 8811 	msr	BASEPRI, r3
 800e536:	f3bf 8f6f 	isb	sy
 800e53a:	f3bf 8f4f 	dsb	sy
 800e53e:	61fb      	str	r3, [r7, #28]
}
 800e540:	bf00      	nop
 800e542:	bf00      	nop
 800e544:	e7fd      	b.n	800e542 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e546:	f002 f977 	bl	8010838 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e54a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e54c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e54e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e552:	429a      	cmp	r2, r3
 800e554:	d302      	bcc.n	800e55c <xQueueGenericSend+0xdc>
 800e556:	683b      	ldr	r3, [r7, #0]
 800e558:	2b02      	cmp	r3, #2
 800e55a:	d129      	bne.n	800e5b0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e55c:	683a      	ldr	r2, [r7, #0]
 800e55e:	68b9      	ldr	r1, [r7, #8]
 800e560:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e562:	f000 fb37 	bl	800ebd4 <prvCopyDataToQueue>
 800e566:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e56a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d010      	beq.n	800e592 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e572:	3324      	adds	r3, #36	@ 0x24
 800e574:	4618      	mov	r0, r3
 800e576:	f001 f92d 	bl	800f7d4 <xTaskRemoveFromEventList>
 800e57a:	4603      	mov	r3, r0
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d013      	beq.n	800e5a8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e580:	4b3f      	ldr	r3, [pc, #252]	@ (800e680 <xQueueGenericSend+0x200>)
 800e582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e586:	601a      	str	r2, [r3, #0]
 800e588:	f3bf 8f4f 	dsb	sy
 800e58c:	f3bf 8f6f 	isb	sy
 800e590:	e00a      	b.n	800e5a8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e594:	2b00      	cmp	r3, #0
 800e596:	d007      	beq.n	800e5a8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e598:	4b39      	ldr	r3, [pc, #228]	@ (800e680 <xQueueGenericSend+0x200>)
 800e59a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e59e:	601a      	str	r2, [r3, #0]
 800e5a0:	f3bf 8f4f 	dsb	sy
 800e5a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e5a8:	f002 f978 	bl	801089c <vPortExitCritical>
				return pdPASS;
 800e5ac:	2301      	movs	r3, #1
 800e5ae:	e063      	b.n	800e678 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d103      	bne.n	800e5be <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e5b6:	f002 f971 	bl	801089c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	e05c      	b.n	800e678 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e5be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d106      	bne.n	800e5d2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e5c4:	f107 0314 	add.w	r3, r7, #20
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	f001 f967 	bl	800f89c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e5ce:	2301      	movs	r3, #1
 800e5d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e5d2:	f002 f963 	bl	801089c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e5d6:	f000 fecf 	bl	800f378 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e5da:	f002 f92d 	bl	8010838 <vPortEnterCritical>
 800e5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e5e4:	b25b      	sxtb	r3, r3
 800e5e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5ea:	d103      	bne.n	800e5f4 <xQueueGenericSend+0x174>
 800e5ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5ee:	2200      	movs	r2, #0
 800e5f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e5f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e5fa:	b25b      	sxtb	r3, r3
 800e5fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e600:	d103      	bne.n	800e60a <xQueueGenericSend+0x18a>
 800e602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e604:	2200      	movs	r2, #0
 800e606:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e60a:	f002 f947 	bl	801089c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e60e:	1d3a      	adds	r2, r7, #4
 800e610:	f107 0314 	add.w	r3, r7, #20
 800e614:	4611      	mov	r1, r2
 800e616:	4618      	mov	r0, r3
 800e618:	f001 f956 	bl	800f8c8 <xTaskCheckForTimeOut>
 800e61c:	4603      	mov	r3, r0
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d124      	bne.n	800e66c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e622:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e624:	f000 fbce 	bl	800edc4 <prvIsQueueFull>
 800e628:	4603      	mov	r3, r0
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d018      	beq.n	800e660 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e62e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e630:	3310      	adds	r3, #16
 800e632:	687a      	ldr	r2, [r7, #4]
 800e634:	4611      	mov	r1, r2
 800e636:	4618      	mov	r0, r3
 800e638:	f001 f87a 	bl	800f730 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e63c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e63e:	f000 fb59 	bl	800ecf4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e642:	f000 fea7 	bl	800f394 <xTaskResumeAll>
 800e646:	4603      	mov	r3, r0
 800e648:	2b00      	cmp	r3, #0
 800e64a:	f47f af7c 	bne.w	800e546 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800e64e:	4b0c      	ldr	r3, [pc, #48]	@ (800e680 <xQueueGenericSend+0x200>)
 800e650:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e654:	601a      	str	r2, [r3, #0]
 800e656:	f3bf 8f4f 	dsb	sy
 800e65a:	f3bf 8f6f 	isb	sy
 800e65e:	e772      	b.n	800e546 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e660:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e662:	f000 fb47 	bl	800ecf4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e666:	f000 fe95 	bl	800f394 <xTaskResumeAll>
 800e66a:	e76c      	b.n	800e546 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e66c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e66e:	f000 fb41 	bl	800ecf4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e672:	f000 fe8f 	bl	800f394 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e676:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e678:	4618      	mov	r0, r3
 800e67a:	3738      	adds	r7, #56	@ 0x38
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}
 800e680:	e000ed04 	.word	0xe000ed04

0800e684 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e684:	b580      	push	{r7, lr}
 800e686:	b090      	sub	sp, #64	@ 0x40
 800e688:	af00      	add	r7, sp, #0
 800e68a:	60f8      	str	r0, [r7, #12]
 800e68c:	60b9      	str	r1, [r7, #8]
 800e68e:	607a      	str	r2, [r7, #4]
 800e690:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800e696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d10b      	bne.n	800e6b4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800e69c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6a0:	f383 8811 	msr	BASEPRI, r3
 800e6a4:	f3bf 8f6f 	isb	sy
 800e6a8:	f3bf 8f4f 	dsb	sy
 800e6ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e6ae:	bf00      	nop
 800e6b0:	bf00      	nop
 800e6b2:	e7fd      	b.n	800e6b0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e6b4:	68bb      	ldr	r3, [r7, #8]
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d103      	bne.n	800e6c2 <xQueueGenericSendFromISR+0x3e>
 800e6ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d101      	bne.n	800e6c6 <xQueueGenericSendFromISR+0x42>
 800e6c2:	2301      	movs	r3, #1
 800e6c4:	e000      	b.n	800e6c8 <xQueueGenericSendFromISR+0x44>
 800e6c6:	2300      	movs	r3, #0
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d10b      	bne.n	800e6e4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800e6cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6d0:	f383 8811 	msr	BASEPRI, r3
 800e6d4:	f3bf 8f6f 	isb	sy
 800e6d8:	f3bf 8f4f 	dsb	sy
 800e6dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e6de:	bf00      	nop
 800e6e0:	bf00      	nop
 800e6e2:	e7fd      	b.n	800e6e0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e6e4:	683b      	ldr	r3, [r7, #0]
 800e6e6:	2b02      	cmp	r3, #2
 800e6e8:	d103      	bne.n	800e6f2 <xQueueGenericSendFromISR+0x6e>
 800e6ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e6ee:	2b01      	cmp	r3, #1
 800e6f0:	d101      	bne.n	800e6f6 <xQueueGenericSendFromISR+0x72>
 800e6f2:	2301      	movs	r3, #1
 800e6f4:	e000      	b.n	800e6f8 <xQueueGenericSendFromISR+0x74>
 800e6f6:	2300      	movs	r3, #0
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d10b      	bne.n	800e714 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800e6fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e700:	f383 8811 	msr	BASEPRI, r3
 800e704:	f3bf 8f6f 	isb	sy
 800e708:	f3bf 8f4f 	dsb	sy
 800e70c:	623b      	str	r3, [r7, #32]
}
 800e70e:	bf00      	nop
 800e710:	bf00      	nop
 800e712:	e7fd      	b.n	800e710 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e714:	f002 f970 	bl	80109f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e718:	f3ef 8211 	mrs	r2, BASEPRI
 800e71c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e720:	f383 8811 	msr	BASEPRI, r3
 800e724:	f3bf 8f6f 	isb	sy
 800e728:	f3bf 8f4f 	dsb	sy
 800e72c:	61fa      	str	r2, [r7, #28]
 800e72e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e730:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e732:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e736:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e73a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e73c:	429a      	cmp	r2, r3
 800e73e:	d302      	bcc.n	800e746 <xQueueGenericSendFromISR+0xc2>
 800e740:	683b      	ldr	r3, [r7, #0]
 800e742:	2b02      	cmp	r3, #2
 800e744:	d12f      	bne.n	800e7a6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e748:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e74c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e754:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e756:	683a      	ldr	r2, [r7, #0]
 800e758:	68b9      	ldr	r1, [r7, #8]
 800e75a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e75c:	f000 fa3a 	bl	800ebd4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e760:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800e764:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e768:	d112      	bne.n	800e790 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e76a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e76c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d016      	beq.n	800e7a0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e774:	3324      	adds	r3, #36	@ 0x24
 800e776:	4618      	mov	r0, r3
 800e778:	f001 f82c 	bl	800f7d4 <xTaskRemoveFromEventList>
 800e77c:	4603      	mov	r3, r0
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d00e      	beq.n	800e7a0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d00b      	beq.n	800e7a0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	2201      	movs	r2, #1
 800e78c:	601a      	str	r2, [r3, #0]
 800e78e:	e007      	b.n	800e7a0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e790:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e794:	3301      	adds	r3, #1
 800e796:	b2db      	uxtb	r3, r3
 800e798:	b25a      	sxtb	r2, r3
 800e79a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e79c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800e7a0:	2301      	movs	r3, #1
 800e7a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800e7a4:	e001      	b.n	800e7aa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e7aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7ac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e7ae:	697b      	ldr	r3, [r7, #20]
 800e7b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e7b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e7b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	3740      	adds	r7, #64	@ 0x40
 800e7bc:	46bd      	mov	sp, r7
 800e7be:	bd80      	pop	{r7, pc}

0800e7c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b08c      	sub	sp, #48	@ 0x30
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	60f8      	str	r0, [r7, #12]
 800e7c8:	60b9      	str	r1, [r7, #8]
 800e7ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e7d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d10b      	bne.n	800e7f2 <xQueueReceive+0x32>
	__asm volatile
 800e7da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7de:	f383 8811 	msr	BASEPRI, r3
 800e7e2:	f3bf 8f6f 	isb	sy
 800e7e6:	f3bf 8f4f 	dsb	sy
 800e7ea:	623b      	str	r3, [r7, #32]
}
 800e7ec:	bf00      	nop
 800e7ee:	bf00      	nop
 800e7f0:	e7fd      	b.n	800e7ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e7f2:	68bb      	ldr	r3, [r7, #8]
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d103      	bne.n	800e800 <xQueueReceive+0x40>
 800e7f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d101      	bne.n	800e804 <xQueueReceive+0x44>
 800e800:	2301      	movs	r3, #1
 800e802:	e000      	b.n	800e806 <xQueueReceive+0x46>
 800e804:	2300      	movs	r3, #0
 800e806:	2b00      	cmp	r3, #0
 800e808:	d10b      	bne.n	800e822 <xQueueReceive+0x62>
	__asm volatile
 800e80a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e80e:	f383 8811 	msr	BASEPRI, r3
 800e812:	f3bf 8f6f 	isb	sy
 800e816:	f3bf 8f4f 	dsb	sy
 800e81a:	61fb      	str	r3, [r7, #28]
}
 800e81c:	bf00      	nop
 800e81e:	bf00      	nop
 800e820:	e7fd      	b.n	800e81e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e822:	f001 f99d 	bl	800fb60 <xTaskGetSchedulerState>
 800e826:	4603      	mov	r3, r0
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d102      	bne.n	800e832 <xQueueReceive+0x72>
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d101      	bne.n	800e836 <xQueueReceive+0x76>
 800e832:	2301      	movs	r3, #1
 800e834:	e000      	b.n	800e838 <xQueueReceive+0x78>
 800e836:	2300      	movs	r3, #0
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d10b      	bne.n	800e854 <xQueueReceive+0x94>
	__asm volatile
 800e83c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e840:	f383 8811 	msr	BASEPRI, r3
 800e844:	f3bf 8f6f 	isb	sy
 800e848:	f3bf 8f4f 	dsb	sy
 800e84c:	61bb      	str	r3, [r7, #24]
}
 800e84e:	bf00      	nop
 800e850:	bf00      	nop
 800e852:	e7fd      	b.n	800e850 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e854:	f001 fff0 	bl	8010838 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e85a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e85c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e860:	2b00      	cmp	r3, #0
 800e862:	d01f      	beq.n	800e8a4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e864:	68b9      	ldr	r1, [r7, #8]
 800e866:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e868:	f000 fa1e 	bl	800eca8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e86c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e86e:	1e5a      	subs	r2, r3, #1
 800e870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e872:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e876:	691b      	ldr	r3, [r3, #16]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d00f      	beq.n	800e89c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e87c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e87e:	3310      	adds	r3, #16
 800e880:	4618      	mov	r0, r3
 800e882:	f000 ffa7 	bl	800f7d4 <xTaskRemoveFromEventList>
 800e886:	4603      	mov	r3, r0
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d007      	beq.n	800e89c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e88c:	4b3c      	ldr	r3, [pc, #240]	@ (800e980 <xQueueReceive+0x1c0>)
 800e88e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e892:	601a      	str	r2, [r3, #0]
 800e894:	f3bf 8f4f 	dsb	sy
 800e898:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e89c:	f001 fffe 	bl	801089c <vPortExitCritical>
				return pdPASS;
 800e8a0:	2301      	movs	r3, #1
 800e8a2:	e069      	b.n	800e978 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d103      	bne.n	800e8b2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e8aa:	f001 fff7 	bl	801089c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	e062      	b.n	800e978 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e8b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d106      	bne.n	800e8c6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e8b8:	f107 0310 	add.w	r3, r7, #16
 800e8bc:	4618      	mov	r0, r3
 800e8be:	f000 ffed 	bl	800f89c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e8c2:	2301      	movs	r3, #1
 800e8c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e8c6:	f001 ffe9 	bl	801089c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e8ca:	f000 fd55 	bl	800f378 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e8ce:	f001 ffb3 	bl	8010838 <vPortEnterCritical>
 800e8d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e8d8:	b25b      	sxtb	r3, r3
 800e8da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8de:	d103      	bne.n	800e8e8 <xQueueReceive+0x128>
 800e8e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8e2:	2200      	movs	r2, #0
 800e8e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e8e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e8ee:	b25b      	sxtb	r3, r3
 800e8f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8f4:	d103      	bne.n	800e8fe <xQueueReceive+0x13e>
 800e8f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8f8:	2200      	movs	r2, #0
 800e8fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e8fe:	f001 ffcd 	bl	801089c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e902:	1d3a      	adds	r2, r7, #4
 800e904:	f107 0310 	add.w	r3, r7, #16
 800e908:	4611      	mov	r1, r2
 800e90a:	4618      	mov	r0, r3
 800e90c:	f000 ffdc 	bl	800f8c8 <xTaskCheckForTimeOut>
 800e910:	4603      	mov	r3, r0
 800e912:	2b00      	cmp	r3, #0
 800e914:	d123      	bne.n	800e95e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e916:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e918:	f000 fa3e 	bl	800ed98 <prvIsQueueEmpty>
 800e91c:	4603      	mov	r3, r0
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d017      	beq.n	800e952 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e924:	3324      	adds	r3, #36	@ 0x24
 800e926:	687a      	ldr	r2, [r7, #4]
 800e928:	4611      	mov	r1, r2
 800e92a:	4618      	mov	r0, r3
 800e92c:	f000 ff00 	bl	800f730 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e930:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e932:	f000 f9df 	bl	800ecf4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e936:	f000 fd2d 	bl	800f394 <xTaskResumeAll>
 800e93a:	4603      	mov	r3, r0
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d189      	bne.n	800e854 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800e940:	4b0f      	ldr	r3, [pc, #60]	@ (800e980 <xQueueReceive+0x1c0>)
 800e942:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e946:	601a      	str	r2, [r3, #0]
 800e948:	f3bf 8f4f 	dsb	sy
 800e94c:	f3bf 8f6f 	isb	sy
 800e950:	e780      	b.n	800e854 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e952:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e954:	f000 f9ce 	bl	800ecf4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e958:	f000 fd1c 	bl	800f394 <xTaskResumeAll>
 800e95c:	e77a      	b.n	800e854 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e95e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e960:	f000 f9c8 	bl	800ecf4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e964:	f000 fd16 	bl	800f394 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e968:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e96a:	f000 fa15 	bl	800ed98 <prvIsQueueEmpty>
 800e96e:	4603      	mov	r3, r0
 800e970:	2b00      	cmp	r3, #0
 800e972:	f43f af6f 	beq.w	800e854 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e976:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e978:	4618      	mov	r0, r3
 800e97a:	3730      	adds	r7, #48	@ 0x30
 800e97c:	46bd      	mov	sp, r7
 800e97e:	bd80      	pop	{r7, pc}
 800e980:	e000ed04 	.word	0xe000ed04

0800e984 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800e984:	b580      	push	{r7, lr}
 800e986:	b08e      	sub	sp, #56	@ 0x38
 800e988:	af00      	add	r7, sp, #0
 800e98a:	6078      	str	r0, [r7, #4]
 800e98c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800e98e:	2300      	movs	r3, #0
 800e990:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800e996:	2300      	movs	r3, #0
 800e998:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e99a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d10b      	bne.n	800e9b8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800e9a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9a4:	f383 8811 	msr	BASEPRI, r3
 800e9a8:	f3bf 8f6f 	isb	sy
 800e9ac:	f3bf 8f4f 	dsb	sy
 800e9b0:	623b      	str	r3, [r7, #32]
}
 800e9b2:	bf00      	nop
 800e9b4:	bf00      	nop
 800e9b6:	e7fd      	b.n	800e9b4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e9b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d00b      	beq.n	800e9d8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800e9c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9c4:	f383 8811 	msr	BASEPRI, r3
 800e9c8:	f3bf 8f6f 	isb	sy
 800e9cc:	f3bf 8f4f 	dsb	sy
 800e9d0:	61fb      	str	r3, [r7, #28]
}
 800e9d2:	bf00      	nop
 800e9d4:	bf00      	nop
 800e9d6:	e7fd      	b.n	800e9d4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e9d8:	f001 f8c2 	bl	800fb60 <xTaskGetSchedulerState>
 800e9dc:	4603      	mov	r3, r0
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d102      	bne.n	800e9e8 <xQueueSemaphoreTake+0x64>
 800e9e2:	683b      	ldr	r3, [r7, #0]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d101      	bne.n	800e9ec <xQueueSemaphoreTake+0x68>
 800e9e8:	2301      	movs	r3, #1
 800e9ea:	e000      	b.n	800e9ee <xQueueSemaphoreTake+0x6a>
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d10b      	bne.n	800ea0a <xQueueSemaphoreTake+0x86>
	__asm volatile
 800e9f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9f6:	f383 8811 	msr	BASEPRI, r3
 800e9fa:	f3bf 8f6f 	isb	sy
 800e9fe:	f3bf 8f4f 	dsb	sy
 800ea02:	61bb      	str	r3, [r7, #24]
}
 800ea04:	bf00      	nop
 800ea06:	bf00      	nop
 800ea08:	e7fd      	b.n	800ea06 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ea0a:	f001 ff15 	bl	8010838 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ea0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea12:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ea14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d024      	beq.n	800ea64 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ea1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea1c:	1e5a      	subs	r2, r3, #1
 800ea1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea20:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ea22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d104      	bne.n	800ea34 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ea2a:	f001 fa13 	bl	800fe54 <pvTaskIncrementMutexHeldCount>
 800ea2e:	4602      	mov	r2, r0
 800ea30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea32:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ea34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea36:	691b      	ldr	r3, [r3, #16]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d00f      	beq.n	800ea5c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ea3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea3e:	3310      	adds	r3, #16
 800ea40:	4618      	mov	r0, r3
 800ea42:	f000 fec7 	bl	800f7d4 <xTaskRemoveFromEventList>
 800ea46:	4603      	mov	r3, r0
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d007      	beq.n	800ea5c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ea4c:	4b54      	ldr	r3, [pc, #336]	@ (800eba0 <xQueueSemaphoreTake+0x21c>)
 800ea4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea52:	601a      	str	r2, [r3, #0]
 800ea54:	f3bf 8f4f 	dsb	sy
 800ea58:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ea5c:	f001 ff1e 	bl	801089c <vPortExitCritical>
				return pdPASS;
 800ea60:	2301      	movs	r3, #1
 800ea62:	e098      	b.n	800eb96 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ea64:	683b      	ldr	r3, [r7, #0]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d112      	bne.n	800ea90 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ea6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d00b      	beq.n	800ea88 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800ea70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea74:	f383 8811 	msr	BASEPRI, r3
 800ea78:	f3bf 8f6f 	isb	sy
 800ea7c:	f3bf 8f4f 	dsb	sy
 800ea80:	617b      	str	r3, [r7, #20]
}
 800ea82:	bf00      	nop
 800ea84:	bf00      	nop
 800ea86:	e7fd      	b.n	800ea84 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ea88:	f001 ff08 	bl	801089c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ea8c:	2300      	movs	r3, #0
 800ea8e:	e082      	b.n	800eb96 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ea90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d106      	bne.n	800eaa4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ea96:	f107 030c 	add.w	r3, r7, #12
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	f000 fefe 	bl	800f89c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800eaa0:	2301      	movs	r3, #1
 800eaa2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800eaa4:	f001 fefa 	bl	801089c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800eaa8:	f000 fc66 	bl	800f378 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800eaac:	f001 fec4 	bl	8010838 <vPortEnterCritical>
 800eab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eab2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800eab6:	b25b      	sxtb	r3, r3
 800eab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eabc:	d103      	bne.n	800eac6 <xQueueSemaphoreTake+0x142>
 800eabe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eac0:	2200      	movs	r2, #0
 800eac2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800eac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eac8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800eacc:	b25b      	sxtb	r3, r3
 800eace:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ead2:	d103      	bne.n	800eadc <xQueueSemaphoreTake+0x158>
 800ead4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ead6:	2200      	movs	r2, #0
 800ead8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eadc:	f001 fede 	bl	801089c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800eae0:	463a      	mov	r2, r7
 800eae2:	f107 030c 	add.w	r3, r7, #12
 800eae6:	4611      	mov	r1, r2
 800eae8:	4618      	mov	r0, r3
 800eaea:	f000 feed 	bl	800f8c8 <xTaskCheckForTimeOut>
 800eaee:	4603      	mov	r3, r0
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d132      	bne.n	800eb5a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800eaf4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eaf6:	f000 f94f 	bl	800ed98 <prvIsQueueEmpty>
 800eafa:	4603      	mov	r3, r0
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d026      	beq.n	800eb4e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800eb00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d109      	bne.n	800eb1c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800eb08:	f001 fe96 	bl	8010838 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800eb0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb0e:	689b      	ldr	r3, [r3, #8]
 800eb10:	4618      	mov	r0, r3
 800eb12:	f001 f843 	bl	800fb9c <xTaskPriorityInherit>
 800eb16:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800eb18:	f001 fec0 	bl	801089c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800eb1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb1e:	3324      	adds	r3, #36	@ 0x24
 800eb20:	683a      	ldr	r2, [r7, #0]
 800eb22:	4611      	mov	r1, r2
 800eb24:	4618      	mov	r0, r3
 800eb26:	f000 fe03 	bl	800f730 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800eb2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eb2c:	f000 f8e2 	bl	800ecf4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800eb30:	f000 fc30 	bl	800f394 <xTaskResumeAll>
 800eb34:	4603      	mov	r3, r0
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	f47f af67 	bne.w	800ea0a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800eb3c:	4b18      	ldr	r3, [pc, #96]	@ (800eba0 <xQueueSemaphoreTake+0x21c>)
 800eb3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eb42:	601a      	str	r2, [r3, #0]
 800eb44:	f3bf 8f4f 	dsb	sy
 800eb48:	f3bf 8f6f 	isb	sy
 800eb4c:	e75d      	b.n	800ea0a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800eb4e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eb50:	f000 f8d0 	bl	800ecf4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800eb54:	f000 fc1e 	bl	800f394 <xTaskResumeAll>
 800eb58:	e757      	b.n	800ea0a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800eb5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eb5c:	f000 f8ca 	bl	800ecf4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800eb60:	f000 fc18 	bl	800f394 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800eb64:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eb66:	f000 f917 	bl	800ed98 <prvIsQueueEmpty>
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	f43f af4c 	beq.w	800ea0a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800eb72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d00d      	beq.n	800eb94 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800eb78:	f001 fe5e 	bl	8010838 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800eb7c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eb7e:	f000 f811 	bl	800eba4 <prvGetDisinheritPriorityAfterTimeout>
 800eb82:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800eb84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb86:	689b      	ldr	r3, [r3, #8]
 800eb88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	f001 f8de 	bl	800fd4c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800eb90:	f001 fe84 	bl	801089c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800eb94:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800eb96:	4618      	mov	r0, r3
 800eb98:	3738      	adds	r7, #56	@ 0x38
 800eb9a:	46bd      	mov	sp, r7
 800eb9c:	bd80      	pop	{r7, pc}
 800eb9e:	bf00      	nop
 800eba0:	e000ed04 	.word	0xe000ed04

0800eba4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800eba4:	b480      	push	{r7}
 800eba6:	b085      	sub	sp, #20
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d006      	beq.n	800ebc2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800ebbe:	60fb      	str	r3, [r7, #12]
 800ebc0:	e001      	b.n	800ebc6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ebc2:	2300      	movs	r3, #0
 800ebc4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ebc6:	68fb      	ldr	r3, [r7, #12]
	}
 800ebc8:	4618      	mov	r0, r3
 800ebca:	3714      	adds	r7, #20
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd2:	4770      	bx	lr

0800ebd4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b086      	sub	sp, #24
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	60f8      	str	r0, [r7, #12]
 800ebdc:	60b9      	str	r1, [r7, #8]
 800ebde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ebe0:	2300      	movs	r3, #0
 800ebe2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebe8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d10d      	bne.n	800ec0e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d14d      	bne.n	800ec96 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	689b      	ldr	r3, [r3, #8]
 800ebfe:	4618      	mov	r0, r3
 800ec00:	f001 f834 	bl	800fc6c <xTaskPriorityDisinherit>
 800ec04:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	2200      	movs	r2, #0
 800ec0a:	609a      	str	r2, [r3, #8]
 800ec0c:	e043      	b.n	800ec96 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d119      	bne.n	800ec48 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	6858      	ldr	r0, [r3, #4]
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec1c:	461a      	mov	r2, r3
 800ec1e:	68b9      	ldr	r1, [r7, #8]
 800ec20:	f003 f939 	bl	8011e96 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	685a      	ldr	r2, [r3, #4]
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec2c:	441a      	add	r2, r3
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	685a      	ldr	r2, [r3, #4]
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	689b      	ldr	r3, [r3, #8]
 800ec3a:	429a      	cmp	r2, r3
 800ec3c:	d32b      	bcc.n	800ec96 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	681a      	ldr	r2, [r3, #0]
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	605a      	str	r2, [r3, #4]
 800ec46:	e026      	b.n	800ec96 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	68d8      	ldr	r0, [r3, #12]
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec50:	461a      	mov	r2, r3
 800ec52:	68b9      	ldr	r1, [r7, #8]
 800ec54:	f003 f91f 	bl	8011e96 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	68da      	ldr	r2, [r3, #12]
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec60:	425b      	negs	r3, r3
 800ec62:	441a      	add	r2, r3
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	68da      	ldr	r2, [r3, #12]
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	429a      	cmp	r2, r3
 800ec72:	d207      	bcs.n	800ec84 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	689a      	ldr	r2, [r3, #8]
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec7c:	425b      	negs	r3, r3
 800ec7e:	441a      	add	r2, r3
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	2b02      	cmp	r3, #2
 800ec88:	d105      	bne.n	800ec96 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ec8a:	693b      	ldr	r3, [r7, #16]
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d002      	beq.n	800ec96 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ec90:	693b      	ldr	r3, [r7, #16]
 800ec92:	3b01      	subs	r3, #1
 800ec94:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ec96:	693b      	ldr	r3, [r7, #16]
 800ec98:	1c5a      	adds	r2, r3, #1
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ec9e:	697b      	ldr	r3, [r7, #20]
}
 800eca0:	4618      	mov	r0, r3
 800eca2:	3718      	adds	r7, #24
 800eca4:	46bd      	mov	sp, r7
 800eca6:	bd80      	pop	{r7, pc}

0800eca8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800eca8:	b580      	push	{r7, lr}
 800ecaa:	b082      	sub	sp, #8
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	6078      	str	r0, [r7, #4]
 800ecb0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d018      	beq.n	800ecec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	68da      	ldr	r2, [r3, #12]
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ecc2:	441a      	add	r2, r3
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	68da      	ldr	r2, [r3, #12]
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	689b      	ldr	r3, [r3, #8]
 800ecd0:	429a      	cmp	r2, r3
 800ecd2:	d303      	bcc.n	800ecdc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	681a      	ldr	r2, [r3, #0]
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	68d9      	ldr	r1, [r3, #12]
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ece4:	461a      	mov	r2, r3
 800ece6:	6838      	ldr	r0, [r7, #0]
 800ece8:	f003 f8d5 	bl	8011e96 <memcpy>
	}
}
 800ecec:	bf00      	nop
 800ecee:	3708      	adds	r7, #8
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	bd80      	pop	{r7, pc}

0800ecf4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ecf4:	b580      	push	{r7, lr}
 800ecf6:	b084      	sub	sp, #16
 800ecf8:	af00      	add	r7, sp, #0
 800ecfa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ecfc:	f001 fd9c 	bl	8010838 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ed06:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ed08:	e011      	b.n	800ed2e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d012      	beq.n	800ed38 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	3324      	adds	r3, #36	@ 0x24
 800ed16:	4618      	mov	r0, r3
 800ed18:	f000 fd5c 	bl	800f7d4 <xTaskRemoveFromEventList>
 800ed1c:	4603      	mov	r3, r0
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d001      	beq.n	800ed26 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ed22:	f000 fe35 	bl	800f990 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ed26:	7bfb      	ldrb	r3, [r7, #15]
 800ed28:	3b01      	subs	r3, #1
 800ed2a:	b2db      	uxtb	r3, r3
 800ed2c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ed2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	dce9      	bgt.n	800ed0a <prvUnlockQueue+0x16>
 800ed36:	e000      	b.n	800ed3a <prvUnlockQueue+0x46>
					break;
 800ed38:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	22ff      	movs	r2, #255	@ 0xff
 800ed3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ed42:	f001 fdab 	bl	801089c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ed46:	f001 fd77 	bl	8010838 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ed50:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ed52:	e011      	b.n	800ed78 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	691b      	ldr	r3, [r3, #16]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d012      	beq.n	800ed82 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	3310      	adds	r3, #16
 800ed60:	4618      	mov	r0, r3
 800ed62:	f000 fd37 	bl	800f7d4 <xTaskRemoveFromEventList>
 800ed66:	4603      	mov	r3, r0
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d001      	beq.n	800ed70 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ed6c:	f000 fe10 	bl	800f990 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ed70:	7bbb      	ldrb	r3, [r7, #14]
 800ed72:	3b01      	subs	r3, #1
 800ed74:	b2db      	uxtb	r3, r3
 800ed76:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ed78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	dce9      	bgt.n	800ed54 <prvUnlockQueue+0x60>
 800ed80:	e000      	b.n	800ed84 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ed82:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	22ff      	movs	r2, #255	@ 0xff
 800ed88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ed8c:	f001 fd86 	bl	801089c <vPortExitCritical>
}
 800ed90:	bf00      	nop
 800ed92:	3710      	adds	r7, #16
 800ed94:	46bd      	mov	sp, r7
 800ed96:	bd80      	pop	{r7, pc}

0800ed98 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ed98:	b580      	push	{r7, lr}
 800ed9a:	b084      	sub	sp, #16
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800eda0:	f001 fd4a 	bl	8010838 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d102      	bne.n	800edb2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800edac:	2301      	movs	r3, #1
 800edae:	60fb      	str	r3, [r7, #12]
 800edb0:	e001      	b.n	800edb6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800edb2:	2300      	movs	r3, #0
 800edb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800edb6:	f001 fd71 	bl	801089c <vPortExitCritical>

	return xReturn;
 800edba:	68fb      	ldr	r3, [r7, #12]
}
 800edbc:	4618      	mov	r0, r3
 800edbe:	3710      	adds	r7, #16
 800edc0:	46bd      	mov	sp, r7
 800edc2:	bd80      	pop	{r7, pc}

0800edc4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800edc4:	b580      	push	{r7, lr}
 800edc6:	b084      	sub	sp, #16
 800edc8:	af00      	add	r7, sp, #0
 800edca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800edcc:	f001 fd34 	bl	8010838 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edd8:	429a      	cmp	r2, r3
 800edda:	d102      	bne.n	800ede2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800eddc:	2301      	movs	r3, #1
 800edde:	60fb      	str	r3, [r7, #12]
 800ede0:	e001      	b.n	800ede6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ede2:	2300      	movs	r3, #0
 800ede4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ede6:	f001 fd59 	bl	801089c <vPortExitCritical>

	return xReturn;
 800edea:	68fb      	ldr	r3, [r7, #12]
}
 800edec:	4618      	mov	r0, r3
 800edee:	3710      	adds	r7, #16
 800edf0:	46bd      	mov	sp, r7
 800edf2:	bd80      	pop	{r7, pc}

0800edf4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800edf4:	b480      	push	{r7}
 800edf6:	b085      	sub	sp, #20
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	6078      	str	r0, [r7, #4]
 800edfc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800edfe:	2300      	movs	r3, #0
 800ee00:	60fb      	str	r3, [r7, #12]
 800ee02:	e014      	b.n	800ee2e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ee04:	4a0f      	ldr	r2, [pc, #60]	@ (800ee44 <vQueueAddToRegistry+0x50>)
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d10b      	bne.n	800ee28 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ee10:	490c      	ldr	r1, [pc, #48]	@ (800ee44 <vQueueAddToRegistry+0x50>)
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	683a      	ldr	r2, [r7, #0]
 800ee16:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ee1a:	4a0a      	ldr	r2, [pc, #40]	@ (800ee44 <vQueueAddToRegistry+0x50>)
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	00db      	lsls	r3, r3, #3
 800ee20:	4413      	add	r3, r2
 800ee22:	687a      	ldr	r2, [r7, #4]
 800ee24:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ee26:	e006      	b.n	800ee36 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	3301      	adds	r3, #1
 800ee2c:	60fb      	str	r3, [r7, #12]
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	2b07      	cmp	r3, #7
 800ee32:	d9e7      	bls.n	800ee04 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ee34:	bf00      	nop
 800ee36:	bf00      	nop
 800ee38:	3714      	adds	r7, #20
 800ee3a:	46bd      	mov	sp, r7
 800ee3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee40:	4770      	bx	lr
 800ee42:	bf00      	nop
 800ee44:	2000465c 	.word	0x2000465c

0800ee48 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ee48:	b580      	push	{r7, lr}
 800ee4a:	b086      	sub	sp, #24
 800ee4c:	af00      	add	r7, sp, #0
 800ee4e:	60f8      	str	r0, [r7, #12]
 800ee50:	60b9      	str	r1, [r7, #8]
 800ee52:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ee58:	f001 fcee 	bl	8010838 <vPortEnterCritical>
 800ee5c:	697b      	ldr	r3, [r7, #20]
 800ee5e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ee62:	b25b      	sxtb	r3, r3
 800ee64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee68:	d103      	bne.n	800ee72 <vQueueWaitForMessageRestricted+0x2a>
 800ee6a:	697b      	ldr	r3, [r7, #20]
 800ee6c:	2200      	movs	r2, #0
 800ee6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ee72:	697b      	ldr	r3, [r7, #20]
 800ee74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ee78:	b25b      	sxtb	r3, r3
 800ee7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee7e:	d103      	bne.n	800ee88 <vQueueWaitForMessageRestricted+0x40>
 800ee80:	697b      	ldr	r3, [r7, #20]
 800ee82:	2200      	movs	r2, #0
 800ee84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ee88:	f001 fd08 	bl	801089c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ee8c:	697b      	ldr	r3, [r7, #20]
 800ee8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d106      	bne.n	800eea2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ee94:	697b      	ldr	r3, [r7, #20]
 800ee96:	3324      	adds	r3, #36	@ 0x24
 800ee98:	687a      	ldr	r2, [r7, #4]
 800ee9a:	68b9      	ldr	r1, [r7, #8]
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	f000 fc6d 	bl	800f77c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800eea2:	6978      	ldr	r0, [r7, #20]
 800eea4:	f7ff ff26 	bl	800ecf4 <prvUnlockQueue>
	}
 800eea8:	bf00      	nop
 800eeaa:	3718      	adds	r7, #24
 800eeac:	46bd      	mov	sp, r7
 800eeae:	bd80      	pop	{r7, pc}

0800eeb0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b08e      	sub	sp, #56	@ 0x38
 800eeb4:	af04      	add	r7, sp, #16
 800eeb6:	60f8      	str	r0, [r7, #12]
 800eeb8:	60b9      	str	r1, [r7, #8]
 800eeba:	607a      	str	r2, [r7, #4]
 800eebc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800eebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d10b      	bne.n	800eedc <xTaskCreateStatic+0x2c>
	__asm volatile
 800eec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eec8:	f383 8811 	msr	BASEPRI, r3
 800eecc:	f3bf 8f6f 	isb	sy
 800eed0:	f3bf 8f4f 	dsb	sy
 800eed4:	623b      	str	r3, [r7, #32]
}
 800eed6:	bf00      	nop
 800eed8:	bf00      	nop
 800eeda:	e7fd      	b.n	800eed8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800eedc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d10b      	bne.n	800eefa <xTaskCreateStatic+0x4a>
	__asm volatile
 800eee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eee6:	f383 8811 	msr	BASEPRI, r3
 800eeea:	f3bf 8f6f 	isb	sy
 800eeee:	f3bf 8f4f 	dsb	sy
 800eef2:	61fb      	str	r3, [r7, #28]
}
 800eef4:	bf00      	nop
 800eef6:	bf00      	nop
 800eef8:	e7fd      	b.n	800eef6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800eefa:	23a8      	movs	r3, #168	@ 0xa8
 800eefc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800eefe:	693b      	ldr	r3, [r7, #16]
 800ef00:	2ba8      	cmp	r3, #168	@ 0xa8
 800ef02:	d00b      	beq.n	800ef1c <xTaskCreateStatic+0x6c>
	__asm volatile
 800ef04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef08:	f383 8811 	msr	BASEPRI, r3
 800ef0c:	f3bf 8f6f 	isb	sy
 800ef10:	f3bf 8f4f 	dsb	sy
 800ef14:	61bb      	str	r3, [r7, #24]
}
 800ef16:	bf00      	nop
 800ef18:	bf00      	nop
 800ef1a:	e7fd      	b.n	800ef18 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ef1c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ef1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d01e      	beq.n	800ef62 <xTaskCreateStatic+0xb2>
 800ef24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d01b      	beq.n	800ef62 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ef2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef2c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ef2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ef32:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ef34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef36:	2202      	movs	r2, #2
 800ef38:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ef3c:	2300      	movs	r3, #0
 800ef3e:	9303      	str	r3, [sp, #12]
 800ef40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef42:	9302      	str	r3, [sp, #8]
 800ef44:	f107 0314 	add.w	r3, r7, #20
 800ef48:	9301      	str	r3, [sp, #4]
 800ef4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef4c:	9300      	str	r3, [sp, #0]
 800ef4e:	683b      	ldr	r3, [r7, #0]
 800ef50:	687a      	ldr	r2, [r7, #4]
 800ef52:	68b9      	ldr	r1, [r7, #8]
 800ef54:	68f8      	ldr	r0, [r7, #12]
 800ef56:	f000 f851 	bl	800effc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ef5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ef5c:	f000 f8f6 	bl	800f14c <prvAddNewTaskToReadyList>
 800ef60:	e001      	b.n	800ef66 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800ef62:	2300      	movs	r3, #0
 800ef64:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ef66:	697b      	ldr	r3, [r7, #20]
	}
 800ef68:	4618      	mov	r0, r3
 800ef6a:	3728      	adds	r7, #40	@ 0x28
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	bd80      	pop	{r7, pc}

0800ef70 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ef70:	b580      	push	{r7, lr}
 800ef72:	b08c      	sub	sp, #48	@ 0x30
 800ef74:	af04      	add	r7, sp, #16
 800ef76:	60f8      	str	r0, [r7, #12]
 800ef78:	60b9      	str	r1, [r7, #8]
 800ef7a:	603b      	str	r3, [r7, #0]
 800ef7c:	4613      	mov	r3, r2
 800ef7e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ef80:	88fb      	ldrh	r3, [r7, #6]
 800ef82:	009b      	lsls	r3, r3, #2
 800ef84:	4618      	mov	r0, r3
 800ef86:	f001 fd79 	bl	8010a7c <pvPortMalloc>
 800ef8a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ef8c:	697b      	ldr	r3, [r7, #20]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d00e      	beq.n	800efb0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ef92:	20a8      	movs	r0, #168	@ 0xa8
 800ef94:	f001 fd72 	bl	8010a7c <pvPortMalloc>
 800ef98:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ef9a:	69fb      	ldr	r3, [r7, #28]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d003      	beq.n	800efa8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800efa0:	69fb      	ldr	r3, [r7, #28]
 800efa2:	697a      	ldr	r2, [r7, #20]
 800efa4:	631a      	str	r2, [r3, #48]	@ 0x30
 800efa6:	e005      	b.n	800efb4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800efa8:	6978      	ldr	r0, [r7, #20]
 800efaa:	f001 fe35 	bl	8010c18 <vPortFree>
 800efae:	e001      	b.n	800efb4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800efb0:	2300      	movs	r3, #0
 800efb2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800efb4:	69fb      	ldr	r3, [r7, #28]
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d017      	beq.n	800efea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800efba:	69fb      	ldr	r3, [r7, #28]
 800efbc:	2200      	movs	r2, #0
 800efbe:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800efc2:	88fa      	ldrh	r2, [r7, #6]
 800efc4:	2300      	movs	r3, #0
 800efc6:	9303      	str	r3, [sp, #12]
 800efc8:	69fb      	ldr	r3, [r7, #28]
 800efca:	9302      	str	r3, [sp, #8]
 800efcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efce:	9301      	str	r3, [sp, #4]
 800efd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efd2:	9300      	str	r3, [sp, #0]
 800efd4:	683b      	ldr	r3, [r7, #0]
 800efd6:	68b9      	ldr	r1, [r7, #8]
 800efd8:	68f8      	ldr	r0, [r7, #12]
 800efda:	f000 f80f 	bl	800effc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800efde:	69f8      	ldr	r0, [r7, #28]
 800efe0:	f000 f8b4 	bl	800f14c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800efe4:	2301      	movs	r3, #1
 800efe6:	61bb      	str	r3, [r7, #24]
 800efe8:	e002      	b.n	800eff0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800efea:	f04f 33ff 	mov.w	r3, #4294967295
 800efee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800eff0:	69bb      	ldr	r3, [r7, #24]
	}
 800eff2:	4618      	mov	r0, r3
 800eff4:	3720      	adds	r7, #32
 800eff6:	46bd      	mov	sp, r7
 800eff8:	bd80      	pop	{r7, pc}
	...

0800effc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800effc:	b580      	push	{r7, lr}
 800effe:	b088      	sub	sp, #32
 800f000:	af00      	add	r7, sp, #0
 800f002:	60f8      	str	r0, [r7, #12]
 800f004:	60b9      	str	r1, [r7, #8]
 800f006:	607a      	str	r2, [r7, #4]
 800f008:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f00a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f00c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	009b      	lsls	r3, r3, #2
 800f012:	461a      	mov	r2, r3
 800f014:	21a5      	movs	r1, #165	@ 0xa5
 800f016:	f002 fe2a 	bl	8011c6e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f01a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f01c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800f024:	3b01      	subs	r3, #1
 800f026:	009b      	lsls	r3, r3, #2
 800f028:	4413      	add	r3, r2
 800f02a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f02c:	69bb      	ldr	r3, [r7, #24]
 800f02e:	f023 0307 	bic.w	r3, r3, #7
 800f032:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f034:	69bb      	ldr	r3, [r7, #24]
 800f036:	f003 0307 	and.w	r3, r3, #7
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d00b      	beq.n	800f056 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800f03e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f042:	f383 8811 	msr	BASEPRI, r3
 800f046:	f3bf 8f6f 	isb	sy
 800f04a:	f3bf 8f4f 	dsb	sy
 800f04e:	617b      	str	r3, [r7, #20]
}
 800f050:	bf00      	nop
 800f052:	bf00      	nop
 800f054:	e7fd      	b.n	800f052 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f056:	68bb      	ldr	r3, [r7, #8]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d01f      	beq.n	800f09c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f05c:	2300      	movs	r3, #0
 800f05e:	61fb      	str	r3, [r7, #28]
 800f060:	e012      	b.n	800f088 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f062:	68ba      	ldr	r2, [r7, #8]
 800f064:	69fb      	ldr	r3, [r7, #28]
 800f066:	4413      	add	r3, r2
 800f068:	7819      	ldrb	r1, [r3, #0]
 800f06a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f06c:	69fb      	ldr	r3, [r7, #28]
 800f06e:	4413      	add	r3, r2
 800f070:	3334      	adds	r3, #52	@ 0x34
 800f072:	460a      	mov	r2, r1
 800f074:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f076:	68ba      	ldr	r2, [r7, #8]
 800f078:	69fb      	ldr	r3, [r7, #28]
 800f07a:	4413      	add	r3, r2
 800f07c:	781b      	ldrb	r3, [r3, #0]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d006      	beq.n	800f090 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f082:	69fb      	ldr	r3, [r7, #28]
 800f084:	3301      	adds	r3, #1
 800f086:	61fb      	str	r3, [r7, #28]
 800f088:	69fb      	ldr	r3, [r7, #28]
 800f08a:	2b0f      	cmp	r3, #15
 800f08c:	d9e9      	bls.n	800f062 <prvInitialiseNewTask+0x66>
 800f08e:	e000      	b.n	800f092 <prvInitialiseNewTask+0x96>
			{
				break;
 800f090:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f094:	2200      	movs	r2, #0
 800f096:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f09a:	e003      	b.n	800f0a4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f09c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f09e:	2200      	movs	r2, #0
 800f0a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f0a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0a6:	2b37      	cmp	r3, #55	@ 0x37
 800f0a8:	d901      	bls.n	800f0ae <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f0aa:	2337      	movs	r3, #55	@ 0x37
 800f0ac:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f0ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f0b2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f0b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f0b8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800f0ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0bc:	2200      	movs	r2, #0
 800f0be:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f0c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0c2:	3304      	adds	r3, #4
 800f0c4:	4618      	mov	r0, r3
 800f0c6:	f7fe ffcf 	bl	800e068 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f0ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0cc:	3318      	adds	r3, #24
 800f0ce:	4618      	mov	r0, r3
 800f0d0:	f7fe ffca 	bl	800e068 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f0d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f0d8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f0da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0dc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f0e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0e2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f0e8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0f4:	2200      	movs	r2, #0
 800f0f6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800f0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0fc:	3354      	adds	r3, #84	@ 0x54
 800f0fe:	224c      	movs	r2, #76	@ 0x4c
 800f100:	2100      	movs	r1, #0
 800f102:	4618      	mov	r0, r3
 800f104:	f002 fdb3 	bl	8011c6e <memset>
 800f108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f10a:	4a0d      	ldr	r2, [pc, #52]	@ (800f140 <prvInitialiseNewTask+0x144>)
 800f10c:	659a      	str	r2, [r3, #88]	@ 0x58
 800f10e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f110:	4a0c      	ldr	r2, [pc, #48]	@ (800f144 <prvInitialiseNewTask+0x148>)
 800f112:	65da      	str	r2, [r3, #92]	@ 0x5c
 800f114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f116:	4a0c      	ldr	r2, [pc, #48]	@ (800f148 <prvInitialiseNewTask+0x14c>)
 800f118:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f11a:	683a      	ldr	r2, [r7, #0]
 800f11c:	68f9      	ldr	r1, [r7, #12]
 800f11e:	69b8      	ldr	r0, [r7, #24]
 800f120:	f001 fa5a 	bl	80105d8 <pxPortInitialiseStack>
 800f124:	4602      	mov	r2, r0
 800f126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f128:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f12a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d002      	beq.n	800f136 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f132:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f134:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f136:	bf00      	nop
 800f138:	3720      	adds	r7, #32
 800f13a:	46bd      	mov	sp, r7
 800f13c:	bd80      	pop	{r7, pc}
 800f13e:	bf00      	nop
 800f140:	2000e930 	.word	0x2000e930
 800f144:	2000e998 	.word	0x2000e998
 800f148:	2000ea00 	.word	0x2000ea00

0800f14c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f14c:	b580      	push	{r7, lr}
 800f14e:	b082      	sub	sp, #8
 800f150:	af00      	add	r7, sp, #0
 800f152:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f154:	f001 fb70 	bl	8010838 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f158:	4b2d      	ldr	r3, [pc, #180]	@ (800f210 <prvAddNewTaskToReadyList+0xc4>)
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	3301      	adds	r3, #1
 800f15e:	4a2c      	ldr	r2, [pc, #176]	@ (800f210 <prvAddNewTaskToReadyList+0xc4>)
 800f160:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f162:	4b2c      	ldr	r3, [pc, #176]	@ (800f214 <prvAddNewTaskToReadyList+0xc8>)
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	2b00      	cmp	r3, #0
 800f168:	d109      	bne.n	800f17e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f16a:	4a2a      	ldr	r2, [pc, #168]	@ (800f214 <prvAddNewTaskToReadyList+0xc8>)
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f170:	4b27      	ldr	r3, [pc, #156]	@ (800f210 <prvAddNewTaskToReadyList+0xc4>)
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	2b01      	cmp	r3, #1
 800f176:	d110      	bne.n	800f19a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f178:	f000 fc2e 	bl	800f9d8 <prvInitialiseTaskLists>
 800f17c:	e00d      	b.n	800f19a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f17e:	4b26      	ldr	r3, [pc, #152]	@ (800f218 <prvAddNewTaskToReadyList+0xcc>)
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d109      	bne.n	800f19a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f186:	4b23      	ldr	r3, [pc, #140]	@ (800f214 <prvAddNewTaskToReadyList+0xc8>)
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f190:	429a      	cmp	r2, r3
 800f192:	d802      	bhi.n	800f19a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f194:	4a1f      	ldr	r2, [pc, #124]	@ (800f214 <prvAddNewTaskToReadyList+0xc8>)
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f19a:	4b20      	ldr	r3, [pc, #128]	@ (800f21c <prvAddNewTaskToReadyList+0xd0>)
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	3301      	adds	r3, #1
 800f1a0:	4a1e      	ldr	r2, [pc, #120]	@ (800f21c <prvAddNewTaskToReadyList+0xd0>)
 800f1a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800f1a4:	4b1d      	ldr	r3, [pc, #116]	@ (800f21c <prvAddNewTaskToReadyList+0xd0>)
 800f1a6:	681a      	ldr	r2, [r3, #0]
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f1b0:	4b1b      	ldr	r3, [pc, #108]	@ (800f220 <prvAddNewTaskToReadyList+0xd4>)
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	429a      	cmp	r2, r3
 800f1b6:	d903      	bls.n	800f1c0 <prvAddNewTaskToReadyList+0x74>
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1bc:	4a18      	ldr	r2, [pc, #96]	@ (800f220 <prvAddNewTaskToReadyList+0xd4>)
 800f1be:	6013      	str	r3, [r2, #0]
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f1c4:	4613      	mov	r3, r2
 800f1c6:	009b      	lsls	r3, r3, #2
 800f1c8:	4413      	add	r3, r2
 800f1ca:	009b      	lsls	r3, r3, #2
 800f1cc:	4a15      	ldr	r2, [pc, #84]	@ (800f224 <prvAddNewTaskToReadyList+0xd8>)
 800f1ce:	441a      	add	r2, r3
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	3304      	adds	r3, #4
 800f1d4:	4619      	mov	r1, r3
 800f1d6:	4610      	mov	r0, r2
 800f1d8:	f7fe ff53 	bl	800e082 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f1dc:	f001 fb5e 	bl	801089c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f1e0:	4b0d      	ldr	r3, [pc, #52]	@ (800f218 <prvAddNewTaskToReadyList+0xcc>)
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d00e      	beq.n	800f206 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f1e8:	4b0a      	ldr	r3, [pc, #40]	@ (800f214 <prvAddNewTaskToReadyList+0xc8>)
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1f2:	429a      	cmp	r2, r3
 800f1f4:	d207      	bcs.n	800f206 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f1f6:	4b0c      	ldr	r3, [pc, #48]	@ (800f228 <prvAddNewTaskToReadyList+0xdc>)
 800f1f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f1fc:	601a      	str	r2, [r3, #0]
 800f1fe:	f3bf 8f4f 	dsb	sy
 800f202:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f206:	bf00      	nop
 800f208:	3708      	adds	r7, #8
 800f20a:	46bd      	mov	sp, r7
 800f20c:	bd80      	pop	{r7, pc}
 800f20e:	bf00      	nop
 800f210:	20004b70 	.word	0x20004b70
 800f214:	2000469c 	.word	0x2000469c
 800f218:	20004b7c 	.word	0x20004b7c
 800f21c:	20004b8c 	.word	0x20004b8c
 800f220:	20004b78 	.word	0x20004b78
 800f224:	200046a0 	.word	0x200046a0
 800f228:	e000ed04 	.word	0xe000ed04

0800f22c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f22c:	b580      	push	{r7, lr}
 800f22e:	b084      	sub	sp, #16
 800f230:	af00      	add	r7, sp, #0
 800f232:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f234:	2300      	movs	r3, #0
 800f236:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d018      	beq.n	800f270 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f23e:	4b14      	ldr	r3, [pc, #80]	@ (800f290 <vTaskDelay+0x64>)
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d00b      	beq.n	800f25e <vTaskDelay+0x32>
	__asm volatile
 800f246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f24a:	f383 8811 	msr	BASEPRI, r3
 800f24e:	f3bf 8f6f 	isb	sy
 800f252:	f3bf 8f4f 	dsb	sy
 800f256:	60bb      	str	r3, [r7, #8]
}
 800f258:	bf00      	nop
 800f25a:	bf00      	nop
 800f25c:	e7fd      	b.n	800f25a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800f25e:	f000 f88b 	bl	800f378 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f262:	2100      	movs	r1, #0
 800f264:	6878      	ldr	r0, [r7, #4]
 800f266:	f000 fe09 	bl	800fe7c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f26a:	f000 f893 	bl	800f394 <xTaskResumeAll>
 800f26e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	2b00      	cmp	r3, #0
 800f274:	d107      	bne.n	800f286 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800f276:	4b07      	ldr	r3, [pc, #28]	@ (800f294 <vTaskDelay+0x68>)
 800f278:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f27c:	601a      	str	r2, [r3, #0]
 800f27e:	f3bf 8f4f 	dsb	sy
 800f282:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f286:	bf00      	nop
 800f288:	3710      	adds	r7, #16
 800f28a:	46bd      	mov	sp, r7
 800f28c:	bd80      	pop	{r7, pc}
 800f28e:	bf00      	nop
 800f290:	20004b98 	.word	0x20004b98
 800f294:	e000ed04 	.word	0xe000ed04

0800f298 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b08a      	sub	sp, #40	@ 0x28
 800f29c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f29e:	2300      	movs	r3, #0
 800f2a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f2a2:	2300      	movs	r3, #0
 800f2a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f2a6:	463a      	mov	r2, r7
 800f2a8:	1d39      	adds	r1, r7, #4
 800f2aa:	f107 0308 	add.w	r3, r7, #8
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	f7fe fe86 	bl	800dfc0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f2b4:	6839      	ldr	r1, [r7, #0]
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	68ba      	ldr	r2, [r7, #8]
 800f2ba:	9202      	str	r2, [sp, #8]
 800f2bc:	9301      	str	r3, [sp, #4]
 800f2be:	2300      	movs	r3, #0
 800f2c0:	9300      	str	r3, [sp, #0]
 800f2c2:	2300      	movs	r3, #0
 800f2c4:	460a      	mov	r2, r1
 800f2c6:	4924      	ldr	r1, [pc, #144]	@ (800f358 <vTaskStartScheduler+0xc0>)
 800f2c8:	4824      	ldr	r0, [pc, #144]	@ (800f35c <vTaskStartScheduler+0xc4>)
 800f2ca:	f7ff fdf1 	bl	800eeb0 <xTaskCreateStatic>
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	4a23      	ldr	r2, [pc, #140]	@ (800f360 <vTaskStartScheduler+0xc8>)
 800f2d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f2d4:	4b22      	ldr	r3, [pc, #136]	@ (800f360 <vTaskStartScheduler+0xc8>)
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d002      	beq.n	800f2e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f2dc:	2301      	movs	r3, #1
 800f2de:	617b      	str	r3, [r7, #20]
 800f2e0:	e001      	b.n	800f2e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800f2e6:	697b      	ldr	r3, [r7, #20]
 800f2e8:	2b01      	cmp	r3, #1
 800f2ea:	d102      	bne.n	800f2f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800f2ec:	f000 fe1a 	bl	800ff24 <xTimerCreateTimerTask>
 800f2f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f2f2:	697b      	ldr	r3, [r7, #20]
 800f2f4:	2b01      	cmp	r3, #1
 800f2f6:	d11b      	bne.n	800f330 <vTaskStartScheduler+0x98>
	__asm volatile
 800f2f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2fc:	f383 8811 	msr	BASEPRI, r3
 800f300:	f3bf 8f6f 	isb	sy
 800f304:	f3bf 8f4f 	dsb	sy
 800f308:	613b      	str	r3, [r7, #16]
}
 800f30a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f30c:	4b15      	ldr	r3, [pc, #84]	@ (800f364 <vTaskStartScheduler+0xcc>)
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	3354      	adds	r3, #84	@ 0x54
 800f312:	4a15      	ldr	r2, [pc, #84]	@ (800f368 <vTaskStartScheduler+0xd0>)
 800f314:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f316:	4b15      	ldr	r3, [pc, #84]	@ (800f36c <vTaskStartScheduler+0xd4>)
 800f318:	f04f 32ff 	mov.w	r2, #4294967295
 800f31c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f31e:	4b14      	ldr	r3, [pc, #80]	@ (800f370 <vTaskStartScheduler+0xd8>)
 800f320:	2201      	movs	r2, #1
 800f322:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f324:	4b13      	ldr	r3, [pc, #76]	@ (800f374 <vTaskStartScheduler+0xdc>)
 800f326:	2200      	movs	r2, #0
 800f328:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f32a:	f001 f9e1 	bl	80106f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f32e:	e00f      	b.n	800f350 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f330:	697b      	ldr	r3, [r7, #20]
 800f332:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f336:	d10b      	bne.n	800f350 <vTaskStartScheduler+0xb8>
	__asm volatile
 800f338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f33c:	f383 8811 	msr	BASEPRI, r3
 800f340:	f3bf 8f6f 	isb	sy
 800f344:	f3bf 8f4f 	dsb	sy
 800f348:	60fb      	str	r3, [r7, #12]
}
 800f34a:	bf00      	nop
 800f34c:	bf00      	nop
 800f34e:	e7fd      	b.n	800f34c <vTaskStartScheduler+0xb4>
}
 800f350:	bf00      	nop
 800f352:	3718      	adds	r7, #24
 800f354:	46bd      	mov	sp, r7
 800f356:	bd80      	pop	{r7, pc}
 800f358:	08014630 	.word	0x08014630
 800f35c:	0800f9a9 	.word	0x0800f9a9
 800f360:	20004b94 	.word	0x20004b94
 800f364:	2000469c 	.word	0x2000469c
 800f368:	200001cc 	.word	0x200001cc
 800f36c:	20004b90 	.word	0x20004b90
 800f370:	20004b7c 	.word	0x20004b7c
 800f374:	20004b74 	.word	0x20004b74

0800f378 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f378:	b480      	push	{r7}
 800f37a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800f37c:	4b04      	ldr	r3, [pc, #16]	@ (800f390 <vTaskSuspendAll+0x18>)
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	3301      	adds	r3, #1
 800f382:	4a03      	ldr	r2, [pc, #12]	@ (800f390 <vTaskSuspendAll+0x18>)
 800f384:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800f386:	bf00      	nop
 800f388:	46bd      	mov	sp, r7
 800f38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f38e:	4770      	bx	lr
 800f390:	20004b98 	.word	0x20004b98

0800f394 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f394:	b580      	push	{r7, lr}
 800f396:	b084      	sub	sp, #16
 800f398:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f39a:	2300      	movs	r3, #0
 800f39c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f39e:	2300      	movs	r3, #0
 800f3a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f3a2:	4b42      	ldr	r3, [pc, #264]	@ (800f4ac <xTaskResumeAll+0x118>)
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d10b      	bne.n	800f3c2 <xTaskResumeAll+0x2e>
	__asm volatile
 800f3aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3ae:	f383 8811 	msr	BASEPRI, r3
 800f3b2:	f3bf 8f6f 	isb	sy
 800f3b6:	f3bf 8f4f 	dsb	sy
 800f3ba:	603b      	str	r3, [r7, #0]
}
 800f3bc:	bf00      	nop
 800f3be:	bf00      	nop
 800f3c0:	e7fd      	b.n	800f3be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f3c2:	f001 fa39 	bl	8010838 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f3c6:	4b39      	ldr	r3, [pc, #228]	@ (800f4ac <xTaskResumeAll+0x118>)
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	3b01      	subs	r3, #1
 800f3cc:	4a37      	ldr	r2, [pc, #220]	@ (800f4ac <xTaskResumeAll+0x118>)
 800f3ce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f3d0:	4b36      	ldr	r3, [pc, #216]	@ (800f4ac <xTaskResumeAll+0x118>)
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d162      	bne.n	800f49e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f3d8:	4b35      	ldr	r3, [pc, #212]	@ (800f4b0 <xTaskResumeAll+0x11c>)
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d05e      	beq.n	800f49e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f3e0:	e02f      	b.n	800f442 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f3e2:	4b34      	ldr	r3, [pc, #208]	@ (800f4b4 <xTaskResumeAll+0x120>)
 800f3e4:	68db      	ldr	r3, [r3, #12]
 800f3e6:	68db      	ldr	r3, [r3, #12]
 800f3e8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	3318      	adds	r3, #24
 800f3ee:	4618      	mov	r0, r3
 800f3f0:	f7fe fea4 	bl	800e13c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	3304      	adds	r3, #4
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	f7fe fe9f 	bl	800e13c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f402:	4b2d      	ldr	r3, [pc, #180]	@ (800f4b8 <xTaskResumeAll+0x124>)
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	429a      	cmp	r2, r3
 800f408:	d903      	bls.n	800f412 <xTaskResumeAll+0x7e>
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f40e:	4a2a      	ldr	r2, [pc, #168]	@ (800f4b8 <xTaskResumeAll+0x124>)
 800f410:	6013      	str	r3, [r2, #0]
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f416:	4613      	mov	r3, r2
 800f418:	009b      	lsls	r3, r3, #2
 800f41a:	4413      	add	r3, r2
 800f41c:	009b      	lsls	r3, r3, #2
 800f41e:	4a27      	ldr	r2, [pc, #156]	@ (800f4bc <xTaskResumeAll+0x128>)
 800f420:	441a      	add	r2, r3
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	3304      	adds	r3, #4
 800f426:	4619      	mov	r1, r3
 800f428:	4610      	mov	r0, r2
 800f42a:	f7fe fe2a 	bl	800e082 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f432:	4b23      	ldr	r3, [pc, #140]	@ (800f4c0 <xTaskResumeAll+0x12c>)
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f438:	429a      	cmp	r2, r3
 800f43a:	d302      	bcc.n	800f442 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800f43c:	4b21      	ldr	r3, [pc, #132]	@ (800f4c4 <xTaskResumeAll+0x130>)
 800f43e:	2201      	movs	r2, #1
 800f440:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f442:	4b1c      	ldr	r3, [pc, #112]	@ (800f4b4 <xTaskResumeAll+0x120>)
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	2b00      	cmp	r3, #0
 800f448:	d1cb      	bne.n	800f3e2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d001      	beq.n	800f454 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f450:	f000 fb66 	bl	800fb20 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f454:	4b1c      	ldr	r3, [pc, #112]	@ (800f4c8 <xTaskResumeAll+0x134>)
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d010      	beq.n	800f482 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f460:	f000 f846 	bl	800f4f0 <xTaskIncrementTick>
 800f464:	4603      	mov	r3, r0
 800f466:	2b00      	cmp	r3, #0
 800f468:	d002      	beq.n	800f470 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800f46a:	4b16      	ldr	r3, [pc, #88]	@ (800f4c4 <xTaskResumeAll+0x130>)
 800f46c:	2201      	movs	r2, #1
 800f46e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	3b01      	subs	r3, #1
 800f474:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d1f1      	bne.n	800f460 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800f47c:	4b12      	ldr	r3, [pc, #72]	@ (800f4c8 <xTaskResumeAll+0x134>)
 800f47e:	2200      	movs	r2, #0
 800f480:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f482:	4b10      	ldr	r3, [pc, #64]	@ (800f4c4 <xTaskResumeAll+0x130>)
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	2b00      	cmp	r3, #0
 800f488:	d009      	beq.n	800f49e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f48a:	2301      	movs	r3, #1
 800f48c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f48e:	4b0f      	ldr	r3, [pc, #60]	@ (800f4cc <xTaskResumeAll+0x138>)
 800f490:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f494:	601a      	str	r2, [r3, #0]
 800f496:	f3bf 8f4f 	dsb	sy
 800f49a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f49e:	f001 f9fd 	bl	801089c <vPortExitCritical>

	return xAlreadyYielded;
 800f4a2:	68bb      	ldr	r3, [r7, #8]
}
 800f4a4:	4618      	mov	r0, r3
 800f4a6:	3710      	adds	r7, #16
 800f4a8:	46bd      	mov	sp, r7
 800f4aa:	bd80      	pop	{r7, pc}
 800f4ac:	20004b98 	.word	0x20004b98
 800f4b0:	20004b70 	.word	0x20004b70
 800f4b4:	20004b30 	.word	0x20004b30
 800f4b8:	20004b78 	.word	0x20004b78
 800f4bc:	200046a0 	.word	0x200046a0
 800f4c0:	2000469c 	.word	0x2000469c
 800f4c4:	20004b84 	.word	0x20004b84
 800f4c8:	20004b80 	.word	0x20004b80
 800f4cc:	e000ed04 	.word	0xe000ed04

0800f4d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f4d0:	b480      	push	{r7}
 800f4d2:	b083      	sub	sp, #12
 800f4d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f4d6:	4b05      	ldr	r3, [pc, #20]	@ (800f4ec <xTaskGetTickCount+0x1c>)
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f4dc:	687b      	ldr	r3, [r7, #4]
}
 800f4de:	4618      	mov	r0, r3
 800f4e0:	370c      	adds	r7, #12
 800f4e2:	46bd      	mov	sp, r7
 800f4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e8:	4770      	bx	lr
 800f4ea:	bf00      	nop
 800f4ec:	20004b74 	.word	0x20004b74

0800f4f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b086      	sub	sp, #24
 800f4f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f4f6:	2300      	movs	r3, #0
 800f4f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f4fa:	4b4f      	ldr	r3, [pc, #316]	@ (800f638 <xTaskIncrementTick+0x148>)
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	f040 8090 	bne.w	800f624 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f504:	4b4d      	ldr	r3, [pc, #308]	@ (800f63c <xTaskIncrementTick+0x14c>)
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	3301      	adds	r3, #1
 800f50a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f50c:	4a4b      	ldr	r2, [pc, #300]	@ (800f63c <xTaskIncrementTick+0x14c>)
 800f50e:	693b      	ldr	r3, [r7, #16]
 800f510:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f512:	693b      	ldr	r3, [r7, #16]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d121      	bne.n	800f55c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800f518:	4b49      	ldr	r3, [pc, #292]	@ (800f640 <xTaskIncrementTick+0x150>)
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d00b      	beq.n	800f53a <xTaskIncrementTick+0x4a>
	__asm volatile
 800f522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f526:	f383 8811 	msr	BASEPRI, r3
 800f52a:	f3bf 8f6f 	isb	sy
 800f52e:	f3bf 8f4f 	dsb	sy
 800f532:	603b      	str	r3, [r7, #0]
}
 800f534:	bf00      	nop
 800f536:	bf00      	nop
 800f538:	e7fd      	b.n	800f536 <xTaskIncrementTick+0x46>
 800f53a:	4b41      	ldr	r3, [pc, #260]	@ (800f640 <xTaskIncrementTick+0x150>)
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	60fb      	str	r3, [r7, #12]
 800f540:	4b40      	ldr	r3, [pc, #256]	@ (800f644 <xTaskIncrementTick+0x154>)
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	4a3e      	ldr	r2, [pc, #248]	@ (800f640 <xTaskIncrementTick+0x150>)
 800f546:	6013      	str	r3, [r2, #0]
 800f548:	4a3e      	ldr	r2, [pc, #248]	@ (800f644 <xTaskIncrementTick+0x154>)
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	6013      	str	r3, [r2, #0]
 800f54e:	4b3e      	ldr	r3, [pc, #248]	@ (800f648 <xTaskIncrementTick+0x158>)
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	3301      	adds	r3, #1
 800f554:	4a3c      	ldr	r2, [pc, #240]	@ (800f648 <xTaskIncrementTick+0x158>)
 800f556:	6013      	str	r3, [r2, #0]
 800f558:	f000 fae2 	bl	800fb20 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f55c:	4b3b      	ldr	r3, [pc, #236]	@ (800f64c <xTaskIncrementTick+0x15c>)
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	693a      	ldr	r2, [r7, #16]
 800f562:	429a      	cmp	r2, r3
 800f564:	d349      	bcc.n	800f5fa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f566:	4b36      	ldr	r3, [pc, #216]	@ (800f640 <xTaskIncrementTick+0x150>)
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d104      	bne.n	800f57a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f570:	4b36      	ldr	r3, [pc, #216]	@ (800f64c <xTaskIncrementTick+0x15c>)
 800f572:	f04f 32ff 	mov.w	r2, #4294967295
 800f576:	601a      	str	r2, [r3, #0]
					break;
 800f578:	e03f      	b.n	800f5fa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f57a:	4b31      	ldr	r3, [pc, #196]	@ (800f640 <xTaskIncrementTick+0x150>)
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	68db      	ldr	r3, [r3, #12]
 800f580:	68db      	ldr	r3, [r3, #12]
 800f582:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f584:	68bb      	ldr	r3, [r7, #8]
 800f586:	685b      	ldr	r3, [r3, #4]
 800f588:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f58a:	693a      	ldr	r2, [r7, #16]
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	429a      	cmp	r2, r3
 800f590:	d203      	bcs.n	800f59a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f592:	4a2e      	ldr	r2, [pc, #184]	@ (800f64c <xTaskIncrementTick+0x15c>)
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f598:	e02f      	b.n	800f5fa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f59a:	68bb      	ldr	r3, [r7, #8]
 800f59c:	3304      	adds	r3, #4
 800f59e:	4618      	mov	r0, r3
 800f5a0:	f7fe fdcc 	bl	800e13c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f5a4:	68bb      	ldr	r3, [r7, #8]
 800f5a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d004      	beq.n	800f5b6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f5ac:	68bb      	ldr	r3, [r7, #8]
 800f5ae:	3318      	adds	r3, #24
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	f7fe fdc3 	bl	800e13c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f5b6:	68bb      	ldr	r3, [r7, #8]
 800f5b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f5ba:	4b25      	ldr	r3, [pc, #148]	@ (800f650 <xTaskIncrementTick+0x160>)
 800f5bc:	681b      	ldr	r3, [r3, #0]
 800f5be:	429a      	cmp	r2, r3
 800f5c0:	d903      	bls.n	800f5ca <xTaskIncrementTick+0xda>
 800f5c2:	68bb      	ldr	r3, [r7, #8]
 800f5c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f5c6:	4a22      	ldr	r2, [pc, #136]	@ (800f650 <xTaskIncrementTick+0x160>)
 800f5c8:	6013      	str	r3, [r2, #0]
 800f5ca:	68bb      	ldr	r3, [r7, #8]
 800f5cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f5ce:	4613      	mov	r3, r2
 800f5d0:	009b      	lsls	r3, r3, #2
 800f5d2:	4413      	add	r3, r2
 800f5d4:	009b      	lsls	r3, r3, #2
 800f5d6:	4a1f      	ldr	r2, [pc, #124]	@ (800f654 <xTaskIncrementTick+0x164>)
 800f5d8:	441a      	add	r2, r3
 800f5da:	68bb      	ldr	r3, [r7, #8]
 800f5dc:	3304      	adds	r3, #4
 800f5de:	4619      	mov	r1, r3
 800f5e0:	4610      	mov	r0, r2
 800f5e2:	f7fe fd4e 	bl	800e082 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f5e6:	68bb      	ldr	r3, [r7, #8]
 800f5e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f5ea:	4b1b      	ldr	r3, [pc, #108]	@ (800f658 <xTaskIncrementTick+0x168>)
 800f5ec:	681b      	ldr	r3, [r3, #0]
 800f5ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f5f0:	429a      	cmp	r2, r3
 800f5f2:	d3b8      	bcc.n	800f566 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800f5f4:	2301      	movs	r3, #1
 800f5f6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f5f8:	e7b5      	b.n	800f566 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f5fa:	4b17      	ldr	r3, [pc, #92]	@ (800f658 <xTaskIncrementTick+0x168>)
 800f5fc:	681b      	ldr	r3, [r3, #0]
 800f5fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f600:	4914      	ldr	r1, [pc, #80]	@ (800f654 <xTaskIncrementTick+0x164>)
 800f602:	4613      	mov	r3, r2
 800f604:	009b      	lsls	r3, r3, #2
 800f606:	4413      	add	r3, r2
 800f608:	009b      	lsls	r3, r3, #2
 800f60a:	440b      	add	r3, r1
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	2b01      	cmp	r3, #1
 800f610:	d901      	bls.n	800f616 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800f612:	2301      	movs	r3, #1
 800f614:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f616:	4b11      	ldr	r3, [pc, #68]	@ (800f65c <xTaskIncrementTick+0x16c>)
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d007      	beq.n	800f62e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800f61e:	2301      	movs	r3, #1
 800f620:	617b      	str	r3, [r7, #20]
 800f622:	e004      	b.n	800f62e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f624:	4b0e      	ldr	r3, [pc, #56]	@ (800f660 <xTaskIncrementTick+0x170>)
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	3301      	adds	r3, #1
 800f62a:	4a0d      	ldr	r2, [pc, #52]	@ (800f660 <xTaskIncrementTick+0x170>)
 800f62c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f62e:	697b      	ldr	r3, [r7, #20]
}
 800f630:	4618      	mov	r0, r3
 800f632:	3718      	adds	r7, #24
 800f634:	46bd      	mov	sp, r7
 800f636:	bd80      	pop	{r7, pc}
 800f638:	20004b98 	.word	0x20004b98
 800f63c:	20004b74 	.word	0x20004b74
 800f640:	20004b28 	.word	0x20004b28
 800f644:	20004b2c 	.word	0x20004b2c
 800f648:	20004b88 	.word	0x20004b88
 800f64c:	20004b90 	.word	0x20004b90
 800f650:	20004b78 	.word	0x20004b78
 800f654:	200046a0 	.word	0x200046a0
 800f658:	2000469c 	.word	0x2000469c
 800f65c:	20004b84 	.word	0x20004b84
 800f660:	20004b80 	.word	0x20004b80

0800f664 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f664:	b480      	push	{r7}
 800f666:	b085      	sub	sp, #20
 800f668:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f66a:	4b2b      	ldr	r3, [pc, #172]	@ (800f718 <vTaskSwitchContext+0xb4>)
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d003      	beq.n	800f67a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f672:	4b2a      	ldr	r3, [pc, #168]	@ (800f71c <vTaskSwitchContext+0xb8>)
 800f674:	2201      	movs	r2, #1
 800f676:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f678:	e047      	b.n	800f70a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800f67a:	4b28      	ldr	r3, [pc, #160]	@ (800f71c <vTaskSwitchContext+0xb8>)
 800f67c:	2200      	movs	r2, #0
 800f67e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f680:	4b27      	ldr	r3, [pc, #156]	@ (800f720 <vTaskSwitchContext+0xbc>)
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	60fb      	str	r3, [r7, #12]
 800f686:	e011      	b.n	800f6ac <vTaskSwitchContext+0x48>
 800f688:	68fb      	ldr	r3, [r7, #12]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d10b      	bne.n	800f6a6 <vTaskSwitchContext+0x42>
	__asm volatile
 800f68e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f692:	f383 8811 	msr	BASEPRI, r3
 800f696:	f3bf 8f6f 	isb	sy
 800f69a:	f3bf 8f4f 	dsb	sy
 800f69e:	607b      	str	r3, [r7, #4]
}
 800f6a0:	bf00      	nop
 800f6a2:	bf00      	nop
 800f6a4:	e7fd      	b.n	800f6a2 <vTaskSwitchContext+0x3e>
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	3b01      	subs	r3, #1
 800f6aa:	60fb      	str	r3, [r7, #12]
 800f6ac:	491d      	ldr	r1, [pc, #116]	@ (800f724 <vTaskSwitchContext+0xc0>)
 800f6ae:	68fa      	ldr	r2, [r7, #12]
 800f6b0:	4613      	mov	r3, r2
 800f6b2:	009b      	lsls	r3, r3, #2
 800f6b4:	4413      	add	r3, r2
 800f6b6:	009b      	lsls	r3, r3, #2
 800f6b8:	440b      	add	r3, r1
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d0e3      	beq.n	800f688 <vTaskSwitchContext+0x24>
 800f6c0:	68fa      	ldr	r2, [r7, #12]
 800f6c2:	4613      	mov	r3, r2
 800f6c4:	009b      	lsls	r3, r3, #2
 800f6c6:	4413      	add	r3, r2
 800f6c8:	009b      	lsls	r3, r3, #2
 800f6ca:	4a16      	ldr	r2, [pc, #88]	@ (800f724 <vTaskSwitchContext+0xc0>)
 800f6cc:	4413      	add	r3, r2
 800f6ce:	60bb      	str	r3, [r7, #8]
 800f6d0:	68bb      	ldr	r3, [r7, #8]
 800f6d2:	685b      	ldr	r3, [r3, #4]
 800f6d4:	685a      	ldr	r2, [r3, #4]
 800f6d6:	68bb      	ldr	r3, [r7, #8]
 800f6d8:	605a      	str	r2, [r3, #4]
 800f6da:	68bb      	ldr	r3, [r7, #8]
 800f6dc:	685a      	ldr	r2, [r3, #4]
 800f6de:	68bb      	ldr	r3, [r7, #8]
 800f6e0:	3308      	adds	r3, #8
 800f6e2:	429a      	cmp	r2, r3
 800f6e4:	d104      	bne.n	800f6f0 <vTaskSwitchContext+0x8c>
 800f6e6:	68bb      	ldr	r3, [r7, #8]
 800f6e8:	685b      	ldr	r3, [r3, #4]
 800f6ea:	685a      	ldr	r2, [r3, #4]
 800f6ec:	68bb      	ldr	r3, [r7, #8]
 800f6ee:	605a      	str	r2, [r3, #4]
 800f6f0:	68bb      	ldr	r3, [r7, #8]
 800f6f2:	685b      	ldr	r3, [r3, #4]
 800f6f4:	68db      	ldr	r3, [r3, #12]
 800f6f6:	4a0c      	ldr	r2, [pc, #48]	@ (800f728 <vTaskSwitchContext+0xc4>)
 800f6f8:	6013      	str	r3, [r2, #0]
 800f6fa:	4a09      	ldr	r2, [pc, #36]	@ (800f720 <vTaskSwitchContext+0xbc>)
 800f6fc:	68fb      	ldr	r3, [r7, #12]
 800f6fe:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f700:	4b09      	ldr	r3, [pc, #36]	@ (800f728 <vTaskSwitchContext+0xc4>)
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	3354      	adds	r3, #84	@ 0x54
 800f706:	4a09      	ldr	r2, [pc, #36]	@ (800f72c <vTaskSwitchContext+0xc8>)
 800f708:	6013      	str	r3, [r2, #0]
}
 800f70a:	bf00      	nop
 800f70c:	3714      	adds	r7, #20
 800f70e:	46bd      	mov	sp, r7
 800f710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f714:	4770      	bx	lr
 800f716:	bf00      	nop
 800f718:	20004b98 	.word	0x20004b98
 800f71c:	20004b84 	.word	0x20004b84
 800f720:	20004b78 	.word	0x20004b78
 800f724:	200046a0 	.word	0x200046a0
 800f728:	2000469c 	.word	0x2000469c
 800f72c:	200001cc 	.word	0x200001cc

0800f730 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f730:	b580      	push	{r7, lr}
 800f732:	b084      	sub	sp, #16
 800f734:	af00      	add	r7, sp, #0
 800f736:	6078      	str	r0, [r7, #4]
 800f738:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d10b      	bne.n	800f758 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800f740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f744:	f383 8811 	msr	BASEPRI, r3
 800f748:	f3bf 8f6f 	isb	sy
 800f74c:	f3bf 8f4f 	dsb	sy
 800f750:	60fb      	str	r3, [r7, #12]
}
 800f752:	bf00      	nop
 800f754:	bf00      	nop
 800f756:	e7fd      	b.n	800f754 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f758:	4b07      	ldr	r3, [pc, #28]	@ (800f778 <vTaskPlaceOnEventList+0x48>)
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	3318      	adds	r3, #24
 800f75e:	4619      	mov	r1, r3
 800f760:	6878      	ldr	r0, [r7, #4]
 800f762:	f7fe fcb2 	bl	800e0ca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f766:	2101      	movs	r1, #1
 800f768:	6838      	ldr	r0, [r7, #0]
 800f76a:	f000 fb87 	bl	800fe7c <prvAddCurrentTaskToDelayedList>
}
 800f76e:	bf00      	nop
 800f770:	3710      	adds	r7, #16
 800f772:	46bd      	mov	sp, r7
 800f774:	bd80      	pop	{r7, pc}
 800f776:	bf00      	nop
 800f778:	2000469c 	.word	0x2000469c

0800f77c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f77c:	b580      	push	{r7, lr}
 800f77e:	b086      	sub	sp, #24
 800f780:	af00      	add	r7, sp, #0
 800f782:	60f8      	str	r0, [r7, #12]
 800f784:	60b9      	str	r1, [r7, #8]
 800f786:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d10b      	bne.n	800f7a6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800f78e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f792:	f383 8811 	msr	BASEPRI, r3
 800f796:	f3bf 8f6f 	isb	sy
 800f79a:	f3bf 8f4f 	dsb	sy
 800f79e:	617b      	str	r3, [r7, #20]
}
 800f7a0:	bf00      	nop
 800f7a2:	bf00      	nop
 800f7a4:	e7fd      	b.n	800f7a2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f7a6:	4b0a      	ldr	r3, [pc, #40]	@ (800f7d0 <vTaskPlaceOnEventListRestricted+0x54>)
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	3318      	adds	r3, #24
 800f7ac:	4619      	mov	r1, r3
 800f7ae:	68f8      	ldr	r0, [r7, #12]
 800f7b0:	f7fe fc67 	bl	800e082 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d002      	beq.n	800f7c0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800f7ba:	f04f 33ff 	mov.w	r3, #4294967295
 800f7be:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f7c0:	6879      	ldr	r1, [r7, #4]
 800f7c2:	68b8      	ldr	r0, [r7, #8]
 800f7c4:	f000 fb5a 	bl	800fe7c <prvAddCurrentTaskToDelayedList>
	}
 800f7c8:	bf00      	nop
 800f7ca:	3718      	adds	r7, #24
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	bd80      	pop	{r7, pc}
 800f7d0:	2000469c 	.word	0x2000469c

0800f7d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b086      	sub	sp, #24
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	68db      	ldr	r3, [r3, #12]
 800f7e0:	68db      	ldr	r3, [r3, #12]
 800f7e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f7e4:	693b      	ldr	r3, [r7, #16]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d10b      	bne.n	800f802 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800f7ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7ee:	f383 8811 	msr	BASEPRI, r3
 800f7f2:	f3bf 8f6f 	isb	sy
 800f7f6:	f3bf 8f4f 	dsb	sy
 800f7fa:	60fb      	str	r3, [r7, #12]
}
 800f7fc:	bf00      	nop
 800f7fe:	bf00      	nop
 800f800:	e7fd      	b.n	800f7fe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f802:	693b      	ldr	r3, [r7, #16]
 800f804:	3318      	adds	r3, #24
 800f806:	4618      	mov	r0, r3
 800f808:	f7fe fc98 	bl	800e13c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f80c:	4b1d      	ldr	r3, [pc, #116]	@ (800f884 <xTaskRemoveFromEventList+0xb0>)
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d11d      	bne.n	800f850 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f814:	693b      	ldr	r3, [r7, #16]
 800f816:	3304      	adds	r3, #4
 800f818:	4618      	mov	r0, r3
 800f81a:	f7fe fc8f 	bl	800e13c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f81e:	693b      	ldr	r3, [r7, #16]
 800f820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f822:	4b19      	ldr	r3, [pc, #100]	@ (800f888 <xTaskRemoveFromEventList+0xb4>)
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	429a      	cmp	r2, r3
 800f828:	d903      	bls.n	800f832 <xTaskRemoveFromEventList+0x5e>
 800f82a:	693b      	ldr	r3, [r7, #16]
 800f82c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f82e:	4a16      	ldr	r2, [pc, #88]	@ (800f888 <xTaskRemoveFromEventList+0xb4>)
 800f830:	6013      	str	r3, [r2, #0]
 800f832:	693b      	ldr	r3, [r7, #16]
 800f834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f836:	4613      	mov	r3, r2
 800f838:	009b      	lsls	r3, r3, #2
 800f83a:	4413      	add	r3, r2
 800f83c:	009b      	lsls	r3, r3, #2
 800f83e:	4a13      	ldr	r2, [pc, #76]	@ (800f88c <xTaskRemoveFromEventList+0xb8>)
 800f840:	441a      	add	r2, r3
 800f842:	693b      	ldr	r3, [r7, #16]
 800f844:	3304      	adds	r3, #4
 800f846:	4619      	mov	r1, r3
 800f848:	4610      	mov	r0, r2
 800f84a:	f7fe fc1a 	bl	800e082 <vListInsertEnd>
 800f84e:	e005      	b.n	800f85c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f850:	693b      	ldr	r3, [r7, #16]
 800f852:	3318      	adds	r3, #24
 800f854:	4619      	mov	r1, r3
 800f856:	480e      	ldr	r0, [pc, #56]	@ (800f890 <xTaskRemoveFromEventList+0xbc>)
 800f858:	f7fe fc13 	bl	800e082 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f85c:	693b      	ldr	r3, [r7, #16]
 800f85e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f860:	4b0c      	ldr	r3, [pc, #48]	@ (800f894 <xTaskRemoveFromEventList+0xc0>)
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f866:	429a      	cmp	r2, r3
 800f868:	d905      	bls.n	800f876 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f86a:	2301      	movs	r3, #1
 800f86c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f86e:	4b0a      	ldr	r3, [pc, #40]	@ (800f898 <xTaskRemoveFromEventList+0xc4>)
 800f870:	2201      	movs	r2, #1
 800f872:	601a      	str	r2, [r3, #0]
 800f874:	e001      	b.n	800f87a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800f876:	2300      	movs	r3, #0
 800f878:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f87a:	697b      	ldr	r3, [r7, #20]
}
 800f87c:	4618      	mov	r0, r3
 800f87e:	3718      	adds	r7, #24
 800f880:	46bd      	mov	sp, r7
 800f882:	bd80      	pop	{r7, pc}
 800f884:	20004b98 	.word	0x20004b98
 800f888:	20004b78 	.word	0x20004b78
 800f88c:	200046a0 	.word	0x200046a0
 800f890:	20004b30 	.word	0x20004b30
 800f894:	2000469c 	.word	0x2000469c
 800f898:	20004b84 	.word	0x20004b84

0800f89c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f89c:	b480      	push	{r7}
 800f89e:	b083      	sub	sp, #12
 800f8a0:	af00      	add	r7, sp, #0
 800f8a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f8a4:	4b06      	ldr	r3, [pc, #24]	@ (800f8c0 <vTaskInternalSetTimeOutState+0x24>)
 800f8a6:	681a      	ldr	r2, [r3, #0]
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f8ac:	4b05      	ldr	r3, [pc, #20]	@ (800f8c4 <vTaskInternalSetTimeOutState+0x28>)
 800f8ae:	681a      	ldr	r2, [r3, #0]
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	605a      	str	r2, [r3, #4]
}
 800f8b4:	bf00      	nop
 800f8b6:	370c      	adds	r7, #12
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8be:	4770      	bx	lr
 800f8c0:	20004b88 	.word	0x20004b88
 800f8c4:	20004b74 	.word	0x20004b74

0800f8c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f8c8:	b580      	push	{r7, lr}
 800f8ca:	b088      	sub	sp, #32
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	6078      	str	r0, [r7, #4]
 800f8d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d10b      	bne.n	800f8f0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800f8d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8dc:	f383 8811 	msr	BASEPRI, r3
 800f8e0:	f3bf 8f6f 	isb	sy
 800f8e4:	f3bf 8f4f 	dsb	sy
 800f8e8:	613b      	str	r3, [r7, #16]
}
 800f8ea:	bf00      	nop
 800f8ec:	bf00      	nop
 800f8ee:	e7fd      	b.n	800f8ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f8f0:	683b      	ldr	r3, [r7, #0]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d10b      	bne.n	800f90e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800f8f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8fa:	f383 8811 	msr	BASEPRI, r3
 800f8fe:	f3bf 8f6f 	isb	sy
 800f902:	f3bf 8f4f 	dsb	sy
 800f906:	60fb      	str	r3, [r7, #12]
}
 800f908:	bf00      	nop
 800f90a:	bf00      	nop
 800f90c:	e7fd      	b.n	800f90a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800f90e:	f000 ff93 	bl	8010838 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f912:	4b1d      	ldr	r3, [pc, #116]	@ (800f988 <xTaskCheckForTimeOut+0xc0>)
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	685b      	ldr	r3, [r3, #4]
 800f91c:	69ba      	ldr	r2, [r7, #24]
 800f91e:	1ad3      	subs	r3, r2, r3
 800f920:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f922:	683b      	ldr	r3, [r7, #0]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f92a:	d102      	bne.n	800f932 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f92c:	2300      	movs	r3, #0
 800f92e:	61fb      	str	r3, [r7, #28]
 800f930:	e023      	b.n	800f97a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	681a      	ldr	r2, [r3, #0]
 800f936:	4b15      	ldr	r3, [pc, #84]	@ (800f98c <xTaskCheckForTimeOut+0xc4>)
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	429a      	cmp	r2, r3
 800f93c:	d007      	beq.n	800f94e <xTaskCheckForTimeOut+0x86>
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	685b      	ldr	r3, [r3, #4]
 800f942:	69ba      	ldr	r2, [r7, #24]
 800f944:	429a      	cmp	r2, r3
 800f946:	d302      	bcc.n	800f94e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f948:	2301      	movs	r3, #1
 800f94a:	61fb      	str	r3, [r7, #28]
 800f94c:	e015      	b.n	800f97a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f94e:	683b      	ldr	r3, [r7, #0]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	697a      	ldr	r2, [r7, #20]
 800f954:	429a      	cmp	r2, r3
 800f956:	d20b      	bcs.n	800f970 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f958:	683b      	ldr	r3, [r7, #0]
 800f95a:	681a      	ldr	r2, [r3, #0]
 800f95c:	697b      	ldr	r3, [r7, #20]
 800f95e:	1ad2      	subs	r2, r2, r3
 800f960:	683b      	ldr	r3, [r7, #0]
 800f962:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f964:	6878      	ldr	r0, [r7, #4]
 800f966:	f7ff ff99 	bl	800f89c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f96a:	2300      	movs	r3, #0
 800f96c:	61fb      	str	r3, [r7, #28]
 800f96e:	e004      	b.n	800f97a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800f970:	683b      	ldr	r3, [r7, #0]
 800f972:	2200      	movs	r2, #0
 800f974:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f976:	2301      	movs	r3, #1
 800f978:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f97a:	f000 ff8f 	bl	801089c <vPortExitCritical>

	return xReturn;
 800f97e:	69fb      	ldr	r3, [r7, #28]
}
 800f980:	4618      	mov	r0, r3
 800f982:	3720      	adds	r7, #32
 800f984:	46bd      	mov	sp, r7
 800f986:	bd80      	pop	{r7, pc}
 800f988:	20004b74 	.word	0x20004b74
 800f98c:	20004b88 	.word	0x20004b88

0800f990 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f990:	b480      	push	{r7}
 800f992:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f994:	4b03      	ldr	r3, [pc, #12]	@ (800f9a4 <vTaskMissedYield+0x14>)
 800f996:	2201      	movs	r2, #1
 800f998:	601a      	str	r2, [r3, #0]
}
 800f99a:	bf00      	nop
 800f99c:	46bd      	mov	sp, r7
 800f99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a2:	4770      	bx	lr
 800f9a4:	20004b84 	.word	0x20004b84

0800f9a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f9a8:	b580      	push	{r7, lr}
 800f9aa:	b082      	sub	sp, #8
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f9b0:	f000 f852 	bl	800fa58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f9b4:	4b06      	ldr	r3, [pc, #24]	@ (800f9d0 <prvIdleTask+0x28>)
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	2b01      	cmp	r3, #1
 800f9ba:	d9f9      	bls.n	800f9b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f9bc:	4b05      	ldr	r3, [pc, #20]	@ (800f9d4 <prvIdleTask+0x2c>)
 800f9be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f9c2:	601a      	str	r2, [r3, #0]
 800f9c4:	f3bf 8f4f 	dsb	sy
 800f9c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f9cc:	e7f0      	b.n	800f9b0 <prvIdleTask+0x8>
 800f9ce:	bf00      	nop
 800f9d0:	200046a0 	.word	0x200046a0
 800f9d4:	e000ed04 	.word	0xe000ed04

0800f9d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f9d8:	b580      	push	{r7, lr}
 800f9da:	b082      	sub	sp, #8
 800f9dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f9de:	2300      	movs	r3, #0
 800f9e0:	607b      	str	r3, [r7, #4]
 800f9e2:	e00c      	b.n	800f9fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f9e4:	687a      	ldr	r2, [r7, #4]
 800f9e6:	4613      	mov	r3, r2
 800f9e8:	009b      	lsls	r3, r3, #2
 800f9ea:	4413      	add	r3, r2
 800f9ec:	009b      	lsls	r3, r3, #2
 800f9ee:	4a12      	ldr	r2, [pc, #72]	@ (800fa38 <prvInitialiseTaskLists+0x60>)
 800f9f0:	4413      	add	r3, r2
 800f9f2:	4618      	mov	r0, r3
 800f9f4:	f7fe fb18 	bl	800e028 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	3301      	adds	r3, #1
 800f9fc:	607b      	str	r3, [r7, #4]
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	2b37      	cmp	r3, #55	@ 0x37
 800fa02:	d9ef      	bls.n	800f9e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800fa04:	480d      	ldr	r0, [pc, #52]	@ (800fa3c <prvInitialiseTaskLists+0x64>)
 800fa06:	f7fe fb0f 	bl	800e028 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800fa0a:	480d      	ldr	r0, [pc, #52]	@ (800fa40 <prvInitialiseTaskLists+0x68>)
 800fa0c:	f7fe fb0c 	bl	800e028 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800fa10:	480c      	ldr	r0, [pc, #48]	@ (800fa44 <prvInitialiseTaskLists+0x6c>)
 800fa12:	f7fe fb09 	bl	800e028 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800fa16:	480c      	ldr	r0, [pc, #48]	@ (800fa48 <prvInitialiseTaskLists+0x70>)
 800fa18:	f7fe fb06 	bl	800e028 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800fa1c:	480b      	ldr	r0, [pc, #44]	@ (800fa4c <prvInitialiseTaskLists+0x74>)
 800fa1e:	f7fe fb03 	bl	800e028 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800fa22:	4b0b      	ldr	r3, [pc, #44]	@ (800fa50 <prvInitialiseTaskLists+0x78>)
 800fa24:	4a05      	ldr	r2, [pc, #20]	@ (800fa3c <prvInitialiseTaskLists+0x64>)
 800fa26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800fa28:	4b0a      	ldr	r3, [pc, #40]	@ (800fa54 <prvInitialiseTaskLists+0x7c>)
 800fa2a:	4a05      	ldr	r2, [pc, #20]	@ (800fa40 <prvInitialiseTaskLists+0x68>)
 800fa2c:	601a      	str	r2, [r3, #0]
}
 800fa2e:	bf00      	nop
 800fa30:	3708      	adds	r7, #8
 800fa32:	46bd      	mov	sp, r7
 800fa34:	bd80      	pop	{r7, pc}
 800fa36:	bf00      	nop
 800fa38:	200046a0 	.word	0x200046a0
 800fa3c:	20004b00 	.word	0x20004b00
 800fa40:	20004b14 	.word	0x20004b14
 800fa44:	20004b30 	.word	0x20004b30
 800fa48:	20004b44 	.word	0x20004b44
 800fa4c:	20004b5c 	.word	0x20004b5c
 800fa50:	20004b28 	.word	0x20004b28
 800fa54:	20004b2c 	.word	0x20004b2c

0800fa58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800fa58:	b580      	push	{r7, lr}
 800fa5a:	b082      	sub	sp, #8
 800fa5c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800fa5e:	e019      	b.n	800fa94 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800fa60:	f000 feea 	bl	8010838 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fa64:	4b10      	ldr	r3, [pc, #64]	@ (800faa8 <prvCheckTasksWaitingTermination+0x50>)
 800fa66:	68db      	ldr	r3, [r3, #12]
 800fa68:	68db      	ldr	r3, [r3, #12]
 800fa6a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	3304      	adds	r3, #4
 800fa70:	4618      	mov	r0, r3
 800fa72:	f7fe fb63 	bl	800e13c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800fa76:	4b0d      	ldr	r3, [pc, #52]	@ (800faac <prvCheckTasksWaitingTermination+0x54>)
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	3b01      	subs	r3, #1
 800fa7c:	4a0b      	ldr	r2, [pc, #44]	@ (800faac <prvCheckTasksWaitingTermination+0x54>)
 800fa7e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800fa80:	4b0b      	ldr	r3, [pc, #44]	@ (800fab0 <prvCheckTasksWaitingTermination+0x58>)
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	3b01      	subs	r3, #1
 800fa86:	4a0a      	ldr	r2, [pc, #40]	@ (800fab0 <prvCheckTasksWaitingTermination+0x58>)
 800fa88:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800fa8a:	f000 ff07 	bl	801089c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800fa8e:	6878      	ldr	r0, [r7, #4]
 800fa90:	f000 f810 	bl	800fab4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800fa94:	4b06      	ldr	r3, [pc, #24]	@ (800fab0 <prvCheckTasksWaitingTermination+0x58>)
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d1e1      	bne.n	800fa60 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800fa9c:	bf00      	nop
 800fa9e:	bf00      	nop
 800faa0:	3708      	adds	r7, #8
 800faa2:	46bd      	mov	sp, r7
 800faa4:	bd80      	pop	{r7, pc}
 800faa6:	bf00      	nop
 800faa8:	20004b44 	.word	0x20004b44
 800faac:	20004b70 	.word	0x20004b70
 800fab0:	20004b58 	.word	0x20004b58

0800fab4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800fab4:	b580      	push	{r7, lr}
 800fab6:	b084      	sub	sp, #16
 800fab8:	af00      	add	r7, sp, #0
 800faba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	3354      	adds	r3, #84	@ 0x54
 800fac0:	4618      	mov	r0, r3
 800fac2:	f002 f927 	bl	8011d14 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800facc:	2b00      	cmp	r3, #0
 800face:	d108      	bne.n	800fae2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fad4:	4618      	mov	r0, r3
 800fad6:	f001 f89f 	bl	8010c18 <vPortFree>
				vPortFree( pxTCB );
 800fada:	6878      	ldr	r0, [r7, #4]
 800fadc:	f001 f89c 	bl	8010c18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800fae0:	e019      	b.n	800fb16 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800fae8:	2b01      	cmp	r3, #1
 800faea:	d103      	bne.n	800faf4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	f001 f893 	bl	8010c18 <vPortFree>
	}
 800faf2:	e010      	b.n	800fb16 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800fafa:	2b02      	cmp	r3, #2
 800fafc:	d00b      	beq.n	800fb16 <prvDeleteTCB+0x62>
	__asm volatile
 800fafe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb02:	f383 8811 	msr	BASEPRI, r3
 800fb06:	f3bf 8f6f 	isb	sy
 800fb0a:	f3bf 8f4f 	dsb	sy
 800fb0e:	60fb      	str	r3, [r7, #12]
}
 800fb10:	bf00      	nop
 800fb12:	bf00      	nop
 800fb14:	e7fd      	b.n	800fb12 <prvDeleteTCB+0x5e>
	}
 800fb16:	bf00      	nop
 800fb18:	3710      	adds	r7, #16
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	bd80      	pop	{r7, pc}
	...

0800fb20 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800fb20:	b480      	push	{r7}
 800fb22:	b083      	sub	sp, #12
 800fb24:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fb26:	4b0c      	ldr	r3, [pc, #48]	@ (800fb58 <prvResetNextTaskUnblockTime+0x38>)
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d104      	bne.n	800fb3a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800fb30:	4b0a      	ldr	r3, [pc, #40]	@ (800fb5c <prvResetNextTaskUnblockTime+0x3c>)
 800fb32:	f04f 32ff 	mov.w	r2, #4294967295
 800fb36:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800fb38:	e008      	b.n	800fb4c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fb3a:	4b07      	ldr	r3, [pc, #28]	@ (800fb58 <prvResetNextTaskUnblockTime+0x38>)
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	68db      	ldr	r3, [r3, #12]
 800fb40:	68db      	ldr	r3, [r3, #12]
 800fb42:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	685b      	ldr	r3, [r3, #4]
 800fb48:	4a04      	ldr	r2, [pc, #16]	@ (800fb5c <prvResetNextTaskUnblockTime+0x3c>)
 800fb4a:	6013      	str	r3, [r2, #0]
}
 800fb4c:	bf00      	nop
 800fb4e:	370c      	adds	r7, #12
 800fb50:	46bd      	mov	sp, r7
 800fb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb56:	4770      	bx	lr
 800fb58:	20004b28 	.word	0x20004b28
 800fb5c:	20004b90 	.word	0x20004b90

0800fb60 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800fb60:	b480      	push	{r7}
 800fb62:	b083      	sub	sp, #12
 800fb64:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800fb66:	4b0b      	ldr	r3, [pc, #44]	@ (800fb94 <xTaskGetSchedulerState+0x34>)
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d102      	bne.n	800fb74 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800fb6e:	2301      	movs	r3, #1
 800fb70:	607b      	str	r3, [r7, #4]
 800fb72:	e008      	b.n	800fb86 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fb74:	4b08      	ldr	r3, [pc, #32]	@ (800fb98 <xTaskGetSchedulerState+0x38>)
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d102      	bne.n	800fb82 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800fb7c:	2302      	movs	r3, #2
 800fb7e:	607b      	str	r3, [r7, #4]
 800fb80:	e001      	b.n	800fb86 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800fb82:	2300      	movs	r3, #0
 800fb84:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800fb86:	687b      	ldr	r3, [r7, #4]
	}
 800fb88:	4618      	mov	r0, r3
 800fb8a:	370c      	adds	r7, #12
 800fb8c:	46bd      	mov	sp, r7
 800fb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb92:	4770      	bx	lr
 800fb94:	20004b7c 	.word	0x20004b7c
 800fb98:	20004b98 	.word	0x20004b98

0800fb9c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800fb9c:	b580      	push	{r7, lr}
 800fb9e:	b084      	sub	sp, #16
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800fba8:	2300      	movs	r3, #0
 800fbaa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d051      	beq.n	800fc56 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800fbb2:	68bb      	ldr	r3, [r7, #8]
 800fbb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbb6:	4b2a      	ldr	r3, [pc, #168]	@ (800fc60 <xTaskPriorityInherit+0xc4>)
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbbc:	429a      	cmp	r2, r3
 800fbbe:	d241      	bcs.n	800fc44 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800fbc0:	68bb      	ldr	r3, [r7, #8]
 800fbc2:	699b      	ldr	r3, [r3, #24]
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	db06      	blt.n	800fbd6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fbc8:	4b25      	ldr	r3, [pc, #148]	@ (800fc60 <xTaskPriorityInherit+0xc4>)
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fbd2:	68bb      	ldr	r3, [r7, #8]
 800fbd4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800fbd6:	68bb      	ldr	r3, [r7, #8]
 800fbd8:	6959      	ldr	r1, [r3, #20]
 800fbda:	68bb      	ldr	r3, [r7, #8]
 800fbdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbde:	4613      	mov	r3, r2
 800fbe0:	009b      	lsls	r3, r3, #2
 800fbe2:	4413      	add	r3, r2
 800fbe4:	009b      	lsls	r3, r3, #2
 800fbe6:	4a1f      	ldr	r2, [pc, #124]	@ (800fc64 <xTaskPriorityInherit+0xc8>)
 800fbe8:	4413      	add	r3, r2
 800fbea:	4299      	cmp	r1, r3
 800fbec:	d122      	bne.n	800fc34 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fbee:	68bb      	ldr	r3, [r7, #8]
 800fbf0:	3304      	adds	r3, #4
 800fbf2:	4618      	mov	r0, r3
 800fbf4:	f7fe faa2 	bl	800e13c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800fbf8:	4b19      	ldr	r3, [pc, #100]	@ (800fc60 <xTaskPriorityInherit+0xc4>)
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbfe:	68bb      	ldr	r3, [r7, #8]
 800fc00:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800fc02:	68bb      	ldr	r3, [r7, #8]
 800fc04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc06:	4b18      	ldr	r3, [pc, #96]	@ (800fc68 <xTaskPriorityInherit+0xcc>)
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	429a      	cmp	r2, r3
 800fc0c:	d903      	bls.n	800fc16 <xTaskPriorityInherit+0x7a>
 800fc0e:	68bb      	ldr	r3, [r7, #8]
 800fc10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc12:	4a15      	ldr	r2, [pc, #84]	@ (800fc68 <xTaskPriorityInherit+0xcc>)
 800fc14:	6013      	str	r3, [r2, #0]
 800fc16:	68bb      	ldr	r3, [r7, #8]
 800fc18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc1a:	4613      	mov	r3, r2
 800fc1c:	009b      	lsls	r3, r3, #2
 800fc1e:	4413      	add	r3, r2
 800fc20:	009b      	lsls	r3, r3, #2
 800fc22:	4a10      	ldr	r2, [pc, #64]	@ (800fc64 <xTaskPriorityInherit+0xc8>)
 800fc24:	441a      	add	r2, r3
 800fc26:	68bb      	ldr	r3, [r7, #8]
 800fc28:	3304      	adds	r3, #4
 800fc2a:	4619      	mov	r1, r3
 800fc2c:	4610      	mov	r0, r2
 800fc2e:	f7fe fa28 	bl	800e082 <vListInsertEnd>
 800fc32:	e004      	b.n	800fc3e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800fc34:	4b0a      	ldr	r3, [pc, #40]	@ (800fc60 <xTaskPriorityInherit+0xc4>)
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc3a:	68bb      	ldr	r3, [r7, #8]
 800fc3c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800fc3e:	2301      	movs	r3, #1
 800fc40:	60fb      	str	r3, [r7, #12]
 800fc42:	e008      	b.n	800fc56 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800fc44:	68bb      	ldr	r3, [r7, #8]
 800fc46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fc48:	4b05      	ldr	r3, [pc, #20]	@ (800fc60 <xTaskPriorityInherit+0xc4>)
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc4e:	429a      	cmp	r2, r3
 800fc50:	d201      	bcs.n	800fc56 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800fc52:	2301      	movs	r3, #1
 800fc54:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800fc56:	68fb      	ldr	r3, [r7, #12]
	}
 800fc58:	4618      	mov	r0, r3
 800fc5a:	3710      	adds	r7, #16
 800fc5c:	46bd      	mov	sp, r7
 800fc5e:	bd80      	pop	{r7, pc}
 800fc60:	2000469c 	.word	0x2000469c
 800fc64:	200046a0 	.word	0x200046a0
 800fc68:	20004b78 	.word	0x20004b78

0800fc6c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800fc6c:	b580      	push	{r7, lr}
 800fc6e:	b086      	sub	sp, #24
 800fc70:	af00      	add	r7, sp, #0
 800fc72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800fc78:	2300      	movs	r3, #0
 800fc7a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d058      	beq.n	800fd34 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800fc82:	4b2f      	ldr	r3, [pc, #188]	@ (800fd40 <xTaskPriorityDisinherit+0xd4>)
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	693a      	ldr	r2, [r7, #16]
 800fc88:	429a      	cmp	r2, r3
 800fc8a:	d00b      	beq.n	800fca4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800fc8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc90:	f383 8811 	msr	BASEPRI, r3
 800fc94:	f3bf 8f6f 	isb	sy
 800fc98:	f3bf 8f4f 	dsb	sy
 800fc9c:	60fb      	str	r3, [r7, #12]
}
 800fc9e:	bf00      	nop
 800fca0:	bf00      	nop
 800fca2:	e7fd      	b.n	800fca0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800fca4:	693b      	ldr	r3, [r7, #16]
 800fca6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d10b      	bne.n	800fcc4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800fcac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcb0:	f383 8811 	msr	BASEPRI, r3
 800fcb4:	f3bf 8f6f 	isb	sy
 800fcb8:	f3bf 8f4f 	dsb	sy
 800fcbc:	60bb      	str	r3, [r7, #8]
}
 800fcbe:	bf00      	nop
 800fcc0:	bf00      	nop
 800fcc2:	e7fd      	b.n	800fcc0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800fcc4:	693b      	ldr	r3, [r7, #16]
 800fcc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fcc8:	1e5a      	subs	r2, r3, #1
 800fcca:	693b      	ldr	r3, [r7, #16]
 800fccc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800fcce:	693b      	ldr	r3, [r7, #16]
 800fcd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fcd2:	693b      	ldr	r3, [r7, #16]
 800fcd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fcd6:	429a      	cmp	r2, r3
 800fcd8:	d02c      	beq.n	800fd34 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800fcda:	693b      	ldr	r3, [r7, #16]
 800fcdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d128      	bne.n	800fd34 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fce2:	693b      	ldr	r3, [r7, #16]
 800fce4:	3304      	adds	r3, #4
 800fce6:	4618      	mov	r0, r3
 800fce8:	f7fe fa28 	bl	800e13c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800fcec:	693b      	ldr	r3, [r7, #16]
 800fcee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fcf0:	693b      	ldr	r3, [r7, #16]
 800fcf2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fcf4:	693b      	ldr	r3, [r7, #16]
 800fcf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcf8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fcfc:	693b      	ldr	r3, [r7, #16]
 800fcfe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800fd00:	693b      	ldr	r3, [r7, #16]
 800fd02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd04:	4b0f      	ldr	r3, [pc, #60]	@ (800fd44 <xTaskPriorityDisinherit+0xd8>)
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	429a      	cmp	r2, r3
 800fd0a:	d903      	bls.n	800fd14 <xTaskPriorityDisinherit+0xa8>
 800fd0c:	693b      	ldr	r3, [r7, #16]
 800fd0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd10:	4a0c      	ldr	r2, [pc, #48]	@ (800fd44 <xTaskPriorityDisinherit+0xd8>)
 800fd12:	6013      	str	r3, [r2, #0]
 800fd14:	693b      	ldr	r3, [r7, #16]
 800fd16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd18:	4613      	mov	r3, r2
 800fd1a:	009b      	lsls	r3, r3, #2
 800fd1c:	4413      	add	r3, r2
 800fd1e:	009b      	lsls	r3, r3, #2
 800fd20:	4a09      	ldr	r2, [pc, #36]	@ (800fd48 <xTaskPriorityDisinherit+0xdc>)
 800fd22:	441a      	add	r2, r3
 800fd24:	693b      	ldr	r3, [r7, #16]
 800fd26:	3304      	adds	r3, #4
 800fd28:	4619      	mov	r1, r3
 800fd2a:	4610      	mov	r0, r2
 800fd2c:	f7fe f9a9 	bl	800e082 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800fd30:	2301      	movs	r3, #1
 800fd32:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800fd34:	697b      	ldr	r3, [r7, #20]
	}
 800fd36:	4618      	mov	r0, r3
 800fd38:	3718      	adds	r7, #24
 800fd3a:	46bd      	mov	sp, r7
 800fd3c:	bd80      	pop	{r7, pc}
 800fd3e:	bf00      	nop
 800fd40:	2000469c 	.word	0x2000469c
 800fd44:	20004b78 	.word	0x20004b78
 800fd48:	200046a0 	.word	0x200046a0

0800fd4c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800fd4c:	b580      	push	{r7, lr}
 800fd4e:	b088      	sub	sp, #32
 800fd50:	af00      	add	r7, sp, #0
 800fd52:	6078      	str	r0, [r7, #4]
 800fd54:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800fd5a:	2301      	movs	r3, #1
 800fd5c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d06c      	beq.n	800fe3e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800fd64:	69bb      	ldr	r3, [r7, #24]
 800fd66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d10b      	bne.n	800fd84 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800fd6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd70:	f383 8811 	msr	BASEPRI, r3
 800fd74:	f3bf 8f6f 	isb	sy
 800fd78:	f3bf 8f4f 	dsb	sy
 800fd7c:	60fb      	str	r3, [r7, #12]
}
 800fd7e:	bf00      	nop
 800fd80:	bf00      	nop
 800fd82:	e7fd      	b.n	800fd80 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800fd84:	69bb      	ldr	r3, [r7, #24]
 800fd86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fd88:	683a      	ldr	r2, [r7, #0]
 800fd8a:	429a      	cmp	r2, r3
 800fd8c:	d902      	bls.n	800fd94 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800fd8e:	683b      	ldr	r3, [r7, #0]
 800fd90:	61fb      	str	r3, [r7, #28]
 800fd92:	e002      	b.n	800fd9a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800fd94:	69bb      	ldr	r3, [r7, #24]
 800fd96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fd98:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800fd9a:	69bb      	ldr	r3, [r7, #24]
 800fd9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd9e:	69fa      	ldr	r2, [r7, #28]
 800fda0:	429a      	cmp	r2, r3
 800fda2:	d04c      	beq.n	800fe3e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800fda4:	69bb      	ldr	r3, [r7, #24]
 800fda6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fda8:	697a      	ldr	r2, [r7, #20]
 800fdaa:	429a      	cmp	r2, r3
 800fdac:	d147      	bne.n	800fe3e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800fdae:	4b26      	ldr	r3, [pc, #152]	@ (800fe48 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	69ba      	ldr	r2, [r7, #24]
 800fdb4:	429a      	cmp	r2, r3
 800fdb6:	d10b      	bne.n	800fdd0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800fdb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdbc:	f383 8811 	msr	BASEPRI, r3
 800fdc0:	f3bf 8f6f 	isb	sy
 800fdc4:	f3bf 8f4f 	dsb	sy
 800fdc8:	60bb      	str	r3, [r7, #8]
}
 800fdca:	bf00      	nop
 800fdcc:	bf00      	nop
 800fdce:	e7fd      	b.n	800fdcc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800fdd0:	69bb      	ldr	r3, [r7, #24]
 800fdd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdd4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800fdd6:	69bb      	ldr	r3, [r7, #24]
 800fdd8:	69fa      	ldr	r2, [r7, #28]
 800fdda:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800fddc:	69bb      	ldr	r3, [r7, #24]
 800fdde:	699b      	ldr	r3, [r3, #24]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	db04      	blt.n	800fdee <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fde4:	69fb      	ldr	r3, [r7, #28]
 800fde6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fdea:	69bb      	ldr	r3, [r7, #24]
 800fdec:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800fdee:	69bb      	ldr	r3, [r7, #24]
 800fdf0:	6959      	ldr	r1, [r3, #20]
 800fdf2:	693a      	ldr	r2, [r7, #16]
 800fdf4:	4613      	mov	r3, r2
 800fdf6:	009b      	lsls	r3, r3, #2
 800fdf8:	4413      	add	r3, r2
 800fdfa:	009b      	lsls	r3, r3, #2
 800fdfc:	4a13      	ldr	r2, [pc, #76]	@ (800fe4c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800fdfe:	4413      	add	r3, r2
 800fe00:	4299      	cmp	r1, r3
 800fe02:	d11c      	bne.n	800fe3e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fe04:	69bb      	ldr	r3, [r7, #24]
 800fe06:	3304      	adds	r3, #4
 800fe08:	4618      	mov	r0, r3
 800fe0a:	f7fe f997 	bl	800e13c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800fe0e:	69bb      	ldr	r3, [r7, #24]
 800fe10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe12:	4b0f      	ldr	r3, [pc, #60]	@ (800fe50 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	429a      	cmp	r2, r3
 800fe18:	d903      	bls.n	800fe22 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800fe1a:	69bb      	ldr	r3, [r7, #24]
 800fe1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe1e:	4a0c      	ldr	r2, [pc, #48]	@ (800fe50 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800fe20:	6013      	str	r3, [r2, #0]
 800fe22:	69bb      	ldr	r3, [r7, #24]
 800fe24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe26:	4613      	mov	r3, r2
 800fe28:	009b      	lsls	r3, r3, #2
 800fe2a:	4413      	add	r3, r2
 800fe2c:	009b      	lsls	r3, r3, #2
 800fe2e:	4a07      	ldr	r2, [pc, #28]	@ (800fe4c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800fe30:	441a      	add	r2, r3
 800fe32:	69bb      	ldr	r3, [r7, #24]
 800fe34:	3304      	adds	r3, #4
 800fe36:	4619      	mov	r1, r3
 800fe38:	4610      	mov	r0, r2
 800fe3a:	f7fe f922 	bl	800e082 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fe3e:	bf00      	nop
 800fe40:	3720      	adds	r7, #32
 800fe42:	46bd      	mov	sp, r7
 800fe44:	bd80      	pop	{r7, pc}
 800fe46:	bf00      	nop
 800fe48:	2000469c 	.word	0x2000469c
 800fe4c:	200046a0 	.word	0x200046a0
 800fe50:	20004b78 	.word	0x20004b78

0800fe54 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800fe54:	b480      	push	{r7}
 800fe56:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800fe58:	4b07      	ldr	r3, [pc, #28]	@ (800fe78 <pvTaskIncrementMutexHeldCount+0x24>)
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d004      	beq.n	800fe6a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800fe60:	4b05      	ldr	r3, [pc, #20]	@ (800fe78 <pvTaskIncrementMutexHeldCount+0x24>)
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fe66:	3201      	adds	r2, #1
 800fe68:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800fe6a:	4b03      	ldr	r3, [pc, #12]	@ (800fe78 <pvTaskIncrementMutexHeldCount+0x24>)
 800fe6c:	681b      	ldr	r3, [r3, #0]
	}
 800fe6e:	4618      	mov	r0, r3
 800fe70:	46bd      	mov	sp, r7
 800fe72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe76:	4770      	bx	lr
 800fe78:	2000469c 	.word	0x2000469c

0800fe7c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b084      	sub	sp, #16
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	6078      	str	r0, [r7, #4]
 800fe84:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800fe86:	4b21      	ldr	r3, [pc, #132]	@ (800ff0c <prvAddCurrentTaskToDelayedList+0x90>)
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fe8c:	4b20      	ldr	r3, [pc, #128]	@ (800ff10 <prvAddCurrentTaskToDelayedList+0x94>)
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	3304      	adds	r3, #4
 800fe92:	4618      	mov	r0, r3
 800fe94:	f7fe f952 	bl	800e13c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe9e:	d10a      	bne.n	800feb6 <prvAddCurrentTaskToDelayedList+0x3a>
 800fea0:	683b      	ldr	r3, [r7, #0]
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d007      	beq.n	800feb6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fea6:	4b1a      	ldr	r3, [pc, #104]	@ (800ff10 <prvAddCurrentTaskToDelayedList+0x94>)
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	3304      	adds	r3, #4
 800feac:	4619      	mov	r1, r3
 800feae:	4819      	ldr	r0, [pc, #100]	@ (800ff14 <prvAddCurrentTaskToDelayedList+0x98>)
 800feb0:	f7fe f8e7 	bl	800e082 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800feb4:	e026      	b.n	800ff04 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800feb6:	68fa      	ldr	r2, [r7, #12]
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	4413      	add	r3, r2
 800febc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800febe:	4b14      	ldr	r3, [pc, #80]	@ (800ff10 <prvAddCurrentTaskToDelayedList+0x94>)
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	68ba      	ldr	r2, [r7, #8]
 800fec4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800fec6:	68ba      	ldr	r2, [r7, #8]
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	429a      	cmp	r2, r3
 800fecc:	d209      	bcs.n	800fee2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fece:	4b12      	ldr	r3, [pc, #72]	@ (800ff18 <prvAddCurrentTaskToDelayedList+0x9c>)
 800fed0:	681a      	ldr	r2, [r3, #0]
 800fed2:	4b0f      	ldr	r3, [pc, #60]	@ (800ff10 <prvAddCurrentTaskToDelayedList+0x94>)
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	3304      	adds	r3, #4
 800fed8:	4619      	mov	r1, r3
 800feda:	4610      	mov	r0, r2
 800fedc:	f7fe f8f5 	bl	800e0ca <vListInsert>
}
 800fee0:	e010      	b.n	800ff04 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fee2:	4b0e      	ldr	r3, [pc, #56]	@ (800ff1c <prvAddCurrentTaskToDelayedList+0xa0>)
 800fee4:	681a      	ldr	r2, [r3, #0]
 800fee6:	4b0a      	ldr	r3, [pc, #40]	@ (800ff10 <prvAddCurrentTaskToDelayedList+0x94>)
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	3304      	adds	r3, #4
 800feec:	4619      	mov	r1, r3
 800feee:	4610      	mov	r0, r2
 800fef0:	f7fe f8eb 	bl	800e0ca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800fef4:	4b0a      	ldr	r3, [pc, #40]	@ (800ff20 <prvAddCurrentTaskToDelayedList+0xa4>)
 800fef6:	681b      	ldr	r3, [r3, #0]
 800fef8:	68ba      	ldr	r2, [r7, #8]
 800fefa:	429a      	cmp	r2, r3
 800fefc:	d202      	bcs.n	800ff04 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800fefe:	4a08      	ldr	r2, [pc, #32]	@ (800ff20 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ff00:	68bb      	ldr	r3, [r7, #8]
 800ff02:	6013      	str	r3, [r2, #0]
}
 800ff04:	bf00      	nop
 800ff06:	3710      	adds	r7, #16
 800ff08:	46bd      	mov	sp, r7
 800ff0a:	bd80      	pop	{r7, pc}
 800ff0c:	20004b74 	.word	0x20004b74
 800ff10:	2000469c 	.word	0x2000469c
 800ff14:	20004b5c 	.word	0x20004b5c
 800ff18:	20004b2c 	.word	0x20004b2c
 800ff1c:	20004b28 	.word	0x20004b28
 800ff20:	20004b90 	.word	0x20004b90

0800ff24 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ff24:	b580      	push	{r7, lr}
 800ff26:	b08a      	sub	sp, #40	@ 0x28
 800ff28:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ff2a:	2300      	movs	r3, #0
 800ff2c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ff2e:	f000 fb13 	bl	8010558 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ff32:	4b1d      	ldr	r3, [pc, #116]	@ (800ffa8 <xTimerCreateTimerTask+0x84>)
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d021      	beq.n	800ff7e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ff3a:	2300      	movs	r3, #0
 800ff3c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ff3e:	2300      	movs	r3, #0
 800ff40:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ff42:	1d3a      	adds	r2, r7, #4
 800ff44:	f107 0108 	add.w	r1, r7, #8
 800ff48:	f107 030c 	add.w	r3, r7, #12
 800ff4c:	4618      	mov	r0, r3
 800ff4e:	f7fe f851 	bl	800dff4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ff52:	6879      	ldr	r1, [r7, #4]
 800ff54:	68bb      	ldr	r3, [r7, #8]
 800ff56:	68fa      	ldr	r2, [r7, #12]
 800ff58:	9202      	str	r2, [sp, #8]
 800ff5a:	9301      	str	r3, [sp, #4]
 800ff5c:	2337      	movs	r3, #55	@ 0x37
 800ff5e:	9300      	str	r3, [sp, #0]
 800ff60:	2300      	movs	r3, #0
 800ff62:	460a      	mov	r2, r1
 800ff64:	4911      	ldr	r1, [pc, #68]	@ (800ffac <xTimerCreateTimerTask+0x88>)
 800ff66:	4812      	ldr	r0, [pc, #72]	@ (800ffb0 <xTimerCreateTimerTask+0x8c>)
 800ff68:	f7fe ffa2 	bl	800eeb0 <xTaskCreateStatic>
 800ff6c:	4603      	mov	r3, r0
 800ff6e:	4a11      	ldr	r2, [pc, #68]	@ (800ffb4 <xTimerCreateTimerTask+0x90>)
 800ff70:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ff72:	4b10      	ldr	r3, [pc, #64]	@ (800ffb4 <xTimerCreateTimerTask+0x90>)
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d001      	beq.n	800ff7e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ff7a:	2301      	movs	r3, #1
 800ff7c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ff7e:	697b      	ldr	r3, [r7, #20]
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d10b      	bne.n	800ff9c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ff84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff88:	f383 8811 	msr	BASEPRI, r3
 800ff8c:	f3bf 8f6f 	isb	sy
 800ff90:	f3bf 8f4f 	dsb	sy
 800ff94:	613b      	str	r3, [r7, #16]
}
 800ff96:	bf00      	nop
 800ff98:	bf00      	nop
 800ff9a:	e7fd      	b.n	800ff98 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ff9c:	697b      	ldr	r3, [r7, #20]
}
 800ff9e:	4618      	mov	r0, r3
 800ffa0:	3718      	adds	r7, #24
 800ffa2:	46bd      	mov	sp, r7
 800ffa4:	bd80      	pop	{r7, pc}
 800ffa6:	bf00      	nop
 800ffa8:	20004bcc 	.word	0x20004bcc
 800ffac:	08014638 	.word	0x08014638
 800ffb0:	080100f1 	.word	0x080100f1
 800ffb4:	20004bd0 	.word	0x20004bd0

0800ffb8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ffb8:	b580      	push	{r7, lr}
 800ffba:	b08a      	sub	sp, #40	@ 0x28
 800ffbc:	af00      	add	r7, sp, #0
 800ffbe:	60f8      	str	r0, [r7, #12]
 800ffc0:	60b9      	str	r1, [r7, #8]
 800ffc2:	607a      	str	r2, [r7, #4]
 800ffc4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ffc6:	2300      	movs	r3, #0
 800ffc8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d10b      	bne.n	800ffe8 <xTimerGenericCommand+0x30>
	__asm volatile
 800ffd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffd4:	f383 8811 	msr	BASEPRI, r3
 800ffd8:	f3bf 8f6f 	isb	sy
 800ffdc:	f3bf 8f4f 	dsb	sy
 800ffe0:	623b      	str	r3, [r7, #32]
}
 800ffe2:	bf00      	nop
 800ffe4:	bf00      	nop
 800ffe6:	e7fd      	b.n	800ffe4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ffe8:	4b19      	ldr	r3, [pc, #100]	@ (8010050 <xTimerGenericCommand+0x98>)
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d02a      	beq.n	8010046 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800fff0:	68bb      	ldr	r3, [r7, #8]
 800fff2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800fffc:	68bb      	ldr	r3, [r7, #8]
 800fffe:	2b05      	cmp	r3, #5
 8010000:	dc18      	bgt.n	8010034 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010002:	f7ff fdad 	bl	800fb60 <xTaskGetSchedulerState>
 8010006:	4603      	mov	r3, r0
 8010008:	2b02      	cmp	r3, #2
 801000a:	d109      	bne.n	8010020 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801000c:	4b10      	ldr	r3, [pc, #64]	@ (8010050 <xTimerGenericCommand+0x98>)
 801000e:	6818      	ldr	r0, [r3, #0]
 8010010:	f107 0110 	add.w	r1, r7, #16
 8010014:	2300      	movs	r3, #0
 8010016:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010018:	f7fe fa32 	bl	800e480 <xQueueGenericSend>
 801001c:	6278      	str	r0, [r7, #36]	@ 0x24
 801001e:	e012      	b.n	8010046 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010020:	4b0b      	ldr	r3, [pc, #44]	@ (8010050 <xTimerGenericCommand+0x98>)
 8010022:	6818      	ldr	r0, [r3, #0]
 8010024:	f107 0110 	add.w	r1, r7, #16
 8010028:	2300      	movs	r3, #0
 801002a:	2200      	movs	r2, #0
 801002c:	f7fe fa28 	bl	800e480 <xQueueGenericSend>
 8010030:	6278      	str	r0, [r7, #36]	@ 0x24
 8010032:	e008      	b.n	8010046 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010034:	4b06      	ldr	r3, [pc, #24]	@ (8010050 <xTimerGenericCommand+0x98>)
 8010036:	6818      	ldr	r0, [r3, #0]
 8010038:	f107 0110 	add.w	r1, r7, #16
 801003c:	2300      	movs	r3, #0
 801003e:	683a      	ldr	r2, [r7, #0]
 8010040:	f7fe fb20 	bl	800e684 <xQueueGenericSendFromISR>
 8010044:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010048:	4618      	mov	r0, r3
 801004a:	3728      	adds	r7, #40	@ 0x28
 801004c:	46bd      	mov	sp, r7
 801004e:	bd80      	pop	{r7, pc}
 8010050:	20004bcc 	.word	0x20004bcc

08010054 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010054:	b580      	push	{r7, lr}
 8010056:	b088      	sub	sp, #32
 8010058:	af02      	add	r7, sp, #8
 801005a:	6078      	str	r0, [r7, #4]
 801005c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801005e:	4b23      	ldr	r3, [pc, #140]	@ (80100ec <prvProcessExpiredTimer+0x98>)
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	68db      	ldr	r3, [r3, #12]
 8010064:	68db      	ldr	r3, [r3, #12]
 8010066:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010068:	697b      	ldr	r3, [r7, #20]
 801006a:	3304      	adds	r3, #4
 801006c:	4618      	mov	r0, r3
 801006e:	f7fe f865 	bl	800e13c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010072:	697b      	ldr	r3, [r7, #20]
 8010074:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010078:	f003 0304 	and.w	r3, r3, #4
 801007c:	2b00      	cmp	r3, #0
 801007e:	d023      	beq.n	80100c8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010080:	697b      	ldr	r3, [r7, #20]
 8010082:	699a      	ldr	r2, [r3, #24]
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	18d1      	adds	r1, r2, r3
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	683a      	ldr	r2, [r7, #0]
 801008c:	6978      	ldr	r0, [r7, #20]
 801008e:	f000 f8d5 	bl	801023c <prvInsertTimerInActiveList>
 8010092:	4603      	mov	r3, r0
 8010094:	2b00      	cmp	r3, #0
 8010096:	d020      	beq.n	80100da <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010098:	2300      	movs	r3, #0
 801009a:	9300      	str	r3, [sp, #0]
 801009c:	2300      	movs	r3, #0
 801009e:	687a      	ldr	r2, [r7, #4]
 80100a0:	2100      	movs	r1, #0
 80100a2:	6978      	ldr	r0, [r7, #20]
 80100a4:	f7ff ff88 	bl	800ffb8 <xTimerGenericCommand>
 80100a8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80100aa:	693b      	ldr	r3, [r7, #16]
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d114      	bne.n	80100da <prvProcessExpiredTimer+0x86>
	__asm volatile
 80100b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100b4:	f383 8811 	msr	BASEPRI, r3
 80100b8:	f3bf 8f6f 	isb	sy
 80100bc:	f3bf 8f4f 	dsb	sy
 80100c0:	60fb      	str	r3, [r7, #12]
}
 80100c2:	bf00      	nop
 80100c4:	bf00      	nop
 80100c6:	e7fd      	b.n	80100c4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80100c8:	697b      	ldr	r3, [r7, #20]
 80100ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80100ce:	f023 0301 	bic.w	r3, r3, #1
 80100d2:	b2da      	uxtb	r2, r3
 80100d4:	697b      	ldr	r3, [r7, #20]
 80100d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80100da:	697b      	ldr	r3, [r7, #20]
 80100dc:	6a1b      	ldr	r3, [r3, #32]
 80100de:	6978      	ldr	r0, [r7, #20]
 80100e0:	4798      	blx	r3
}
 80100e2:	bf00      	nop
 80100e4:	3718      	adds	r7, #24
 80100e6:	46bd      	mov	sp, r7
 80100e8:	bd80      	pop	{r7, pc}
 80100ea:	bf00      	nop
 80100ec:	20004bc4 	.word	0x20004bc4

080100f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80100f0:	b580      	push	{r7, lr}
 80100f2:	b084      	sub	sp, #16
 80100f4:	af00      	add	r7, sp, #0
 80100f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80100f8:	f107 0308 	add.w	r3, r7, #8
 80100fc:	4618      	mov	r0, r3
 80100fe:	f000 f859 	bl	80101b4 <prvGetNextExpireTime>
 8010102:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010104:	68bb      	ldr	r3, [r7, #8]
 8010106:	4619      	mov	r1, r3
 8010108:	68f8      	ldr	r0, [r7, #12]
 801010a:	f000 f805 	bl	8010118 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801010e:	f000 f8d7 	bl	80102c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010112:	bf00      	nop
 8010114:	e7f0      	b.n	80100f8 <prvTimerTask+0x8>
	...

08010118 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010118:	b580      	push	{r7, lr}
 801011a:	b084      	sub	sp, #16
 801011c:	af00      	add	r7, sp, #0
 801011e:	6078      	str	r0, [r7, #4]
 8010120:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010122:	f7ff f929 	bl	800f378 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010126:	f107 0308 	add.w	r3, r7, #8
 801012a:	4618      	mov	r0, r3
 801012c:	f000 f866 	bl	80101fc <prvSampleTimeNow>
 8010130:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010132:	68bb      	ldr	r3, [r7, #8]
 8010134:	2b00      	cmp	r3, #0
 8010136:	d130      	bne.n	801019a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010138:	683b      	ldr	r3, [r7, #0]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d10a      	bne.n	8010154 <prvProcessTimerOrBlockTask+0x3c>
 801013e:	687a      	ldr	r2, [r7, #4]
 8010140:	68fb      	ldr	r3, [r7, #12]
 8010142:	429a      	cmp	r2, r3
 8010144:	d806      	bhi.n	8010154 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010146:	f7ff f925 	bl	800f394 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801014a:	68f9      	ldr	r1, [r7, #12]
 801014c:	6878      	ldr	r0, [r7, #4]
 801014e:	f7ff ff81 	bl	8010054 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010152:	e024      	b.n	801019e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010154:	683b      	ldr	r3, [r7, #0]
 8010156:	2b00      	cmp	r3, #0
 8010158:	d008      	beq.n	801016c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801015a:	4b13      	ldr	r3, [pc, #76]	@ (80101a8 <prvProcessTimerOrBlockTask+0x90>)
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	2b00      	cmp	r3, #0
 8010162:	d101      	bne.n	8010168 <prvProcessTimerOrBlockTask+0x50>
 8010164:	2301      	movs	r3, #1
 8010166:	e000      	b.n	801016a <prvProcessTimerOrBlockTask+0x52>
 8010168:	2300      	movs	r3, #0
 801016a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801016c:	4b0f      	ldr	r3, [pc, #60]	@ (80101ac <prvProcessTimerOrBlockTask+0x94>)
 801016e:	6818      	ldr	r0, [r3, #0]
 8010170:	687a      	ldr	r2, [r7, #4]
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	1ad3      	subs	r3, r2, r3
 8010176:	683a      	ldr	r2, [r7, #0]
 8010178:	4619      	mov	r1, r3
 801017a:	f7fe fe65 	bl	800ee48 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801017e:	f7ff f909 	bl	800f394 <xTaskResumeAll>
 8010182:	4603      	mov	r3, r0
 8010184:	2b00      	cmp	r3, #0
 8010186:	d10a      	bne.n	801019e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010188:	4b09      	ldr	r3, [pc, #36]	@ (80101b0 <prvProcessTimerOrBlockTask+0x98>)
 801018a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801018e:	601a      	str	r2, [r3, #0]
 8010190:	f3bf 8f4f 	dsb	sy
 8010194:	f3bf 8f6f 	isb	sy
}
 8010198:	e001      	b.n	801019e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801019a:	f7ff f8fb 	bl	800f394 <xTaskResumeAll>
}
 801019e:	bf00      	nop
 80101a0:	3710      	adds	r7, #16
 80101a2:	46bd      	mov	sp, r7
 80101a4:	bd80      	pop	{r7, pc}
 80101a6:	bf00      	nop
 80101a8:	20004bc8 	.word	0x20004bc8
 80101ac:	20004bcc 	.word	0x20004bcc
 80101b0:	e000ed04 	.word	0xe000ed04

080101b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80101b4:	b480      	push	{r7}
 80101b6:	b085      	sub	sp, #20
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80101bc:	4b0e      	ldr	r3, [pc, #56]	@ (80101f8 <prvGetNextExpireTime+0x44>)
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d101      	bne.n	80101ca <prvGetNextExpireTime+0x16>
 80101c6:	2201      	movs	r2, #1
 80101c8:	e000      	b.n	80101cc <prvGetNextExpireTime+0x18>
 80101ca:	2200      	movs	r2, #0
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d105      	bne.n	80101e4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80101d8:	4b07      	ldr	r3, [pc, #28]	@ (80101f8 <prvGetNextExpireTime+0x44>)
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	68db      	ldr	r3, [r3, #12]
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	60fb      	str	r3, [r7, #12]
 80101e2:	e001      	b.n	80101e8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80101e4:	2300      	movs	r3, #0
 80101e6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80101e8:	68fb      	ldr	r3, [r7, #12]
}
 80101ea:	4618      	mov	r0, r3
 80101ec:	3714      	adds	r7, #20
 80101ee:	46bd      	mov	sp, r7
 80101f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101f4:	4770      	bx	lr
 80101f6:	bf00      	nop
 80101f8:	20004bc4 	.word	0x20004bc4

080101fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b084      	sub	sp, #16
 8010200:	af00      	add	r7, sp, #0
 8010202:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010204:	f7ff f964 	bl	800f4d0 <xTaskGetTickCount>
 8010208:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801020a:	4b0b      	ldr	r3, [pc, #44]	@ (8010238 <prvSampleTimeNow+0x3c>)
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	68fa      	ldr	r2, [r7, #12]
 8010210:	429a      	cmp	r2, r3
 8010212:	d205      	bcs.n	8010220 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010214:	f000 f93a 	bl	801048c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	2201      	movs	r2, #1
 801021c:	601a      	str	r2, [r3, #0]
 801021e:	e002      	b.n	8010226 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	2200      	movs	r2, #0
 8010224:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010226:	4a04      	ldr	r2, [pc, #16]	@ (8010238 <prvSampleTimeNow+0x3c>)
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801022c:	68fb      	ldr	r3, [r7, #12]
}
 801022e:	4618      	mov	r0, r3
 8010230:	3710      	adds	r7, #16
 8010232:	46bd      	mov	sp, r7
 8010234:	bd80      	pop	{r7, pc}
 8010236:	bf00      	nop
 8010238:	20004bd4 	.word	0x20004bd4

0801023c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801023c:	b580      	push	{r7, lr}
 801023e:	b086      	sub	sp, #24
 8010240:	af00      	add	r7, sp, #0
 8010242:	60f8      	str	r0, [r7, #12]
 8010244:	60b9      	str	r1, [r7, #8]
 8010246:	607a      	str	r2, [r7, #4]
 8010248:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801024a:	2300      	movs	r3, #0
 801024c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	68ba      	ldr	r2, [r7, #8]
 8010252:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010254:	68fb      	ldr	r3, [r7, #12]
 8010256:	68fa      	ldr	r2, [r7, #12]
 8010258:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801025a:	68ba      	ldr	r2, [r7, #8]
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	429a      	cmp	r2, r3
 8010260:	d812      	bhi.n	8010288 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010262:	687a      	ldr	r2, [r7, #4]
 8010264:	683b      	ldr	r3, [r7, #0]
 8010266:	1ad2      	subs	r2, r2, r3
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	699b      	ldr	r3, [r3, #24]
 801026c:	429a      	cmp	r2, r3
 801026e:	d302      	bcc.n	8010276 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010270:	2301      	movs	r3, #1
 8010272:	617b      	str	r3, [r7, #20]
 8010274:	e01b      	b.n	80102ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010276:	4b10      	ldr	r3, [pc, #64]	@ (80102b8 <prvInsertTimerInActiveList+0x7c>)
 8010278:	681a      	ldr	r2, [r3, #0]
 801027a:	68fb      	ldr	r3, [r7, #12]
 801027c:	3304      	adds	r3, #4
 801027e:	4619      	mov	r1, r3
 8010280:	4610      	mov	r0, r2
 8010282:	f7fd ff22 	bl	800e0ca <vListInsert>
 8010286:	e012      	b.n	80102ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010288:	687a      	ldr	r2, [r7, #4]
 801028a:	683b      	ldr	r3, [r7, #0]
 801028c:	429a      	cmp	r2, r3
 801028e:	d206      	bcs.n	801029e <prvInsertTimerInActiveList+0x62>
 8010290:	68ba      	ldr	r2, [r7, #8]
 8010292:	683b      	ldr	r3, [r7, #0]
 8010294:	429a      	cmp	r2, r3
 8010296:	d302      	bcc.n	801029e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010298:	2301      	movs	r3, #1
 801029a:	617b      	str	r3, [r7, #20]
 801029c:	e007      	b.n	80102ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801029e:	4b07      	ldr	r3, [pc, #28]	@ (80102bc <prvInsertTimerInActiveList+0x80>)
 80102a0:	681a      	ldr	r2, [r3, #0]
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	3304      	adds	r3, #4
 80102a6:	4619      	mov	r1, r3
 80102a8:	4610      	mov	r0, r2
 80102aa:	f7fd ff0e 	bl	800e0ca <vListInsert>
		}
	}

	return xProcessTimerNow;
 80102ae:	697b      	ldr	r3, [r7, #20]
}
 80102b0:	4618      	mov	r0, r3
 80102b2:	3718      	adds	r7, #24
 80102b4:	46bd      	mov	sp, r7
 80102b6:	bd80      	pop	{r7, pc}
 80102b8:	20004bc8 	.word	0x20004bc8
 80102bc:	20004bc4 	.word	0x20004bc4

080102c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80102c0:	b580      	push	{r7, lr}
 80102c2:	b08e      	sub	sp, #56	@ 0x38
 80102c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80102c6:	e0ce      	b.n	8010466 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	da19      	bge.n	8010302 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80102ce:	1d3b      	adds	r3, r7, #4
 80102d0:	3304      	adds	r3, #4
 80102d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80102d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d10b      	bne.n	80102f2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80102da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102de:	f383 8811 	msr	BASEPRI, r3
 80102e2:	f3bf 8f6f 	isb	sy
 80102e6:	f3bf 8f4f 	dsb	sy
 80102ea:	61fb      	str	r3, [r7, #28]
}
 80102ec:	bf00      	nop
 80102ee:	bf00      	nop
 80102f0:	e7fd      	b.n	80102ee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80102f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80102f8:	6850      	ldr	r0, [r2, #4]
 80102fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80102fc:	6892      	ldr	r2, [r2, #8]
 80102fe:	4611      	mov	r1, r2
 8010300:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	2b00      	cmp	r3, #0
 8010306:	f2c0 80ae 	blt.w	8010466 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801030e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010310:	695b      	ldr	r3, [r3, #20]
 8010312:	2b00      	cmp	r3, #0
 8010314:	d004      	beq.n	8010320 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010318:	3304      	adds	r3, #4
 801031a:	4618      	mov	r0, r3
 801031c:	f7fd ff0e 	bl	800e13c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010320:	463b      	mov	r3, r7
 8010322:	4618      	mov	r0, r3
 8010324:	f7ff ff6a 	bl	80101fc <prvSampleTimeNow>
 8010328:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	2b09      	cmp	r3, #9
 801032e:	f200 8097 	bhi.w	8010460 <prvProcessReceivedCommands+0x1a0>
 8010332:	a201      	add	r2, pc, #4	@ (adr r2, 8010338 <prvProcessReceivedCommands+0x78>)
 8010334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010338:	08010361 	.word	0x08010361
 801033c:	08010361 	.word	0x08010361
 8010340:	08010361 	.word	0x08010361
 8010344:	080103d7 	.word	0x080103d7
 8010348:	080103eb 	.word	0x080103eb
 801034c:	08010437 	.word	0x08010437
 8010350:	08010361 	.word	0x08010361
 8010354:	08010361 	.word	0x08010361
 8010358:	080103d7 	.word	0x080103d7
 801035c:	080103eb 	.word	0x080103eb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010362:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010366:	f043 0301 	orr.w	r3, r3, #1
 801036a:	b2da      	uxtb	r2, r3
 801036c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801036e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010372:	68ba      	ldr	r2, [r7, #8]
 8010374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010376:	699b      	ldr	r3, [r3, #24]
 8010378:	18d1      	adds	r1, r2, r3
 801037a:	68bb      	ldr	r3, [r7, #8]
 801037c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801037e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010380:	f7ff ff5c 	bl	801023c <prvInsertTimerInActiveList>
 8010384:	4603      	mov	r3, r0
 8010386:	2b00      	cmp	r3, #0
 8010388:	d06c      	beq.n	8010464 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801038a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801038c:	6a1b      	ldr	r3, [r3, #32]
 801038e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010390:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010394:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010398:	f003 0304 	and.w	r3, r3, #4
 801039c:	2b00      	cmp	r3, #0
 801039e:	d061      	beq.n	8010464 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80103a0:	68ba      	ldr	r2, [r7, #8]
 80103a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103a4:	699b      	ldr	r3, [r3, #24]
 80103a6:	441a      	add	r2, r3
 80103a8:	2300      	movs	r3, #0
 80103aa:	9300      	str	r3, [sp, #0]
 80103ac:	2300      	movs	r3, #0
 80103ae:	2100      	movs	r1, #0
 80103b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80103b2:	f7ff fe01 	bl	800ffb8 <xTimerGenericCommand>
 80103b6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80103b8:	6a3b      	ldr	r3, [r7, #32]
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d152      	bne.n	8010464 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80103be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103c2:	f383 8811 	msr	BASEPRI, r3
 80103c6:	f3bf 8f6f 	isb	sy
 80103ca:	f3bf 8f4f 	dsb	sy
 80103ce:	61bb      	str	r3, [r7, #24]
}
 80103d0:	bf00      	nop
 80103d2:	bf00      	nop
 80103d4:	e7fd      	b.n	80103d2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80103d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80103dc:	f023 0301 	bic.w	r3, r3, #1
 80103e0:	b2da      	uxtb	r2, r3
 80103e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80103e8:	e03d      	b.n	8010466 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80103ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80103f0:	f043 0301 	orr.w	r3, r3, #1
 80103f4:	b2da      	uxtb	r2, r3
 80103f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80103fc:	68ba      	ldr	r2, [r7, #8]
 80103fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010400:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010404:	699b      	ldr	r3, [r3, #24]
 8010406:	2b00      	cmp	r3, #0
 8010408:	d10b      	bne.n	8010422 <prvProcessReceivedCommands+0x162>
	__asm volatile
 801040a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801040e:	f383 8811 	msr	BASEPRI, r3
 8010412:	f3bf 8f6f 	isb	sy
 8010416:	f3bf 8f4f 	dsb	sy
 801041a:	617b      	str	r3, [r7, #20]
}
 801041c:	bf00      	nop
 801041e:	bf00      	nop
 8010420:	e7fd      	b.n	801041e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010424:	699a      	ldr	r2, [r3, #24]
 8010426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010428:	18d1      	adds	r1, r2, r3
 801042a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801042c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801042e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010430:	f7ff ff04 	bl	801023c <prvInsertTimerInActiveList>
					break;
 8010434:	e017      	b.n	8010466 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010438:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801043c:	f003 0302 	and.w	r3, r3, #2
 8010440:	2b00      	cmp	r3, #0
 8010442:	d103      	bne.n	801044c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8010444:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010446:	f000 fbe7 	bl	8010c18 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801044a:	e00c      	b.n	8010466 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801044c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801044e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010452:	f023 0301 	bic.w	r3, r3, #1
 8010456:	b2da      	uxtb	r2, r3
 8010458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801045a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801045e:	e002      	b.n	8010466 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8010460:	bf00      	nop
 8010462:	e000      	b.n	8010466 <prvProcessReceivedCommands+0x1a6>
					break;
 8010464:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010466:	4b08      	ldr	r3, [pc, #32]	@ (8010488 <prvProcessReceivedCommands+0x1c8>)
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	1d39      	adds	r1, r7, #4
 801046c:	2200      	movs	r2, #0
 801046e:	4618      	mov	r0, r3
 8010470:	f7fe f9a6 	bl	800e7c0 <xQueueReceive>
 8010474:	4603      	mov	r3, r0
 8010476:	2b00      	cmp	r3, #0
 8010478:	f47f af26 	bne.w	80102c8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801047c:	bf00      	nop
 801047e:	bf00      	nop
 8010480:	3730      	adds	r7, #48	@ 0x30
 8010482:	46bd      	mov	sp, r7
 8010484:	bd80      	pop	{r7, pc}
 8010486:	bf00      	nop
 8010488:	20004bcc 	.word	0x20004bcc

0801048c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801048c:	b580      	push	{r7, lr}
 801048e:	b088      	sub	sp, #32
 8010490:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010492:	e049      	b.n	8010528 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010494:	4b2e      	ldr	r3, [pc, #184]	@ (8010550 <prvSwitchTimerLists+0xc4>)
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	68db      	ldr	r3, [r3, #12]
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801049e:	4b2c      	ldr	r3, [pc, #176]	@ (8010550 <prvSwitchTimerLists+0xc4>)
 80104a0:	681b      	ldr	r3, [r3, #0]
 80104a2:	68db      	ldr	r3, [r3, #12]
 80104a4:	68db      	ldr	r3, [r3, #12]
 80104a6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	3304      	adds	r3, #4
 80104ac:	4618      	mov	r0, r3
 80104ae:	f7fd fe45 	bl	800e13c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	6a1b      	ldr	r3, [r3, #32]
 80104b6:	68f8      	ldr	r0, [r7, #12]
 80104b8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80104c0:	f003 0304 	and.w	r3, r3, #4
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d02f      	beq.n	8010528 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80104c8:	68fb      	ldr	r3, [r7, #12]
 80104ca:	699b      	ldr	r3, [r3, #24]
 80104cc:	693a      	ldr	r2, [r7, #16]
 80104ce:	4413      	add	r3, r2
 80104d0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80104d2:	68ba      	ldr	r2, [r7, #8]
 80104d4:	693b      	ldr	r3, [r7, #16]
 80104d6:	429a      	cmp	r2, r3
 80104d8:	d90e      	bls.n	80104f8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80104da:	68fb      	ldr	r3, [r7, #12]
 80104dc:	68ba      	ldr	r2, [r7, #8]
 80104de:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	68fa      	ldr	r2, [r7, #12]
 80104e4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80104e6:	4b1a      	ldr	r3, [pc, #104]	@ (8010550 <prvSwitchTimerLists+0xc4>)
 80104e8:	681a      	ldr	r2, [r3, #0]
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	3304      	adds	r3, #4
 80104ee:	4619      	mov	r1, r3
 80104f0:	4610      	mov	r0, r2
 80104f2:	f7fd fdea 	bl	800e0ca <vListInsert>
 80104f6:	e017      	b.n	8010528 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80104f8:	2300      	movs	r3, #0
 80104fa:	9300      	str	r3, [sp, #0]
 80104fc:	2300      	movs	r3, #0
 80104fe:	693a      	ldr	r2, [r7, #16]
 8010500:	2100      	movs	r1, #0
 8010502:	68f8      	ldr	r0, [r7, #12]
 8010504:	f7ff fd58 	bl	800ffb8 <xTimerGenericCommand>
 8010508:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	2b00      	cmp	r3, #0
 801050e:	d10b      	bne.n	8010528 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8010510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010514:	f383 8811 	msr	BASEPRI, r3
 8010518:	f3bf 8f6f 	isb	sy
 801051c:	f3bf 8f4f 	dsb	sy
 8010520:	603b      	str	r3, [r7, #0]
}
 8010522:	bf00      	nop
 8010524:	bf00      	nop
 8010526:	e7fd      	b.n	8010524 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010528:	4b09      	ldr	r3, [pc, #36]	@ (8010550 <prvSwitchTimerLists+0xc4>)
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	2b00      	cmp	r3, #0
 8010530:	d1b0      	bne.n	8010494 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010532:	4b07      	ldr	r3, [pc, #28]	@ (8010550 <prvSwitchTimerLists+0xc4>)
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010538:	4b06      	ldr	r3, [pc, #24]	@ (8010554 <prvSwitchTimerLists+0xc8>)
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	4a04      	ldr	r2, [pc, #16]	@ (8010550 <prvSwitchTimerLists+0xc4>)
 801053e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010540:	4a04      	ldr	r2, [pc, #16]	@ (8010554 <prvSwitchTimerLists+0xc8>)
 8010542:	697b      	ldr	r3, [r7, #20]
 8010544:	6013      	str	r3, [r2, #0]
}
 8010546:	bf00      	nop
 8010548:	3718      	adds	r7, #24
 801054a:	46bd      	mov	sp, r7
 801054c:	bd80      	pop	{r7, pc}
 801054e:	bf00      	nop
 8010550:	20004bc4 	.word	0x20004bc4
 8010554:	20004bc8 	.word	0x20004bc8

08010558 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010558:	b580      	push	{r7, lr}
 801055a:	b082      	sub	sp, #8
 801055c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801055e:	f000 f96b 	bl	8010838 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010562:	4b15      	ldr	r3, [pc, #84]	@ (80105b8 <prvCheckForValidListAndQueue+0x60>)
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	2b00      	cmp	r3, #0
 8010568:	d120      	bne.n	80105ac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801056a:	4814      	ldr	r0, [pc, #80]	@ (80105bc <prvCheckForValidListAndQueue+0x64>)
 801056c:	f7fd fd5c 	bl	800e028 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010570:	4813      	ldr	r0, [pc, #76]	@ (80105c0 <prvCheckForValidListAndQueue+0x68>)
 8010572:	f7fd fd59 	bl	800e028 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010576:	4b13      	ldr	r3, [pc, #76]	@ (80105c4 <prvCheckForValidListAndQueue+0x6c>)
 8010578:	4a10      	ldr	r2, [pc, #64]	@ (80105bc <prvCheckForValidListAndQueue+0x64>)
 801057a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801057c:	4b12      	ldr	r3, [pc, #72]	@ (80105c8 <prvCheckForValidListAndQueue+0x70>)
 801057e:	4a10      	ldr	r2, [pc, #64]	@ (80105c0 <prvCheckForValidListAndQueue+0x68>)
 8010580:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010582:	2300      	movs	r3, #0
 8010584:	9300      	str	r3, [sp, #0]
 8010586:	4b11      	ldr	r3, [pc, #68]	@ (80105cc <prvCheckForValidListAndQueue+0x74>)
 8010588:	4a11      	ldr	r2, [pc, #68]	@ (80105d0 <prvCheckForValidListAndQueue+0x78>)
 801058a:	2110      	movs	r1, #16
 801058c:	200a      	movs	r0, #10
 801058e:	f7fd fe69 	bl	800e264 <xQueueGenericCreateStatic>
 8010592:	4603      	mov	r3, r0
 8010594:	4a08      	ldr	r2, [pc, #32]	@ (80105b8 <prvCheckForValidListAndQueue+0x60>)
 8010596:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010598:	4b07      	ldr	r3, [pc, #28]	@ (80105b8 <prvCheckForValidListAndQueue+0x60>)
 801059a:	681b      	ldr	r3, [r3, #0]
 801059c:	2b00      	cmp	r3, #0
 801059e:	d005      	beq.n	80105ac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80105a0:	4b05      	ldr	r3, [pc, #20]	@ (80105b8 <prvCheckForValidListAndQueue+0x60>)
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	490b      	ldr	r1, [pc, #44]	@ (80105d4 <prvCheckForValidListAndQueue+0x7c>)
 80105a6:	4618      	mov	r0, r3
 80105a8:	f7fe fc24 	bl	800edf4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80105ac:	f000 f976 	bl	801089c <vPortExitCritical>
}
 80105b0:	bf00      	nop
 80105b2:	46bd      	mov	sp, r7
 80105b4:	bd80      	pop	{r7, pc}
 80105b6:	bf00      	nop
 80105b8:	20004bcc 	.word	0x20004bcc
 80105bc:	20004b9c 	.word	0x20004b9c
 80105c0:	20004bb0 	.word	0x20004bb0
 80105c4:	20004bc4 	.word	0x20004bc4
 80105c8:	20004bc8 	.word	0x20004bc8
 80105cc:	20004c78 	.word	0x20004c78
 80105d0:	20004bd8 	.word	0x20004bd8
 80105d4:	08014640 	.word	0x08014640

080105d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80105d8:	b480      	push	{r7}
 80105da:	b085      	sub	sp, #20
 80105dc:	af00      	add	r7, sp, #0
 80105de:	60f8      	str	r0, [r7, #12]
 80105e0:	60b9      	str	r1, [r7, #8]
 80105e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	3b04      	subs	r3, #4
 80105e8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80105f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	3b04      	subs	r3, #4
 80105f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80105f8:	68bb      	ldr	r3, [r7, #8]
 80105fa:	f023 0201 	bic.w	r2, r3, #1
 80105fe:	68fb      	ldr	r3, [r7, #12]
 8010600:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	3b04      	subs	r3, #4
 8010606:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010608:	4a0c      	ldr	r2, [pc, #48]	@ (801063c <pxPortInitialiseStack+0x64>)
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	3b14      	subs	r3, #20
 8010612:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010614:	687a      	ldr	r2, [r7, #4]
 8010616:	68fb      	ldr	r3, [r7, #12]
 8010618:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	3b04      	subs	r3, #4
 801061e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	f06f 0202 	mvn.w	r2, #2
 8010626:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	3b20      	subs	r3, #32
 801062c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801062e:	68fb      	ldr	r3, [r7, #12]
}
 8010630:	4618      	mov	r0, r3
 8010632:	3714      	adds	r7, #20
 8010634:	46bd      	mov	sp, r7
 8010636:	f85d 7b04 	ldr.w	r7, [sp], #4
 801063a:	4770      	bx	lr
 801063c:	08010641 	.word	0x08010641

08010640 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010640:	b480      	push	{r7}
 8010642:	b085      	sub	sp, #20
 8010644:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010646:	2300      	movs	r3, #0
 8010648:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801064a:	4b13      	ldr	r3, [pc, #76]	@ (8010698 <prvTaskExitError+0x58>)
 801064c:	681b      	ldr	r3, [r3, #0]
 801064e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010652:	d00b      	beq.n	801066c <prvTaskExitError+0x2c>
	__asm volatile
 8010654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010658:	f383 8811 	msr	BASEPRI, r3
 801065c:	f3bf 8f6f 	isb	sy
 8010660:	f3bf 8f4f 	dsb	sy
 8010664:	60fb      	str	r3, [r7, #12]
}
 8010666:	bf00      	nop
 8010668:	bf00      	nop
 801066a:	e7fd      	b.n	8010668 <prvTaskExitError+0x28>
	__asm volatile
 801066c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010670:	f383 8811 	msr	BASEPRI, r3
 8010674:	f3bf 8f6f 	isb	sy
 8010678:	f3bf 8f4f 	dsb	sy
 801067c:	60bb      	str	r3, [r7, #8]
}
 801067e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010680:	bf00      	nop
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d0fc      	beq.n	8010682 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010688:	bf00      	nop
 801068a:	bf00      	nop
 801068c:	3714      	adds	r7, #20
 801068e:	46bd      	mov	sp, r7
 8010690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010694:	4770      	bx	lr
 8010696:	bf00      	nop
 8010698:	200001a8 	.word	0x200001a8
 801069c:	00000000 	.word	0x00000000

080106a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80106a0:	4b07      	ldr	r3, [pc, #28]	@ (80106c0 <pxCurrentTCBConst2>)
 80106a2:	6819      	ldr	r1, [r3, #0]
 80106a4:	6808      	ldr	r0, [r1, #0]
 80106a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106aa:	f380 8809 	msr	PSP, r0
 80106ae:	f3bf 8f6f 	isb	sy
 80106b2:	f04f 0000 	mov.w	r0, #0
 80106b6:	f380 8811 	msr	BASEPRI, r0
 80106ba:	4770      	bx	lr
 80106bc:	f3af 8000 	nop.w

080106c0 <pxCurrentTCBConst2>:
 80106c0:	2000469c 	.word	0x2000469c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80106c4:	bf00      	nop
 80106c6:	bf00      	nop

080106c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80106c8:	4808      	ldr	r0, [pc, #32]	@ (80106ec <prvPortStartFirstTask+0x24>)
 80106ca:	6800      	ldr	r0, [r0, #0]
 80106cc:	6800      	ldr	r0, [r0, #0]
 80106ce:	f380 8808 	msr	MSP, r0
 80106d2:	f04f 0000 	mov.w	r0, #0
 80106d6:	f380 8814 	msr	CONTROL, r0
 80106da:	b662      	cpsie	i
 80106dc:	b661      	cpsie	f
 80106de:	f3bf 8f4f 	dsb	sy
 80106e2:	f3bf 8f6f 	isb	sy
 80106e6:	df00      	svc	0
 80106e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80106ea:	bf00      	nop
 80106ec:	e000ed08 	.word	0xe000ed08

080106f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80106f0:	b580      	push	{r7, lr}
 80106f2:	b086      	sub	sp, #24
 80106f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80106f6:	4b47      	ldr	r3, [pc, #284]	@ (8010814 <xPortStartScheduler+0x124>)
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	4a47      	ldr	r2, [pc, #284]	@ (8010818 <xPortStartScheduler+0x128>)
 80106fc:	4293      	cmp	r3, r2
 80106fe:	d10b      	bne.n	8010718 <xPortStartScheduler+0x28>
	__asm volatile
 8010700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010704:	f383 8811 	msr	BASEPRI, r3
 8010708:	f3bf 8f6f 	isb	sy
 801070c:	f3bf 8f4f 	dsb	sy
 8010710:	613b      	str	r3, [r7, #16]
}
 8010712:	bf00      	nop
 8010714:	bf00      	nop
 8010716:	e7fd      	b.n	8010714 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010718:	4b3e      	ldr	r3, [pc, #248]	@ (8010814 <xPortStartScheduler+0x124>)
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	4a3f      	ldr	r2, [pc, #252]	@ (801081c <xPortStartScheduler+0x12c>)
 801071e:	4293      	cmp	r3, r2
 8010720:	d10b      	bne.n	801073a <xPortStartScheduler+0x4a>
	__asm volatile
 8010722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010726:	f383 8811 	msr	BASEPRI, r3
 801072a:	f3bf 8f6f 	isb	sy
 801072e:	f3bf 8f4f 	dsb	sy
 8010732:	60fb      	str	r3, [r7, #12]
}
 8010734:	bf00      	nop
 8010736:	bf00      	nop
 8010738:	e7fd      	b.n	8010736 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801073a:	4b39      	ldr	r3, [pc, #228]	@ (8010820 <xPortStartScheduler+0x130>)
 801073c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801073e:	697b      	ldr	r3, [r7, #20]
 8010740:	781b      	ldrb	r3, [r3, #0]
 8010742:	b2db      	uxtb	r3, r3
 8010744:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010746:	697b      	ldr	r3, [r7, #20]
 8010748:	22ff      	movs	r2, #255	@ 0xff
 801074a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801074c:	697b      	ldr	r3, [r7, #20]
 801074e:	781b      	ldrb	r3, [r3, #0]
 8010750:	b2db      	uxtb	r3, r3
 8010752:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010754:	78fb      	ldrb	r3, [r7, #3]
 8010756:	b2db      	uxtb	r3, r3
 8010758:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801075c:	b2da      	uxtb	r2, r3
 801075e:	4b31      	ldr	r3, [pc, #196]	@ (8010824 <xPortStartScheduler+0x134>)
 8010760:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010762:	4b31      	ldr	r3, [pc, #196]	@ (8010828 <xPortStartScheduler+0x138>)
 8010764:	2207      	movs	r2, #7
 8010766:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010768:	e009      	b.n	801077e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801076a:	4b2f      	ldr	r3, [pc, #188]	@ (8010828 <xPortStartScheduler+0x138>)
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	3b01      	subs	r3, #1
 8010770:	4a2d      	ldr	r2, [pc, #180]	@ (8010828 <xPortStartScheduler+0x138>)
 8010772:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010774:	78fb      	ldrb	r3, [r7, #3]
 8010776:	b2db      	uxtb	r3, r3
 8010778:	005b      	lsls	r3, r3, #1
 801077a:	b2db      	uxtb	r3, r3
 801077c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801077e:	78fb      	ldrb	r3, [r7, #3]
 8010780:	b2db      	uxtb	r3, r3
 8010782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010786:	2b80      	cmp	r3, #128	@ 0x80
 8010788:	d0ef      	beq.n	801076a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801078a:	4b27      	ldr	r3, [pc, #156]	@ (8010828 <xPortStartScheduler+0x138>)
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	f1c3 0307 	rsb	r3, r3, #7
 8010792:	2b04      	cmp	r3, #4
 8010794:	d00b      	beq.n	80107ae <xPortStartScheduler+0xbe>
	__asm volatile
 8010796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801079a:	f383 8811 	msr	BASEPRI, r3
 801079e:	f3bf 8f6f 	isb	sy
 80107a2:	f3bf 8f4f 	dsb	sy
 80107a6:	60bb      	str	r3, [r7, #8]
}
 80107a8:	bf00      	nop
 80107aa:	bf00      	nop
 80107ac:	e7fd      	b.n	80107aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80107ae:	4b1e      	ldr	r3, [pc, #120]	@ (8010828 <xPortStartScheduler+0x138>)
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	021b      	lsls	r3, r3, #8
 80107b4:	4a1c      	ldr	r2, [pc, #112]	@ (8010828 <xPortStartScheduler+0x138>)
 80107b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80107b8:	4b1b      	ldr	r3, [pc, #108]	@ (8010828 <xPortStartScheduler+0x138>)
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80107c0:	4a19      	ldr	r2, [pc, #100]	@ (8010828 <xPortStartScheduler+0x138>)
 80107c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	b2da      	uxtb	r2, r3
 80107c8:	697b      	ldr	r3, [r7, #20]
 80107ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80107cc:	4b17      	ldr	r3, [pc, #92]	@ (801082c <xPortStartScheduler+0x13c>)
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	4a16      	ldr	r2, [pc, #88]	@ (801082c <xPortStartScheduler+0x13c>)
 80107d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80107d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80107d8:	4b14      	ldr	r3, [pc, #80]	@ (801082c <xPortStartScheduler+0x13c>)
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	4a13      	ldr	r2, [pc, #76]	@ (801082c <xPortStartScheduler+0x13c>)
 80107de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80107e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80107e4:	f000 f8da 	bl	801099c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80107e8:	4b11      	ldr	r3, [pc, #68]	@ (8010830 <xPortStartScheduler+0x140>)
 80107ea:	2200      	movs	r2, #0
 80107ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80107ee:	f000 f8f9 	bl	80109e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80107f2:	4b10      	ldr	r3, [pc, #64]	@ (8010834 <xPortStartScheduler+0x144>)
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	4a0f      	ldr	r2, [pc, #60]	@ (8010834 <xPortStartScheduler+0x144>)
 80107f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80107fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80107fe:	f7ff ff63 	bl	80106c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010802:	f7fe ff2f 	bl	800f664 <vTaskSwitchContext>
	prvTaskExitError();
 8010806:	f7ff ff1b 	bl	8010640 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801080a:	2300      	movs	r3, #0
}
 801080c:	4618      	mov	r0, r3
 801080e:	3718      	adds	r7, #24
 8010810:	46bd      	mov	sp, r7
 8010812:	bd80      	pop	{r7, pc}
 8010814:	e000ed00 	.word	0xe000ed00
 8010818:	410fc271 	.word	0x410fc271
 801081c:	410fc270 	.word	0x410fc270
 8010820:	e000e400 	.word	0xe000e400
 8010824:	20004cc8 	.word	0x20004cc8
 8010828:	20004ccc 	.word	0x20004ccc
 801082c:	e000ed20 	.word	0xe000ed20
 8010830:	200001a8 	.word	0x200001a8
 8010834:	e000ef34 	.word	0xe000ef34

08010838 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010838:	b480      	push	{r7}
 801083a:	b083      	sub	sp, #12
 801083c:	af00      	add	r7, sp, #0
	__asm volatile
 801083e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010842:	f383 8811 	msr	BASEPRI, r3
 8010846:	f3bf 8f6f 	isb	sy
 801084a:	f3bf 8f4f 	dsb	sy
 801084e:	607b      	str	r3, [r7, #4]
}
 8010850:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010852:	4b10      	ldr	r3, [pc, #64]	@ (8010894 <vPortEnterCritical+0x5c>)
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	3301      	adds	r3, #1
 8010858:	4a0e      	ldr	r2, [pc, #56]	@ (8010894 <vPortEnterCritical+0x5c>)
 801085a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801085c:	4b0d      	ldr	r3, [pc, #52]	@ (8010894 <vPortEnterCritical+0x5c>)
 801085e:	681b      	ldr	r3, [r3, #0]
 8010860:	2b01      	cmp	r3, #1
 8010862:	d110      	bne.n	8010886 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010864:	4b0c      	ldr	r3, [pc, #48]	@ (8010898 <vPortEnterCritical+0x60>)
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	b2db      	uxtb	r3, r3
 801086a:	2b00      	cmp	r3, #0
 801086c:	d00b      	beq.n	8010886 <vPortEnterCritical+0x4e>
	__asm volatile
 801086e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010872:	f383 8811 	msr	BASEPRI, r3
 8010876:	f3bf 8f6f 	isb	sy
 801087a:	f3bf 8f4f 	dsb	sy
 801087e:	603b      	str	r3, [r7, #0]
}
 8010880:	bf00      	nop
 8010882:	bf00      	nop
 8010884:	e7fd      	b.n	8010882 <vPortEnterCritical+0x4a>
	}
}
 8010886:	bf00      	nop
 8010888:	370c      	adds	r7, #12
 801088a:	46bd      	mov	sp, r7
 801088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010890:	4770      	bx	lr
 8010892:	bf00      	nop
 8010894:	200001a8 	.word	0x200001a8
 8010898:	e000ed04 	.word	0xe000ed04

0801089c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801089c:	b480      	push	{r7}
 801089e:	b083      	sub	sp, #12
 80108a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80108a2:	4b12      	ldr	r3, [pc, #72]	@ (80108ec <vPortExitCritical+0x50>)
 80108a4:	681b      	ldr	r3, [r3, #0]
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d10b      	bne.n	80108c2 <vPortExitCritical+0x26>
	__asm volatile
 80108aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108ae:	f383 8811 	msr	BASEPRI, r3
 80108b2:	f3bf 8f6f 	isb	sy
 80108b6:	f3bf 8f4f 	dsb	sy
 80108ba:	607b      	str	r3, [r7, #4]
}
 80108bc:	bf00      	nop
 80108be:	bf00      	nop
 80108c0:	e7fd      	b.n	80108be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80108c2:	4b0a      	ldr	r3, [pc, #40]	@ (80108ec <vPortExitCritical+0x50>)
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	3b01      	subs	r3, #1
 80108c8:	4a08      	ldr	r2, [pc, #32]	@ (80108ec <vPortExitCritical+0x50>)
 80108ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80108cc:	4b07      	ldr	r3, [pc, #28]	@ (80108ec <vPortExitCritical+0x50>)
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d105      	bne.n	80108e0 <vPortExitCritical+0x44>
 80108d4:	2300      	movs	r3, #0
 80108d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80108d8:	683b      	ldr	r3, [r7, #0]
 80108da:	f383 8811 	msr	BASEPRI, r3
}
 80108de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80108e0:	bf00      	nop
 80108e2:	370c      	adds	r7, #12
 80108e4:	46bd      	mov	sp, r7
 80108e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ea:	4770      	bx	lr
 80108ec:	200001a8 	.word	0x200001a8

080108f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80108f0:	f3ef 8009 	mrs	r0, PSP
 80108f4:	f3bf 8f6f 	isb	sy
 80108f8:	4b15      	ldr	r3, [pc, #84]	@ (8010950 <pxCurrentTCBConst>)
 80108fa:	681a      	ldr	r2, [r3, #0]
 80108fc:	f01e 0f10 	tst.w	lr, #16
 8010900:	bf08      	it	eq
 8010902:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010906:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801090a:	6010      	str	r0, [r2, #0]
 801090c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010910:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010914:	f380 8811 	msr	BASEPRI, r0
 8010918:	f3bf 8f4f 	dsb	sy
 801091c:	f3bf 8f6f 	isb	sy
 8010920:	f7fe fea0 	bl	800f664 <vTaskSwitchContext>
 8010924:	f04f 0000 	mov.w	r0, #0
 8010928:	f380 8811 	msr	BASEPRI, r0
 801092c:	bc09      	pop	{r0, r3}
 801092e:	6819      	ldr	r1, [r3, #0]
 8010930:	6808      	ldr	r0, [r1, #0]
 8010932:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010936:	f01e 0f10 	tst.w	lr, #16
 801093a:	bf08      	it	eq
 801093c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010940:	f380 8809 	msr	PSP, r0
 8010944:	f3bf 8f6f 	isb	sy
 8010948:	4770      	bx	lr
 801094a:	bf00      	nop
 801094c:	f3af 8000 	nop.w

08010950 <pxCurrentTCBConst>:
 8010950:	2000469c 	.word	0x2000469c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010954:	bf00      	nop
 8010956:	bf00      	nop

08010958 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010958:	b580      	push	{r7, lr}
 801095a:	b082      	sub	sp, #8
 801095c:	af00      	add	r7, sp, #0
	__asm volatile
 801095e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010962:	f383 8811 	msr	BASEPRI, r3
 8010966:	f3bf 8f6f 	isb	sy
 801096a:	f3bf 8f4f 	dsb	sy
 801096e:	607b      	str	r3, [r7, #4]
}
 8010970:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010972:	f7fe fdbd 	bl	800f4f0 <xTaskIncrementTick>
 8010976:	4603      	mov	r3, r0
 8010978:	2b00      	cmp	r3, #0
 801097a:	d003      	beq.n	8010984 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801097c:	4b06      	ldr	r3, [pc, #24]	@ (8010998 <xPortSysTickHandler+0x40>)
 801097e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010982:	601a      	str	r2, [r3, #0]
 8010984:	2300      	movs	r3, #0
 8010986:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010988:	683b      	ldr	r3, [r7, #0]
 801098a:	f383 8811 	msr	BASEPRI, r3
}
 801098e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010990:	bf00      	nop
 8010992:	3708      	adds	r7, #8
 8010994:	46bd      	mov	sp, r7
 8010996:	bd80      	pop	{r7, pc}
 8010998:	e000ed04 	.word	0xe000ed04

0801099c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801099c:	b480      	push	{r7}
 801099e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80109a0:	4b0b      	ldr	r3, [pc, #44]	@ (80109d0 <vPortSetupTimerInterrupt+0x34>)
 80109a2:	2200      	movs	r2, #0
 80109a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80109a6:	4b0b      	ldr	r3, [pc, #44]	@ (80109d4 <vPortSetupTimerInterrupt+0x38>)
 80109a8:	2200      	movs	r2, #0
 80109aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80109ac:	4b0a      	ldr	r3, [pc, #40]	@ (80109d8 <vPortSetupTimerInterrupt+0x3c>)
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	4a0a      	ldr	r2, [pc, #40]	@ (80109dc <vPortSetupTimerInterrupt+0x40>)
 80109b2:	fba2 2303 	umull	r2, r3, r2, r3
 80109b6:	099b      	lsrs	r3, r3, #6
 80109b8:	4a09      	ldr	r2, [pc, #36]	@ (80109e0 <vPortSetupTimerInterrupt+0x44>)
 80109ba:	3b01      	subs	r3, #1
 80109bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80109be:	4b04      	ldr	r3, [pc, #16]	@ (80109d0 <vPortSetupTimerInterrupt+0x34>)
 80109c0:	2207      	movs	r2, #7
 80109c2:	601a      	str	r2, [r3, #0]
}
 80109c4:	bf00      	nop
 80109c6:	46bd      	mov	sp, r7
 80109c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109cc:	4770      	bx	lr
 80109ce:	bf00      	nop
 80109d0:	e000e010 	.word	0xe000e010
 80109d4:	e000e018 	.word	0xe000e018
 80109d8:	2000019c 	.word	0x2000019c
 80109dc:	10624dd3 	.word	0x10624dd3
 80109e0:	e000e014 	.word	0xe000e014

080109e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80109e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80109f4 <vPortEnableVFP+0x10>
 80109e8:	6801      	ldr	r1, [r0, #0]
 80109ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80109ee:	6001      	str	r1, [r0, #0]
 80109f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80109f2:	bf00      	nop
 80109f4:	e000ed88 	.word	0xe000ed88

080109f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80109f8:	b480      	push	{r7}
 80109fa:	b085      	sub	sp, #20
 80109fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80109fe:	f3ef 8305 	mrs	r3, IPSR
 8010a02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010a04:	68fb      	ldr	r3, [r7, #12]
 8010a06:	2b0f      	cmp	r3, #15
 8010a08:	d915      	bls.n	8010a36 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8010a0a:	4a18      	ldr	r2, [pc, #96]	@ (8010a6c <vPortValidateInterruptPriority+0x74>)
 8010a0c:	68fb      	ldr	r3, [r7, #12]
 8010a0e:	4413      	add	r3, r2
 8010a10:	781b      	ldrb	r3, [r3, #0]
 8010a12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010a14:	4b16      	ldr	r3, [pc, #88]	@ (8010a70 <vPortValidateInterruptPriority+0x78>)
 8010a16:	781b      	ldrb	r3, [r3, #0]
 8010a18:	7afa      	ldrb	r2, [r7, #11]
 8010a1a:	429a      	cmp	r2, r3
 8010a1c:	d20b      	bcs.n	8010a36 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8010a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a22:	f383 8811 	msr	BASEPRI, r3
 8010a26:	f3bf 8f6f 	isb	sy
 8010a2a:	f3bf 8f4f 	dsb	sy
 8010a2e:	607b      	str	r3, [r7, #4]
}
 8010a30:	bf00      	nop
 8010a32:	bf00      	nop
 8010a34:	e7fd      	b.n	8010a32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010a36:	4b0f      	ldr	r3, [pc, #60]	@ (8010a74 <vPortValidateInterruptPriority+0x7c>)
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8010a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8010a78 <vPortValidateInterruptPriority+0x80>)
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	429a      	cmp	r2, r3
 8010a44:	d90b      	bls.n	8010a5e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a4a:	f383 8811 	msr	BASEPRI, r3
 8010a4e:	f3bf 8f6f 	isb	sy
 8010a52:	f3bf 8f4f 	dsb	sy
 8010a56:	603b      	str	r3, [r7, #0]
}
 8010a58:	bf00      	nop
 8010a5a:	bf00      	nop
 8010a5c:	e7fd      	b.n	8010a5a <vPortValidateInterruptPriority+0x62>
	}
 8010a5e:	bf00      	nop
 8010a60:	3714      	adds	r7, #20
 8010a62:	46bd      	mov	sp, r7
 8010a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a68:	4770      	bx	lr
 8010a6a:	bf00      	nop
 8010a6c:	e000e3f0 	.word	0xe000e3f0
 8010a70:	20004cc8 	.word	0x20004cc8
 8010a74:	e000ed0c 	.word	0xe000ed0c
 8010a78:	20004ccc 	.word	0x20004ccc

08010a7c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010a7c:	b580      	push	{r7, lr}
 8010a7e:	b08a      	sub	sp, #40	@ 0x28
 8010a80:	af00      	add	r7, sp, #0
 8010a82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010a84:	2300      	movs	r3, #0
 8010a86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010a88:	f7fe fc76 	bl	800f378 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010a8c:	4b5c      	ldr	r3, [pc, #368]	@ (8010c00 <pvPortMalloc+0x184>)
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d101      	bne.n	8010a98 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010a94:	f000 f924 	bl	8010ce0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010a98:	4b5a      	ldr	r3, [pc, #360]	@ (8010c04 <pvPortMalloc+0x188>)
 8010a9a:	681a      	ldr	r2, [r3, #0]
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	4013      	ands	r3, r2
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	f040 8095 	bne.w	8010bd0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d01e      	beq.n	8010aea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8010aac:	2208      	movs	r2, #8
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	4413      	add	r3, r2
 8010ab2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	f003 0307 	and.w	r3, r3, #7
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d015      	beq.n	8010aea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	f023 0307 	bic.w	r3, r3, #7
 8010ac4:	3308      	adds	r3, #8
 8010ac6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	f003 0307 	and.w	r3, r3, #7
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d00b      	beq.n	8010aea <pvPortMalloc+0x6e>
	__asm volatile
 8010ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ad6:	f383 8811 	msr	BASEPRI, r3
 8010ada:	f3bf 8f6f 	isb	sy
 8010ade:	f3bf 8f4f 	dsb	sy
 8010ae2:	617b      	str	r3, [r7, #20]
}
 8010ae4:	bf00      	nop
 8010ae6:	bf00      	nop
 8010ae8:	e7fd      	b.n	8010ae6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d06f      	beq.n	8010bd0 <pvPortMalloc+0x154>
 8010af0:	4b45      	ldr	r3, [pc, #276]	@ (8010c08 <pvPortMalloc+0x18c>)
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	687a      	ldr	r2, [r7, #4]
 8010af6:	429a      	cmp	r2, r3
 8010af8:	d86a      	bhi.n	8010bd0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010afa:	4b44      	ldr	r3, [pc, #272]	@ (8010c0c <pvPortMalloc+0x190>)
 8010afc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010afe:	4b43      	ldr	r3, [pc, #268]	@ (8010c0c <pvPortMalloc+0x190>)
 8010b00:	681b      	ldr	r3, [r3, #0]
 8010b02:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010b04:	e004      	b.n	8010b10 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8010b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b08:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b12:	685b      	ldr	r3, [r3, #4]
 8010b14:	687a      	ldr	r2, [r7, #4]
 8010b16:	429a      	cmp	r2, r3
 8010b18:	d903      	bls.n	8010b22 <pvPortMalloc+0xa6>
 8010b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d1f1      	bne.n	8010b06 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010b22:	4b37      	ldr	r3, [pc, #220]	@ (8010c00 <pvPortMalloc+0x184>)
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010b28:	429a      	cmp	r2, r3
 8010b2a:	d051      	beq.n	8010bd0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010b2c:	6a3b      	ldr	r3, [r7, #32]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	2208      	movs	r2, #8
 8010b32:	4413      	add	r3, r2
 8010b34:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b38:	681a      	ldr	r2, [r3, #0]
 8010b3a:	6a3b      	ldr	r3, [r7, #32]
 8010b3c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b40:	685a      	ldr	r2, [r3, #4]
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	1ad2      	subs	r2, r2, r3
 8010b46:	2308      	movs	r3, #8
 8010b48:	005b      	lsls	r3, r3, #1
 8010b4a:	429a      	cmp	r2, r3
 8010b4c:	d920      	bls.n	8010b90 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010b4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	4413      	add	r3, r2
 8010b54:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010b56:	69bb      	ldr	r3, [r7, #24]
 8010b58:	f003 0307 	and.w	r3, r3, #7
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d00b      	beq.n	8010b78 <pvPortMalloc+0xfc>
	__asm volatile
 8010b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b64:	f383 8811 	msr	BASEPRI, r3
 8010b68:	f3bf 8f6f 	isb	sy
 8010b6c:	f3bf 8f4f 	dsb	sy
 8010b70:	613b      	str	r3, [r7, #16]
}
 8010b72:	bf00      	nop
 8010b74:	bf00      	nop
 8010b76:	e7fd      	b.n	8010b74 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b7a:	685a      	ldr	r2, [r3, #4]
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	1ad2      	subs	r2, r2, r3
 8010b80:	69bb      	ldr	r3, [r7, #24]
 8010b82:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b86:	687a      	ldr	r2, [r7, #4]
 8010b88:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010b8a:	69b8      	ldr	r0, [r7, #24]
 8010b8c:	f000 f90a 	bl	8010da4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010b90:	4b1d      	ldr	r3, [pc, #116]	@ (8010c08 <pvPortMalloc+0x18c>)
 8010b92:	681a      	ldr	r2, [r3, #0]
 8010b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b96:	685b      	ldr	r3, [r3, #4]
 8010b98:	1ad3      	subs	r3, r2, r3
 8010b9a:	4a1b      	ldr	r2, [pc, #108]	@ (8010c08 <pvPortMalloc+0x18c>)
 8010b9c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8010c08 <pvPortMalloc+0x18c>)
 8010ba0:	681a      	ldr	r2, [r3, #0]
 8010ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8010c10 <pvPortMalloc+0x194>)
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	429a      	cmp	r2, r3
 8010ba8:	d203      	bcs.n	8010bb2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010baa:	4b17      	ldr	r3, [pc, #92]	@ (8010c08 <pvPortMalloc+0x18c>)
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	4a18      	ldr	r2, [pc, #96]	@ (8010c10 <pvPortMalloc+0x194>)
 8010bb0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bb4:	685a      	ldr	r2, [r3, #4]
 8010bb6:	4b13      	ldr	r3, [pc, #76]	@ (8010c04 <pvPortMalloc+0x188>)
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	431a      	orrs	r2, r3
 8010bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bbe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bc2:	2200      	movs	r2, #0
 8010bc4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010bc6:	4b13      	ldr	r3, [pc, #76]	@ (8010c14 <pvPortMalloc+0x198>)
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	3301      	adds	r3, #1
 8010bcc:	4a11      	ldr	r2, [pc, #68]	@ (8010c14 <pvPortMalloc+0x198>)
 8010bce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010bd0:	f7fe fbe0 	bl	800f394 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010bd4:	69fb      	ldr	r3, [r7, #28]
 8010bd6:	f003 0307 	and.w	r3, r3, #7
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d00b      	beq.n	8010bf6 <pvPortMalloc+0x17a>
	__asm volatile
 8010bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010be2:	f383 8811 	msr	BASEPRI, r3
 8010be6:	f3bf 8f6f 	isb	sy
 8010bea:	f3bf 8f4f 	dsb	sy
 8010bee:	60fb      	str	r3, [r7, #12]
}
 8010bf0:	bf00      	nop
 8010bf2:	bf00      	nop
 8010bf4:	e7fd      	b.n	8010bf2 <pvPortMalloc+0x176>
	return pvReturn;
 8010bf6:	69fb      	ldr	r3, [r7, #28]
}
 8010bf8:	4618      	mov	r0, r3
 8010bfa:	3728      	adds	r7, #40	@ 0x28
 8010bfc:	46bd      	mov	sp, r7
 8010bfe:	bd80      	pop	{r7, pc}
 8010c00:	2000e918 	.word	0x2000e918
 8010c04:	2000e92c 	.word	0x2000e92c
 8010c08:	2000e91c 	.word	0x2000e91c
 8010c0c:	2000e910 	.word	0x2000e910
 8010c10:	2000e920 	.word	0x2000e920
 8010c14:	2000e924 	.word	0x2000e924

08010c18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010c18:	b580      	push	{r7, lr}
 8010c1a:	b086      	sub	sp, #24
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d04f      	beq.n	8010cca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010c2a:	2308      	movs	r3, #8
 8010c2c:	425b      	negs	r3, r3
 8010c2e:	697a      	ldr	r2, [r7, #20]
 8010c30:	4413      	add	r3, r2
 8010c32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010c34:	697b      	ldr	r3, [r7, #20]
 8010c36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010c38:	693b      	ldr	r3, [r7, #16]
 8010c3a:	685a      	ldr	r2, [r3, #4]
 8010c3c:	4b25      	ldr	r3, [pc, #148]	@ (8010cd4 <vPortFree+0xbc>)
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	4013      	ands	r3, r2
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d10b      	bne.n	8010c5e <vPortFree+0x46>
	__asm volatile
 8010c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c4a:	f383 8811 	msr	BASEPRI, r3
 8010c4e:	f3bf 8f6f 	isb	sy
 8010c52:	f3bf 8f4f 	dsb	sy
 8010c56:	60fb      	str	r3, [r7, #12]
}
 8010c58:	bf00      	nop
 8010c5a:	bf00      	nop
 8010c5c:	e7fd      	b.n	8010c5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010c5e:	693b      	ldr	r3, [r7, #16]
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d00b      	beq.n	8010c7e <vPortFree+0x66>
	__asm volatile
 8010c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c6a:	f383 8811 	msr	BASEPRI, r3
 8010c6e:	f3bf 8f6f 	isb	sy
 8010c72:	f3bf 8f4f 	dsb	sy
 8010c76:	60bb      	str	r3, [r7, #8]
}
 8010c78:	bf00      	nop
 8010c7a:	bf00      	nop
 8010c7c:	e7fd      	b.n	8010c7a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010c7e:	693b      	ldr	r3, [r7, #16]
 8010c80:	685a      	ldr	r2, [r3, #4]
 8010c82:	4b14      	ldr	r3, [pc, #80]	@ (8010cd4 <vPortFree+0xbc>)
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	4013      	ands	r3, r2
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d01e      	beq.n	8010cca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010c8c:	693b      	ldr	r3, [r7, #16]
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d11a      	bne.n	8010cca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010c94:	693b      	ldr	r3, [r7, #16]
 8010c96:	685a      	ldr	r2, [r3, #4]
 8010c98:	4b0e      	ldr	r3, [pc, #56]	@ (8010cd4 <vPortFree+0xbc>)
 8010c9a:	681b      	ldr	r3, [r3, #0]
 8010c9c:	43db      	mvns	r3, r3
 8010c9e:	401a      	ands	r2, r3
 8010ca0:	693b      	ldr	r3, [r7, #16]
 8010ca2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010ca4:	f7fe fb68 	bl	800f378 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010ca8:	693b      	ldr	r3, [r7, #16]
 8010caa:	685a      	ldr	r2, [r3, #4]
 8010cac:	4b0a      	ldr	r3, [pc, #40]	@ (8010cd8 <vPortFree+0xc0>)
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	4413      	add	r3, r2
 8010cb2:	4a09      	ldr	r2, [pc, #36]	@ (8010cd8 <vPortFree+0xc0>)
 8010cb4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010cb6:	6938      	ldr	r0, [r7, #16]
 8010cb8:	f000 f874 	bl	8010da4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8010cbc:	4b07      	ldr	r3, [pc, #28]	@ (8010cdc <vPortFree+0xc4>)
 8010cbe:	681b      	ldr	r3, [r3, #0]
 8010cc0:	3301      	adds	r3, #1
 8010cc2:	4a06      	ldr	r2, [pc, #24]	@ (8010cdc <vPortFree+0xc4>)
 8010cc4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8010cc6:	f7fe fb65 	bl	800f394 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010cca:	bf00      	nop
 8010ccc:	3718      	adds	r7, #24
 8010cce:	46bd      	mov	sp, r7
 8010cd0:	bd80      	pop	{r7, pc}
 8010cd2:	bf00      	nop
 8010cd4:	2000e92c 	.word	0x2000e92c
 8010cd8:	2000e91c 	.word	0x2000e91c
 8010cdc:	2000e928 	.word	0x2000e928

08010ce0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010ce0:	b480      	push	{r7}
 8010ce2:	b085      	sub	sp, #20
 8010ce4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010ce6:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8010cea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010cec:	4b27      	ldr	r3, [pc, #156]	@ (8010d8c <prvHeapInit+0xac>)
 8010cee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	f003 0307 	and.w	r3, r3, #7
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d00c      	beq.n	8010d14 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	3307      	adds	r3, #7
 8010cfe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	f023 0307 	bic.w	r3, r3, #7
 8010d06:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010d08:	68ba      	ldr	r2, [r7, #8]
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	1ad3      	subs	r3, r2, r3
 8010d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8010d8c <prvHeapInit+0xac>)
 8010d10:	4413      	add	r3, r2
 8010d12:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010d18:	4a1d      	ldr	r2, [pc, #116]	@ (8010d90 <prvHeapInit+0xb0>)
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8010d90 <prvHeapInit+0xb0>)
 8010d20:	2200      	movs	r2, #0
 8010d22:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	68ba      	ldr	r2, [r7, #8]
 8010d28:	4413      	add	r3, r2
 8010d2a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010d2c:	2208      	movs	r2, #8
 8010d2e:	68fb      	ldr	r3, [r7, #12]
 8010d30:	1a9b      	subs	r3, r3, r2
 8010d32:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010d34:	68fb      	ldr	r3, [r7, #12]
 8010d36:	f023 0307 	bic.w	r3, r3, #7
 8010d3a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	4a15      	ldr	r2, [pc, #84]	@ (8010d94 <prvHeapInit+0xb4>)
 8010d40:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010d42:	4b14      	ldr	r3, [pc, #80]	@ (8010d94 <prvHeapInit+0xb4>)
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	2200      	movs	r2, #0
 8010d48:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010d4a:	4b12      	ldr	r3, [pc, #72]	@ (8010d94 <prvHeapInit+0xb4>)
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	2200      	movs	r2, #0
 8010d50:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010d56:	683b      	ldr	r3, [r7, #0]
 8010d58:	68fa      	ldr	r2, [r7, #12]
 8010d5a:	1ad2      	subs	r2, r2, r3
 8010d5c:	683b      	ldr	r3, [r7, #0]
 8010d5e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010d60:	4b0c      	ldr	r3, [pc, #48]	@ (8010d94 <prvHeapInit+0xb4>)
 8010d62:	681a      	ldr	r2, [r3, #0]
 8010d64:	683b      	ldr	r3, [r7, #0]
 8010d66:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010d68:	683b      	ldr	r3, [r7, #0]
 8010d6a:	685b      	ldr	r3, [r3, #4]
 8010d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8010d98 <prvHeapInit+0xb8>)
 8010d6e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010d70:	683b      	ldr	r3, [r7, #0]
 8010d72:	685b      	ldr	r3, [r3, #4]
 8010d74:	4a09      	ldr	r2, [pc, #36]	@ (8010d9c <prvHeapInit+0xbc>)
 8010d76:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010d78:	4b09      	ldr	r3, [pc, #36]	@ (8010da0 <prvHeapInit+0xc0>)
 8010d7a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8010d7e:	601a      	str	r2, [r3, #0]
}
 8010d80:	bf00      	nop
 8010d82:	3714      	adds	r7, #20
 8010d84:	46bd      	mov	sp, r7
 8010d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d8a:	4770      	bx	lr
 8010d8c:	20004cd0 	.word	0x20004cd0
 8010d90:	2000e910 	.word	0x2000e910
 8010d94:	2000e918 	.word	0x2000e918
 8010d98:	2000e920 	.word	0x2000e920
 8010d9c:	2000e91c 	.word	0x2000e91c
 8010da0:	2000e92c 	.word	0x2000e92c

08010da4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010da4:	b480      	push	{r7}
 8010da6:	b085      	sub	sp, #20
 8010da8:	af00      	add	r7, sp, #0
 8010daa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010dac:	4b28      	ldr	r3, [pc, #160]	@ (8010e50 <prvInsertBlockIntoFreeList+0xac>)
 8010dae:	60fb      	str	r3, [r7, #12]
 8010db0:	e002      	b.n	8010db8 <prvInsertBlockIntoFreeList+0x14>
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	60fb      	str	r3, [r7, #12]
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	687a      	ldr	r2, [r7, #4]
 8010dbe:	429a      	cmp	r2, r3
 8010dc0:	d8f7      	bhi.n	8010db2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	685b      	ldr	r3, [r3, #4]
 8010dca:	68ba      	ldr	r2, [r7, #8]
 8010dcc:	4413      	add	r3, r2
 8010dce:	687a      	ldr	r2, [r7, #4]
 8010dd0:	429a      	cmp	r2, r3
 8010dd2:	d108      	bne.n	8010de6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010dd4:	68fb      	ldr	r3, [r7, #12]
 8010dd6:	685a      	ldr	r2, [r3, #4]
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	685b      	ldr	r3, [r3, #4]
 8010ddc:	441a      	add	r2, r3
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010de2:	68fb      	ldr	r3, [r7, #12]
 8010de4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	685b      	ldr	r3, [r3, #4]
 8010dee:	68ba      	ldr	r2, [r7, #8]
 8010df0:	441a      	add	r2, r3
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	429a      	cmp	r2, r3
 8010df8:	d118      	bne.n	8010e2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	681a      	ldr	r2, [r3, #0]
 8010dfe:	4b15      	ldr	r3, [pc, #84]	@ (8010e54 <prvInsertBlockIntoFreeList+0xb0>)
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	429a      	cmp	r2, r3
 8010e04:	d00d      	beq.n	8010e22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	685a      	ldr	r2, [r3, #4]
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	685b      	ldr	r3, [r3, #4]
 8010e10:	441a      	add	r2, r3
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010e16:	68fb      	ldr	r3, [r7, #12]
 8010e18:	681b      	ldr	r3, [r3, #0]
 8010e1a:	681a      	ldr	r2, [r3, #0]
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	601a      	str	r2, [r3, #0]
 8010e20:	e008      	b.n	8010e34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010e22:	4b0c      	ldr	r3, [pc, #48]	@ (8010e54 <prvInsertBlockIntoFreeList+0xb0>)
 8010e24:	681a      	ldr	r2, [r3, #0]
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	601a      	str	r2, [r3, #0]
 8010e2a:	e003      	b.n	8010e34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010e2c:	68fb      	ldr	r3, [r7, #12]
 8010e2e:	681a      	ldr	r2, [r3, #0]
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010e34:	68fa      	ldr	r2, [r7, #12]
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	429a      	cmp	r2, r3
 8010e3a:	d002      	beq.n	8010e42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	687a      	ldr	r2, [r7, #4]
 8010e40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010e42:	bf00      	nop
 8010e44:	3714      	adds	r7, #20
 8010e46:	46bd      	mov	sp, r7
 8010e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e4c:	4770      	bx	lr
 8010e4e:	bf00      	nop
 8010e50:	2000e910 	.word	0x2000e910
 8010e54:	2000e918 	.word	0x2000e918

08010e58 <sqrt>:
 8010e58:	b538      	push	{r3, r4, r5, lr}
 8010e5a:	ed2d 8b02 	vpush	{d8}
 8010e5e:	ec55 4b10 	vmov	r4, r5, d0
 8010e62:	f000 f825 	bl	8010eb0 <__ieee754_sqrt>
 8010e66:	4622      	mov	r2, r4
 8010e68:	462b      	mov	r3, r5
 8010e6a:	4620      	mov	r0, r4
 8010e6c:	4629      	mov	r1, r5
 8010e6e:	eeb0 8a40 	vmov.f32	s16, s0
 8010e72:	eef0 8a60 	vmov.f32	s17, s1
 8010e76:	f7ef fe59 	bl	8000b2c <__aeabi_dcmpun>
 8010e7a:	b990      	cbnz	r0, 8010ea2 <sqrt+0x4a>
 8010e7c:	2200      	movs	r2, #0
 8010e7e:	2300      	movs	r3, #0
 8010e80:	4620      	mov	r0, r4
 8010e82:	4629      	mov	r1, r5
 8010e84:	f7ef fe2a 	bl	8000adc <__aeabi_dcmplt>
 8010e88:	b158      	cbz	r0, 8010ea2 <sqrt+0x4a>
 8010e8a:	f000 ffcf 	bl	8011e2c <__errno>
 8010e8e:	2321      	movs	r3, #33	@ 0x21
 8010e90:	6003      	str	r3, [r0, #0]
 8010e92:	2200      	movs	r2, #0
 8010e94:	2300      	movs	r3, #0
 8010e96:	4610      	mov	r0, r2
 8010e98:	4619      	mov	r1, r3
 8010e9a:	f7ef fcd7 	bl	800084c <__aeabi_ddiv>
 8010e9e:	ec41 0b18 	vmov	d8, r0, r1
 8010ea2:	eeb0 0a48 	vmov.f32	s0, s16
 8010ea6:	eef0 0a68 	vmov.f32	s1, s17
 8010eaa:	ecbd 8b02 	vpop	{d8}
 8010eae:	bd38      	pop	{r3, r4, r5, pc}

08010eb0 <__ieee754_sqrt>:
 8010eb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010eb4:	4a68      	ldr	r2, [pc, #416]	@ (8011058 <__ieee754_sqrt+0x1a8>)
 8010eb6:	ec55 4b10 	vmov	r4, r5, d0
 8010eba:	43aa      	bics	r2, r5
 8010ebc:	462b      	mov	r3, r5
 8010ebe:	4621      	mov	r1, r4
 8010ec0:	d110      	bne.n	8010ee4 <__ieee754_sqrt+0x34>
 8010ec2:	4622      	mov	r2, r4
 8010ec4:	4620      	mov	r0, r4
 8010ec6:	4629      	mov	r1, r5
 8010ec8:	f7ef fb96 	bl	80005f8 <__aeabi_dmul>
 8010ecc:	4602      	mov	r2, r0
 8010ece:	460b      	mov	r3, r1
 8010ed0:	4620      	mov	r0, r4
 8010ed2:	4629      	mov	r1, r5
 8010ed4:	f7ef f9da 	bl	800028c <__adddf3>
 8010ed8:	4604      	mov	r4, r0
 8010eda:	460d      	mov	r5, r1
 8010edc:	ec45 4b10 	vmov	d0, r4, r5
 8010ee0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ee4:	2d00      	cmp	r5, #0
 8010ee6:	dc0e      	bgt.n	8010f06 <__ieee754_sqrt+0x56>
 8010ee8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8010eec:	4322      	orrs	r2, r4
 8010eee:	d0f5      	beq.n	8010edc <__ieee754_sqrt+0x2c>
 8010ef0:	b19d      	cbz	r5, 8010f1a <__ieee754_sqrt+0x6a>
 8010ef2:	4622      	mov	r2, r4
 8010ef4:	4620      	mov	r0, r4
 8010ef6:	4629      	mov	r1, r5
 8010ef8:	f7ef f9c6 	bl	8000288 <__aeabi_dsub>
 8010efc:	4602      	mov	r2, r0
 8010efe:	460b      	mov	r3, r1
 8010f00:	f7ef fca4 	bl	800084c <__aeabi_ddiv>
 8010f04:	e7e8      	b.n	8010ed8 <__ieee754_sqrt+0x28>
 8010f06:	152a      	asrs	r2, r5, #20
 8010f08:	d115      	bne.n	8010f36 <__ieee754_sqrt+0x86>
 8010f0a:	2000      	movs	r0, #0
 8010f0c:	e009      	b.n	8010f22 <__ieee754_sqrt+0x72>
 8010f0e:	0acb      	lsrs	r3, r1, #11
 8010f10:	3a15      	subs	r2, #21
 8010f12:	0549      	lsls	r1, r1, #21
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d0fa      	beq.n	8010f0e <__ieee754_sqrt+0x5e>
 8010f18:	e7f7      	b.n	8010f0a <__ieee754_sqrt+0x5a>
 8010f1a:	462a      	mov	r2, r5
 8010f1c:	e7fa      	b.n	8010f14 <__ieee754_sqrt+0x64>
 8010f1e:	005b      	lsls	r3, r3, #1
 8010f20:	3001      	adds	r0, #1
 8010f22:	02dc      	lsls	r4, r3, #11
 8010f24:	d5fb      	bpl.n	8010f1e <__ieee754_sqrt+0x6e>
 8010f26:	1e44      	subs	r4, r0, #1
 8010f28:	1b12      	subs	r2, r2, r4
 8010f2a:	f1c0 0420 	rsb	r4, r0, #32
 8010f2e:	fa21 f404 	lsr.w	r4, r1, r4
 8010f32:	4323      	orrs	r3, r4
 8010f34:	4081      	lsls	r1, r0
 8010f36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010f3a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8010f3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010f42:	07d2      	lsls	r2, r2, #31
 8010f44:	bf5c      	itt	pl
 8010f46:	005b      	lslpl	r3, r3, #1
 8010f48:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8010f4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010f50:	bf58      	it	pl
 8010f52:	0049      	lslpl	r1, r1, #1
 8010f54:	2600      	movs	r6, #0
 8010f56:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8010f5a:	106d      	asrs	r5, r5, #1
 8010f5c:	0049      	lsls	r1, r1, #1
 8010f5e:	2016      	movs	r0, #22
 8010f60:	4632      	mov	r2, r6
 8010f62:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8010f66:	1917      	adds	r7, r2, r4
 8010f68:	429f      	cmp	r7, r3
 8010f6a:	bfde      	ittt	le
 8010f6c:	193a      	addle	r2, r7, r4
 8010f6e:	1bdb      	suble	r3, r3, r7
 8010f70:	1936      	addle	r6, r6, r4
 8010f72:	0fcf      	lsrs	r7, r1, #31
 8010f74:	3801      	subs	r0, #1
 8010f76:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8010f7a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010f7e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8010f82:	d1f0      	bne.n	8010f66 <__ieee754_sqrt+0xb6>
 8010f84:	4604      	mov	r4, r0
 8010f86:	2720      	movs	r7, #32
 8010f88:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8010f8c:	429a      	cmp	r2, r3
 8010f8e:	eb00 0e0c 	add.w	lr, r0, ip
 8010f92:	db02      	blt.n	8010f9a <__ieee754_sqrt+0xea>
 8010f94:	d113      	bne.n	8010fbe <__ieee754_sqrt+0x10e>
 8010f96:	458e      	cmp	lr, r1
 8010f98:	d811      	bhi.n	8010fbe <__ieee754_sqrt+0x10e>
 8010f9a:	f1be 0f00 	cmp.w	lr, #0
 8010f9e:	eb0e 000c 	add.w	r0, lr, ip
 8010fa2:	da42      	bge.n	801102a <__ieee754_sqrt+0x17a>
 8010fa4:	2800      	cmp	r0, #0
 8010fa6:	db40      	blt.n	801102a <__ieee754_sqrt+0x17a>
 8010fa8:	f102 0801 	add.w	r8, r2, #1
 8010fac:	1a9b      	subs	r3, r3, r2
 8010fae:	458e      	cmp	lr, r1
 8010fb0:	bf88      	it	hi
 8010fb2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8010fb6:	eba1 010e 	sub.w	r1, r1, lr
 8010fba:	4464      	add	r4, ip
 8010fbc:	4642      	mov	r2, r8
 8010fbe:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8010fc2:	3f01      	subs	r7, #1
 8010fc4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8010fc8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010fcc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8010fd0:	d1dc      	bne.n	8010f8c <__ieee754_sqrt+0xdc>
 8010fd2:	4319      	orrs	r1, r3
 8010fd4:	d01b      	beq.n	801100e <__ieee754_sqrt+0x15e>
 8010fd6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 801105c <__ieee754_sqrt+0x1ac>
 8010fda:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8011060 <__ieee754_sqrt+0x1b0>
 8010fde:	e9da 0100 	ldrd	r0, r1, [sl]
 8010fe2:	e9db 2300 	ldrd	r2, r3, [fp]
 8010fe6:	f7ef f94f 	bl	8000288 <__aeabi_dsub>
 8010fea:	e9da 8900 	ldrd	r8, r9, [sl]
 8010fee:	4602      	mov	r2, r0
 8010ff0:	460b      	mov	r3, r1
 8010ff2:	4640      	mov	r0, r8
 8010ff4:	4649      	mov	r1, r9
 8010ff6:	f7ef fd7b 	bl	8000af0 <__aeabi_dcmple>
 8010ffa:	b140      	cbz	r0, 801100e <__ieee754_sqrt+0x15e>
 8010ffc:	f1b4 3fff 	cmp.w	r4, #4294967295
 8011000:	e9da 0100 	ldrd	r0, r1, [sl]
 8011004:	e9db 2300 	ldrd	r2, r3, [fp]
 8011008:	d111      	bne.n	801102e <__ieee754_sqrt+0x17e>
 801100a:	3601      	adds	r6, #1
 801100c:	463c      	mov	r4, r7
 801100e:	1072      	asrs	r2, r6, #1
 8011010:	0863      	lsrs	r3, r4, #1
 8011012:	07f1      	lsls	r1, r6, #31
 8011014:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8011018:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 801101c:	bf48      	it	mi
 801101e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8011022:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8011026:	4618      	mov	r0, r3
 8011028:	e756      	b.n	8010ed8 <__ieee754_sqrt+0x28>
 801102a:	4690      	mov	r8, r2
 801102c:	e7be      	b.n	8010fac <__ieee754_sqrt+0xfc>
 801102e:	f7ef f92d 	bl	800028c <__adddf3>
 8011032:	e9da 8900 	ldrd	r8, r9, [sl]
 8011036:	4602      	mov	r2, r0
 8011038:	460b      	mov	r3, r1
 801103a:	4640      	mov	r0, r8
 801103c:	4649      	mov	r1, r9
 801103e:	f7ef fd4d 	bl	8000adc <__aeabi_dcmplt>
 8011042:	b120      	cbz	r0, 801104e <__ieee754_sqrt+0x19e>
 8011044:	1ca0      	adds	r0, r4, #2
 8011046:	bf08      	it	eq
 8011048:	3601      	addeq	r6, #1
 801104a:	3402      	adds	r4, #2
 801104c:	e7df      	b.n	801100e <__ieee754_sqrt+0x15e>
 801104e:	1c63      	adds	r3, r4, #1
 8011050:	f023 0401 	bic.w	r4, r3, #1
 8011054:	e7db      	b.n	801100e <__ieee754_sqrt+0x15e>
 8011056:	bf00      	nop
 8011058:	7ff00000 	.word	0x7ff00000
 801105c:	200001b8 	.word	0x200001b8
 8011060:	200001b0 	.word	0x200001b0

08011064 <atoi>:
 8011064:	220a      	movs	r2, #10
 8011066:	2100      	movs	r1, #0
 8011068:	f000 b87a 	b.w	8011160 <strtol>

0801106c <_strtol_l.constprop.0>:
 801106c:	2b24      	cmp	r3, #36	@ 0x24
 801106e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011072:	4686      	mov	lr, r0
 8011074:	4690      	mov	r8, r2
 8011076:	d801      	bhi.n	801107c <_strtol_l.constprop.0+0x10>
 8011078:	2b01      	cmp	r3, #1
 801107a:	d106      	bne.n	801108a <_strtol_l.constprop.0+0x1e>
 801107c:	f000 fed6 	bl	8011e2c <__errno>
 8011080:	2316      	movs	r3, #22
 8011082:	6003      	str	r3, [r0, #0]
 8011084:	2000      	movs	r0, #0
 8011086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801108a:	4834      	ldr	r0, [pc, #208]	@ (801115c <_strtol_l.constprop.0+0xf0>)
 801108c:	460d      	mov	r5, r1
 801108e:	462a      	mov	r2, r5
 8011090:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011094:	5d06      	ldrb	r6, [r0, r4]
 8011096:	f016 0608 	ands.w	r6, r6, #8
 801109a:	d1f8      	bne.n	801108e <_strtol_l.constprop.0+0x22>
 801109c:	2c2d      	cmp	r4, #45	@ 0x2d
 801109e:	d12d      	bne.n	80110fc <_strtol_l.constprop.0+0x90>
 80110a0:	782c      	ldrb	r4, [r5, #0]
 80110a2:	2601      	movs	r6, #1
 80110a4:	1c95      	adds	r5, r2, #2
 80110a6:	f033 0210 	bics.w	r2, r3, #16
 80110aa:	d109      	bne.n	80110c0 <_strtol_l.constprop.0+0x54>
 80110ac:	2c30      	cmp	r4, #48	@ 0x30
 80110ae:	d12a      	bne.n	8011106 <_strtol_l.constprop.0+0x9a>
 80110b0:	782a      	ldrb	r2, [r5, #0]
 80110b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80110b6:	2a58      	cmp	r2, #88	@ 0x58
 80110b8:	d125      	bne.n	8011106 <_strtol_l.constprop.0+0x9a>
 80110ba:	786c      	ldrb	r4, [r5, #1]
 80110bc:	2310      	movs	r3, #16
 80110be:	3502      	adds	r5, #2
 80110c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80110c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80110c8:	2200      	movs	r2, #0
 80110ca:	fbbc f9f3 	udiv	r9, ip, r3
 80110ce:	4610      	mov	r0, r2
 80110d0:	fb03 ca19 	mls	sl, r3, r9, ip
 80110d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80110d8:	2f09      	cmp	r7, #9
 80110da:	d81b      	bhi.n	8011114 <_strtol_l.constprop.0+0xa8>
 80110dc:	463c      	mov	r4, r7
 80110de:	42a3      	cmp	r3, r4
 80110e0:	dd27      	ble.n	8011132 <_strtol_l.constprop.0+0xc6>
 80110e2:	1c57      	adds	r7, r2, #1
 80110e4:	d007      	beq.n	80110f6 <_strtol_l.constprop.0+0x8a>
 80110e6:	4581      	cmp	r9, r0
 80110e8:	d320      	bcc.n	801112c <_strtol_l.constprop.0+0xc0>
 80110ea:	d101      	bne.n	80110f0 <_strtol_l.constprop.0+0x84>
 80110ec:	45a2      	cmp	sl, r4
 80110ee:	db1d      	blt.n	801112c <_strtol_l.constprop.0+0xc0>
 80110f0:	fb00 4003 	mla	r0, r0, r3, r4
 80110f4:	2201      	movs	r2, #1
 80110f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80110fa:	e7eb      	b.n	80110d4 <_strtol_l.constprop.0+0x68>
 80110fc:	2c2b      	cmp	r4, #43	@ 0x2b
 80110fe:	bf04      	itt	eq
 8011100:	782c      	ldrbeq	r4, [r5, #0]
 8011102:	1c95      	addeq	r5, r2, #2
 8011104:	e7cf      	b.n	80110a6 <_strtol_l.constprop.0+0x3a>
 8011106:	2b00      	cmp	r3, #0
 8011108:	d1da      	bne.n	80110c0 <_strtol_l.constprop.0+0x54>
 801110a:	2c30      	cmp	r4, #48	@ 0x30
 801110c:	bf0c      	ite	eq
 801110e:	2308      	moveq	r3, #8
 8011110:	230a      	movne	r3, #10
 8011112:	e7d5      	b.n	80110c0 <_strtol_l.constprop.0+0x54>
 8011114:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8011118:	2f19      	cmp	r7, #25
 801111a:	d801      	bhi.n	8011120 <_strtol_l.constprop.0+0xb4>
 801111c:	3c37      	subs	r4, #55	@ 0x37
 801111e:	e7de      	b.n	80110de <_strtol_l.constprop.0+0x72>
 8011120:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011124:	2f19      	cmp	r7, #25
 8011126:	d804      	bhi.n	8011132 <_strtol_l.constprop.0+0xc6>
 8011128:	3c57      	subs	r4, #87	@ 0x57
 801112a:	e7d8      	b.n	80110de <_strtol_l.constprop.0+0x72>
 801112c:	f04f 32ff 	mov.w	r2, #4294967295
 8011130:	e7e1      	b.n	80110f6 <_strtol_l.constprop.0+0x8a>
 8011132:	1c53      	adds	r3, r2, #1
 8011134:	d108      	bne.n	8011148 <_strtol_l.constprop.0+0xdc>
 8011136:	2322      	movs	r3, #34	@ 0x22
 8011138:	f8ce 3000 	str.w	r3, [lr]
 801113c:	4660      	mov	r0, ip
 801113e:	f1b8 0f00 	cmp.w	r8, #0
 8011142:	d0a0      	beq.n	8011086 <_strtol_l.constprop.0+0x1a>
 8011144:	1e69      	subs	r1, r5, #1
 8011146:	e006      	b.n	8011156 <_strtol_l.constprop.0+0xea>
 8011148:	b106      	cbz	r6, 801114c <_strtol_l.constprop.0+0xe0>
 801114a:	4240      	negs	r0, r0
 801114c:	f1b8 0f00 	cmp.w	r8, #0
 8011150:	d099      	beq.n	8011086 <_strtol_l.constprop.0+0x1a>
 8011152:	2a00      	cmp	r2, #0
 8011154:	d1f6      	bne.n	8011144 <_strtol_l.constprop.0+0xd8>
 8011156:	f8c8 1000 	str.w	r1, [r8]
 801115a:	e794      	b.n	8011086 <_strtol_l.constprop.0+0x1a>
 801115c:	08014b7d 	.word	0x08014b7d

08011160 <strtol>:
 8011160:	4613      	mov	r3, r2
 8011162:	460a      	mov	r2, r1
 8011164:	4601      	mov	r1, r0
 8011166:	4802      	ldr	r0, [pc, #8]	@ (8011170 <strtol+0x10>)
 8011168:	6800      	ldr	r0, [r0, #0]
 801116a:	f7ff bf7f 	b.w	801106c <_strtol_l.constprop.0>
 801116e:	bf00      	nop
 8011170:	200001cc 	.word	0x200001cc

08011174 <__cvt>:
 8011174:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011178:	ec57 6b10 	vmov	r6, r7, d0
 801117c:	2f00      	cmp	r7, #0
 801117e:	460c      	mov	r4, r1
 8011180:	4619      	mov	r1, r3
 8011182:	463b      	mov	r3, r7
 8011184:	bfbb      	ittet	lt
 8011186:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801118a:	461f      	movlt	r7, r3
 801118c:	2300      	movge	r3, #0
 801118e:	232d      	movlt	r3, #45	@ 0x2d
 8011190:	700b      	strb	r3, [r1, #0]
 8011192:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011194:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011198:	4691      	mov	r9, r2
 801119a:	f023 0820 	bic.w	r8, r3, #32
 801119e:	bfbc      	itt	lt
 80111a0:	4632      	movlt	r2, r6
 80111a2:	4616      	movlt	r6, r2
 80111a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80111a8:	d005      	beq.n	80111b6 <__cvt+0x42>
 80111aa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80111ae:	d100      	bne.n	80111b2 <__cvt+0x3e>
 80111b0:	3401      	adds	r4, #1
 80111b2:	2102      	movs	r1, #2
 80111b4:	e000      	b.n	80111b8 <__cvt+0x44>
 80111b6:	2103      	movs	r1, #3
 80111b8:	ab03      	add	r3, sp, #12
 80111ba:	9301      	str	r3, [sp, #4]
 80111bc:	ab02      	add	r3, sp, #8
 80111be:	9300      	str	r3, [sp, #0]
 80111c0:	ec47 6b10 	vmov	d0, r6, r7
 80111c4:	4653      	mov	r3, sl
 80111c6:	4622      	mov	r2, r4
 80111c8:	f000 ff1a 	bl	8012000 <_dtoa_r>
 80111cc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80111d0:	4605      	mov	r5, r0
 80111d2:	d119      	bne.n	8011208 <__cvt+0x94>
 80111d4:	f019 0f01 	tst.w	r9, #1
 80111d8:	d00e      	beq.n	80111f8 <__cvt+0x84>
 80111da:	eb00 0904 	add.w	r9, r0, r4
 80111de:	2200      	movs	r2, #0
 80111e0:	2300      	movs	r3, #0
 80111e2:	4630      	mov	r0, r6
 80111e4:	4639      	mov	r1, r7
 80111e6:	f7ef fc6f 	bl	8000ac8 <__aeabi_dcmpeq>
 80111ea:	b108      	cbz	r0, 80111f0 <__cvt+0x7c>
 80111ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80111f0:	2230      	movs	r2, #48	@ 0x30
 80111f2:	9b03      	ldr	r3, [sp, #12]
 80111f4:	454b      	cmp	r3, r9
 80111f6:	d31e      	bcc.n	8011236 <__cvt+0xc2>
 80111f8:	9b03      	ldr	r3, [sp, #12]
 80111fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80111fc:	1b5b      	subs	r3, r3, r5
 80111fe:	4628      	mov	r0, r5
 8011200:	6013      	str	r3, [r2, #0]
 8011202:	b004      	add	sp, #16
 8011204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011208:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801120c:	eb00 0904 	add.w	r9, r0, r4
 8011210:	d1e5      	bne.n	80111de <__cvt+0x6a>
 8011212:	7803      	ldrb	r3, [r0, #0]
 8011214:	2b30      	cmp	r3, #48	@ 0x30
 8011216:	d10a      	bne.n	801122e <__cvt+0xba>
 8011218:	2200      	movs	r2, #0
 801121a:	2300      	movs	r3, #0
 801121c:	4630      	mov	r0, r6
 801121e:	4639      	mov	r1, r7
 8011220:	f7ef fc52 	bl	8000ac8 <__aeabi_dcmpeq>
 8011224:	b918      	cbnz	r0, 801122e <__cvt+0xba>
 8011226:	f1c4 0401 	rsb	r4, r4, #1
 801122a:	f8ca 4000 	str.w	r4, [sl]
 801122e:	f8da 3000 	ldr.w	r3, [sl]
 8011232:	4499      	add	r9, r3
 8011234:	e7d3      	b.n	80111de <__cvt+0x6a>
 8011236:	1c59      	adds	r1, r3, #1
 8011238:	9103      	str	r1, [sp, #12]
 801123a:	701a      	strb	r2, [r3, #0]
 801123c:	e7d9      	b.n	80111f2 <__cvt+0x7e>

0801123e <__exponent>:
 801123e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011240:	2900      	cmp	r1, #0
 8011242:	bfba      	itte	lt
 8011244:	4249      	neglt	r1, r1
 8011246:	232d      	movlt	r3, #45	@ 0x2d
 8011248:	232b      	movge	r3, #43	@ 0x2b
 801124a:	2909      	cmp	r1, #9
 801124c:	7002      	strb	r2, [r0, #0]
 801124e:	7043      	strb	r3, [r0, #1]
 8011250:	dd29      	ble.n	80112a6 <__exponent+0x68>
 8011252:	f10d 0307 	add.w	r3, sp, #7
 8011256:	461d      	mov	r5, r3
 8011258:	270a      	movs	r7, #10
 801125a:	461a      	mov	r2, r3
 801125c:	fbb1 f6f7 	udiv	r6, r1, r7
 8011260:	fb07 1416 	mls	r4, r7, r6, r1
 8011264:	3430      	adds	r4, #48	@ 0x30
 8011266:	f802 4c01 	strb.w	r4, [r2, #-1]
 801126a:	460c      	mov	r4, r1
 801126c:	2c63      	cmp	r4, #99	@ 0x63
 801126e:	f103 33ff 	add.w	r3, r3, #4294967295
 8011272:	4631      	mov	r1, r6
 8011274:	dcf1      	bgt.n	801125a <__exponent+0x1c>
 8011276:	3130      	adds	r1, #48	@ 0x30
 8011278:	1e94      	subs	r4, r2, #2
 801127a:	f803 1c01 	strb.w	r1, [r3, #-1]
 801127e:	1c41      	adds	r1, r0, #1
 8011280:	4623      	mov	r3, r4
 8011282:	42ab      	cmp	r3, r5
 8011284:	d30a      	bcc.n	801129c <__exponent+0x5e>
 8011286:	f10d 0309 	add.w	r3, sp, #9
 801128a:	1a9b      	subs	r3, r3, r2
 801128c:	42ac      	cmp	r4, r5
 801128e:	bf88      	it	hi
 8011290:	2300      	movhi	r3, #0
 8011292:	3302      	adds	r3, #2
 8011294:	4403      	add	r3, r0
 8011296:	1a18      	subs	r0, r3, r0
 8011298:	b003      	add	sp, #12
 801129a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801129c:	f813 6b01 	ldrb.w	r6, [r3], #1
 80112a0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80112a4:	e7ed      	b.n	8011282 <__exponent+0x44>
 80112a6:	2330      	movs	r3, #48	@ 0x30
 80112a8:	3130      	adds	r1, #48	@ 0x30
 80112aa:	7083      	strb	r3, [r0, #2]
 80112ac:	70c1      	strb	r1, [r0, #3]
 80112ae:	1d03      	adds	r3, r0, #4
 80112b0:	e7f1      	b.n	8011296 <__exponent+0x58>
	...

080112b4 <_printf_float>:
 80112b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112b8:	b08d      	sub	sp, #52	@ 0x34
 80112ba:	460c      	mov	r4, r1
 80112bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80112c0:	4616      	mov	r6, r2
 80112c2:	461f      	mov	r7, r3
 80112c4:	4605      	mov	r5, r0
 80112c6:	f000 fd11 	bl	8011cec <_localeconv_r>
 80112ca:	6803      	ldr	r3, [r0, #0]
 80112cc:	9304      	str	r3, [sp, #16]
 80112ce:	4618      	mov	r0, r3
 80112d0:	f7ee ffce 	bl	8000270 <strlen>
 80112d4:	2300      	movs	r3, #0
 80112d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80112d8:	f8d8 3000 	ldr.w	r3, [r8]
 80112dc:	9005      	str	r0, [sp, #20]
 80112de:	3307      	adds	r3, #7
 80112e0:	f023 0307 	bic.w	r3, r3, #7
 80112e4:	f103 0208 	add.w	r2, r3, #8
 80112e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80112ec:	f8d4 b000 	ldr.w	fp, [r4]
 80112f0:	f8c8 2000 	str.w	r2, [r8]
 80112f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80112f8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80112fc:	9307      	str	r3, [sp, #28]
 80112fe:	f8cd 8018 	str.w	r8, [sp, #24]
 8011302:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011306:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801130a:	4b9c      	ldr	r3, [pc, #624]	@ (801157c <_printf_float+0x2c8>)
 801130c:	f04f 32ff 	mov.w	r2, #4294967295
 8011310:	f7ef fc0c 	bl	8000b2c <__aeabi_dcmpun>
 8011314:	bb70      	cbnz	r0, 8011374 <_printf_float+0xc0>
 8011316:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801131a:	4b98      	ldr	r3, [pc, #608]	@ (801157c <_printf_float+0x2c8>)
 801131c:	f04f 32ff 	mov.w	r2, #4294967295
 8011320:	f7ef fbe6 	bl	8000af0 <__aeabi_dcmple>
 8011324:	bb30      	cbnz	r0, 8011374 <_printf_float+0xc0>
 8011326:	2200      	movs	r2, #0
 8011328:	2300      	movs	r3, #0
 801132a:	4640      	mov	r0, r8
 801132c:	4649      	mov	r1, r9
 801132e:	f7ef fbd5 	bl	8000adc <__aeabi_dcmplt>
 8011332:	b110      	cbz	r0, 801133a <_printf_float+0x86>
 8011334:	232d      	movs	r3, #45	@ 0x2d
 8011336:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801133a:	4a91      	ldr	r2, [pc, #580]	@ (8011580 <_printf_float+0x2cc>)
 801133c:	4b91      	ldr	r3, [pc, #580]	@ (8011584 <_printf_float+0x2d0>)
 801133e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011342:	bf94      	ite	ls
 8011344:	4690      	movls	r8, r2
 8011346:	4698      	movhi	r8, r3
 8011348:	2303      	movs	r3, #3
 801134a:	6123      	str	r3, [r4, #16]
 801134c:	f02b 0304 	bic.w	r3, fp, #4
 8011350:	6023      	str	r3, [r4, #0]
 8011352:	f04f 0900 	mov.w	r9, #0
 8011356:	9700      	str	r7, [sp, #0]
 8011358:	4633      	mov	r3, r6
 801135a:	aa0b      	add	r2, sp, #44	@ 0x2c
 801135c:	4621      	mov	r1, r4
 801135e:	4628      	mov	r0, r5
 8011360:	f000 f9d2 	bl	8011708 <_printf_common>
 8011364:	3001      	adds	r0, #1
 8011366:	f040 808d 	bne.w	8011484 <_printf_float+0x1d0>
 801136a:	f04f 30ff 	mov.w	r0, #4294967295
 801136e:	b00d      	add	sp, #52	@ 0x34
 8011370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011374:	4642      	mov	r2, r8
 8011376:	464b      	mov	r3, r9
 8011378:	4640      	mov	r0, r8
 801137a:	4649      	mov	r1, r9
 801137c:	f7ef fbd6 	bl	8000b2c <__aeabi_dcmpun>
 8011380:	b140      	cbz	r0, 8011394 <_printf_float+0xe0>
 8011382:	464b      	mov	r3, r9
 8011384:	2b00      	cmp	r3, #0
 8011386:	bfbc      	itt	lt
 8011388:	232d      	movlt	r3, #45	@ 0x2d
 801138a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801138e:	4a7e      	ldr	r2, [pc, #504]	@ (8011588 <_printf_float+0x2d4>)
 8011390:	4b7e      	ldr	r3, [pc, #504]	@ (801158c <_printf_float+0x2d8>)
 8011392:	e7d4      	b.n	801133e <_printf_float+0x8a>
 8011394:	6863      	ldr	r3, [r4, #4]
 8011396:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801139a:	9206      	str	r2, [sp, #24]
 801139c:	1c5a      	adds	r2, r3, #1
 801139e:	d13b      	bne.n	8011418 <_printf_float+0x164>
 80113a0:	2306      	movs	r3, #6
 80113a2:	6063      	str	r3, [r4, #4]
 80113a4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80113a8:	2300      	movs	r3, #0
 80113aa:	6022      	str	r2, [r4, #0]
 80113ac:	9303      	str	r3, [sp, #12]
 80113ae:	ab0a      	add	r3, sp, #40	@ 0x28
 80113b0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80113b4:	ab09      	add	r3, sp, #36	@ 0x24
 80113b6:	9300      	str	r3, [sp, #0]
 80113b8:	6861      	ldr	r1, [r4, #4]
 80113ba:	ec49 8b10 	vmov	d0, r8, r9
 80113be:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80113c2:	4628      	mov	r0, r5
 80113c4:	f7ff fed6 	bl	8011174 <__cvt>
 80113c8:	9b06      	ldr	r3, [sp, #24]
 80113ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80113cc:	2b47      	cmp	r3, #71	@ 0x47
 80113ce:	4680      	mov	r8, r0
 80113d0:	d129      	bne.n	8011426 <_printf_float+0x172>
 80113d2:	1cc8      	adds	r0, r1, #3
 80113d4:	db02      	blt.n	80113dc <_printf_float+0x128>
 80113d6:	6863      	ldr	r3, [r4, #4]
 80113d8:	4299      	cmp	r1, r3
 80113da:	dd41      	ble.n	8011460 <_printf_float+0x1ac>
 80113dc:	f1aa 0a02 	sub.w	sl, sl, #2
 80113e0:	fa5f fa8a 	uxtb.w	sl, sl
 80113e4:	3901      	subs	r1, #1
 80113e6:	4652      	mov	r2, sl
 80113e8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80113ec:	9109      	str	r1, [sp, #36]	@ 0x24
 80113ee:	f7ff ff26 	bl	801123e <__exponent>
 80113f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80113f4:	1813      	adds	r3, r2, r0
 80113f6:	2a01      	cmp	r2, #1
 80113f8:	4681      	mov	r9, r0
 80113fa:	6123      	str	r3, [r4, #16]
 80113fc:	dc02      	bgt.n	8011404 <_printf_float+0x150>
 80113fe:	6822      	ldr	r2, [r4, #0]
 8011400:	07d2      	lsls	r2, r2, #31
 8011402:	d501      	bpl.n	8011408 <_printf_float+0x154>
 8011404:	3301      	adds	r3, #1
 8011406:	6123      	str	r3, [r4, #16]
 8011408:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801140c:	2b00      	cmp	r3, #0
 801140e:	d0a2      	beq.n	8011356 <_printf_float+0xa2>
 8011410:	232d      	movs	r3, #45	@ 0x2d
 8011412:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011416:	e79e      	b.n	8011356 <_printf_float+0xa2>
 8011418:	9a06      	ldr	r2, [sp, #24]
 801141a:	2a47      	cmp	r2, #71	@ 0x47
 801141c:	d1c2      	bne.n	80113a4 <_printf_float+0xf0>
 801141e:	2b00      	cmp	r3, #0
 8011420:	d1c0      	bne.n	80113a4 <_printf_float+0xf0>
 8011422:	2301      	movs	r3, #1
 8011424:	e7bd      	b.n	80113a2 <_printf_float+0xee>
 8011426:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801142a:	d9db      	bls.n	80113e4 <_printf_float+0x130>
 801142c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011430:	d118      	bne.n	8011464 <_printf_float+0x1b0>
 8011432:	2900      	cmp	r1, #0
 8011434:	6863      	ldr	r3, [r4, #4]
 8011436:	dd0b      	ble.n	8011450 <_printf_float+0x19c>
 8011438:	6121      	str	r1, [r4, #16]
 801143a:	b913      	cbnz	r3, 8011442 <_printf_float+0x18e>
 801143c:	6822      	ldr	r2, [r4, #0]
 801143e:	07d0      	lsls	r0, r2, #31
 8011440:	d502      	bpl.n	8011448 <_printf_float+0x194>
 8011442:	3301      	adds	r3, #1
 8011444:	440b      	add	r3, r1
 8011446:	6123      	str	r3, [r4, #16]
 8011448:	65a1      	str	r1, [r4, #88]	@ 0x58
 801144a:	f04f 0900 	mov.w	r9, #0
 801144e:	e7db      	b.n	8011408 <_printf_float+0x154>
 8011450:	b913      	cbnz	r3, 8011458 <_printf_float+0x1a4>
 8011452:	6822      	ldr	r2, [r4, #0]
 8011454:	07d2      	lsls	r2, r2, #31
 8011456:	d501      	bpl.n	801145c <_printf_float+0x1a8>
 8011458:	3302      	adds	r3, #2
 801145a:	e7f4      	b.n	8011446 <_printf_float+0x192>
 801145c:	2301      	movs	r3, #1
 801145e:	e7f2      	b.n	8011446 <_printf_float+0x192>
 8011460:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011466:	4299      	cmp	r1, r3
 8011468:	db05      	blt.n	8011476 <_printf_float+0x1c2>
 801146a:	6823      	ldr	r3, [r4, #0]
 801146c:	6121      	str	r1, [r4, #16]
 801146e:	07d8      	lsls	r0, r3, #31
 8011470:	d5ea      	bpl.n	8011448 <_printf_float+0x194>
 8011472:	1c4b      	adds	r3, r1, #1
 8011474:	e7e7      	b.n	8011446 <_printf_float+0x192>
 8011476:	2900      	cmp	r1, #0
 8011478:	bfd4      	ite	le
 801147a:	f1c1 0202 	rsble	r2, r1, #2
 801147e:	2201      	movgt	r2, #1
 8011480:	4413      	add	r3, r2
 8011482:	e7e0      	b.n	8011446 <_printf_float+0x192>
 8011484:	6823      	ldr	r3, [r4, #0]
 8011486:	055a      	lsls	r2, r3, #21
 8011488:	d407      	bmi.n	801149a <_printf_float+0x1e6>
 801148a:	6923      	ldr	r3, [r4, #16]
 801148c:	4642      	mov	r2, r8
 801148e:	4631      	mov	r1, r6
 8011490:	4628      	mov	r0, r5
 8011492:	47b8      	blx	r7
 8011494:	3001      	adds	r0, #1
 8011496:	d12b      	bne.n	80114f0 <_printf_float+0x23c>
 8011498:	e767      	b.n	801136a <_printf_float+0xb6>
 801149a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801149e:	f240 80dd 	bls.w	801165c <_printf_float+0x3a8>
 80114a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80114a6:	2200      	movs	r2, #0
 80114a8:	2300      	movs	r3, #0
 80114aa:	f7ef fb0d 	bl	8000ac8 <__aeabi_dcmpeq>
 80114ae:	2800      	cmp	r0, #0
 80114b0:	d033      	beq.n	801151a <_printf_float+0x266>
 80114b2:	4a37      	ldr	r2, [pc, #220]	@ (8011590 <_printf_float+0x2dc>)
 80114b4:	2301      	movs	r3, #1
 80114b6:	4631      	mov	r1, r6
 80114b8:	4628      	mov	r0, r5
 80114ba:	47b8      	blx	r7
 80114bc:	3001      	adds	r0, #1
 80114be:	f43f af54 	beq.w	801136a <_printf_float+0xb6>
 80114c2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80114c6:	4543      	cmp	r3, r8
 80114c8:	db02      	blt.n	80114d0 <_printf_float+0x21c>
 80114ca:	6823      	ldr	r3, [r4, #0]
 80114cc:	07d8      	lsls	r0, r3, #31
 80114ce:	d50f      	bpl.n	80114f0 <_printf_float+0x23c>
 80114d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80114d4:	4631      	mov	r1, r6
 80114d6:	4628      	mov	r0, r5
 80114d8:	47b8      	blx	r7
 80114da:	3001      	adds	r0, #1
 80114dc:	f43f af45 	beq.w	801136a <_printf_float+0xb6>
 80114e0:	f04f 0900 	mov.w	r9, #0
 80114e4:	f108 38ff 	add.w	r8, r8, #4294967295
 80114e8:	f104 0a1a 	add.w	sl, r4, #26
 80114ec:	45c8      	cmp	r8, r9
 80114ee:	dc09      	bgt.n	8011504 <_printf_float+0x250>
 80114f0:	6823      	ldr	r3, [r4, #0]
 80114f2:	079b      	lsls	r3, r3, #30
 80114f4:	f100 8103 	bmi.w	80116fe <_printf_float+0x44a>
 80114f8:	68e0      	ldr	r0, [r4, #12]
 80114fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80114fc:	4298      	cmp	r0, r3
 80114fe:	bfb8      	it	lt
 8011500:	4618      	movlt	r0, r3
 8011502:	e734      	b.n	801136e <_printf_float+0xba>
 8011504:	2301      	movs	r3, #1
 8011506:	4652      	mov	r2, sl
 8011508:	4631      	mov	r1, r6
 801150a:	4628      	mov	r0, r5
 801150c:	47b8      	blx	r7
 801150e:	3001      	adds	r0, #1
 8011510:	f43f af2b 	beq.w	801136a <_printf_float+0xb6>
 8011514:	f109 0901 	add.w	r9, r9, #1
 8011518:	e7e8      	b.n	80114ec <_printf_float+0x238>
 801151a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801151c:	2b00      	cmp	r3, #0
 801151e:	dc39      	bgt.n	8011594 <_printf_float+0x2e0>
 8011520:	4a1b      	ldr	r2, [pc, #108]	@ (8011590 <_printf_float+0x2dc>)
 8011522:	2301      	movs	r3, #1
 8011524:	4631      	mov	r1, r6
 8011526:	4628      	mov	r0, r5
 8011528:	47b8      	blx	r7
 801152a:	3001      	adds	r0, #1
 801152c:	f43f af1d 	beq.w	801136a <_printf_float+0xb6>
 8011530:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011534:	ea59 0303 	orrs.w	r3, r9, r3
 8011538:	d102      	bne.n	8011540 <_printf_float+0x28c>
 801153a:	6823      	ldr	r3, [r4, #0]
 801153c:	07d9      	lsls	r1, r3, #31
 801153e:	d5d7      	bpl.n	80114f0 <_printf_float+0x23c>
 8011540:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011544:	4631      	mov	r1, r6
 8011546:	4628      	mov	r0, r5
 8011548:	47b8      	blx	r7
 801154a:	3001      	adds	r0, #1
 801154c:	f43f af0d 	beq.w	801136a <_printf_float+0xb6>
 8011550:	f04f 0a00 	mov.w	sl, #0
 8011554:	f104 0b1a 	add.w	fp, r4, #26
 8011558:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801155a:	425b      	negs	r3, r3
 801155c:	4553      	cmp	r3, sl
 801155e:	dc01      	bgt.n	8011564 <_printf_float+0x2b0>
 8011560:	464b      	mov	r3, r9
 8011562:	e793      	b.n	801148c <_printf_float+0x1d8>
 8011564:	2301      	movs	r3, #1
 8011566:	465a      	mov	r2, fp
 8011568:	4631      	mov	r1, r6
 801156a:	4628      	mov	r0, r5
 801156c:	47b8      	blx	r7
 801156e:	3001      	adds	r0, #1
 8011570:	f43f aefb 	beq.w	801136a <_printf_float+0xb6>
 8011574:	f10a 0a01 	add.w	sl, sl, #1
 8011578:	e7ee      	b.n	8011558 <_printf_float+0x2a4>
 801157a:	bf00      	nop
 801157c:	7fefffff 	.word	0x7fefffff
 8011580:	08014c7d 	.word	0x08014c7d
 8011584:	08014c81 	.word	0x08014c81
 8011588:	08014c85 	.word	0x08014c85
 801158c:	08014c89 	.word	0x08014c89
 8011590:	08014c8d 	.word	0x08014c8d
 8011594:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011596:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801159a:	4553      	cmp	r3, sl
 801159c:	bfa8      	it	ge
 801159e:	4653      	movge	r3, sl
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	4699      	mov	r9, r3
 80115a4:	dc36      	bgt.n	8011614 <_printf_float+0x360>
 80115a6:	f04f 0b00 	mov.w	fp, #0
 80115aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80115ae:	f104 021a 	add.w	r2, r4, #26
 80115b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80115b4:	9306      	str	r3, [sp, #24]
 80115b6:	eba3 0309 	sub.w	r3, r3, r9
 80115ba:	455b      	cmp	r3, fp
 80115bc:	dc31      	bgt.n	8011622 <_printf_float+0x36e>
 80115be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80115c0:	459a      	cmp	sl, r3
 80115c2:	dc3a      	bgt.n	801163a <_printf_float+0x386>
 80115c4:	6823      	ldr	r3, [r4, #0]
 80115c6:	07da      	lsls	r2, r3, #31
 80115c8:	d437      	bmi.n	801163a <_printf_float+0x386>
 80115ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80115cc:	ebaa 0903 	sub.w	r9, sl, r3
 80115d0:	9b06      	ldr	r3, [sp, #24]
 80115d2:	ebaa 0303 	sub.w	r3, sl, r3
 80115d6:	4599      	cmp	r9, r3
 80115d8:	bfa8      	it	ge
 80115da:	4699      	movge	r9, r3
 80115dc:	f1b9 0f00 	cmp.w	r9, #0
 80115e0:	dc33      	bgt.n	801164a <_printf_float+0x396>
 80115e2:	f04f 0800 	mov.w	r8, #0
 80115e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80115ea:	f104 0b1a 	add.w	fp, r4, #26
 80115ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80115f0:	ebaa 0303 	sub.w	r3, sl, r3
 80115f4:	eba3 0309 	sub.w	r3, r3, r9
 80115f8:	4543      	cmp	r3, r8
 80115fa:	f77f af79 	ble.w	80114f0 <_printf_float+0x23c>
 80115fe:	2301      	movs	r3, #1
 8011600:	465a      	mov	r2, fp
 8011602:	4631      	mov	r1, r6
 8011604:	4628      	mov	r0, r5
 8011606:	47b8      	blx	r7
 8011608:	3001      	adds	r0, #1
 801160a:	f43f aeae 	beq.w	801136a <_printf_float+0xb6>
 801160e:	f108 0801 	add.w	r8, r8, #1
 8011612:	e7ec      	b.n	80115ee <_printf_float+0x33a>
 8011614:	4642      	mov	r2, r8
 8011616:	4631      	mov	r1, r6
 8011618:	4628      	mov	r0, r5
 801161a:	47b8      	blx	r7
 801161c:	3001      	adds	r0, #1
 801161e:	d1c2      	bne.n	80115a6 <_printf_float+0x2f2>
 8011620:	e6a3      	b.n	801136a <_printf_float+0xb6>
 8011622:	2301      	movs	r3, #1
 8011624:	4631      	mov	r1, r6
 8011626:	4628      	mov	r0, r5
 8011628:	9206      	str	r2, [sp, #24]
 801162a:	47b8      	blx	r7
 801162c:	3001      	adds	r0, #1
 801162e:	f43f ae9c 	beq.w	801136a <_printf_float+0xb6>
 8011632:	9a06      	ldr	r2, [sp, #24]
 8011634:	f10b 0b01 	add.w	fp, fp, #1
 8011638:	e7bb      	b.n	80115b2 <_printf_float+0x2fe>
 801163a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801163e:	4631      	mov	r1, r6
 8011640:	4628      	mov	r0, r5
 8011642:	47b8      	blx	r7
 8011644:	3001      	adds	r0, #1
 8011646:	d1c0      	bne.n	80115ca <_printf_float+0x316>
 8011648:	e68f      	b.n	801136a <_printf_float+0xb6>
 801164a:	9a06      	ldr	r2, [sp, #24]
 801164c:	464b      	mov	r3, r9
 801164e:	4442      	add	r2, r8
 8011650:	4631      	mov	r1, r6
 8011652:	4628      	mov	r0, r5
 8011654:	47b8      	blx	r7
 8011656:	3001      	adds	r0, #1
 8011658:	d1c3      	bne.n	80115e2 <_printf_float+0x32e>
 801165a:	e686      	b.n	801136a <_printf_float+0xb6>
 801165c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011660:	f1ba 0f01 	cmp.w	sl, #1
 8011664:	dc01      	bgt.n	801166a <_printf_float+0x3b6>
 8011666:	07db      	lsls	r3, r3, #31
 8011668:	d536      	bpl.n	80116d8 <_printf_float+0x424>
 801166a:	2301      	movs	r3, #1
 801166c:	4642      	mov	r2, r8
 801166e:	4631      	mov	r1, r6
 8011670:	4628      	mov	r0, r5
 8011672:	47b8      	blx	r7
 8011674:	3001      	adds	r0, #1
 8011676:	f43f ae78 	beq.w	801136a <_printf_float+0xb6>
 801167a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801167e:	4631      	mov	r1, r6
 8011680:	4628      	mov	r0, r5
 8011682:	47b8      	blx	r7
 8011684:	3001      	adds	r0, #1
 8011686:	f43f ae70 	beq.w	801136a <_printf_float+0xb6>
 801168a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801168e:	2200      	movs	r2, #0
 8011690:	2300      	movs	r3, #0
 8011692:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011696:	f7ef fa17 	bl	8000ac8 <__aeabi_dcmpeq>
 801169a:	b9c0      	cbnz	r0, 80116ce <_printf_float+0x41a>
 801169c:	4653      	mov	r3, sl
 801169e:	f108 0201 	add.w	r2, r8, #1
 80116a2:	4631      	mov	r1, r6
 80116a4:	4628      	mov	r0, r5
 80116a6:	47b8      	blx	r7
 80116a8:	3001      	adds	r0, #1
 80116aa:	d10c      	bne.n	80116c6 <_printf_float+0x412>
 80116ac:	e65d      	b.n	801136a <_printf_float+0xb6>
 80116ae:	2301      	movs	r3, #1
 80116b0:	465a      	mov	r2, fp
 80116b2:	4631      	mov	r1, r6
 80116b4:	4628      	mov	r0, r5
 80116b6:	47b8      	blx	r7
 80116b8:	3001      	adds	r0, #1
 80116ba:	f43f ae56 	beq.w	801136a <_printf_float+0xb6>
 80116be:	f108 0801 	add.w	r8, r8, #1
 80116c2:	45d0      	cmp	r8, sl
 80116c4:	dbf3      	blt.n	80116ae <_printf_float+0x3fa>
 80116c6:	464b      	mov	r3, r9
 80116c8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80116cc:	e6df      	b.n	801148e <_printf_float+0x1da>
 80116ce:	f04f 0800 	mov.w	r8, #0
 80116d2:	f104 0b1a 	add.w	fp, r4, #26
 80116d6:	e7f4      	b.n	80116c2 <_printf_float+0x40e>
 80116d8:	2301      	movs	r3, #1
 80116da:	4642      	mov	r2, r8
 80116dc:	e7e1      	b.n	80116a2 <_printf_float+0x3ee>
 80116de:	2301      	movs	r3, #1
 80116e0:	464a      	mov	r2, r9
 80116e2:	4631      	mov	r1, r6
 80116e4:	4628      	mov	r0, r5
 80116e6:	47b8      	blx	r7
 80116e8:	3001      	adds	r0, #1
 80116ea:	f43f ae3e 	beq.w	801136a <_printf_float+0xb6>
 80116ee:	f108 0801 	add.w	r8, r8, #1
 80116f2:	68e3      	ldr	r3, [r4, #12]
 80116f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80116f6:	1a5b      	subs	r3, r3, r1
 80116f8:	4543      	cmp	r3, r8
 80116fa:	dcf0      	bgt.n	80116de <_printf_float+0x42a>
 80116fc:	e6fc      	b.n	80114f8 <_printf_float+0x244>
 80116fe:	f04f 0800 	mov.w	r8, #0
 8011702:	f104 0919 	add.w	r9, r4, #25
 8011706:	e7f4      	b.n	80116f2 <_printf_float+0x43e>

08011708 <_printf_common>:
 8011708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801170c:	4616      	mov	r6, r2
 801170e:	4698      	mov	r8, r3
 8011710:	688a      	ldr	r2, [r1, #8]
 8011712:	690b      	ldr	r3, [r1, #16]
 8011714:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011718:	4293      	cmp	r3, r2
 801171a:	bfb8      	it	lt
 801171c:	4613      	movlt	r3, r2
 801171e:	6033      	str	r3, [r6, #0]
 8011720:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011724:	4607      	mov	r7, r0
 8011726:	460c      	mov	r4, r1
 8011728:	b10a      	cbz	r2, 801172e <_printf_common+0x26>
 801172a:	3301      	adds	r3, #1
 801172c:	6033      	str	r3, [r6, #0]
 801172e:	6823      	ldr	r3, [r4, #0]
 8011730:	0699      	lsls	r1, r3, #26
 8011732:	bf42      	ittt	mi
 8011734:	6833      	ldrmi	r3, [r6, #0]
 8011736:	3302      	addmi	r3, #2
 8011738:	6033      	strmi	r3, [r6, #0]
 801173a:	6825      	ldr	r5, [r4, #0]
 801173c:	f015 0506 	ands.w	r5, r5, #6
 8011740:	d106      	bne.n	8011750 <_printf_common+0x48>
 8011742:	f104 0a19 	add.w	sl, r4, #25
 8011746:	68e3      	ldr	r3, [r4, #12]
 8011748:	6832      	ldr	r2, [r6, #0]
 801174a:	1a9b      	subs	r3, r3, r2
 801174c:	42ab      	cmp	r3, r5
 801174e:	dc26      	bgt.n	801179e <_printf_common+0x96>
 8011750:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011754:	6822      	ldr	r2, [r4, #0]
 8011756:	3b00      	subs	r3, #0
 8011758:	bf18      	it	ne
 801175a:	2301      	movne	r3, #1
 801175c:	0692      	lsls	r2, r2, #26
 801175e:	d42b      	bmi.n	80117b8 <_printf_common+0xb0>
 8011760:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011764:	4641      	mov	r1, r8
 8011766:	4638      	mov	r0, r7
 8011768:	47c8      	blx	r9
 801176a:	3001      	adds	r0, #1
 801176c:	d01e      	beq.n	80117ac <_printf_common+0xa4>
 801176e:	6823      	ldr	r3, [r4, #0]
 8011770:	6922      	ldr	r2, [r4, #16]
 8011772:	f003 0306 	and.w	r3, r3, #6
 8011776:	2b04      	cmp	r3, #4
 8011778:	bf02      	ittt	eq
 801177a:	68e5      	ldreq	r5, [r4, #12]
 801177c:	6833      	ldreq	r3, [r6, #0]
 801177e:	1aed      	subeq	r5, r5, r3
 8011780:	68a3      	ldr	r3, [r4, #8]
 8011782:	bf0c      	ite	eq
 8011784:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011788:	2500      	movne	r5, #0
 801178a:	4293      	cmp	r3, r2
 801178c:	bfc4      	itt	gt
 801178e:	1a9b      	subgt	r3, r3, r2
 8011790:	18ed      	addgt	r5, r5, r3
 8011792:	2600      	movs	r6, #0
 8011794:	341a      	adds	r4, #26
 8011796:	42b5      	cmp	r5, r6
 8011798:	d11a      	bne.n	80117d0 <_printf_common+0xc8>
 801179a:	2000      	movs	r0, #0
 801179c:	e008      	b.n	80117b0 <_printf_common+0xa8>
 801179e:	2301      	movs	r3, #1
 80117a0:	4652      	mov	r2, sl
 80117a2:	4641      	mov	r1, r8
 80117a4:	4638      	mov	r0, r7
 80117a6:	47c8      	blx	r9
 80117a8:	3001      	adds	r0, #1
 80117aa:	d103      	bne.n	80117b4 <_printf_common+0xac>
 80117ac:	f04f 30ff 	mov.w	r0, #4294967295
 80117b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117b4:	3501      	adds	r5, #1
 80117b6:	e7c6      	b.n	8011746 <_printf_common+0x3e>
 80117b8:	18e1      	adds	r1, r4, r3
 80117ba:	1c5a      	adds	r2, r3, #1
 80117bc:	2030      	movs	r0, #48	@ 0x30
 80117be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80117c2:	4422      	add	r2, r4
 80117c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80117c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80117cc:	3302      	adds	r3, #2
 80117ce:	e7c7      	b.n	8011760 <_printf_common+0x58>
 80117d0:	2301      	movs	r3, #1
 80117d2:	4622      	mov	r2, r4
 80117d4:	4641      	mov	r1, r8
 80117d6:	4638      	mov	r0, r7
 80117d8:	47c8      	blx	r9
 80117da:	3001      	adds	r0, #1
 80117dc:	d0e6      	beq.n	80117ac <_printf_common+0xa4>
 80117de:	3601      	adds	r6, #1
 80117e0:	e7d9      	b.n	8011796 <_printf_common+0x8e>
	...

080117e4 <_printf_i>:
 80117e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80117e8:	7e0f      	ldrb	r7, [r1, #24]
 80117ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80117ec:	2f78      	cmp	r7, #120	@ 0x78
 80117ee:	4691      	mov	r9, r2
 80117f0:	4680      	mov	r8, r0
 80117f2:	460c      	mov	r4, r1
 80117f4:	469a      	mov	sl, r3
 80117f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80117fa:	d807      	bhi.n	801180c <_printf_i+0x28>
 80117fc:	2f62      	cmp	r7, #98	@ 0x62
 80117fe:	d80a      	bhi.n	8011816 <_printf_i+0x32>
 8011800:	2f00      	cmp	r7, #0
 8011802:	f000 80d2 	beq.w	80119aa <_printf_i+0x1c6>
 8011806:	2f58      	cmp	r7, #88	@ 0x58
 8011808:	f000 80b9 	beq.w	801197e <_printf_i+0x19a>
 801180c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011810:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011814:	e03a      	b.n	801188c <_printf_i+0xa8>
 8011816:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801181a:	2b15      	cmp	r3, #21
 801181c:	d8f6      	bhi.n	801180c <_printf_i+0x28>
 801181e:	a101      	add	r1, pc, #4	@ (adr r1, 8011824 <_printf_i+0x40>)
 8011820:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011824:	0801187d 	.word	0x0801187d
 8011828:	08011891 	.word	0x08011891
 801182c:	0801180d 	.word	0x0801180d
 8011830:	0801180d 	.word	0x0801180d
 8011834:	0801180d 	.word	0x0801180d
 8011838:	0801180d 	.word	0x0801180d
 801183c:	08011891 	.word	0x08011891
 8011840:	0801180d 	.word	0x0801180d
 8011844:	0801180d 	.word	0x0801180d
 8011848:	0801180d 	.word	0x0801180d
 801184c:	0801180d 	.word	0x0801180d
 8011850:	08011991 	.word	0x08011991
 8011854:	080118bb 	.word	0x080118bb
 8011858:	0801194b 	.word	0x0801194b
 801185c:	0801180d 	.word	0x0801180d
 8011860:	0801180d 	.word	0x0801180d
 8011864:	080119b3 	.word	0x080119b3
 8011868:	0801180d 	.word	0x0801180d
 801186c:	080118bb 	.word	0x080118bb
 8011870:	0801180d 	.word	0x0801180d
 8011874:	0801180d 	.word	0x0801180d
 8011878:	08011953 	.word	0x08011953
 801187c:	6833      	ldr	r3, [r6, #0]
 801187e:	1d1a      	adds	r2, r3, #4
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	6032      	str	r2, [r6, #0]
 8011884:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011888:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801188c:	2301      	movs	r3, #1
 801188e:	e09d      	b.n	80119cc <_printf_i+0x1e8>
 8011890:	6833      	ldr	r3, [r6, #0]
 8011892:	6820      	ldr	r0, [r4, #0]
 8011894:	1d19      	adds	r1, r3, #4
 8011896:	6031      	str	r1, [r6, #0]
 8011898:	0606      	lsls	r6, r0, #24
 801189a:	d501      	bpl.n	80118a0 <_printf_i+0xbc>
 801189c:	681d      	ldr	r5, [r3, #0]
 801189e:	e003      	b.n	80118a8 <_printf_i+0xc4>
 80118a0:	0645      	lsls	r5, r0, #25
 80118a2:	d5fb      	bpl.n	801189c <_printf_i+0xb8>
 80118a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80118a8:	2d00      	cmp	r5, #0
 80118aa:	da03      	bge.n	80118b4 <_printf_i+0xd0>
 80118ac:	232d      	movs	r3, #45	@ 0x2d
 80118ae:	426d      	negs	r5, r5
 80118b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80118b4:	4859      	ldr	r0, [pc, #356]	@ (8011a1c <_printf_i+0x238>)
 80118b6:	230a      	movs	r3, #10
 80118b8:	e011      	b.n	80118de <_printf_i+0xfa>
 80118ba:	6821      	ldr	r1, [r4, #0]
 80118bc:	6833      	ldr	r3, [r6, #0]
 80118be:	0608      	lsls	r0, r1, #24
 80118c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80118c4:	d402      	bmi.n	80118cc <_printf_i+0xe8>
 80118c6:	0649      	lsls	r1, r1, #25
 80118c8:	bf48      	it	mi
 80118ca:	b2ad      	uxthmi	r5, r5
 80118cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80118ce:	4853      	ldr	r0, [pc, #332]	@ (8011a1c <_printf_i+0x238>)
 80118d0:	6033      	str	r3, [r6, #0]
 80118d2:	bf14      	ite	ne
 80118d4:	230a      	movne	r3, #10
 80118d6:	2308      	moveq	r3, #8
 80118d8:	2100      	movs	r1, #0
 80118da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80118de:	6866      	ldr	r6, [r4, #4]
 80118e0:	60a6      	str	r6, [r4, #8]
 80118e2:	2e00      	cmp	r6, #0
 80118e4:	bfa2      	ittt	ge
 80118e6:	6821      	ldrge	r1, [r4, #0]
 80118e8:	f021 0104 	bicge.w	r1, r1, #4
 80118ec:	6021      	strge	r1, [r4, #0]
 80118ee:	b90d      	cbnz	r5, 80118f4 <_printf_i+0x110>
 80118f0:	2e00      	cmp	r6, #0
 80118f2:	d04b      	beq.n	801198c <_printf_i+0x1a8>
 80118f4:	4616      	mov	r6, r2
 80118f6:	fbb5 f1f3 	udiv	r1, r5, r3
 80118fa:	fb03 5711 	mls	r7, r3, r1, r5
 80118fe:	5dc7      	ldrb	r7, [r0, r7]
 8011900:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011904:	462f      	mov	r7, r5
 8011906:	42bb      	cmp	r3, r7
 8011908:	460d      	mov	r5, r1
 801190a:	d9f4      	bls.n	80118f6 <_printf_i+0x112>
 801190c:	2b08      	cmp	r3, #8
 801190e:	d10b      	bne.n	8011928 <_printf_i+0x144>
 8011910:	6823      	ldr	r3, [r4, #0]
 8011912:	07df      	lsls	r7, r3, #31
 8011914:	d508      	bpl.n	8011928 <_printf_i+0x144>
 8011916:	6923      	ldr	r3, [r4, #16]
 8011918:	6861      	ldr	r1, [r4, #4]
 801191a:	4299      	cmp	r1, r3
 801191c:	bfde      	ittt	le
 801191e:	2330      	movle	r3, #48	@ 0x30
 8011920:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011924:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011928:	1b92      	subs	r2, r2, r6
 801192a:	6122      	str	r2, [r4, #16]
 801192c:	f8cd a000 	str.w	sl, [sp]
 8011930:	464b      	mov	r3, r9
 8011932:	aa03      	add	r2, sp, #12
 8011934:	4621      	mov	r1, r4
 8011936:	4640      	mov	r0, r8
 8011938:	f7ff fee6 	bl	8011708 <_printf_common>
 801193c:	3001      	adds	r0, #1
 801193e:	d14a      	bne.n	80119d6 <_printf_i+0x1f2>
 8011940:	f04f 30ff 	mov.w	r0, #4294967295
 8011944:	b004      	add	sp, #16
 8011946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801194a:	6823      	ldr	r3, [r4, #0]
 801194c:	f043 0320 	orr.w	r3, r3, #32
 8011950:	6023      	str	r3, [r4, #0]
 8011952:	4833      	ldr	r0, [pc, #204]	@ (8011a20 <_printf_i+0x23c>)
 8011954:	2778      	movs	r7, #120	@ 0x78
 8011956:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801195a:	6823      	ldr	r3, [r4, #0]
 801195c:	6831      	ldr	r1, [r6, #0]
 801195e:	061f      	lsls	r7, r3, #24
 8011960:	f851 5b04 	ldr.w	r5, [r1], #4
 8011964:	d402      	bmi.n	801196c <_printf_i+0x188>
 8011966:	065f      	lsls	r7, r3, #25
 8011968:	bf48      	it	mi
 801196a:	b2ad      	uxthmi	r5, r5
 801196c:	6031      	str	r1, [r6, #0]
 801196e:	07d9      	lsls	r1, r3, #31
 8011970:	bf44      	itt	mi
 8011972:	f043 0320 	orrmi.w	r3, r3, #32
 8011976:	6023      	strmi	r3, [r4, #0]
 8011978:	b11d      	cbz	r5, 8011982 <_printf_i+0x19e>
 801197a:	2310      	movs	r3, #16
 801197c:	e7ac      	b.n	80118d8 <_printf_i+0xf4>
 801197e:	4827      	ldr	r0, [pc, #156]	@ (8011a1c <_printf_i+0x238>)
 8011980:	e7e9      	b.n	8011956 <_printf_i+0x172>
 8011982:	6823      	ldr	r3, [r4, #0]
 8011984:	f023 0320 	bic.w	r3, r3, #32
 8011988:	6023      	str	r3, [r4, #0]
 801198a:	e7f6      	b.n	801197a <_printf_i+0x196>
 801198c:	4616      	mov	r6, r2
 801198e:	e7bd      	b.n	801190c <_printf_i+0x128>
 8011990:	6833      	ldr	r3, [r6, #0]
 8011992:	6825      	ldr	r5, [r4, #0]
 8011994:	6961      	ldr	r1, [r4, #20]
 8011996:	1d18      	adds	r0, r3, #4
 8011998:	6030      	str	r0, [r6, #0]
 801199a:	062e      	lsls	r6, r5, #24
 801199c:	681b      	ldr	r3, [r3, #0]
 801199e:	d501      	bpl.n	80119a4 <_printf_i+0x1c0>
 80119a0:	6019      	str	r1, [r3, #0]
 80119a2:	e002      	b.n	80119aa <_printf_i+0x1c6>
 80119a4:	0668      	lsls	r0, r5, #25
 80119a6:	d5fb      	bpl.n	80119a0 <_printf_i+0x1bc>
 80119a8:	8019      	strh	r1, [r3, #0]
 80119aa:	2300      	movs	r3, #0
 80119ac:	6123      	str	r3, [r4, #16]
 80119ae:	4616      	mov	r6, r2
 80119b0:	e7bc      	b.n	801192c <_printf_i+0x148>
 80119b2:	6833      	ldr	r3, [r6, #0]
 80119b4:	1d1a      	adds	r2, r3, #4
 80119b6:	6032      	str	r2, [r6, #0]
 80119b8:	681e      	ldr	r6, [r3, #0]
 80119ba:	6862      	ldr	r2, [r4, #4]
 80119bc:	2100      	movs	r1, #0
 80119be:	4630      	mov	r0, r6
 80119c0:	f7ee fc06 	bl	80001d0 <memchr>
 80119c4:	b108      	cbz	r0, 80119ca <_printf_i+0x1e6>
 80119c6:	1b80      	subs	r0, r0, r6
 80119c8:	6060      	str	r0, [r4, #4]
 80119ca:	6863      	ldr	r3, [r4, #4]
 80119cc:	6123      	str	r3, [r4, #16]
 80119ce:	2300      	movs	r3, #0
 80119d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80119d4:	e7aa      	b.n	801192c <_printf_i+0x148>
 80119d6:	6923      	ldr	r3, [r4, #16]
 80119d8:	4632      	mov	r2, r6
 80119da:	4649      	mov	r1, r9
 80119dc:	4640      	mov	r0, r8
 80119de:	47d0      	blx	sl
 80119e0:	3001      	adds	r0, #1
 80119e2:	d0ad      	beq.n	8011940 <_printf_i+0x15c>
 80119e4:	6823      	ldr	r3, [r4, #0]
 80119e6:	079b      	lsls	r3, r3, #30
 80119e8:	d413      	bmi.n	8011a12 <_printf_i+0x22e>
 80119ea:	68e0      	ldr	r0, [r4, #12]
 80119ec:	9b03      	ldr	r3, [sp, #12]
 80119ee:	4298      	cmp	r0, r3
 80119f0:	bfb8      	it	lt
 80119f2:	4618      	movlt	r0, r3
 80119f4:	e7a6      	b.n	8011944 <_printf_i+0x160>
 80119f6:	2301      	movs	r3, #1
 80119f8:	4632      	mov	r2, r6
 80119fa:	4649      	mov	r1, r9
 80119fc:	4640      	mov	r0, r8
 80119fe:	47d0      	blx	sl
 8011a00:	3001      	adds	r0, #1
 8011a02:	d09d      	beq.n	8011940 <_printf_i+0x15c>
 8011a04:	3501      	adds	r5, #1
 8011a06:	68e3      	ldr	r3, [r4, #12]
 8011a08:	9903      	ldr	r1, [sp, #12]
 8011a0a:	1a5b      	subs	r3, r3, r1
 8011a0c:	42ab      	cmp	r3, r5
 8011a0e:	dcf2      	bgt.n	80119f6 <_printf_i+0x212>
 8011a10:	e7eb      	b.n	80119ea <_printf_i+0x206>
 8011a12:	2500      	movs	r5, #0
 8011a14:	f104 0619 	add.w	r6, r4, #25
 8011a18:	e7f5      	b.n	8011a06 <_printf_i+0x222>
 8011a1a:	bf00      	nop
 8011a1c:	08014c8f 	.word	0x08014c8f
 8011a20:	08014ca0 	.word	0x08014ca0

08011a24 <std>:
 8011a24:	2300      	movs	r3, #0
 8011a26:	b510      	push	{r4, lr}
 8011a28:	4604      	mov	r4, r0
 8011a2a:	e9c0 3300 	strd	r3, r3, [r0]
 8011a2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011a32:	6083      	str	r3, [r0, #8]
 8011a34:	8181      	strh	r1, [r0, #12]
 8011a36:	6643      	str	r3, [r0, #100]	@ 0x64
 8011a38:	81c2      	strh	r2, [r0, #14]
 8011a3a:	6183      	str	r3, [r0, #24]
 8011a3c:	4619      	mov	r1, r3
 8011a3e:	2208      	movs	r2, #8
 8011a40:	305c      	adds	r0, #92	@ 0x5c
 8011a42:	f000 f914 	bl	8011c6e <memset>
 8011a46:	4b0d      	ldr	r3, [pc, #52]	@ (8011a7c <std+0x58>)
 8011a48:	6263      	str	r3, [r4, #36]	@ 0x24
 8011a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8011a80 <std+0x5c>)
 8011a4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8011a84 <std+0x60>)
 8011a50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011a52:	4b0d      	ldr	r3, [pc, #52]	@ (8011a88 <std+0x64>)
 8011a54:	6323      	str	r3, [r4, #48]	@ 0x30
 8011a56:	4b0d      	ldr	r3, [pc, #52]	@ (8011a8c <std+0x68>)
 8011a58:	6224      	str	r4, [r4, #32]
 8011a5a:	429c      	cmp	r4, r3
 8011a5c:	d006      	beq.n	8011a6c <std+0x48>
 8011a5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011a62:	4294      	cmp	r4, r2
 8011a64:	d002      	beq.n	8011a6c <std+0x48>
 8011a66:	33d0      	adds	r3, #208	@ 0xd0
 8011a68:	429c      	cmp	r4, r3
 8011a6a:	d105      	bne.n	8011a78 <std+0x54>
 8011a6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011a70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011a74:	f000 ba04 	b.w	8011e80 <__retarget_lock_init_recursive>
 8011a78:	bd10      	pop	{r4, pc}
 8011a7a:	bf00      	nop
 8011a7c:	08011be9 	.word	0x08011be9
 8011a80:	08011c0b 	.word	0x08011c0b
 8011a84:	08011c43 	.word	0x08011c43
 8011a88:	08011c67 	.word	0x08011c67
 8011a8c:	2000e930 	.word	0x2000e930

08011a90 <stdio_exit_handler>:
 8011a90:	4a02      	ldr	r2, [pc, #8]	@ (8011a9c <stdio_exit_handler+0xc>)
 8011a92:	4903      	ldr	r1, [pc, #12]	@ (8011aa0 <stdio_exit_handler+0x10>)
 8011a94:	4803      	ldr	r0, [pc, #12]	@ (8011aa4 <stdio_exit_handler+0x14>)
 8011a96:	f000 b869 	b.w	8011b6c <_fwalk_sglue>
 8011a9a:	bf00      	nop
 8011a9c:	200001c0 	.word	0x200001c0
 8011aa0:	08013845 	.word	0x08013845
 8011aa4:	200001d0 	.word	0x200001d0

08011aa8 <cleanup_stdio>:
 8011aa8:	6841      	ldr	r1, [r0, #4]
 8011aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8011adc <cleanup_stdio+0x34>)
 8011aac:	4299      	cmp	r1, r3
 8011aae:	b510      	push	{r4, lr}
 8011ab0:	4604      	mov	r4, r0
 8011ab2:	d001      	beq.n	8011ab8 <cleanup_stdio+0x10>
 8011ab4:	f001 fec6 	bl	8013844 <_fflush_r>
 8011ab8:	68a1      	ldr	r1, [r4, #8]
 8011aba:	4b09      	ldr	r3, [pc, #36]	@ (8011ae0 <cleanup_stdio+0x38>)
 8011abc:	4299      	cmp	r1, r3
 8011abe:	d002      	beq.n	8011ac6 <cleanup_stdio+0x1e>
 8011ac0:	4620      	mov	r0, r4
 8011ac2:	f001 febf 	bl	8013844 <_fflush_r>
 8011ac6:	68e1      	ldr	r1, [r4, #12]
 8011ac8:	4b06      	ldr	r3, [pc, #24]	@ (8011ae4 <cleanup_stdio+0x3c>)
 8011aca:	4299      	cmp	r1, r3
 8011acc:	d004      	beq.n	8011ad8 <cleanup_stdio+0x30>
 8011ace:	4620      	mov	r0, r4
 8011ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011ad4:	f001 beb6 	b.w	8013844 <_fflush_r>
 8011ad8:	bd10      	pop	{r4, pc}
 8011ada:	bf00      	nop
 8011adc:	2000e930 	.word	0x2000e930
 8011ae0:	2000e998 	.word	0x2000e998
 8011ae4:	2000ea00 	.word	0x2000ea00

08011ae8 <global_stdio_init.part.0>:
 8011ae8:	b510      	push	{r4, lr}
 8011aea:	4b0b      	ldr	r3, [pc, #44]	@ (8011b18 <global_stdio_init.part.0+0x30>)
 8011aec:	4c0b      	ldr	r4, [pc, #44]	@ (8011b1c <global_stdio_init.part.0+0x34>)
 8011aee:	4a0c      	ldr	r2, [pc, #48]	@ (8011b20 <global_stdio_init.part.0+0x38>)
 8011af0:	601a      	str	r2, [r3, #0]
 8011af2:	4620      	mov	r0, r4
 8011af4:	2200      	movs	r2, #0
 8011af6:	2104      	movs	r1, #4
 8011af8:	f7ff ff94 	bl	8011a24 <std>
 8011afc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011b00:	2201      	movs	r2, #1
 8011b02:	2109      	movs	r1, #9
 8011b04:	f7ff ff8e 	bl	8011a24 <std>
 8011b08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011b0c:	2202      	movs	r2, #2
 8011b0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011b12:	2112      	movs	r1, #18
 8011b14:	f7ff bf86 	b.w	8011a24 <std>
 8011b18:	2000ea68 	.word	0x2000ea68
 8011b1c:	2000e930 	.word	0x2000e930
 8011b20:	08011a91 	.word	0x08011a91

08011b24 <__sfp_lock_acquire>:
 8011b24:	4801      	ldr	r0, [pc, #4]	@ (8011b2c <__sfp_lock_acquire+0x8>)
 8011b26:	f000 b9ac 	b.w	8011e82 <__retarget_lock_acquire_recursive>
 8011b2a:	bf00      	nop
 8011b2c:	2000ea71 	.word	0x2000ea71

08011b30 <__sfp_lock_release>:
 8011b30:	4801      	ldr	r0, [pc, #4]	@ (8011b38 <__sfp_lock_release+0x8>)
 8011b32:	f000 b9a7 	b.w	8011e84 <__retarget_lock_release_recursive>
 8011b36:	bf00      	nop
 8011b38:	2000ea71 	.word	0x2000ea71

08011b3c <__sinit>:
 8011b3c:	b510      	push	{r4, lr}
 8011b3e:	4604      	mov	r4, r0
 8011b40:	f7ff fff0 	bl	8011b24 <__sfp_lock_acquire>
 8011b44:	6a23      	ldr	r3, [r4, #32]
 8011b46:	b11b      	cbz	r3, 8011b50 <__sinit+0x14>
 8011b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011b4c:	f7ff bff0 	b.w	8011b30 <__sfp_lock_release>
 8011b50:	4b04      	ldr	r3, [pc, #16]	@ (8011b64 <__sinit+0x28>)
 8011b52:	6223      	str	r3, [r4, #32]
 8011b54:	4b04      	ldr	r3, [pc, #16]	@ (8011b68 <__sinit+0x2c>)
 8011b56:	681b      	ldr	r3, [r3, #0]
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d1f5      	bne.n	8011b48 <__sinit+0xc>
 8011b5c:	f7ff ffc4 	bl	8011ae8 <global_stdio_init.part.0>
 8011b60:	e7f2      	b.n	8011b48 <__sinit+0xc>
 8011b62:	bf00      	nop
 8011b64:	08011aa9 	.word	0x08011aa9
 8011b68:	2000ea68 	.word	0x2000ea68

08011b6c <_fwalk_sglue>:
 8011b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b70:	4607      	mov	r7, r0
 8011b72:	4688      	mov	r8, r1
 8011b74:	4614      	mov	r4, r2
 8011b76:	2600      	movs	r6, #0
 8011b78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011b7c:	f1b9 0901 	subs.w	r9, r9, #1
 8011b80:	d505      	bpl.n	8011b8e <_fwalk_sglue+0x22>
 8011b82:	6824      	ldr	r4, [r4, #0]
 8011b84:	2c00      	cmp	r4, #0
 8011b86:	d1f7      	bne.n	8011b78 <_fwalk_sglue+0xc>
 8011b88:	4630      	mov	r0, r6
 8011b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011b8e:	89ab      	ldrh	r3, [r5, #12]
 8011b90:	2b01      	cmp	r3, #1
 8011b92:	d907      	bls.n	8011ba4 <_fwalk_sglue+0x38>
 8011b94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011b98:	3301      	adds	r3, #1
 8011b9a:	d003      	beq.n	8011ba4 <_fwalk_sglue+0x38>
 8011b9c:	4629      	mov	r1, r5
 8011b9e:	4638      	mov	r0, r7
 8011ba0:	47c0      	blx	r8
 8011ba2:	4306      	orrs	r6, r0
 8011ba4:	3568      	adds	r5, #104	@ 0x68
 8011ba6:	e7e9      	b.n	8011b7c <_fwalk_sglue+0x10>

08011ba8 <siprintf>:
 8011ba8:	b40e      	push	{r1, r2, r3}
 8011baa:	b500      	push	{lr}
 8011bac:	b09c      	sub	sp, #112	@ 0x70
 8011bae:	ab1d      	add	r3, sp, #116	@ 0x74
 8011bb0:	9002      	str	r0, [sp, #8]
 8011bb2:	9006      	str	r0, [sp, #24]
 8011bb4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011bb8:	4809      	ldr	r0, [pc, #36]	@ (8011be0 <siprintf+0x38>)
 8011bba:	9107      	str	r1, [sp, #28]
 8011bbc:	9104      	str	r1, [sp, #16]
 8011bbe:	4909      	ldr	r1, [pc, #36]	@ (8011be4 <siprintf+0x3c>)
 8011bc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8011bc4:	9105      	str	r1, [sp, #20]
 8011bc6:	6800      	ldr	r0, [r0, #0]
 8011bc8:	9301      	str	r3, [sp, #4]
 8011bca:	a902      	add	r1, sp, #8
 8011bcc:	f001 fcba 	bl	8013544 <_svfiprintf_r>
 8011bd0:	9b02      	ldr	r3, [sp, #8]
 8011bd2:	2200      	movs	r2, #0
 8011bd4:	701a      	strb	r2, [r3, #0]
 8011bd6:	b01c      	add	sp, #112	@ 0x70
 8011bd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8011bdc:	b003      	add	sp, #12
 8011bde:	4770      	bx	lr
 8011be0:	200001cc 	.word	0x200001cc
 8011be4:	ffff0208 	.word	0xffff0208

08011be8 <__sread>:
 8011be8:	b510      	push	{r4, lr}
 8011bea:	460c      	mov	r4, r1
 8011bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011bf0:	f000 f8f8 	bl	8011de4 <_read_r>
 8011bf4:	2800      	cmp	r0, #0
 8011bf6:	bfab      	itete	ge
 8011bf8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011bfa:	89a3      	ldrhlt	r3, [r4, #12]
 8011bfc:	181b      	addge	r3, r3, r0
 8011bfe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011c02:	bfac      	ite	ge
 8011c04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011c06:	81a3      	strhlt	r3, [r4, #12]
 8011c08:	bd10      	pop	{r4, pc}

08011c0a <__swrite>:
 8011c0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c0e:	461f      	mov	r7, r3
 8011c10:	898b      	ldrh	r3, [r1, #12]
 8011c12:	05db      	lsls	r3, r3, #23
 8011c14:	4605      	mov	r5, r0
 8011c16:	460c      	mov	r4, r1
 8011c18:	4616      	mov	r6, r2
 8011c1a:	d505      	bpl.n	8011c28 <__swrite+0x1e>
 8011c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c20:	2302      	movs	r3, #2
 8011c22:	2200      	movs	r2, #0
 8011c24:	f000 f8cc 	bl	8011dc0 <_lseek_r>
 8011c28:	89a3      	ldrh	r3, [r4, #12]
 8011c2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011c2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011c32:	81a3      	strh	r3, [r4, #12]
 8011c34:	4632      	mov	r2, r6
 8011c36:	463b      	mov	r3, r7
 8011c38:	4628      	mov	r0, r5
 8011c3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011c3e:	f000 b8e3 	b.w	8011e08 <_write_r>

08011c42 <__sseek>:
 8011c42:	b510      	push	{r4, lr}
 8011c44:	460c      	mov	r4, r1
 8011c46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c4a:	f000 f8b9 	bl	8011dc0 <_lseek_r>
 8011c4e:	1c43      	adds	r3, r0, #1
 8011c50:	89a3      	ldrh	r3, [r4, #12]
 8011c52:	bf15      	itete	ne
 8011c54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011c56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011c5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011c5e:	81a3      	strheq	r3, [r4, #12]
 8011c60:	bf18      	it	ne
 8011c62:	81a3      	strhne	r3, [r4, #12]
 8011c64:	bd10      	pop	{r4, pc}

08011c66 <__sclose>:
 8011c66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c6a:	f000 b843 	b.w	8011cf4 <_close_r>

08011c6e <memset>:
 8011c6e:	4402      	add	r2, r0
 8011c70:	4603      	mov	r3, r0
 8011c72:	4293      	cmp	r3, r2
 8011c74:	d100      	bne.n	8011c78 <memset+0xa>
 8011c76:	4770      	bx	lr
 8011c78:	f803 1b01 	strb.w	r1, [r3], #1
 8011c7c:	e7f9      	b.n	8011c72 <memset+0x4>

08011c7e <strchr>:
 8011c7e:	b2c9      	uxtb	r1, r1
 8011c80:	4603      	mov	r3, r0
 8011c82:	4618      	mov	r0, r3
 8011c84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011c88:	b112      	cbz	r2, 8011c90 <strchr+0x12>
 8011c8a:	428a      	cmp	r2, r1
 8011c8c:	d1f9      	bne.n	8011c82 <strchr+0x4>
 8011c8e:	4770      	bx	lr
 8011c90:	2900      	cmp	r1, #0
 8011c92:	bf18      	it	ne
 8011c94:	2000      	movne	r0, #0
 8011c96:	4770      	bx	lr

08011c98 <strncpy>:
 8011c98:	b510      	push	{r4, lr}
 8011c9a:	3901      	subs	r1, #1
 8011c9c:	4603      	mov	r3, r0
 8011c9e:	b132      	cbz	r2, 8011cae <strncpy+0x16>
 8011ca0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011ca4:	f803 4b01 	strb.w	r4, [r3], #1
 8011ca8:	3a01      	subs	r2, #1
 8011caa:	2c00      	cmp	r4, #0
 8011cac:	d1f7      	bne.n	8011c9e <strncpy+0x6>
 8011cae:	441a      	add	r2, r3
 8011cb0:	2100      	movs	r1, #0
 8011cb2:	4293      	cmp	r3, r2
 8011cb4:	d100      	bne.n	8011cb8 <strncpy+0x20>
 8011cb6:	bd10      	pop	{r4, pc}
 8011cb8:	f803 1b01 	strb.w	r1, [r3], #1
 8011cbc:	e7f9      	b.n	8011cb2 <strncpy+0x1a>

08011cbe <strstr>:
 8011cbe:	780a      	ldrb	r2, [r1, #0]
 8011cc0:	b570      	push	{r4, r5, r6, lr}
 8011cc2:	b96a      	cbnz	r2, 8011ce0 <strstr+0x22>
 8011cc4:	bd70      	pop	{r4, r5, r6, pc}
 8011cc6:	429a      	cmp	r2, r3
 8011cc8:	d109      	bne.n	8011cde <strstr+0x20>
 8011cca:	460c      	mov	r4, r1
 8011ccc:	4605      	mov	r5, r0
 8011cce:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d0f6      	beq.n	8011cc4 <strstr+0x6>
 8011cd6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8011cda:	429e      	cmp	r6, r3
 8011cdc:	d0f7      	beq.n	8011cce <strstr+0x10>
 8011cde:	3001      	adds	r0, #1
 8011ce0:	7803      	ldrb	r3, [r0, #0]
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d1ef      	bne.n	8011cc6 <strstr+0x8>
 8011ce6:	4618      	mov	r0, r3
 8011ce8:	e7ec      	b.n	8011cc4 <strstr+0x6>
	...

08011cec <_localeconv_r>:
 8011cec:	4800      	ldr	r0, [pc, #0]	@ (8011cf0 <_localeconv_r+0x4>)
 8011cee:	4770      	bx	lr
 8011cf0:	2000030c 	.word	0x2000030c

08011cf4 <_close_r>:
 8011cf4:	b538      	push	{r3, r4, r5, lr}
 8011cf6:	4d06      	ldr	r5, [pc, #24]	@ (8011d10 <_close_r+0x1c>)
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	4604      	mov	r4, r0
 8011cfc:	4608      	mov	r0, r1
 8011cfe:	602b      	str	r3, [r5, #0]
 8011d00:	f7f6 fb00 	bl	8008304 <_close>
 8011d04:	1c43      	adds	r3, r0, #1
 8011d06:	d102      	bne.n	8011d0e <_close_r+0x1a>
 8011d08:	682b      	ldr	r3, [r5, #0]
 8011d0a:	b103      	cbz	r3, 8011d0e <_close_r+0x1a>
 8011d0c:	6023      	str	r3, [r4, #0]
 8011d0e:	bd38      	pop	{r3, r4, r5, pc}
 8011d10:	2000ea6c 	.word	0x2000ea6c

08011d14 <_reclaim_reent>:
 8011d14:	4b29      	ldr	r3, [pc, #164]	@ (8011dbc <_reclaim_reent+0xa8>)
 8011d16:	681b      	ldr	r3, [r3, #0]
 8011d18:	4283      	cmp	r3, r0
 8011d1a:	b570      	push	{r4, r5, r6, lr}
 8011d1c:	4604      	mov	r4, r0
 8011d1e:	d04b      	beq.n	8011db8 <_reclaim_reent+0xa4>
 8011d20:	69c3      	ldr	r3, [r0, #28]
 8011d22:	b1ab      	cbz	r3, 8011d50 <_reclaim_reent+0x3c>
 8011d24:	68db      	ldr	r3, [r3, #12]
 8011d26:	b16b      	cbz	r3, 8011d44 <_reclaim_reent+0x30>
 8011d28:	2500      	movs	r5, #0
 8011d2a:	69e3      	ldr	r3, [r4, #28]
 8011d2c:	68db      	ldr	r3, [r3, #12]
 8011d2e:	5959      	ldr	r1, [r3, r5]
 8011d30:	2900      	cmp	r1, #0
 8011d32:	d13b      	bne.n	8011dac <_reclaim_reent+0x98>
 8011d34:	3504      	adds	r5, #4
 8011d36:	2d80      	cmp	r5, #128	@ 0x80
 8011d38:	d1f7      	bne.n	8011d2a <_reclaim_reent+0x16>
 8011d3a:	69e3      	ldr	r3, [r4, #28]
 8011d3c:	4620      	mov	r0, r4
 8011d3e:	68d9      	ldr	r1, [r3, #12]
 8011d40:	f000 ff22 	bl	8012b88 <_free_r>
 8011d44:	69e3      	ldr	r3, [r4, #28]
 8011d46:	6819      	ldr	r1, [r3, #0]
 8011d48:	b111      	cbz	r1, 8011d50 <_reclaim_reent+0x3c>
 8011d4a:	4620      	mov	r0, r4
 8011d4c:	f000 ff1c 	bl	8012b88 <_free_r>
 8011d50:	6961      	ldr	r1, [r4, #20]
 8011d52:	b111      	cbz	r1, 8011d5a <_reclaim_reent+0x46>
 8011d54:	4620      	mov	r0, r4
 8011d56:	f000 ff17 	bl	8012b88 <_free_r>
 8011d5a:	69e1      	ldr	r1, [r4, #28]
 8011d5c:	b111      	cbz	r1, 8011d64 <_reclaim_reent+0x50>
 8011d5e:	4620      	mov	r0, r4
 8011d60:	f000 ff12 	bl	8012b88 <_free_r>
 8011d64:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011d66:	b111      	cbz	r1, 8011d6e <_reclaim_reent+0x5a>
 8011d68:	4620      	mov	r0, r4
 8011d6a:	f000 ff0d 	bl	8012b88 <_free_r>
 8011d6e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011d70:	b111      	cbz	r1, 8011d78 <_reclaim_reent+0x64>
 8011d72:	4620      	mov	r0, r4
 8011d74:	f000 ff08 	bl	8012b88 <_free_r>
 8011d78:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8011d7a:	b111      	cbz	r1, 8011d82 <_reclaim_reent+0x6e>
 8011d7c:	4620      	mov	r0, r4
 8011d7e:	f000 ff03 	bl	8012b88 <_free_r>
 8011d82:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8011d84:	b111      	cbz	r1, 8011d8c <_reclaim_reent+0x78>
 8011d86:	4620      	mov	r0, r4
 8011d88:	f000 fefe 	bl	8012b88 <_free_r>
 8011d8c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8011d8e:	b111      	cbz	r1, 8011d96 <_reclaim_reent+0x82>
 8011d90:	4620      	mov	r0, r4
 8011d92:	f000 fef9 	bl	8012b88 <_free_r>
 8011d96:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8011d98:	b111      	cbz	r1, 8011da0 <_reclaim_reent+0x8c>
 8011d9a:	4620      	mov	r0, r4
 8011d9c:	f000 fef4 	bl	8012b88 <_free_r>
 8011da0:	6a23      	ldr	r3, [r4, #32]
 8011da2:	b14b      	cbz	r3, 8011db8 <_reclaim_reent+0xa4>
 8011da4:	4620      	mov	r0, r4
 8011da6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011daa:	4718      	bx	r3
 8011dac:	680e      	ldr	r6, [r1, #0]
 8011dae:	4620      	mov	r0, r4
 8011db0:	f000 feea 	bl	8012b88 <_free_r>
 8011db4:	4631      	mov	r1, r6
 8011db6:	e7bb      	b.n	8011d30 <_reclaim_reent+0x1c>
 8011db8:	bd70      	pop	{r4, r5, r6, pc}
 8011dba:	bf00      	nop
 8011dbc:	200001cc 	.word	0x200001cc

08011dc0 <_lseek_r>:
 8011dc0:	b538      	push	{r3, r4, r5, lr}
 8011dc2:	4d07      	ldr	r5, [pc, #28]	@ (8011de0 <_lseek_r+0x20>)
 8011dc4:	4604      	mov	r4, r0
 8011dc6:	4608      	mov	r0, r1
 8011dc8:	4611      	mov	r1, r2
 8011dca:	2200      	movs	r2, #0
 8011dcc:	602a      	str	r2, [r5, #0]
 8011dce:	461a      	mov	r2, r3
 8011dd0:	f7f6 fabf 	bl	8008352 <_lseek>
 8011dd4:	1c43      	adds	r3, r0, #1
 8011dd6:	d102      	bne.n	8011dde <_lseek_r+0x1e>
 8011dd8:	682b      	ldr	r3, [r5, #0]
 8011dda:	b103      	cbz	r3, 8011dde <_lseek_r+0x1e>
 8011ddc:	6023      	str	r3, [r4, #0]
 8011dde:	bd38      	pop	{r3, r4, r5, pc}
 8011de0:	2000ea6c 	.word	0x2000ea6c

08011de4 <_read_r>:
 8011de4:	b538      	push	{r3, r4, r5, lr}
 8011de6:	4d07      	ldr	r5, [pc, #28]	@ (8011e04 <_read_r+0x20>)
 8011de8:	4604      	mov	r4, r0
 8011dea:	4608      	mov	r0, r1
 8011dec:	4611      	mov	r1, r2
 8011dee:	2200      	movs	r2, #0
 8011df0:	602a      	str	r2, [r5, #0]
 8011df2:	461a      	mov	r2, r3
 8011df4:	f7f6 fa4d 	bl	8008292 <_read>
 8011df8:	1c43      	adds	r3, r0, #1
 8011dfa:	d102      	bne.n	8011e02 <_read_r+0x1e>
 8011dfc:	682b      	ldr	r3, [r5, #0]
 8011dfe:	b103      	cbz	r3, 8011e02 <_read_r+0x1e>
 8011e00:	6023      	str	r3, [r4, #0]
 8011e02:	bd38      	pop	{r3, r4, r5, pc}
 8011e04:	2000ea6c 	.word	0x2000ea6c

08011e08 <_write_r>:
 8011e08:	b538      	push	{r3, r4, r5, lr}
 8011e0a:	4d07      	ldr	r5, [pc, #28]	@ (8011e28 <_write_r+0x20>)
 8011e0c:	4604      	mov	r4, r0
 8011e0e:	4608      	mov	r0, r1
 8011e10:	4611      	mov	r1, r2
 8011e12:	2200      	movs	r2, #0
 8011e14:	602a      	str	r2, [r5, #0]
 8011e16:	461a      	mov	r2, r3
 8011e18:	f7f6 fa58 	bl	80082cc <_write>
 8011e1c:	1c43      	adds	r3, r0, #1
 8011e1e:	d102      	bne.n	8011e26 <_write_r+0x1e>
 8011e20:	682b      	ldr	r3, [r5, #0]
 8011e22:	b103      	cbz	r3, 8011e26 <_write_r+0x1e>
 8011e24:	6023      	str	r3, [r4, #0]
 8011e26:	bd38      	pop	{r3, r4, r5, pc}
 8011e28:	2000ea6c 	.word	0x2000ea6c

08011e2c <__errno>:
 8011e2c:	4b01      	ldr	r3, [pc, #4]	@ (8011e34 <__errno+0x8>)
 8011e2e:	6818      	ldr	r0, [r3, #0]
 8011e30:	4770      	bx	lr
 8011e32:	bf00      	nop
 8011e34:	200001cc 	.word	0x200001cc

08011e38 <__libc_init_array>:
 8011e38:	b570      	push	{r4, r5, r6, lr}
 8011e3a:	4d0d      	ldr	r5, [pc, #52]	@ (8011e70 <__libc_init_array+0x38>)
 8011e3c:	4c0d      	ldr	r4, [pc, #52]	@ (8011e74 <__libc_init_array+0x3c>)
 8011e3e:	1b64      	subs	r4, r4, r5
 8011e40:	10a4      	asrs	r4, r4, #2
 8011e42:	2600      	movs	r6, #0
 8011e44:	42a6      	cmp	r6, r4
 8011e46:	d109      	bne.n	8011e5c <__libc_init_array+0x24>
 8011e48:	4d0b      	ldr	r5, [pc, #44]	@ (8011e78 <__libc_init_array+0x40>)
 8011e4a:	4c0c      	ldr	r4, [pc, #48]	@ (8011e7c <__libc_init_array+0x44>)
 8011e4c:	f002 f86c 	bl	8013f28 <_init>
 8011e50:	1b64      	subs	r4, r4, r5
 8011e52:	10a4      	asrs	r4, r4, #2
 8011e54:	2600      	movs	r6, #0
 8011e56:	42a6      	cmp	r6, r4
 8011e58:	d105      	bne.n	8011e66 <__libc_init_array+0x2e>
 8011e5a:	bd70      	pop	{r4, r5, r6, pc}
 8011e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011e60:	4798      	blx	r3
 8011e62:	3601      	adds	r6, #1
 8011e64:	e7ee      	b.n	8011e44 <__libc_init_array+0xc>
 8011e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8011e6a:	4798      	blx	r3
 8011e6c:	3601      	adds	r6, #1
 8011e6e:	e7f2      	b.n	8011e56 <__libc_init_array+0x1e>
 8011e70:	080156d0 	.word	0x080156d0
 8011e74:	080156d0 	.word	0x080156d0
 8011e78:	080156d0 	.word	0x080156d0
 8011e7c:	080156e4 	.word	0x080156e4

08011e80 <__retarget_lock_init_recursive>:
 8011e80:	4770      	bx	lr

08011e82 <__retarget_lock_acquire_recursive>:
 8011e82:	4770      	bx	lr

08011e84 <__retarget_lock_release_recursive>:
 8011e84:	4770      	bx	lr

08011e86 <strcpy>:
 8011e86:	4603      	mov	r3, r0
 8011e88:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011e8c:	f803 2b01 	strb.w	r2, [r3], #1
 8011e90:	2a00      	cmp	r2, #0
 8011e92:	d1f9      	bne.n	8011e88 <strcpy+0x2>
 8011e94:	4770      	bx	lr

08011e96 <memcpy>:
 8011e96:	440a      	add	r2, r1
 8011e98:	4291      	cmp	r1, r2
 8011e9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8011e9e:	d100      	bne.n	8011ea2 <memcpy+0xc>
 8011ea0:	4770      	bx	lr
 8011ea2:	b510      	push	{r4, lr}
 8011ea4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011ea8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011eac:	4291      	cmp	r1, r2
 8011eae:	d1f9      	bne.n	8011ea4 <memcpy+0xe>
 8011eb0:	bd10      	pop	{r4, pc}
	...

08011eb4 <__assert_func>:
 8011eb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011eb6:	4614      	mov	r4, r2
 8011eb8:	461a      	mov	r2, r3
 8011eba:	4b09      	ldr	r3, [pc, #36]	@ (8011ee0 <__assert_func+0x2c>)
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	4605      	mov	r5, r0
 8011ec0:	68d8      	ldr	r0, [r3, #12]
 8011ec2:	b954      	cbnz	r4, 8011eda <__assert_func+0x26>
 8011ec4:	4b07      	ldr	r3, [pc, #28]	@ (8011ee4 <__assert_func+0x30>)
 8011ec6:	461c      	mov	r4, r3
 8011ec8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011ecc:	9100      	str	r1, [sp, #0]
 8011ece:	462b      	mov	r3, r5
 8011ed0:	4905      	ldr	r1, [pc, #20]	@ (8011ee8 <__assert_func+0x34>)
 8011ed2:	f001 fcdf 	bl	8013894 <fiprintf>
 8011ed6:	f001 fdad 	bl	8013a34 <abort>
 8011eda:	4b04      	ldr	r3, [pc, #16]	@ (8011eec <__assert_func+0x38>)
 8011edc:	e7f4      	b.n	8011ec8 <__assert_func+0x14>
 8011ede:	bf00      	nop
 8011ee0:	200001cc 	.word	0x200001cc
 8011ee4:	08014cec 	.word	0x08014cec
 8011ee8:	08014cbe 	.word	0x08014cbe
 8011eec:	08014cb1 	.word	0x08014cb1

08011ef0 <quorem>:
 8011ef0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ef4:	6903      	ldr	r3, [r0, #16]
 8011ef6:	690c      	ldr	r4, [r1, #16]
 8011ef8:	42a3      	cmp	r3, r4
 8011efa:	4607      	mov	r7, r0
 8011efc:	db7e      	blt.n	8011ffc <quorem+0x10c>
 8011efe:	3c01      	subs	r4, #1
 8011f00:	f101 0814 	add.w	r8, r1, #20
 8011f04:	00a3      	lsls	r3, r4, #2
 8011f06:	f100 0514 	add.w	r5, r0, #20
 8011f0a:	9300      	str	r3, [sp, #0]
 8011f0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011f10:	9301      	str	r3, [sp, #4]
 8011f12:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011f16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011f1a:	3301      	adds	r3, #1
 8011f1c:	429a      	cmp	r2, r3
 8011f1e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011f22:	fbb2 f6f3 	udiv	r6, r2, r3
 8011f26:	d32e      	bcc.n	8011f86 <quorem+0x96>
 8011f28:	f04f 0a00 	mov.w	sl, #0
 8011f2c:	46c4      	mov	ip, r8
 8011f2e:	46ae      	mov	lr, r5
 8011f30:	46d3      	mov	fp, sl
 8011f32:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011f36:	b298      	uxth	r0, r3
 8011f38:	fb06 a000 	mla	r0, r6, r0, sl
 8011f3c:	0c02      	lsrs	r2, r0, #16
 8011f3e:	0c1b      	lsrs	r3, r3, #16
 8011f40:	fb06 2303 	mla	r3, r6, r3, r2
 8011f44:	f8de 2000 	ldr.w	r2, [lr]
 8011f48:	b280      	uxth	r0, r0
 8011f4a:	b292      	uxth	r2, r2
 8011f4c:	1a12      	subs	r2, r2, r0
 8011f4e:	445a      	add	r2, fp
 8011f50:	f8de 0000 	ldr.w	r0, [lr]
 8011f54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011f58:	b29b      	uxth	r3, r3
 8011f5a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011f5e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011f62:	b292      	uxth	r2, r2
 8011f64:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011f68:	45e1      	cmp	r9, ip
 8011f6a:	f84e 2b04 	str.w	r2, [lr], #4
 8011f6e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011f72:	d2de      	bcs.n	8011f32 <quorem+0x42>
 8011f74:	9b00      	ldr	r3, [sp, #0]
 8011f76:	58eb      	ldr	r3, [r5, r3]
 8011f78:	b92b      	cbnz	r3, 8011f86 <quorem+0x96>
 8011f7a:	9b01      	ldr	r3, [sp, #4]
 8011f7c:	3b04      	subs	r3, #4
 8011f7e:	429d      	cmp	r5, r3
 8011f80:	461a      	mov	r2, r3
 8011f82:	d32f      	bcc.n	8011fe4 <quorem+0xf4>
 8011f84:	613c      	str	r4, [r7, #16]
 8011f86:	4638      	mov	r0, r7
 8011f88:	f001 f978 	bl	801327c <__mcmp>
 8011f8c:	2800      	cmp	r0, #0
 8011f8e:	db25      	blt.n	8011fdc <quorem+0xec>
 8011f90:	4629      	mov	r1, r5
 8011f92:	2000      	movs	r0, #0
 8011f94:	f858 2b04 	ldr.w	r2, [r8], #4
 8011f98:	f8d1 c000 	ldr.w	ip, [r1]
 8011f9c:	fa1f fe82 	uxth.w	lr, r2
 8011fa0:	fa1f f38c 	uxth.w	r3, ip
 8011fa4:	eba3 030e 	sub.w	r3, r3, lr
 8011fa8:	4403      	add	r3, r0
 8011faa:	0c12      	lsrs	r2, r2, #16
 8011fac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011fb0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011fb4:	b29b      	uxth	r3, r3
 8011fb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011fba:	45c1      	cmp	r9, r8
 8011fbc:	f841 3b04 	str.w	r3, [r1], #4
 8011fc0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011fc4:	d2e6      	bcs.n	8011f94 <quorem+0xa4>
 8011fc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011fca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011fce:	b922      	cbnz	r2, 8011fda <quorem+0xea>
 8011fd0:	3b04      	subs	r3, #4
 8011fd2:	429d      	cmp	r5, r3
 8011fd4:	461a      	mov	r2, r3
 8011fd6:	d30b      	bcc.n	8011ff0 <quorem+0x100>
 8011fd8:	613c      	str	r4, [r7, #16]
 8011fda:	3601      	adds	r6, #1
 8011fdc:	4630      	mov	r0, r6
 8011fde:	b003      	add	sp, #12
 8011fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fe4:	6812      	ldr	r2, [r2, #0]
 8011fe6:	3b04      	subs	r3, #4
 8011fe8:	2a00      	cmp	r2, #0
 8011fea:	d1cb      	bne.n	8011f84 <quorem+0x94>
 8011fec:	3c01      	subs	r4, #1
 8011fee:	e7c6      	b.n	8011f7e <quorem+0x8e>
 8011ff0:	6812      	ldr	r2, [r2, #0]
 8011ff2:	3b04      	subs	r3, #4
 8011ff4:	2a00      	cmp	r2, #0
 8011ff6:	d1ef      	bne.n	8011fd8 <quorem+0xe8>
 8011ff8:	3c01      	subs	r4, #1
 8011ffa:	e7ea      	b.n	8011fd2 <quorem+0xe2>
 8011ffc:	2000      	movs	r0, #0
 8011ffe:	e7ee      	b.n	8011fde <quorem+0xee>

08012000 <_dtoa_r>:
 8012000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012004:	69c7      	ldr	r7, [r0, #28]
 8012006:	b099      	sub	sp, #100	@ 0x64
 8012008:	ed8d 0b02 	vstr	d0, [sp, #8]
 801200c:	ec55 4b10 	vmov	r4, r5, d0
 8012010:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8012012:	9109      	str	r1, [sp, #36]	@ 0x24
 8012014:	4683      	mov	fp, r0
 8012016:	920e      	str	r2, [sp, #56]	@ 0x38
 8012018:	9313      	str	r3, [sp, #76]	@ 0x4c
 801201a:	b97f      	cbnz	r7, 801203c <_dtoa_r+0x3c>
 801201c:	2010      	movs	r0, #16
 801201e:	f000 fdfd 	bl	8012c1c <malloc>
 8012022:	4602      	mov	r2, r0
 8012024:	f8cb 001c 	str.w	r0, [fp, #28]
 8012028:	b920      	cbnz	r0, 8012034 <_dtoa_r+0x34>
 801202a:	4ba7      	ldr	r3, [pc, #668]	@ (80122c8 <_dtoa_r+0x2c8>)
 801202c:	21ef      	movs	r1, #239	@ 0xef
 801202e:	48a7      	ldr	r0, [pc, #668]	@ (80122cc <_dtoa_r+0x2cc>)
 8012030:	f7ff ff40 	bl	8011eb4 <__assert_func>
 8012034:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012038:	6007      	str	r7, [r0, #0]
 801203a:	60c7      	str	r7, [r0, #12]
 801203c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012040:	6819      	ldr	r1, [r3, #0]
 8012042:	b159      	cbz	r1, 801205c <_dtoa_r+0x5c>
 8012044:	685a      	ldr	r2, [r3, #4]
 8012046:	604a      	str	r2, [r1, #4]
 8012048:	2301      	movs	r3, #1
 801204a:	4093      	lsls	r3, r2
 801204c:	608b      	str	r3, [r1, #8]
 801204e:	4658      	mov	r0, fp
 8012050:	f000 feda 	bl	8012e08 <_Bfree>
 8012054:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012058:	2200      	movs	r2, #0
 801205a:	601a      	str	r2, [r3, #0]
 801205c:	1e2b      	subs	r3, r5, #0
 801205e:	bfb9      	ittee	lt
 8012060:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012064:	9303      	strlt	r3, [sp, #12]
 8012066:	2300      	movge	r3, #0
 8012068:	6033      	strge	r3, [r6, #0]
 801206a:	9f03      	ldr	r7, [sp, #12]
 801206c:	4b98      	ldr	r3, [pc, #608]	@ (80122d0 <_dtoa_r+0x2d0>)
 801206e:	bfbc      	itt	lt
 8012070:	2201      	movlt	r2, #1
 8012072:	6032      	strlt	r2, [r6, #0]
 8012074:	43bb      	bics	r3, r7
 8012076:	d112      	bne.n	801209e <_dtoa_r+0x9e>
 8012078:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801207a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801207e:	6013      	str	r3, [r2, #0]
 8012080:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012084:	4323      	orrs	r3, r4
 8012086:	f000 854d 	beq.w	8012b24 <_dtoa_r+0xb24>
 801208a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801208c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80122e4 <_dtoa_r+0x2e4>
 8012090:	2b00      	cmp	r3, #0
 8012092:	f000 854f 	beq.w	8012b34 <_dtoa_r+0xb34>
 8012096:	f10a 0303 	add.w	r3, sl, #3
 801209a:	f000 bd49 	b.w	8012b30 <_dtoa_r+0xb30>
 801209e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80120a2:	2200      	movs	r2, #0
 80120a4:	ec51 0b17 	vmov	r0, r1, d7
 80120a8:	2300      	movs	r3, #0
 80120aa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80120ae:	f7ee fd0b 	bl	8000ac8 <__aeabi_dcmpeq>
 80120b2:	4680      	mov	r8, r0
 80120b4:	b158      	cbz	r0, 80120ce <_dtoa_r+0xce>
 80120b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80120b8:	2301      	movs	r3, #1
 80120ba:	6013      	str	r3, [r2, #0]
 80120bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80120be:	b113      	cbz	r3, 80120c6 <_dtoa_r+0xc6>
 80120c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80120c2:	4b84      	ldr	r3, [pc, #528]	@ (80122d4 <_dtoa_r+0x2d4>)
 80120c4:	6013      	str	r3, [r2, #0]
 80120c6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80122e8 <_dtoa_r+0x2e8>
 80120ca:	f000 bd33 	b.w	8012b34 <_dtoa_r+0xb34>
 80120ce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80120d2:	aa16      	add	r2, sp, #88	@ 0x58
 80120d4:	a917      	add	r1, sp, #92	@ 0x5c
 80120d6:	4658      	mov	r0, fp
 80120d8:	f001 f980 	bl	80133dc <__d2b>
 80120dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80120e0:	4681      	mov	r9, r0
 80120e2:	2e00      	cmp	r6, #0
 80120e4:	d077      	beq.n	80121d6 <_dtoa_r+0x1d6>
 80120e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80120e8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80120ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80120f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80120f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80120f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80120fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012100:	4619      	mov	r1, r3
 8012102:	2200      	movs	r2, #0
 8012104:	4b74      	ldr	r3, [pc, #464]	@ (80122d8 <_dtoa_r+0x2d8>)
 8012106:	f7ee f8bf 	bl	8000288 <__aeabi_dsub>
 801210a:	a369      	add	r3, pc, #420	@ (adr r3, 80122b0 <_dtoa_r+0x2b0>)
 801210c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012110:	f7ee fa72 	bl	80005f8 <__aeabi_dmul>
 8012114:	a368      	add	r3, pc, #416	@ (adr r3, 80122b8 <_dtoa_r+0x2b8>)
 8012116:	e9d3 2300 	ldrd	r2, r3, [r3]
 801211a:	f7ee f8b7 	bl	800028c <__adddf3>
 801211e:	4604      	mov	r4, r0
 8012120:	4630      	mov	r0, r6
 8012122:	460d      	mov	r5, r1
 8012124:	f7ee f9fe 	bl	8000524 <__aeabi_i2d>
 8012128:	a365      	add	r3, pc, #404	@ (adr r3, 80122c0 <_dtoa_r+0x2c0>)
 801212a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801212e:	f7ee fa63 	bl	80005f8 <__aeabi_dmul>
 8012132:	4602      	mov	r2, r0
 8012134:	460b      	mov	r3, r1
 8012136:	4620      	mov	r0, r4
 8012138:	4629      	mov	r1, r5
 801213a:	f7ee f8a7 	bl	800028c <__adddf3>
 801213e:	4604      	mov	r4, r0
 8012140:	460d      	mov	r5, r1
 8012142:	f7ee fd09 	bl	8000b58 <__aeabi_d2iz>
 8012146:	2200      	movs	r2, #0
 8012148:	4607      	mov	r7, r0
 801214a:	2300      	movs	r3, #0
 801214c:	4620      	mov	r0, r4
 801214e:	4629      	mov	r1, r5
 8012150:	f7ee fcc4 	bl	8000adc <__aeabi_dcmplt>
 8012154:	b140      	cbz	r0, 8012168 <_dtoa_r+0x168>
 8012156:	4638      	mov	r0, r7
 8012158:	f7ee f9e4 	bl	8000524 <__aeabi_i2d>
 801215c:	4622      	mov	r2, r4
 801215e:	462b      	mov	r3, r5
 8012160:	f7ee fcb2 	bl	8000ac8 <__aeabi_dcmpeq>
 8012164:	b900      	cbnz	r0, 8012168 <_dtoa_r+0x168>
 8012166:	3f01      	subs	r7, #1
 8012168:	2f16      	cmp	r7, #22
 801216a:	d851      	bhi.n	8012210 <_dtoa_r+0x210>
 801216c:	4b5b      	ldr	r3, [pc, #364]	@ (80122dc <_dtoa_r+0x2dc>)
 801216e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012176:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801217a:	f7ee fcaf 	bl	8000adc <__aeabi_dcmplt>
 801217e:	2800      	cmp	r0, #0
 8012180:	d048      	beq.n	8012214 <_dtoa_r+0x214>
 8012182:	3f01      	subs	r7, #1
 8012184:	2300      	movs	r3, #0
 8012186:	9312      	str	r3, [sp, #72]	@ 0x48
 8012188:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801218a:	1b9b      	subs	r3, r3, r6
 801218c:	1e5a      	subs	r2, r3, #1
 801218e:	bf44      	itt	mi
 8012190:	f1c3 0801 	rsbmi	r8, r3, #1
 8012194:	2300      	movmi	r3, #0
 8012196:	9208      	str	r2, [sp, #32]
 8012198:	bf54      	ite	pl
 801219a:	f04f 0800 	movpl.w	r8, #0
 801219e:	9308      	strmi	r3, [sp, #32]
 80121a0:	2f00      	cmp	r7, #0
 80121a2:	db39      	blt.n	8012218 <_dtoa_r+0x218>
 80121a4:	9b08      	ldr	r3, [sp, #32]
 80121a6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80121a8:	443b      	add	r3, r7
 80121aa:	9308      	str	r3, [sp, #32]
 80121ac:	2300      	movs	r3, #0
 80121ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80121b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121b2:	2b09      	cmp	r3, #9
 80121b4:	d864      	bhi.n	8012280 <_dtoa_r+0x280>
 80121b6:	2b05      	cmp	r3, #5
 80121b8:	bfc4      	itt	gt
 80121ba:	3b04      	subgt	r3, #4
 80121bc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80121be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121c0:	f1a3 0302 	sub.w	r3, r3, #2
 80121c4:	bfcc      	ite	gt
 80121c6:	2400      	movgt	r4, #0
 80121c8:	2401      	movle	r4, #1
 80121ca:	2b03      	cmp	r3, #3
 80121cc:	d863      	bhi.n	8012296 <_dtoa_r+0x296>
 80121ce:	e8df f003 	tbb	[pc, r3]
 80121d2:	372a      	.short	0x372a
 80121d4:	5535      	.short	0x5535
 80121d6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80121da:	441e      	add	r6, r3
 80121dc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80121e0:	2b20      	cmp	r3, #32
 80121e2:	bfc1      	itttt	gt
 80121e4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80121e8:	409f      	lslgt	r7, r3
 80121ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80121ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 80121f2:	bfd6      	itet	le
 80121f4:	f1c3 0320 	rsble	r3, r3, #32
 80121f8:	ea47 0003 	orrgt.w	r0, r7, r3
 80121fc:	fa04 f003 	lslle.w	r0, r4, r3
 8012200:	f7ee f980 	bl	8000504 <__aeabi_ui2d>
 8012204:	2201      	movs	r2, #1
 8012206:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801220a:	3e01      	subs	r6, #1
 801220c:	9214      	str	r2, [sp, #80]	@ 0x50
 801220e:	e777      	b.n	8012100 <_dtoa_r+0x100>
 8012210:	2301      	movs	r3, #1
 8012212:	e7b8      	b.n	8012186 <_dtoa_r+0x186>
 8012214:	9012      	str	r0, [sp, #72]	@ 0x48
 8012216:	e7b7      	b.n	8012188 <_dtoa_r+0x188>
 8012218:	427b      	negs	r3, r7
 801221a:	930a      	str	r3, [sp, #40]	@ 0x28
 801221c:	2300      	movs	r3, #0
 801221e:	eba8 0807 	sub.w	r8, r8, r7
 8012222:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012224:	e7c4      	b.n	80121b0 <_dtoa_r+0x1b0>
 8012226:	2300      	movs	r3, #0
 8012228:	930b      	str	r3, [sp, #44]	@ 0x2c
 801222a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801222c:	2b00      	cmp	r3, #0
 801222e:	dc35      	bgt.n	801229c <_dtoa_r+0x29c>
 8012230:	2301      	movs	r3, #1
 8012232:	9300      	str	r3, [sp, #0]
 8012234:	9307      	str	r3, [sp, #28]
 8012236:	461a      	mov	r2, r3
 8012238:	920e      	str	r2, [sp, #56]	@ 0x38
 801223a:	e00b      	b.n	8012254 <_dtoa_r+0x254>
 801223c:	2301      	movs	r3, #1
 801223e:	e7f3      	b.n	8012228 <_dtoa_r+0x228>
 8012240:	2300      	movs	r3, #0
 8012242:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012244:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012246:	18fb      	adds	r3, r7, r3
 8012248:	9300      	str	r3, [sp, #0]
 801224a:	3301      	adds	r3, #1
 801224c:	2b01      	cmp	r3, #1
 801224e:	9307      	str	r3, [sp, #28]
 8012250:	bfb8      	it	lt
 8012252:	2301      	movlt	r3, #1
 8012254:	f8db 001c 	ldr.w	r0, [fp, #28]
 8012258:	2100      	movs	r1, #0
 801225a:	2204      	movs	r2, #4
 801225c:	f102 0514 	add.w	r5, r2, #20
 8012260:	429d      	cmp	r5, r3
 8012262:	d91f      	bls.n	80122a4 <_dtoa_r+0x2a4>
 8012264:	6041      	str	r1, [r0, #4]
 8012266:	4658      	mov	r0, fp
 8012268:	f000 fd8e 	bl	8012d88 <_Balloc>
 801226c:	4682      	mov	sl, r0
 801226e:	2800      	cmp	r0, #0
 8012270:	d13c      	bne.n	80122ec <_dtoa_r+0x2ec>
 8012272:	4b1b      	ldr	r3, [pc, #108]	@ (80122e0 <_dtoa_r+0x2e0>)
 8012274:	4602      	mov	r2, r0
 8012276:	f240 11af 	movw	r1, #431	@ 0x1af
 801227a:	e6d8      	b.n	801202e <_dtoa_r+0x2e>
 801227c:	2301      	movs	r3, #1
 801227e:	e7e0      	b.n	8012242 <_dtoa_r+0x242>
 8012280:	2401      	movs	r4, #1
 8012282:	2300      	movs	r3, #0
 8012284:	9309      	str	r3, [sp, #36]	@ 0x24
 8012286:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012288:	f04f 33ff 	mov.w	r3, #4294967295
 801228c:	9300      	str	r3, [sp, #0]
 801228e:	9307      	str	r3, [sp, #28]
 8012290:	2200      	movs	r2, #0
 8012292:	2312      	movs	r3, #18
 8012294:	e7d0      	b.n	8012238 <_dtoa_r+0x238>
 8012296:	2301      	movs	r3, #1
 8012298:	930b      	str	r3, [sp, #44]	@ 0x2c
 801229a:	e7f5      	b.n	8012288 <_dtoa_r+0x288>
 801229c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801229e:	9300      	str	r3, [sp, #0]
 80122a0:	9307      	str	r3, [sp, #28]
 80122a2:	e7d7      	b.n	8012254 <_dtoa_r+0x254>
 80122a4:	3101      	adds	r1, #1
 80122a6:	0052      	lsls	r2, r2, #1
 80122a8:	e7d8      	b.n	801225c <_dtoa_r+0x25c>
 80122aa:	bf00      	nop
 80122ac:	f3af 8000 	nop.w
 80122b0:	636f4361 	.word	0x636f4361
 80122b4:	3fd287a7 	.word	0x3fd287a7
 80122b8:	8b60c8b3 	.word	0x8b60c8b3
 80122bc:	3fc68a28 	.word	0x3fc68a28
 80122c0:	509f79fb 	.word	0x509f79fb
 80122c4:	3fd34413 	.word	0x3fd34413
 80122c8:	08014cfa 	.word	0x08014cfa
 80122cc:	08014d11 	.word	0x08014d11
 80122d0:	7ff00000 	.word	0x7ff00000
 80122d4:	08014c8e 	.word	0x08014c8e
 80122d8:	3ff80000 	.word	0x3ff80000
 80122dc:	08014e08 	.word	0x08014e08
 80122e0:	08014d69 	.word	0x08014d69
 80122e4:	08014cf6 	.word	0x08014cf6
 80122e8:	08014c8d 	.word	0x08014c8d
 80122ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80122f0:	6018      	str	r0, [r3, #0]
 80122f2:	9b07      	ldr	r3, [sp, #28]
 80122f4:	2b0e      	cmp	r3, #14
 80122f6:	f200 80a4 	bhi.w	8012442 <_dtoa_r+0x442>
 80122fa:	2c00      	cmp	r4, #0
 80122fc:	f000 80a1 	beq.w	8012442 <_dtoa_r+0x442>
 8012300:	2f00      	cmp	r7, #0
 8012302:	dd33      	ble.n	801236c <_dtoa_r+0x36c>
 8012304:	4bad      	ldr	r3, [pc, #692]	@ (80125bc <_dtoa_r+0x5bc>)
 8012306:	f007 020f 	and.w	r2, r7, #15
 801230a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801230e:	ed93 7b00 	vldr	d7, [r3]
 8012312:	05f8      	lsls	r0, r7, #23
 8012314:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012318:	ea4f 1427 	mov.w	r4, r7, asr #4
 801231c:	d516      	bpl.n	801234c <_dtoa_r+0x34c>
 801231e:	4ba8      	ldr	r3, [pc, #672]	@ (80125c0 <_dtoa_r+0x5c0>)
 8012320:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012324:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012328:	f7ee fa90 	bl	800084c <__aeabi_ddiv>
 801232c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012330:	f004 040f 	and.w	r4, r4, #15
 8012334:	2603      	movs	r6, #3
 8012336:	4da2      	ldr	r5, [pc, #648]	@ (80125c0 <_dtoa_r+0x5c0>)
 8012338:	b954      	cbnz	r4, 8012350 <_dtoa_r+0x350>
 801233a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801233e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012342:	f7ee fa83 	bl	800084c <__aeabi_ddiv>
 8012346:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801234a:	e028      	b.n	801239e <_dtoa_r+0x39e>
 801234c:	2602      	movs	r6, #2
 801234e:	e7f2      	b.n	8012336 <_dtoa_r+0x336>
 8012350:	07e1      	lsls	r1, r4, #31
 8012352:	d508      	bpl.n	8012366 <_dtoa_r+0x366>
 8012354:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012358:	e9d5 2300 	ldrd	r2, r3, [r5]
 801235c:	f7ee f94c 	bl	80005f8 <__aeabi_dmul>
 8012360:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012364:	3601      	adds	r6, #1
 8012366:	1064      	asrs	r4, r4, #1
 8012368:	3508      	adds	r5, #8
 801236a:	e7e5      	b.n	8012338 <_dtoa_r+0x338>
 801236c:	f000 80d2 	beq.w	8012514 <_dtoa_r+0x514>
 8012370:	427c      	negs	r4, r7
 8012372:	4b92      	ldr	r3, [pc, #584]	@ (80125bc <_dtoa_r+0x5bc>)
 8012374:	4d92      	ldr	r5, [pc, #584]	@ (80125c0 <_dtoa_r+0x5c0>)
 8012376:	f004 020f 	and.w	r2, r4, #15
 801237a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801237e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012382:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012386:	f7ee f937 	bl	80005f8 <__aeabi_dmul>
 801238a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801238e:	1124      	asrs	r4, r4, #4
 8012390:	2300      	movs	r3, #0
 8012392:	2602      	movs	r6, #2
 8012394:	2c00      	cmp	r4, #0
 8012396:	f040 80b2 	bne.w	80124fe <_dtoa_r+0x4fe>
 801239a:	2b00      	cmp	r3, #0
 801239c:	d1d3      	bne.n	8012346 <_dtoa_r+0x346>
 801239e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80123a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	f000 80b7 	beq.w	8012518 <_dtoa_r+0x518>
 80123aa:	4b86      	ldr	r3, [pc, #536]	@ (80125c4 <_dtoa_r+0x5c4>)
 80123ac:	2200      	movs	r2, #0
 80123ae:	4620      	mov	r0, r4
 80123b0:	4629      	mov	r1, r5
 80123b2:	f7ee fb93 	bl	8000adc <__aeabi_dcmplt>
 80123b6:	2800      	cmp	r0, #0
 80123b8:	f000 80ae 	beq.w	8012518 <_dtoa_r+0x518>
 80123bc:	9b07      	ldr	r3, [sp, #28]
 80123be:	2b00      	cmp	r3, #0
 80123c0:	f000 80aa 	beq.w	8012518 <_dtoa_r+0x518>
 80123c4:	9b00      	ldr	r3, [sp, #0]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	dd37      	ble.n	801243a <_dtoa_r+0x43a>
 80123ca:	1e7b      	subs	r3, r7, #1
 80123cc:	9304      	str	r3, [sp, #16]
 80123ce:	4620      	mov	r0, r4
 80123d0:	4b7d      	ldr	r3, [pc, #500]	@ (80125c8 <_dtoa_r+0x5c8>)
 80123d2:	2200      	movs	r2, #0
 80123d4:	4629      	mov	r1, r5
 80123d6:	f7ee f90f 	bl	80005f8 <__aeabi_dmul>
 80123da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80123de:	9c00      	ldr	r4, [sp, #0]
 80123e0:	3601      	adds	r6, #1
 80123e2:	4630      	mov	r0, r6
 80123e4:	f7ee f89e 	bl	8000524 <__aeabi_i2d>
 80123e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80123ec:	f7ee f904 	bl	80005f8 <__aeabi_dmul>
 80123f0:	4b76      	ldr	r3, [pc, #472]	@ (80125cc <_dtoa_r+0x5cc>)
 80123f2:	2200      	movs	r2, #0
 80123f4:	f7ed ff4a 	bl	800028c <__adddf3>
 80123f8:	4605      	mov	r5, r0
 80123fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80123fe:	2c00      	cmp	r4, #0
 8012400:	f040 808d 	bne.w	801251e <_dtoa_r+0x51e>
 8012404:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012408:	4b71      	ldr	r3, [pc, #452]	@ (80125d0 <_dtoa_r+0x5d0>)
 801240a:	2200      	movs	r2, #0
 801240c:	f7ed ff3c 	bl	8000288 <__aeabi_dsub>
 8012410:	4602      	mov	r2, r0
 8012412:	460b      	mov	r3, r1
 8012414:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012418:	462a      	mov	r2, r5
 801241a:	4633      	mov	r3, r6
 801241c:	f7ee fb7c 	bl	8000b18 <__aeabi_dcmpgt>
 8012420:	2800      	cmp	r0, #0
 8012422:	f040 828b 	bne.w	801293c <_dtoa_r+0x93c>
 8012426:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801242a:	462a      	mov	r2, r5
 801242c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012430:	f7ee fb54 	bl	8000adc <__aeabi_dcmplt>
 8012434:	2800      	cmp	r0, #0
 8012436:	f040 8128 	bne.w	801268a <_dtoa_r+0x68a>
 801243a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801243e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8012442:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012444:	2b00      	cmp	r3, #0
 8012446:	f2c0 815a 	blt.w	80126fe <_dtoa_r+0x6fe>
 801244a:	2f0e      	cmp	r7, #14
 801244c:	f300 8157 	bgt.w	80126fe <_dtoa_r+0x6fe>
 8012450:	4b5a      	ldr	r3, [pc, #360]	@ (80125bc <_dtoa_r+0x5bc>)
 8012452:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012456:	ed93 7b00 	vldr	d7, [r3]
 801245a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801245c:	2b00      	cmp	r3, #0
 801245e:	ed8d 7b00 	vstr	d7, [sp]
 8012462:	da03      	bge.n	801246c <_dtoa_r+0x46c>
 8012464:	9b07      	ldr	r3, [sp, #28]
 8012466:	2b00      	cmp	r3, #0
 8012468:	f340 8101 	ble.w	801266e <_dtoa_r+0x66e>
 801246c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012470:	4656      	mov	r6, sl
 8012472:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012476:	4620      	mov	r0, r4
 8012478:	4629      	mov	r1, r5
 801247a:	f7ee f9e7 	bl	800084c <__aeabi_ddiv>
 801247e:	f7ee fb6b 	bl	8000b58 <__aeabi_d2iz>
 8012482:	4680      	mov	r8, r0
 8012484:	f7ee f84e 	bl	8000524 <__aeabi_i2d>
 8012488:	e9dd 2300 	ldrd	r2, r3, [sp]
 801248c:	f7ee f8b4 	bl	80005f8 <__aeabi_dmul>
 8012490:	4602      	mov	r2, r0
 8012492:	460b      	mov	r3, r1
 8012494:	4620      	mov	r0, r4
 8012496:	4629      	mov	r1, r5
 8012498:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801249c:	f7ed fef4 	bl	8000288 <__aeabi_dsub>
 80124a0:	f806 4b01 	strb.w	r4, [r6], #1
 80124a4:	9d07      	ldr	r5, [sp, #28]
 80124a6:	eba6 040a 	sub.w	r4, r6, sl
 80124aa:	42a5      	cmp	r5, r4
 80124ac:	4602      	mov	r2, r0
 80124ae:	460b      	mov	r3, r1
 80124b0:	f040 8117 	bne.w	80126e2 <_dtoa_r+0x6e2>
 80124b4:	f7ed feea 	bl	800028c <__adddf3>
 80124b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80124bc:	4604      	mov	r4, r0
 80124be:	460d      	mov	r5, r1
 80124c0:	f7ee fb2a 	bl	8000b18 <__aeabi_dcmpgt>
 80124c4:	2800      	cmp	r0, #0
 80124c6:	f040 80f9 	bne.w	80126bc <_dtoa_r+0x6bc>
 80124ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80124ce:	4620      	mov	r0, r4
 80124d0:	4629      	mov	r1, r5
 80124d2:	f7ee faf9 	bl	8000ac8 <__aeabi_dcmpeq>
 80124d6:	b118      	cbz	r0, 80124e0 <_dtoa_r+0x4e0>
 80124d8:	f018 0f01 	tst.w	r8, #1
 80124dc:	f040 80ee 	bne.w	80126bc <_dtoa_r+0x6bc>
 80124e0:	4649      	mov	r1, r9
 80124e2:	4658      	mov	r0, fp
 80124e4:	f000 fc90 	bl	8012e08 <_Bfree>
 80124e8:	2300      	movs	r3, #0
 80124ea:	7033      	strb	r3, [r6, #0]
 80124ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80124ee:	3701      	adds	r7, #1
 80124f0:	601f      	str	r7, [r3, #0]
 80124f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	f000 831d 	beq.w	8012b34 <_dtoa_r+0xb34>
 80124fa:	601e      	str	r6, [r3, #0]
 80124fc:	e31a      	b.n	8012b34 <_dtoa_r+0xb34>
 80124fe:	07e2      	lsls	r2, r4, #31
 8012500:	d505      	bpl.n	801250e <_dtoa_r+0x50e>
 8012502:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012506:	f7ee f877 	bl	80005f8 <__aeabi_dmul>
 801250a:	3601      	adds	r6, #1
 801250c:	2301      	movs	r3, #1
 801250e:	1064      	asrs	r4, r4, #1
 8012510:	3508      	adds	r5, #8
 8012512:	e73f      	b.n	8012394 <_dtoa_r+0x394>
 8012514:	2602      	movs	r6, #2
 8012516:	e742      	b.n	801239e <_dtoa_r+0x39e>
 8012518:	9c07      	ldr	r4, [sp, #28]
 801251a:	9704      	str	r7, [sp, #16]
 801251c:	e761      	b.n	80123e2 <_dtoa_r+0x3e2>
 801251e:	4b27      	ldr	r3, [pc, #156]	@ (80125bc <_dtoa_r+0x5bc>)
 8012520:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012522:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012526:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801252a:	4454      	add	r4, sl
 801252c:	2900      	cmp	r1, #0
 801252e:	d053      	beq.n	80125d8 <_dtoa_r+0x5d8>
 8012530:	4928      	ldr	r1, [pc, #160]	@ (80125d4 <_dtoa_r+0x5d4>)
 8012532:	2000      	movs	r0, #0
 8012534:	f7ee f98a 	bl	800084c <__aeabi_ddiv>
 8012538:	4633      	mov	r3, r6
 801253a:	462a      	mov	r2, r5
 801253c:	f7ed fea4 	bl	8000288 <__aeabi_dsub>
 8012540:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012544:	4656      	mov	r6, sl
 8012546:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801254a:	f7ee fb05 	bl	8000b58 <__aeabi_d2iz>
 801254e:	4605      	mov	r5, r0
 8012550:	f7ed ffe8 	bl	8000524 <__aeabi_i2d>
 8012554:	4602      	mov	r2, r0
 8012556:	460b      	mov	r3, r1
 8012558:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801255c:	f7ed fe94 	bl	8000288 <__aeabi_dsub>
 8012560:	3530      	adds	r5, #48	@ 0x30
 8012562:	4602      	mov	r2, r0
 8012564:	460b      	mov	r3, r1
 8012566:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801256a:	f806 5b01 	strb.w	r5, [r6], #1
 801256e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012572:	f7ee fab3 	bl	8000adc <__aeabi_dcmplt>
 8012576:	2800      	cmp	r0, #0
 8012578:	d171      	bne.n	801265e <_dtoa_r+0x65e>
 801257a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801257e:	4911      	ldr	r1, [pc, #68]	@ (80125c4 <_dtoa_r+0x5c4>)
 8012580:	2000      	movs	r0, #0
 8012582:	f7ed fe81 	bl	8000288 <__aeabi_dsub>
 8012586:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801258a:	f7ee faa7 	bl	8000adc <__aeabi_dcmplt>
 801258e:	2800      	cmp	r0, #0
 8012590:	f040 8095 	bne.w	80126be <_dtoa_r+0x6be>
 8012594:	42a6      	cmp	r6, r4
 8012596:	f43f af50 	beq.w	801243a <_dtoa_r+0x43a>
 801259a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801259e:	4b0a      	ldr	r3, [pc, #40]	@ (80125c8 <_dtoa_r+0x5c8>)
 80125a0:	2200      	movs	r2, #0
 80125a2:	f7ee f829 	bl	80005f8 <__aeabi_dmul>
 80125a6:	4b08      	ldr	r3, [pc, #32]	@ (80125c8 <_dtoa_r+0x5c8>)
 80125a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80125ac:	2200      	movs	r2, #0
 80125ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80125b2:	f7ee f821 	bl	80005f8 <__aeabi_dmul>
 80125b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80125ba:	e7c4      	b.n	8012546 <_dtoa_r+0x546>
 80125bc:	08014e08 	.word	0x08014e08
 80125c0:	08014de0 	.word	0x08014de0
 80125c4:	3ff00000 	.word	0x3ff00000
 80125c8:	40240000 	.word	0x40240000
 80125cc:	401c0000 	.word	0x401c0000
 80125d0:	40140000 	.word	0x40140000
 80125d4:	3fe00000 	.word	0x3fe00000
 80125d8:	4631      	mov	r1, r6
 80125da:	4628      	mov	r0, r5
 80125dc:	f7ee f80c 	bl	80005f8 <__aeabi_dmul>
 80125e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80125e4:	9415      	str	r4, [sp, #84]	@ 0x54
 80125e6:	4656      	mov	r6, sl
 80125e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80125ec:	f7ee fab4 	bl	8000b58 <__aeabi_d2iz>
 80125f0:	4605      	mov	r5, r0
 80125f2:	f7ed ff97 	bl	8000524 <__aeabi_i2d>
 80125f6:	4602      	mov	r2, r0
 80125f8:	460b      	mov	r3, r1
 80125fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80125fe:	f7ed fe43 	bl	8000288 <__aeabi_dsub>
 8012602:	3530      	adds	r5, #48	@ 0x30
 8012604:	f806 5b01 	strb.w	r5, [r6], #1
 8012608:	4602      	mov	r2, r0
 801260a:	460b      	mov	r3, r1
 801260c:	42a6      	cmp	r6, r4
 801260e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012612:	f04f 0200 	mov.w	r2, #0
 8012616:	d124      	bne.n	8012662 <_dtoa_r+0x662>
 8012618:	4bac      	ldr	r3, [pc, #688]	@ (80128cc <_dtoa_r+0x8cc>)
 801261a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801261e:	f7ed fe35 	bl	800028c <__adddf3>
 8012622:	4602      	mov	r2, r0
 8012624:	460b      	mov	r3, r1
 8012626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801262a:	f7ee fa75 	bl	8000b18 <__aeabi_dcmpgt>
 801262e:	2800      	cmp	r0, #0
 8012630:	d145      	bne.n	80126be <_dtoa_r+0x6be>
 8012632:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012636:	49a5      	ldr	r1, [pc, #660]	@ (80128cc <_dtoa_r+0x8cc>)
 8012638:	2000      	movs	r0, #0
 801263a:	f7ed fe25 	bl	8000288 <__aeabi_dsub>
 801263e:	4602      	mov	r2, r0
 8012640:	460b      	mov	r3, r1
 8012642:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012646:	f7ee fa49 	bl	8000adc <__aeabi_dcmplt>
 801264a:	2800      	cmp	r0, #0
 801264c:	f43f aef5 	beq.w	801243a <_dtoa_r+0x43a>
 8012650:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8012652:	1e73      	subs	r3, r6, #1
 8012654:	9315      	str	r3, [sp, #84]	@ 0x54
 8012656:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801265a:	2b30      	cmp	r3, #48	@ 0x30
 801265c:	d0f8      	beq.n	8012650 <_dtoa_r+0x650>
 801265e:	9f04      	ldr	r7, [sp, #16]
 8012660:	e73e      	b.n	80124e0 <_dtoa_r+0x4e0>
 8012662:	4b9b      	ldr	r3, [pc, #620]	@ (80128d0 <_dtoa_r+0x8d0>)
 8012664:	f7ed ffc8 	bl	80005f8 <__aeabi_dmul>
 8012668:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801266c:	e7bc      	b.n	80125e8 <_dtoa_r+0x5e8>
 801266e:	d10c      	bne.n	801268a <_dtoa_r+0x68a>
 8012670:	4b98      	ldr	r3, [pc, #608]	@ (80128d4 <_dtoa_r+0x8d4>)
 8012672:	2200      	movs	r2, #0
 8012674:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012678:	f7ed ffbe 	bl	80005f8 <__aeabi_dmul>
 801267c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012680:	f7ee fa40 	bl	8000b04 <__aeabi_dcmpge>
 8012684:	2800      	cmp	r0, #0
 8012686:	f000 8157 	beq.w	8012938 <_dtoa_r+0x938>
 801268a:	2400      	movs	r4, #0
 801268c:	4625      	mov	r5, r4
 801268e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012690:	43db      	mvns	r3, r3
 8012692:	9304      	str	r3, [sp, #16]
 8012694:	4656      	mov	r6, sl
 8012696:	2700      	movs	r7, #0
 8012698:	4621      	mov	r1, r4
 801269a:	4658      	mov	r0, fp
 801269c:	f000 fbb4 	bl	8012e08 <_Bfree>
 80126a0:	2d00      	cmp	r5, #0
 80126a2:	d0dc      	beq.n	801265e <_dtoa_r+0x65e>
 80126a4:	b12f      	cbz	r7, 80126b2 <_dtoa_r+0x6b2>
 80126a6:	42af      	cmp	r7, r5
 80126a8:	d003      	beq.n	80126b2 <_dtoa_r+0x6b2>
 80126aa:	4639      	mov	r1, r7
 80126ac:	4658      	mov	r0, fp
 80126ae:	f000 fbab 	bl	8012e08 <_Bfree>
 80126b2:	4629      	mov	r1, r5
 80126b4:	4658      	mov	r0, fp
 80126b6:	f000 fba7 	bl	8012e08 <_Bfree>
 80126ba:	e7d0      	b.n	801265e <_dtoa_r+0x65e>
 80126bc:	9704      	str	r7, [sp, #16]
 80126be:	4633      	mov	r3, r6
 80126c0:	461e      	mov	r6, r3
 80126c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80126c6:	2a39      	cmp	r2, #57	@ 0x39
 80126c8:	d107      	bne.n	80126da <_dtoa_r+0x6da>
 80126ca:	459a      	cmp	sl, r3
 80126cc:	d1f8      	bne.n	80126c0 <_dtoa_r+0x6c0>
 80126ce:	9a04      	ldr	r2, [sp, #16]
 80126d0:	3201      	adds	r2, #1
 80126d2:	9204      	str	r2, [sp, #16]
 80126d4:	2230      	movs	r2, #48	@ 0x30
 80126d6:	f88a 2000 	strb.w	r2, [sl]
 80126da:	781a      	ldrb	r2, [r3, #0]
 80126dc:	3201      	adds	r2, #1
 80126de:	701a      	strb	r2, [r3, #0]
 80126e0:	e7bd      	b.n	801265e <_dtoa_r+0x65e>
 80126e2:	4b7b      	ldr	r3, [pc, #492]	@ (80128d0 <_dtoa_r+0x8d0>)
 80126e4:	2200      	movs	r2, #0
 80126e6:	f7ed ff87 	bl	80005f8 <__aeabi_dmul>
 80126ea:	2200      	movs	r2, #0
 80126ec:	2300      	movs	r3, #0
 80126ee:	4604      	mov	r4, r0
 80126f0:	460d      	mov	r5, r1
 80126f2:	f7ee f9e9 	bl	8000ac8 <__aeabi_dcmpeq>
 80126f6:	2800      	cmp	r0, #0
 80126f8:	f43f aebb 	beq.w	8012472 <_dtoa_r+0x472>
 80126fc:	e6f0      	b.n	80124e0 <_dtoa_r+0x4e0>
 80126fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012700:	2a00      	cmp	r2, #0
 8012702:	f000 80db 	beq.w	80128bc <_dtoa_r+0x8bc>
 8012706:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012708:	2a01      	cmp	r2, #1
 801270a:	f300 80bf 	bgt.w	801288c <_dtoa_r+0x88c>
 801270e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012710:	2a00      	cmp	r2, #0
 8012712:	f000 80b7 	beq.w	8012884 <_dtoa_r+0x884>
 8012716:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801271a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801271c:	4646      	mov	r6, r8
 801271e:	9a08      	ldr	r2, [sp, #32]
 8012720:	2101      	movs	r1, #1
 8012722:	441a      	add	r2, r3
 8012724:	4658      	mov	r0, fp
 8012726:	4498      	add	r8, r3
 8012728:	9208      	str	r2, [sp, #32]
 801272a:	f000 fc21 	bl	8012f70 <__i2b>
 801272e:	4605      	mov	r5, r0
 8012730:	b15e      	cbz	r6, 801274a <_dtoa_r+0x74a>
 8012732:	9b08      	ldr	r3, [sp, #32]
 8012734:	2b00      	cmp	r3, #0
 8012736:	dd08      	ble.n	801274a <_dtoa_r+0x74a>
 8012738:	42b3      	cmp	r3, r6
 801273a:	9a08      	ldr	r2, [sp, #32]
 801273c:	bfa8      	it	ge
 801273e:	4633      	movge	r3, r6
 8012740:	eba8 0803 	sub.w	r8, r8, r3
 8012744:	1af6      	subs	r6, r6, r3
 8012746:	1ad3      	subs	r3, r2, r3
 8012748:	9308      	str	r3, [sp, #32]
 801274a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801274c:	b1f3      	cbz	r3, 801278c <_dtoa_r+0x78c>
 801274e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012750:	2b00      	cmp	r3, #0
 8012752:	f000 80b7 	beq.w	80128c4 <_dtoa_r+0x8c4>
 8012756:	b18c      	cbz	r4, 801277c <_dtoa_r+0x77c>
 8012758:	4629      	mov	r1, r5
 801275a:	4622      	mov	r2, r4
 801275c:	4658      	mov	r0, fp
 801275e:	f000 fcc7 	bl	80130f0 <__pow5mult>
 8012762:	464a      	mov	r2, r9
 8012764:	4601      	mov	r1, r0
 8012766:	4605      	mov	r5, r0
 8012768:	4658      	mov	r0, fp
 801276a:	f000 fc17 	bl	8012f9c <__multiply>
 801276e:	4649      	mov	r1, r9
 8012770:	9004      	str	r0, [sp, #16]
 8012772:	4658      	mov	r0, fp
 8012774:	f000 fb48 	bl	8012e08 <_Bfree>
 8012778:	9b04      	ldr	r3, [sp, #16]
 801277a:	4699      	mov	r9, r3
 801277c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801277e:	1b1a      	subs	r2, r3, r4
 8012780:	d004      	beq.n	801278c <_dtoa_r+0x78c>
 8012782:	4649      	mov	r1, r9
 8012784:	4658      	mov	r0, fp
 8012786:	f000 fcb3 	bl	80130f0 <__pow5mult>
 801278a:	4681      	mov	r9, r0
 801278c:	2101      	movs	r1, #1
 801278e:	4658      	mov	r0, fp
 8012790:	f000 fbee 	bl	8012f70 <__i2b>
 8012794:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012796:	4604      	mov	r4, r0
 8012798:	2b00      	cmp	r3, #0
 801279a:	f000 81cf 	beq.w	8012b3c <_dtoa_r+0xb3c>
 801279e:	461a      	mov	r2, r3
 80127a0:	4601      	mov	r1, r0
 80127a2:	4658      	mov	r0, fp
 80127a4:	f000 fca4 	bl	80130f0 <__pow5mult>
 80127a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127aa:	2b01      	cmp	r3, #1
 80127ac:	4604      	mov	r4, r0
 80127ae:	f300 8095 	bgt.w	80128dc <_dtoa_r+0x8dc>
 80127b2:	9b02      	ldr	r3, [sp, #8]
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	f040 8087 	bne.w	80128c8 <_dtoa_r+0x8c8>
 80127ba:	9b03      	ldr	r3, [sp, #12]
 80127bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	f040 8089 	bne.w	80128d8 <_dtoa_r+0x8d8>
 80127c6:	9b03      	ldr	r3, [sp, #12]
 80127c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80127cc:	0d1b      	lsrs	r3, r3, #20
 80127ce:	051b      	lsls	r3, r3, #20
 80127d0:	b12b      	cbz	r3, 80127de <_dtoa_r+0x7de>
 80127d2:	9b08      	ldr	r3, [sp, #32]
 80127d4:	3301      	adds	r3, #1
 80127d6:	9308      	str	r3, [sp, #32]
 80127d8:	f108 0801 	add.w	r8, r8, #1
 80127dc:	2301      	movs	r3, #1
 80127de:	930a      	str	r3, [sp, #40]	@ 0x28
 80127e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	f000 81b0 	beq.w	8012b48 <_dtoa_r+0xb48>
 80127e8:	6923      	ldr	r3, [r4, #16]
 80127ea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80127ee:	6918      	ldr	r0, [r3, #16]
 80127f0:	f000 fb72 	bl	8012ed8 <__hi0bits>
 80127f4:	f1c0 0020 	rsb	r0, r0, #32
 80127f8:	9b08      	ldr	r3, [sp, #32]
 80127fa:	4418      	add	r0, r3
 80127fc:	f010 001f 	ands.w	r0, r0, #31
 8012800:	d077      	beq.n	80128f2 <_dtoa_r+0x8f2>
 8012802:	f1c0 0320 	rsb	r3, r0, #32
 8012806:	2b04      	cmp	r3, #4
 8012808:	dd6b      	ble.n	80128e2 <_dtoa_r+0x8e2>
 801280a:	9b08      	ldr	r3, [sp, #32]
 801280c:	f1c0 001c 	rsb	r0, r0, #28
 8012810:	4403      	add	r3, r0
 8012812:	4480      	add	r8, r0
 8012814:	4406      	add	r6, r0
 8012816:	9308      	str	r3, [sp, #32]
 8012818:	f1b8 0f00 	cmp.w	r8, #0
 801281c:	dd05      	ble.n	801282a <_dtoa_r+0x82a>
 801281e:	4649      	mov	r1, r9
 8012820:	4642      	mov	r2, r8
 8012822:	4658      	mov	r0, fp
 8012824:	f000 fcbe 	bl	80131a4 <__lshift>
 8012828:	4681      	mov	r9, r0
 801282a:	9b08      	ldr	r3, [sp, #32]
 801282c:	2b00      	cmp	r3, #0
 801282e:	dd05      	ble.n	801283c <_dtoa_r+0x83c>
 8012830:	4621      	mov	r1, r4
 8012832:	461a      	mov	r2, r3
 8012834:	4658      	mov	r0, fp
 8012836:	f000 fcb5 	bl	80131a4 <__lshift>
 801283a:	4604      	mov	r4, r0
 801283c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801283e:	2b00      	cmp	r3, #0
 8012840:	d059      	beq.n	80128f6 <_dtoa_r+0x8f6>
 8012842:	4621      	mov	r1, r4
 8012844:	4648      	mov	r0, r9
 8012846:	f000 fd19 	bl	801327c <__mcmp>
 801284a:	2800      	cmp	r0, #0
 801284c:	da53      	bge.n	80128f6 <_dtoa_r+0x8f6>
 801284e:	1e7b      	subs	r3, r7, #1
 8012850:	9304      	str	r3, [sp, #16]
 8012852:	4649      	mov	r1, r9
 8012854:	2300      	movs	r3, #0
 8012856:	220a      	movs	r2, #10
 8012858:	4658      	mov	r0, fp
 801285a:	f000 faf7 	bl	8012e4c <__multadd>
 801285e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012860:	4681      	mov	r9, r0
 8012862:	2b00      	cmp	r3, #0
 8012864:	f000 8172 	beq.w	8012b4c <_dtoa_r+0xb4c>
 8012868:	2300      	movs	r3, #0
 801286a:	4629      	mov	r1, r5
 801286c:	220a      	movs	r2, #10
 801286e:	4658      	mov	r0, fp
 8012870:	f000 faec 	bl	8012e4c <__multadd>
 8012874:	9b00      	ldr	r3, [sp, #0]
 8012876:	2b00      	cmp	r3, #0
 8012878:	4605      	mov	r5, r0
 801287a:	dc67      	bgt.n	801294c <_dtoa_r+0x94c>
 801287c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801287e:	2b02      	cmp	r3, #2
 8012880:	dc41      	bgt.n	8012906 <_dtoa_r+0x906>
 8012882:	e063      	b.n	801294c <_dtoa_r+0x94c>
 8012884:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012886:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801288a:	e746      	b.n	801271a <_dtoa_r+0x71a>
 801288c:	9b07      	ldr	r3, [sp, #28]
 801288e:	1e5c      	subs	r4, r3, #1
 8012890:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012892:	42a3      	cmp	r3, r4
 8012894:	bfbf      	itttt	lt
 8012896:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8012898:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801289a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801289c:	1ae3      	sublt	r3, r4, r3
 801289e:	bfb4      	ite	lt
 80128a0:	18d2      	addlt	r2, r2, r3
 80128a2:	1b1c      	subge	r4, r3, r4
 80128a4:	9b07      	ldr	r3, [sp, #28]
 80128a6:	bfbc      	itt	lt
 80128a8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80128aa:	2400      	movlt	r4, #0
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	bfb5      	itete	lt
 80128b0:	eba8 0603 	sublt.w	r6, r8, r3
 80128b4:	9b07      	ldrge	r3, [sp, #28]
 80128b6:	2300      	movlt	r3, #0
 80128b8:	4646      	movge	r6, r8
 80128ba:	e730      	b.n	801271e <_dtoa_r+0x71e>
 80128bc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80128be:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80128c0:	4646      	mov	r6, r8
 80128c2:	e735      	b.n	8012730 <_dtoa_r+0x730>
 80128c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80128c6:	e75c      	b.n	8012782 <_dtoa_r+0x782>
 80128c8:	2300      	movs	r3, #0
 80128ca:	e788      	b.n	80127de <_dtoa_r+0x7de>
 80128cc:	3fe00000 	.word	0x3fe00000
 80128d0:	40240000 	.word	0x40240000
 80128d4:	40140000 	.word	0x40140000
 80128d8:	9b02      	ldr	r3, [sp, #8]
 80128da:	e780      	b.n	80127de <_dtoa_r+0x7de>
 80128dc:	2300      	movs	r3, #0
 80128de:	930a      	str	r3, [sp, #40]	@ 0x28
 80128e0:	e782      	b.n	80127e8 <_dtoa_r+0x7e8>
 80128e2:	d099      	beq.n	8012818 <_dtoa_r+0x818>
 80128e4:	9a08      	ldr	r2, [sp, #32]
 80128e6:	331c      	adds	r3, #28
 80128e8:	441a      	add	r2, r3
 80128ea:	4498      	add	r8, r3
 80128ec:	441e      	add	r6, r3
 80128ee:	9208      	str	r2, [sp, #32]
 80128f0:	e792      	b.n	8012818 <_dtoa_r+0x818>
 80128f2:	4603      	mov	r3, r0
 80128f4:	e7f6      	b.n	80128e4 <_dtoa_r+0x8e4>
 80128f6:	9b07      	ldr	r3, [sp, #28]
 80128f8:	9704      	str	r7, [sp, #16]
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	dc20      	bgt.n	8012940 <_dtoa_r+0x940>
 80128fe:	9300      	str	r3, [sp, #0]
 8012900:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012902:	2b02      	cmp	r3, #2
 8012904:	dd1e      	ble.n	8012944 <_dtoa_r+0x944>
 8012906:	9b00      	ldr	r3, [sp, #0]
 8012908:	2b00      	cmp	r3, #0
 801290a:	f47f aec0 	bne.w	801268e <_dtoa_r+0x68e>
 801290e:	4621      	mov	r1, r4
 8012910:	2205      	movs	r2, #5
 8012912:	4658      	mov	r0, fp
 8012914:	f000 fa9a 	bl	8012e4c <__multadd>
 8012918:	4601      	mov	r1, r0
 801291a:	4604      	mov	r4, r0
 801291c:	4648      	mov	r0, r9
 801291e:	f000 fcad 	bl	801327c <__mcmp>
 8012922:	2800      	cmp	r0, #0
 8012924:	f77f aeb3 	ble.w	801268e <_dtoa_r+0x68e>
 8012928:	4656      	mov	r6, sl
 801292a:	2331      	movs	r3, #49	@ 0x31
 801292c:	f806 3b01 	strb.w	r3, [r6], #1
 8012930:	9b04      	ldr	r3, [sp, #16]
 8012932:	3301      	adds	r3, #1
 8012934:	9304      	str	r3, [sp, #16]
 8012936:	e6ae      	b.n	8012696 <_dtoa_r+0x696>
 8012938:	9c07      	ldr	r4, [sp, #28]
 801293a:	9704      	str	r7, [sp, #16]
 801293c:	4625      	mov	r5, r4
 801293e:	e7f3      	b.n	8012928 <_dtoa_r+0x928>
 8012940:	9b07      	ldr	r3, [sp, #28]
 8012942:	9300      	str	r3, [sp, #0]
 8012944:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012946:	2b00      	cmp	r3, #0
 8012948:	f000 8104 	beq.w	8012b54 <_dtoa_r+0xb54>
 801294c:	2e00      	cmp	r6, #0
 801294e:	dd05      	ble.n	801295c <_dtoa_r+0x95c>
 8012950:	4629      	mov	r1, r5
 8012952:	4632      	mov	r2, r6
 8012954:	4658      	mov	r0, fp
 8012956:	f000 fc25 	bl	80131a4 <__lshift>
 801295a:	4605      	mov	r5, r0
 801295c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801295e:	2b00      	cmp	r3, #0
 8012960:	d05a      	beq.n	8012a18 <_dtoa_r+0xa18>
 8012962:	6869      	ldr	r1, [r5, #4]
 8012964:	4658      	mov	r0, fp
 8012966:	f000 fa0f 	bl	8012d88 <_Balloc>
 801296a:	4606      	mov	r6, r0
 801296c:	b928      	cbnz	r0, 801297a <_dtoa_r+0x97a>
 801296e:	4b84      	ldr	r3, [pc, #528]	@ (8012b80 <_dtoa_r+0xb80>)
 8012970:	4602      	mov	r2, r0
 8012972:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012976:	f7ff bb5a 	b.w	801202e <_dtoa_r+0x2e>
 801297a:	692a      	ldr	r2, [r5, #16]
 801297c:	3202      	adds	r2, #2
 801297e:	0092      	lsls	r2, r2, #2
 8012980:	f105 010c 	add.w	r1, r5, #12
 8012984:	300c      	adds	r0, #12
 8012986:	f7ff fa86 	bl	8011e96 <memcpy>
 801298a:	2201      	movs	r2, #1
 801298c:	4631      	mov	r1, r6
 801298e:	4658      	mov	r0, fp
 8012990:	f000 fc08 	bl	80131a4 <__lshift>
 8012994:	f10a 0301 	add.w	r3, sl, #1
 8012998:	9307      	str	r3, [sp, #28]
 801299a:	9b00      	ldr	r3, [sp, #0]
 801299c:	4453      	add	r3, sl
 801299e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80129a0:	9b02      	ldr	r3, [sp, #8]
 80129a2:	f003 0301 	and.w	r3, r3, #1
 80129a6:	462f      	mov	r7, r5
 80129a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80129aa:	4605      	mov	r5, r0
 80129ac:	9b07      	ldr	r3, [sp, #28]
 80129ae:	4621      	mov	r1, r4
 80129b0:	3b01      	subs	r3, #1
 80129b2:	4648      	mov	r0, r9
 80129b4:	9300      	str	r3, [sp, #0]
 80129b6:	f7ff fa9b 	bl	8011ef0 <quorem>
 80129ba:	4639      	mov	r1, r7
 80129bc:	9002      	str	r0, [sp, #8]
 80129be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80129c2:	4648      	mov	r0, r9
 80129c4:	f000 fc5a 	bl	801327c <__mcmp>
 80129c8:	462a      	mov	r2, r5
 80129ca:	9008      	str	r0, [sp, #32]
 80129cc:	4621      	mov	r1, r4
 80129ce:	4658      	mov	r0, fp
 80129d0:	f000 fc70 	bl	80132b4 <__mdiff>
 80129d4:	68c2      	ldr	r2, [r0, #12]
 80129d6:	4606      	mov	r6, r0
 80129d8:	bb02      	cbnz	r2, 8012a1c <_dtoa_r+0xa1c>
 80129da:	4601      	mov	r1, r0
 80129dc:	4648      	mov	r0, r9
 80129de:	f000 fc4d 	bl	801327c <__mcmp>
 80129e2:	4602      	mov	r2, r0
 80129e4:	4631      	mov	r1, r6
 80129e6:	4658      	mov	r0, fp
 80129e8:	920e      	str	r2, [sp, #56]	@ 0x38
 80129ea:	f000 fa0d 	bl	8012e08 <_Bfree>
 80129ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80129f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80129f2:	9e07      	ldr	r6, [sp, #28]
 80129f4:	ea43 0102 	orr.w	r1, r3, r2
 80129f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80129fa:	4319      	orrs	r1, r3
 80129fc:	d110      	bne.n	8012a20 <_dtoa_r+0xa20>
 80129fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012a02:	d029      	beq.n	8012a58 <_dtoa_r+0xa58>
 8012a04:	9b08      	ldr	r3, [sp, #32]
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	dd02      	ble.n	8012a10 <_dtoa_r+0xa10>
 8012a0a:	9b02      	ldr	r3, [sp, #8]
 8012a0c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8012a10:	9b00      	ldr	r3, [sp, #0]
 8012a12:	f883 8000 	strb.w	r8, [r3]
 8012a16:	e63f      	b.n	8012698 <_dtoa_r+0x698>
 8012a18:	4628      	mov	r0, r5
 8012a1a:	e7bb      	b.n	8012994 <_dtoa_r+0x994>
 8012a1c:	2201      	movs	r2, #1
 8012a1e:	e7e1      	b.n	80129e4 <_dtoa_r+0x9e4>
 8012a20:	9b08      	ldr	r3, [sp, #32]
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	db04      	blt.n	8012a30 <_dtoa_r+0xa30>
 8012a26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012a28:	430b      	orrs	r3, r1
 8012a2a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012a2c:	430b      	orrs	r3, r1
 8012a2e:	d120      	bne.n	8012a72 <_dtoa_r+0xa72>
 8012a30:	2a00      	cmp	r2, #0
 8012a32:	dded      	ble.n	8012a10 <_dtoa_r+0xa10>
 8012a34:	4649      	mov	r1, r9
 8012a36:	2201      	movs	r2, #1
 8012a38:	4658      	mov	r0, fp
 8012a3a:	f000 fbb3 	bl	80131a4 <__lshift>
 8012a3e:	4621      	mov	r1, r4
 8012a40:	4681      	mov	r9, r0
 8012a42:	f000 fc1b 	bl	801327c <__mcmp>
 8012a46:	2800      	cmp	r0, #0
 8012a48:	dc03      	bgt.n	8012a52 <_dtoa_r+0xa52>
 8012a4a:	d1e1      	bne.n	8012a10 <_dtoa_r+0xa10>
 8012a4c:	f018 0f01 	tst.w	r8, #1
 8012a50:	d0de      	beq.n	8012a10 <_dtoa_r+0xa10>
 8012a52:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012a56:	d1d8      	bne.n	8012a0a <_dtoa_r+0xa0a>
 8012a58:	9a00      	ldr	r2, [sp, #0]
 8012a5a:	2339      	movs	r3, #57	@ 0x39
 8012a5c:	7013      	strb	r3, [r2, #0]
 8012a5e:	4633      	mov	r3, r6
 8012a60:	461e      	mov	r6, r3
 8012a62:	3b01      	subs	r3, #1
 8012a64:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012a68:	2a39      	cmp	r2, #57	@ 0x39
 8012a6a:	d052      	beq.n	8012b12 <_dtoa_r+0xb12>
 8012a6c:	3201      	adds	r2, #1
 8012a6e:	701a      	strb	r2, [r3, #0]
 8012a70:	e612      	b.n	8012698 <_dtoa_r+0x698>
 8012a72:	2a00      	cmp	r2, #0
 8012a74:	dd07      	ble.n	8012a86 <_dtoa_r+0xa86>
 8012a76:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012a7a:	d0ed      	beq.n	8012a58 <_dtoa_r+0xa58>
 8012a7c:	9a00      	ldr	r2, [sp, #0]
 8012a7e:	f108 0301 	add.w	r3, r8, #1
 8012a82:	7013      	strb	r3, [r2, #0]
 8012a84:	e608      	b.n	8012698 <_dtoa_r+0x698>
 8012a86:	9b07      	ldr	r3, [sp, #28]
 8012a88:	9a07      	ldr	r2, [sp, #28]
 8012a8a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8012a8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012a90:	4293      	cmp	r3, r2
 8012a92:	d028      	beq.n	8012ae6 <_dtoa_r+0xae6>
 8012a94:	4649      	mov	r1, r9
 8012a96:	2300      	movs	r3, #0
 8012a98:	220a      	movs	r2, #10
 8012a9a:	4658      	mov	r0, fp
 8012a9c:	f000 f9d6 	bl	8012e4c <__multadd>
 8012aa0:	42af      	cmp	r7, r5
 8012aa2:	4681      	mov	r9, r0
 8012aa4:	f04f 0300 	mov.w	r3, #0
 8012aa8:	f04f 020a 	mov.w	r2, #10
 8012aac:	4639      	mov	r1, r7
 8012aae:	4658      	mov	r0, fp
 8012ab0:	d107      	bne.n	8012ac2 <_dtoa_r+0xac2>
 8012ab2:	f000 f9cb 	bl	8012e4c <__multadd>
 8012ab6:	4607      	mov	r7, r0
 8012ab8:	4605      	mov	r5, r0
 8012aba:	9b07      	ldr	r3, [sp, #28]
 8012abc:	3301      	adds	r3, #1
 8012abe:	9307      	str	r3, [sp, #28]
 8012ac0:	e774      	b.n	80129ac <_dtoa_r+0x9ac>
 8012ac2:	f000 f9c3 	bl	8012e4c <__multadd>
 8012ac6:	4629      	mov	r1, r5
 8012ac8:	4607      	mov	r7, r0
 8012aca:	2300      	movs	r3, #0
 8012acc:	220a      	movs	r2, #10
 8012ace:	4658      	mov	r0, fp
 8012ad0:	f000 f9bc 	bl	8012e4c <__multadd>
 8012ad4:	4605      	mov	r5, r0
 8012ad6:	e7f0      	b.n	8012aba <_dtoa_r+0xaba>
 8012ad8:	9b00      	ldr	r3, [sp, #0]
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	bfcc      	ite	gt
 8012ade:	461e      	movgt	r6, r3
 8012ae0:	2601      	movle	r6, #1
 8012ae2:	4456      	add	r6, sl
 8012ae4:	2700      	movs	r7, #0
 8012ae6:	4649      	mov	r1, r9
 8012ae8:	2201      	movs	r2, #1
 8012aea:	4658      	mov	r0, fp
 8012aec:	f000 fb5a 	bl	80131a4 <__lshift>
 8012af0:	4621      	mov	r1, r4
 8012af2:	4681      	mov	r9, r0
 8012af4:	f000 fbc2 	bl	801327c <__mcmp>
 8012af8:	2800      	cmp	r0, #0
 8012afa:	dcb0      	bgt.n	8012a5e <_dtoa_r+0xa5e>
 8012afc:	d102      	bne.n	8012b04 <_dtoa_r+0xb04>
 8012afe:	f018 0f01 	tst.w	r8, #1
 8012b02:	d1ac      	bne.n	8012a5e <_dtoa_r+0xa5e>
 8012b04:	4633      	mov	r3, r6
 8012b06:	461e      	mov	r6, r3
 8012b08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012b0c:	2a30      	cmp	r2, #48	@ 0x30
 8012b0e:	d0fa      	beq.n	8012b06 <_dtoa_r+0xb06>
 8012b10:	e5c2      	b.n	8012698 <_dtoa_r+0x698>
 8012b12:	459a      	cmp	sl, r3
 8012b14:	d1a4      	bne.n	8012a60 <_dtoa_r+0xa60>
 8012b16:	9b04      	ldr	r3, [sp, #16]
 8012b18:	3301      	adds	r3, #1
 8012b1a:	9304      	str	r3, [sp, #16]
 8012b1c:	2331      	movs	r3, #49	@ 0x31
 8012b1e:	f88a 3000 	strb.w	r3, [sl]
 8012b22:	e5b9      	b.n	8012698 <_dtoa_r+0x698>
 8012b24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012b26:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8012b84 <_dtoa_r+0xb84>
 8012b2a:	b11b      	cbz	r3, 8012b34 <_dtoa_r+0xb34>
 8012b2c:	f10a 0308 	add.w	r3, sl, #8
 8012b30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012b32:	6013      	str	r3, [r2, #0]
 8012b34:	4650      	mov	r0, sl
 8012b36:	b019      	add	sp, #100	@ 0x64
 8012b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b3e:	2b01      	cmp	r3, #1
 8012b40:	f77f ae37 	ble.w	80127b2 <_dtoa_r+0x7b2>
 8012b44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012b46:	930a      	str	r3, [sp, #40]	@ 0x28
 8012b48:	2001      	movs	r0, #1
 8012b4a:	e655      	b.n	80127f8 <_dtoa_r+0x7f8>
 8012b4c:	9b00      	ldr	r3, [sp, #0]
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	f77f aed6 	ble.w	8012900 <_dtoa_r+0x900>
 8012b54:	4656      	mov	r6, sl
 8012b56:	4621      	mov	r1, r4
 8012b58:	4648      	mov	r0, r9
 8012b5a:	f7ff f9c9 	bl	8011ef0 <quorem>
 8012b5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012b62:	f806 8b01 	strb.w	r8, [r6], #1
 8012b66:	9b00      	ldr	r3, [sp, #0]
 8012b68:	eba6 020a 	sub.w	r2, r6, sl
 8012b6c:	4293      	cmp	r3, r2
 8012b6e:	ddb3      	ble.n	8012ad8 <_dtoa_r+0xad8>
 8012b70:	4649      	mov	r1, r9
 8012b72:	2300      	movs	r3, #0
 8012b74:	220a      	movs	r2, #10
 8012b76:	4658      	mov	r0, fp
 8012b78:	f000 f968 	bl	8012e4c <__multadd>
 8012b7c:	4681      	mov	r9, r0
 8012b7e:	e7ea      	b.n	8012b56 <_dtoa_r+0xb56>
 8012b80:	08014d69 	.word	0x08014d69
 8012b84:	08014ced 	.word	0x08014ced

08012b88 <_free_r>:
 8012b88:	b538      	push	{r3, r4, r5, lr}
 8012b8a:	4605      	mov	r5, r0
 8012b8c:	2900      	cmp	r1, #0
 8012b8e:	d041      	beq.n	8012c14 <_free_r+0x8c>
 8012b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012b94:	1f0c      	subs	r4, r1, #4
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	bfb8      	it	lt
 8012b9a:	18e4      	addlt	r4, r4, r3
 8012b9c:	f000 f8e8 	bl	8012d70 <__malloc_lock>
 8012ba0:	4a1d      	ldr	r2, [pc, #116]	@ (8012c18 <_free_r+0x90>)
 8012ba2:	6813      	ldr	r3, [r2, #0]
 8012ba4:	b933      	cbnz	r3, 8012bb4 <_free_r+0x2c>
 8012ba6:	6063      	str	r3, [r4, #4]
 8012ba8:	6014      	str	r4, [r2, #0]
 8012baa:	4628      	mov	r0, r5
 8012bac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012bb0:	f000 b8e4 	b.w	8012d7c <__malloc_unlock>
 8012bb4:	42a3      	cmp	r3, r4
 8012bb6:	d908      	bls.n	8012bca <_free_r+0x42>
 8012bb8:	6820      	ldr	r0, [r4, #0]
 8012bba:	1821      	adds	r1, r4, r0
 8012bbc:	428b      	cmp	r3, r1
 8012bbe:	bf01      	itttt	eq
 8012bc0:	6819      	ldreq	r1, [r3, #0]
 8012bc2:	685b      	ldreq	r3, [r3, #4]
 8012bc4:	1809      	addeq	r1, r1, r0
 8012bc6:	6021      	streq	r1, [r4, #0]
 8012bc8:	e7ed      	b.n	8012ba6 <_free_r+0x1e>
 8012bca:	461a      	mov	r2, r3
 8012bcc:	685b      	ldr	r3, [r3, #4]
 8012bce:	b10b      	cbz	r3, 8012bd4 <_free_r+0x4c>
 8012bd0:	42a3      	cmp	r3, r4
 8012bd2:	d9fa      	bls.n	8012bca <_free_r+0x42>
 8012bd4:	6811      	ldr	r1, [r2, #0]
 8012bd6:	1850      	adds	r0, r2, r1
 8012bd8:	42a0      	cmp	r0, r4
 8012bda:	d10b      	bne.n	8012bf4 <_free_r+0x6c>
 8012bdc:	6820      	ldr	r0, [r4, #0]
 8012bde:	4401      	add	r1, r0
 8012be0:	1850      	adds	r0, r2, r1
 8012be2:	4283      	cmp	r3, r0
 8012be4:	6011      	str	r1, [r2, #0]
 8012be6:	d1e0      	bne.n	8012baa <_free_r+0x22>
 8012be8:	6818      	ldr	r0, [r3, #0]
 8012bea:	685b      	ldr	r3, [r3, #4]
 8012bec:	6053      	str	r3, [r2, #4]
 8012bee:	4408      	add	r0, r1
 8012bf0:	6010      	str	r0, [r2, #0]
 8012bf2:	e7da      	b.n	8012baa <_free_r+0x22>
 8012bf4:	d902      	bls.n	8012bfc <_free_r+0x74>
 8012bf6:	230c      	movs	r3, #12
 8012bf8:	602b      	str	r3, [r5, #0]
 8012bfa:	e7d6      	b.n	8012baa <_free_r+0x22>
 8012bfc:	6820      	ldr	r0, [r4, #0]
 8012bfe:	1821      	adds	r1, r4, r0
 8012c00:	428b      	cmp	r3, r1
 8012c02:	bf04      	itt	eq
 8012c04:	6819      	ldreq	r1, [r3, #0]
 8012c06:	685b      	ldreq	r3, [r3, #4]
 8012c08:	6063      	str	r3, [r4, #4]
 8012c0a:	bf04      	itt	eq
 8012c0c:	1809      	addeq	r1, r1, r0
 8012c0e:	6021      	streq	r1, [r4, #0]
 8012c10:	6054      	str	r4, [r2, #4]
 8012c12:	e7ca      	b.n	8012baa <_free_r+0x22>
 8012c14:	bd38      	pop	{r3, r4, r5, pc}
 8012c16:	bf00      	nop
 8012c18:	2000ea78 	.word	0x2000ea78

08012c1c <malloc>:
 8012c1c:	4b02      	ldr	r3, [pc, #8]	@ (8012c28 <malloc+0xc>)
 8012c1e:	4601      	mov	r1, r0
 8012c20:	6818      	ldr	r0, [r3, #0]
 8012c22:	f000 b825 	b.w	8012c70 <_malloc_r>
 8012c26:	bf00      	nop
 8012c28:	200001cc 	.word	0x200001cc

08012c2c <sbrk_aligned>:
 8012c2c:	b570      	push	{r4, r5, r6, lr}
 8012c2e:	4e0f      	ldr	r6, [pc, #60]	@ (8012c6c <sbrk_aligned+0x40>)
 8012c30:	460c      	mov	r4, r1
 8012c32:	6831      	ldr	r1, [r6, #0]
 8012c34:	4605      	mov	r5, r0
 8012c36:	b911      	cbnz	r1, 8012c3e <sbrk_aligned+0x12>
 8012c38:	f000 feec 	bl	8013a14 <_sbrk_r>
 8012c3c:	6030      	str	r0, [r6, #0]
 8012c3e:	4621      	mov	r1, r4
 8012c40:	4628      	mov	r0, r5
 8012c42:	f000 fee7 	bl	8013a14 <_sbrk_r>
 8012c46:	1c43      	adds	r3, r0, #1
 8012c48:	d103      	bne.n	8012c52 <sbrk_aligned+0x26>
 8012c4a:	f04f 34ff 	mov.w	r4, #4294967295
 8012c4e:	4620      	mov	r0, r4
 8012c50:	bd70      	pop	{r4, r5, r6, pc}
 8012c52:	1cc4      	adds	r4, r0, #3
 8012c54:	f024 0403 	bic.w	r4, r4, #3
 8012c58:	42a0      	cmp	r0, r4
 8012c5a:	d0f8      	beq.n	8012c4e <sbrk_aligned+0x22>
 8012c5c:	1a21      	subs	r1, r4, r0
 8012c5e:	4628      	mov	r0, r5
 8012c60:	f000 fed8 	bl	8013a14 <_sbrk_r>
 8012c64:	3001      	adds	r0, #1
 8012c66:	d1f2      	bne.n	8012c4e <sbrk_aligned+0x22>
 8012c68:	e7ef      	b.n	8012c4a <sbrk_aligned+0x1e>
 8012c6a:	bf00      	nop
 8012c6c:	2000ea74 	.word	0x2000ea74

08012c70 <_malloc_r>:
 8012c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012c74:	1ccd      	adds	r5, r1, #3
 8012c76:	f025 0503 	bic.w	r5, r5, #3
 8012c7a:	3508      	adds	r5, #8
 8012c7c:	2d0c      	cmp	r5, #12
 8012c7e:	bf38      	it	cc
 8012c80:	250c      	movcc	r5, #12
 8012c82:	2d00      	cmp	r5, #0
 8012c84:	4606      	mov	r6, r0
 8012c86:	db01      	blt.n	8012c8c <_malloc_r+0x1c>
 8012c88:	42a9      	cmp	r1, r5
 8012c8a:	d904      	bls.n	8012c96 <_malloc_r+0x26>
 8012c8c:	230c      	movs	r3, #12
 8012c8e:	6033      	str	r3, [r6, #0]
 8012c90:	2000      	movs	r0, #0
 8012c92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012c96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012d6c <_malloc_r+0xfc>
 8012c9a:	f000 f869 	bl	8012d70 <__malloc_lock>
 8012c9e:	f8d8 3000 	ldr.w	r3, [r8]
 8012ca2:	461c      	mov	r4, r3
 8012ca4:	bb44      	cbnz	r4, 8012cf8 <_malloc_r+0x88>
 8012ca6:	4629      	mov	r1, r5
 8012ca8:	4630      	mov	r0, r6
 8012caa:	f7ff ffbf 	bl	8012c2c <sbrk_aligned>
 8012cae:	1c43      	adds	r3, r0, #1
 8012cb0:	4604      	mov	r4, r0
 8012cb2:	d158      	bne.n	8012d66 <_malloc_r+0xf6>
 8012cb4:	f8d8 4000 	ldr.w	r4, [r8]
 8012cb8:	4627      	mov	r7, r4
 8012cba:	2f00      	cmp	r7, #0
 8012cbc:	d143      	bne.n	8012d46 <_malloc_r+0xd6>
 8012cbe:	2c00      	cmp	r4, #0
 8012cc0:	d04b      	beq.n	8012d5a <_malloc_r+0xea>
 8012cc2:	6823      	ldr	r3, [r4, #0]
 8012cc4:	4639      	mov	r1, r7
 8012cc6:	4630      	mov	r0, r6
 8012cc8:	eb04 0903 	add.w	r9, r4, r3
 8012ccc:	f000 fea2 	bl	8013a14 <_sbrk_r>
 8012cd0:	4581      	cmp	r9, r0
 8012cd2:	d142      	bne.n	8012d5a <_malloc_r+0xea>
 8012cd4:	6821      	ldr	r1, [r4, #0]
 8012cd6:	1a6d      	subs	r5, r5, r1
 8012cd8:	4629      	mov	r1, r5
 8012cda:	4630      	mov	r0, r6
 8012cdc:	f7ff ffa6 	bl	8012c2c <sbrk_aligned>
 8012ce0:	3001      	adds	r0, #1
 8012ce2:	d03a      	beq.n	8012d5a <_malloc_r+0xea>
 8012ce4:	6823      	ldr	r3, [r4, #0]
 8012ce6:	442b      	add	r3, r5
 8012ce8:	6023      	str	r3, [r4, #0]
 8012cea:	f8d8 3000 	ldr.w	r3, [r8]
 8012cee:	685a      	ldr	r2, [r3, #4]
 8012cf0:	bb62      	cbnz	r2, 8012d4c <_malloc_r+0xdc>
 8012cf2:	f8c8 7000 	str.w	r7, [r8]
 8012cf6:	e00f      	b.n	8012d18 <_malloc_r+0xa8>
 8012cf8:	6822      	ldr	r2, [r4, #0]
 8012cfa:	1b52      	subs	r2, r2, r5
 8012cfc:	d420      	bmi.n	8012d40 <_malloc_r+0xd0>
 8012cfe:	2a0b      	cmp	r2, #11
 8012d00:	d917      	bls.n	8012d32 <_malloc_r+0xc2>
 8012d02:	1961      	adds	r1, r4, r5
 8012d04:	42a3      	cmp	r3, r4
 8012d06:	6025      	str	r5, [r4, #0]
 8012d08:	bf18      	it	ne
 8012d0a:	6059      	strne	r1, [r3, #4]
 8012d0c:	6863      	ldr	r3, [r4, #4]
 8012d0e:	bf08      	it	eq
 8012d10:	f8c8 1000 	streq.w	r1, [r8]
 8012d14:	5162      	str	r2, [r4, r5]
 8012d16:	604b      	str	r3, [r1, #4]
 8012d18:	4630      	mov	r0, r6
 8012d1a:	f000 f82f 	bl	8012d7c <__malloc_unlock>
 8012d1e:	f104 000b 	add.w	r0, r4, #11
 8012d22:	1d23      	adds	r3, r4, #4
 8012d24:	f020 0007 	bic.w	r0, r0, #7
 8012d28:	1ac2      	subs	r2, r0, r3
 8012d2a:	bf1c      	itt	ne
 8012d2c:	1a1b      	subne	r3, r3, r0
 8012d2e:	50a3      	strne	r3, [r4, r2]
 8012d30:	e7af      	b.n	8012c92 <_malloc_r+0x22>
 8012d32:	6862      	ldr	r2, [r4, #4]
 8012d34:	42a3      	cmp	r3, r4
 8012d36:	bf0c      	ite	eq
 8012d38:	f8c8 2000 	streq.w	r2, [r8]
 8012d3c:	605a      	strne	r2, [r3, #4]
 8012d3e:	e7eb      	b.n	8012d18 <_malloc_r+0xa8>
 8012d40:	4623      	mov	r3, r4
 8012d42:	6864      	ldr	r4, [r4, #4]
 8012d44:	e7ae      	b.n	8012ca4 <_malloc_r+0x34>
 8012d46:	463c      	mov	r4, r7
 8012d48:	687f      	ldr	r7, [r7, #4]
 8012d4a:	e7b6      	b.n	8012cba <_malloc_r+0x4a>
 8012d4c:	461a      	mov	r2, r3
 8012d4e:	685b      	ldr	r3, [r3, #4]
 8012d50:	42a3      	cmp	r3, r4
 8012d52:	d1fb      	bne.n	8012d4c <_malloc_r+0xdc>
 8012d54:	2300      	movs	r3, #0
 8012d56:	6053      	str	r3, [r2, #4]
 8012d58:	e7de      	b.n	8012d18 <_malloc_r+0xa8>
 8012d5a:	230c      	movs	r3, #12
 8012d5c:	6033      	str	r3, [r6, #0]
 8012d5e:	4630      	mov	r0, r6
 8012d60:	f000 f80c 	bl	8012d7c <__malloc_unlock>
 8012d64:	e794      	b.n	8012c90 <_malloc_r+0x20>
 8012d66:	6005      	str	r5, [r0, #0]
 8012d68:	e7d6      	b.n	8012d18 <_malloc_r+0xa8>
 8012d6a:	bf00      	nop
 8012d6c:	2000ea78 	.word	0x2000ea78

08012d70 <__malloc_lock>:
 8012d70:	4801      	ldr	r0, [pc, #4]	@ (8012d78 <__malloc_lock+0x8>)
 8012d72:	f7ff b886 	b.w	8011e82 <__retarget_lock_acquire_recursive>
 8012d76:	bf00      	nop
 8012d78:	2000ea70 	.word	0x2000ea70

08012d7c <__malloc_unlock>:
 8012d7c:	4801      	ldr	r0, [pc, #4]	@ (8012d84 <__malloc_unlock+0x8>)
 8012d7e:	f7ff b881 	b.w	8011e84 <__retarget_lock_release_recursive>
 8012d82:	bf00      	nop
 8012d84:	2000ea70 	.word	0x2000ea70

08012d88 <_Balloc>:
 8012d88:	b570      	push	{r4, r5, r6, lr}
 8012d8a:	69c6      	ldr	r6, [r0, #28]
 8012d8c:	4604      	mov	r4, r0
 8012d8e:	460d      	mov	r5, r1
 8012d90:	b976      	cbnz	r6, 8012db0 <_Balloc+0x28>
 8012d92:	2010      	movs	r0, #16
 8012d94:	f7ff ff42 	bl	8012c1c <malloc>
 8012d98:	4602      	mov	r2, r0
 8012d9a:	61e0      	str	r0, [r4, #28]
 8012d9c:	b920      	cbnz	r0, 8012da8 <_Balloc+0x20>
 8012d9e:	4b18      	ldr	r3, [pc, #96]	@ (8012e00 <_Balloc+0x78>)
 8012da0:	4818      	ldr	r0, [pc, #96]	@ (8012e04 <_Balloc+0x7c>)
 8012da2:	216b      	movs	r1, #107	@ 0x6b
 8012da4:	f7ff f886 	bl	8011eb4 <__assert_func>
 8012da8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012dac:	6006      	str	r6, [r0, #0]
 8012dae:	60c6      	str	r6, [r0, #12]
 8012db0:	69e6      	ldr	r6, [r4, #28]
 8012db2:	68f3      	ldr	r3, [r6, #12]
 8012db4:	b183      	cbz	r3, 8012dd8 <_Balloc+0x50>
 8012db6:	69e3      	ldr	r3, [r4, #28]
 8012db8:	68db      	ldr	r3, [r3, #12]
 8012dba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012dbe:	b9b8      	cbnz	r0, 8012df0 <_Balloc+0x68>
 8012dc0:	2101      	movs	r1, #1
 8012dc2:	fa01 f605 	lsl.w	r6, r1, r5
 8012dc6:	1d72      	adds	r2, r6, #5
 8012dc8:	0092      	lsls	r2, r2, #2
 8012dca:	4620      	mov	r0, r4
 8012dcc:	f000 fe39 	bl	8013a42 <_calloc_r>
 8012dd0:	b160      	cbz	r0, 8012dec <_Balloc+0x64>
 8012dd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012dd6:	e00e      	b.n	8012df6 <_Balloc+0x6e>
 8012dd8:	2221      	movs	r2, #33	@ 0x21
 8012dda:	2104      	movs	r1, #4
 8012ddc:	4620      	mov	r0, r4
 8012dde:	f000 fe30 	bl	8013a42 <_calloc_r>
 8012de2:	69e3      	ldr	r3, [r4, #28]
 8012de4:	60f0      	str	r0, [r6, #12]
 8012de6:	68db      	ldr	r3, [r3, #12]
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	d1e4      	bne.n	8012db6 <_Balloc+0x2e>
 8012dec:	2000      	movs	r0, #0
 8012dee:	bd70      	pop	{r4, r5, r6, pc}
 8012df0:	6802      	ldr	r2, [r0, #0]
 8012df2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012df6:	2300      	movs	r3, #0
 8012df8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012dfc:	e7f7      	b.n	8012dee <_Balloc+0x66>
 8012dfe:	bf00      	nop
 8012e00:	08014cfa 	.word	0x08014cfa
 8012e04:	08014d7a 	.word	0x08014d7a

08012e08 <_Bfree>:
 8012e08:	b570      	push	{r4, r5, r6, lr}
 8012e0a:	69c6      	ldr	r6, [r0, #28]
 8012e0c:	4605      	mov	r5, r0
 8012e0e:	460c      	mov	r4, r1
 8012e10:	b976      	cbnz	r6, 8012e30 <_Bfree+0x28>
 8012e12:	2010      	movs	r0, #16
 8012e14:	f7ff ff02 	bl	8012c1c <malloc>
 8012e18:	4602      	mov	r2, r0
 8012e1a:	61e8      	str	r0, [r5, #28]
 8012e1c:	b920      	cbnz	r0, 8012e28 <_Bfree+0x20>
 8012e1e:	4b09      	ldr	r3, [pc, #36]	@ (8012e44 <_Bfree+0x3c>)
 8012e20:	4809      	ldr	r0, [pc, #36]	@ (8012e48 <_Bfree+0x40>)
 8012e22:	218f      	movs	r1, #143	@ 0x8f
 8012e24:	f7ff f846 	bl	8011eb4 <__assert_func>
 8012e28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012e2c:	6006      	str	r6, [r0, #0]
 8012e2e:	60c6      	str	r6, [r0, #12]
 8012e30:	b13c      	cbz	r4, 8012e42 <_Bfree+0x3a>
 8012e32:	69eb      	ldr	r3, [r5, #28]
 8012e34:	6862      	ldr	r2, [r4, #4]
 8012e36:	68db      	ldr	r3, [r3, #12]
 8012e38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012e3c:	6021      	str	r1, [r4, #0]
 8012e3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012e42:	bd70      	pop	{r4, r5, r6, pc}
 8012e44:	08014cfa 	.word	0x08014cfa
 8012e48:	08014d7a 	.word	0x08014d7a

08012e4c <__multadd>:
 8012e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e50:	690d      	ldr	r5, [r1, #16]
 8012e52:	4607      	mov	r7, r0
 8012e54:	460c      	mov	r4, r1
 8012e56:	461e      	mov	r6, r3
 8012e58:	f101 0c14 	add.w	ip, r1, #20
 8012e5c:	2000      	movs	r0, #0
 8012e5e:	f8dc 3000 	ldr.w	r3, [ip]
 8012e62:	b299      	uxth	r1, r3
 8012e64:	fb02 6101 	mla	r1, r2, r1, r6
 8012e68:	0c1e      	lsrs	r6, r3, #16
 8012e6a:	0c0b      	lsrs	r3, r1, #16
 8012e6c:	fb02 3306 	mla	r3, r2, r6, r3
 8012e70:	b289      	uxth	r1, r1
 8012e72:	3001      	adds	r0, #1
 8012e74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012e78:	4285      	cmp	r5, r0
 8012e7a:	f84c 1b04 	str.w	r1, [ip], #4
 8012e7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012e82:	dcec      	bgt.n	8012e5e <__multadd+0x12>
 8012e84:	b30e      	cbz	r6, 8012eca <__multadd+0x7e>
 8012e86:	68a3      	ldr	r3, [r4, #8]
 8012e88:	42ab      	cmp	r3, r5
 8012e8a:	dc19      	bgt.n	8012ec0 <__multadd+0x74>
 8012e8c:	6861      	ldr	r1, [r4, #4]
 8012e8e:	4638      	mov	r0, r7
 8012e90:	3101      	adds	r1, #1
 8012e92:	f7ff ff79 	bl	8012d88 <_Balloc>
 8012e96:	4680      	mov	r8, r0
 8012e98:	b928      	cbnz	r0, 8012ea6 <__multadd+0x5a>
 8012e9a:	4602      	mov	r2, r0
 8012e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8012ed0 <__multadd+0x84>)
 8012e9e:	480d      	ldr	r0, [pc, #52]	@ (8012ed4 <__multadd+0x88>)
 8012ea0:	21ba      	movs	r1, #186	@ 0xba
 8012ea2:	f7ff f807 	bl	8011eb4 <__assert_func>
 8012ea6:	6922      	ldr	r2, [r4, #16]
 8012ea8:	3202      	adds	r2, #2
 8012eaa:	f104 010c 	add.w	r1, r4, #12
 8012eae:	0092      	lsls	r2, r2, #2
 8012eb0:	300c      	adds	r0, #12
 8012eb2:	f7fe fff0 	bl	8011e96 <memcpy>
 8012eb6:	4621      	mov	r1, r4
 8012eb8:	4638      	mov	r0, r7
 8012eba:	f7ff ffa5 	bl	8012e08 <_Bfree>
 8012ebe:	4644      	mov	r4, r8
 8012ec0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012ec4:	3501      	adds	r5, #1
 8012ec6:	615e      	str	r6, [r3, #20]
 8012ec8:	6125      	str	r5, [r4, #16]
 8012eca:	4620      	mov	r0, r4
 8012ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ed0:	08014d69 	.word	0x08014d69
 8012ed4:	08014d7a 	.word	0x08014d7a

08012ed8 <__hi0bits>:
 8012ed8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012edc:	4603      	mov	r3, r0
 8012ede:	bf36      	itet	cc
 8012ee0:	0403      	lslcc	r3, r0, #16
 8012ee2:	2000      	movcs	r0, #0
 8012ee4:	2010      	movcc	r0, #16
 8012ee6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012eea:	bf3c      	itt	cc
 8012eec:	021b      	lslcc	r3, r3, #8
 8012eee:	3008      	addcc	r0, #8
 8012ef0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012ef4:	bf3c      	itt	cc
 8012ef6:	011b      	lslcc	r3, r3, #4
 8012ef8:	3004      	addcc	r0, #4
 8012efa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012efe:	bf3c      	itt	cc
 8012f00:	009b      	lslcc	r3, r3, #2
 8012f02:	3002      	addcc	r0, #2
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	db05      	blt.n	8012f14 <__hi0bits+0x3c>
 8012f08:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012f0c:	f100 0001 	add.w	r0, r0, #1
 8012f10:	bf08      	it	eq
 8012f12:	2020      	moveq	r0, #32
 8012f14:	4770      	bx	lr

08012f16 <__lo0bits>:
 8012f16:	6803      	ldr	r3, [r0, #0]
 8012f18:	4602      	mov	r2, r0
 8012f1a:	f013 0007 	ands.w	r0, r3, #7
 8012f1e:	d00b      	beq.n	8012f38 <__lo0bits+0x22>
 8012f20:	07d9      	lsls	r1, r3, #31
 8012f22:	d421      	bmi.n	8012f68 <__lo0bits+0x52>
 8012f24:	0798      	lsls	r0, r3, #30
 8012f26:	bf49      	itett	mi
 8012f28:	085b      	lsrmi	r3, r3, #1
 8012f2a:	089b      	lsrpl	r3, r3, #2
 8012f2c:	2001      	movmi	r0, #1
 8012f2e:	6013      	strmi	r3, [r2, #0]
 8012f30:	bf5c      	itt	pl
 8012f32:	6013      	strpl	r3, [r2, #0]
 8012f34:	2002      	movpl	r0, #2
 8012f36:	4770      	bx	lr
 8012f38:	b299      	uxth	r1, r3
 8012f3a:	b909      	cbnz	r1, 8012f40 <__lo0bits+0x2a>
 8012f3c:	0c1b      	lsrs	r3, r3, #16
 8012f3e:	2010      	movs	r0, #16
 8012f40:	b2d9      	uxtb	r1, r3
 8012f42:	b909      	cbnz	r1, 8012f48 <__lo0bits+0x32>
 8012f44:	3008      	adds	r0, #8
 8012f46:	0a1b      	lsrs	r3, r3, #8
 8012f48:	0719      	lsls	r1, r3, #28
 8012f4a:	bf04      	itt	eq
 8012f4c:	091b      	lsreq	r3, r3, #4
 8012f4e:	3004      	addeq	r0, #4
 8012f50:	0799      	lsls	r1, r3, #30
 8012f52:	bf04      	itt	eq
 8012f54:	089b      	lsreq	r3, r3, #2
 8012f56:	3002      	addeq	r0, #2
 8012f58:	07d9      	lsls	r1, r3, #31
 8012f5a:	d403      	bmi.n	8012f64 <__lo0bits+0x4e>
 8012f5c:	085b      	lsrs	r3, r3, #1
 8012f5e:	f100 0001 	add.w	r0, r0, #1
 8012f62:	d003      	beq.n	8012f6c <__lo0bits+0x56>
 8012f64:	6013      	str	r3, [r2, #0]
 8012f66:	4770      	bx	lr
 8012f68:	2000      	movs	r0, #0
 8012f6a:	4770      	bx	lr
 8012f6c:	2020      	movs	r0, #32
 8012f6e:	4770      	bx	lr

08012f70 <__i2b>:
 8012f70:	b510      	push	{r4, lr}
 8012f72:	460c      	mov	r4, r1
 8012f74:	2101      	movs	r1, #1
 8012f76:	f7ff ff07 	bl	8012d88 <_Balloc>
 8012f7a:	4602      	mov	r2, r0
 8012f7c:	b928      	cbnz	r0, 8012f8a <__i2b+0x1a>
 8012f7e:	4b05      	ldr	r3, [pc, #20]	@ (8012f94 <__i2b+0x24>)
 8012f80:	4805      	ldr	r0, [pc, #20]	@ (8012f98 <__i2b+0x28>)
 8012f82:	f240 1145 	movw	r1, #325	@ 0x145
 8012f86:	f7fe ff95 	bl	8011eb4 <__assert_func>
 8012f8a:	2301      	movs	r3, #1
 8012f8c:	6144      	str	r4, [r0, #20]
 8012f8e:	6103      	str	r3, [r0, #16]
 8012f90:	bd10      	pop	{r4, pc}
 8012f92:	bf00      	nop
 8012f94:	08014d69 	.word	0x08014d69
 8012f98:	08014d7a 	.word	0x08014d7a

08012f9c <__multiply>:
 8012f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fa0:	4614      	mov	r4, r2
 8012fa2:	690a      	ldr	r2, [r1, #16]
 8012fa4:	6923      	ldr	r3, [r4, #16]
 8012fa6:	429a      	cmp	r2, r3
 8012fa8:	bfa8      	it	ge
 8012faa:	4623      	movge	r3, r4
 8012fac:	460f      	mov	r7, r1
 8012fae:	bfa4      	itt	ge
 8012fb0:	460c      	movge	r4, r1
 8012fb2:	461f      	movge	r7, r3
 8012fb4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8012fb8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8012fbc:	68a3      	ldr	r3, [r4, #8]
 8012fbe:	6861      	ldr	r1, [r4, #4]
 8012fc0:	eb0a 0609 	add.w	r6, sl, r9
 8012fc4:	42b3      	cmp	r3, r6
 8012fc6:	b085      	sub	sp, #20
 8012fc8:	bfb8      	it	lt
 8012fca:	3101      	addlt	r1, #1
 8012fcc:	f7ff fedc 	bl	8012d88 <_Balloc>
 8012fd0:	b930      	cbnz	r0, 8012fe0 <__multiply+0x44>
 8012fd2:	4602      	mov	r2, r0
 8012fd4:	4b44      	ldr	r3, [pc, #272]	@ (80130e8 <__multiply+0x14c>)
 8012fd6:	4845      	ldr	r0, [pc, #276]	@ (80130ec <__multiply+0x150>)
 8012fd8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012fdc:	f7fe ff6a 	bl	8011eb4 <__assert_func>
 8012fe0:	f100 0514 	add.w	r5, r0, #20
 8012fe4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012fe8:	462b      	mov	r3, r5
 8012fea:	2200      	movs	r2, #0
 8012fec:	4543      	cmp	r3, r8
 8012fee:	d321      	bcc.n	8013034 <__multiply+0x98>
 8012ff0:	f107 0114 	add.w	r1, r7, #20
 8012ff4:	f104 0214 	add.w	r2, r4, #20
 8012ff8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8012ffc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8013000:	9302      	str	r3, [sp, #8]
 8013002:	1b13      	subs	r3, r2, r4
 8013004:	3b15      	subs	r3, #21
 8013006:	f023 0303 	bic.w	r3, r3, #3
 801300a:	3304      	adds	r3, #4
 801300c:	f104 0715 	add.w	r7, r4, #21
 8013010:	42ba      	cmp	r2, r7
 8013012:	bf38      	it	cc
 8013014:	2304      	movcc	r3, #4
 8013016:	9301      	str	r3, [sp, #4]
 8013018:	9b02      	ldr	r3, [sp, #8]
 801301a:	9103      	str	r1, [sp, #12]
 801301c:	428b      	cmp	r3, r1
 801301e:	d80c      	bhi.n	801303a <__multiply+0x9e>
 8013020:	2e00      	cmp	r6, #0
 8013022:	dd03      	ble.n	801302c <__multiply+0x90>
 8013024:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013028:	2b00      	cmp	r3, #0
 801302a:	d05b      	beq.n	80130e4 <__multiply+0x148>
 801302c:	6106      	str	r6, [r0, #16]
 801302e:	b005      	add	sp, #20
 8013030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013034:	f843 2b04 	str.w	r2, [r3], #4
 8013038:	e7d8      	b.n	8012fec <__multiply+0x50>
 801303a:	f8b1 a000 	ldrh.w	sl, [r1]
 801303e:	f1ba 0f00 	cmp.w	sl, #0
 8013042:	d024      	beq.n	801308e <__multiply+0xf2>
 8013044:	f104 0e14 	add.w	lr, r4, #20
 8013048:	46a9      	mov	r9, r5
 801304a:	f04f 0c00 	mov.w	ip, #0
 801304e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013052:	f8d9 3000 	ldr.w	r3, [r9]
 8013056:	fa1f fb87 	uxth.w	fp, r7
 801305a:	b29b      	uxth	r3, r3
 801305c:	fb0a 330b 	mla	r3, sl, fp, r3
 8013060:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013064:	f8d9 7000 	ldr.w	r7, [r9]
 8013068:	4463      	add	r3, ip
 801306a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801306e:	fb0a c70b 	mla	r7, sl, fp, ip
 8013072:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8013076:	b29b      	uxth	r3, r3
 8013078:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801307c:	4572      	cmp	r2, lr
 801307e:	f849 3b04 	str.w	r3, [r9], #4
 8013082:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013086:	d8e2      	bhi.n	801304e <__multiply+0xb2>
 8013088:	9b01      	ldr	r3, [sp, #4]
 801308a:	f845 c003 	str.w	ip, [r5, r3]
 801308e:	9b03      	ldr	r3, [sp, #12]
 8013090:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013094:	3104      	adds	r1, #4
 8013096:	f1b9 0f00 	cmp.w	r9, #0
 801309a:	d021      	beq.n	80130e0 <__multiply+0x144>
 801309c:	682b      	ldr	r3, [r5, #0]
 801309e:	f104 0c14 	add.w	ip, r4, #20
 80130a2:	46ae      	mov	lr, r5
 80130a4:	f04f 0a00 	mov.w	sl, #0
 80130a8:	f8bc b000 	ldrh.w	fp, [ip]
 80130ac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80130b0:	fb09 770b 	mla	r7, r9, fp, r7
 80130b4:	4457      	add	r7, sl
 80130b6:	b29b      	uxth	r3, r3
 80130b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80130bc:	f84e 3b04 	str.w	r3, [lr], #4
 80130c0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80130c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80130c8:	f8be 3000 	ldrh.w	r3, [lr]
 80130cc:	fb09 330a 	mla	r3, r9, sl, r3
 80130d0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80130d4:	4562      	cmp	r2, ip
 80130d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80130da:	d8e5      	bhi.n	80130a8 <__multiply+0x10c>
 80130dc:	9f01      	ldr	r7, [sp, #4]
 80130de:	51eb      	str	r3, [r5, r7]
 80130e0:	3504      	adds	r5, #4
 80130e2:	e799      	b.n	8013018 <__multiply+0x7c>
 80130e4:	3e01      	subs	r6, #1
 80130e6:	e79b      	b.n	8013020 <__multiply+0x84>
 80130e8:	08014d69 	.word	0x08014d69
 80130ec:	08014d7a 	.word	0x08014d7a

080130f0 <__pow5mult>:
 80130f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80130f4:	4615      	mov	r5, r2
 80130f6:	f012 0203 	ands.w	r2, r2, #3
 80130fa:	4607      	mov	r7, r0
 80130fc:	460e      	mov	r6, r1
 80130fe:	d007      	beq.n	8013110 <__pow5mult+0x20>
 8013100:	4c25      	ldr	r4, [pc, #148]	@ (8013198 <__pow5mult+0xa8>)
 8013102:	3a01      	subs	r2, #1
 8013104:	2300      	movs	r3, #0
 8013106:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801310a:	f7ff fe9f 	bl	8012e4c <__multadd>
 801310e:	4606      	mov	r6, r0
 8013110:	10ad      	asrs	r5, r5, #2
 8013112:	d03d      	beq.n	8013190 <__pow5mult+0xa0>
 8013114:	69fc      	ldr	r4, [r7, #28]
 8013116:	b97c      	cbnz	r4, 8013138 <__pow5mult+0x48>
 8013118:	2010      	movs	r0, #16
 801311a:	f7ff fd7f 	bl	8012c1c <malloc>
 801311e:	4602      	mov	r2, r0
 8013120:	61f8      	str	r0, [r7, #28]
 8013122:	b928      	cbnz	r0, 8013130 <__pow5mult+0x40>
 8013124:	4b1d      	ldr	r3, [pc, #116]	@ (801319c <__pow5mult+0xac>)
 8013126:	481e      	ldr	r0, [pc, #120]	@ (80131a0 <__pow5mult+0xb0>)
 8013128:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801312c:	f7fe fec2 	bl	8011eb4 <__assert_func>
 8013130:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013134:	6004      	str	r4, [r0, #0]
 8013136:	60c4      	str	r4, [r0, #12]
 8013138:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801313c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013140:	b94c      	cbnz	r4, 8013156 <__pow5mult+0x66>
 8013142:	f240 2171 	movw	r1, #625	@ 0x271
 8013146:	4638      	mov	r0, r7
 8013148:	f7ff ff12 	bl	8012f70 <__i2b>
 801314c:	2300      	movs	r3, #0
 801314e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013152:	4604      	mov	r4, r0
 8013154:	6003      	str	r3, [r0, #0]
 8013156:	f04f 0900 	mov.w	r9, #0
 801315a:	07eb      	lsls	r3, r5, #31
 801315c:	d50a      	bpl.n	8013174 <__pow5mult+0x84>
 801315e:	4631      	mov	r1, r6
 8013160:	4622      	mov	r2, r4
 8013162:	4638      	mov	r0, r7
 8013164:	f7ff ff1a 	bl	8012f9c <__multiply>
 8013168:	4631      	mov	r1, r6
 801316a:	4680      	mov	r8, r0
 801316c:	4638      	mov	r0, r7
 801316e:	f7ff fe4b 	bl	8012e08 <_Bfree>
 8013172:	4646      	mov	r6, r8
 8013174:	106d      	asrs	r5, r5, #1
 8013176:	d00b      	beq.n	8013190 <__pow5mult+0xa0>
 8013178:	6820      	ldr	r0, [r4, #0]
 801317a:	b938      	cbnz	r0, 801318c <__pow5mult+0x9c>
 801317c:	4622      	mov	r2, r4
 801317e:	4621      	mov	r1, r4
 8013180:	4638      	mov	r0, r7
 8013182:	f7ff ff0b 	bl	8012f9c <__multiply>
 8013186:	6020      	str	r0, [r4, #0]
 8013188:	f8c0 9000 	str.w	r9, [r0]
 801318c:	4604      	mov	r4, r0
 801318e:	e7e4      	b.n	801315a <__pow5mult+0x6a>
 8013190:	4630      	mov	r0, r6
 8013192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013196:	bf00      	nop
 8013198:	08014dd4 	.word	0x08014dd4
 801319c:	08014cfa 	.word	0x08014cfa
 80131a0:	08014d7a 	.word	0x08014d7a

080131a4 <__lshift>:
 80131a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80131a8:	460c      	mov	r4, r1
 80131aa:	6849      	ldr	r1, [r1, #4]
 80131ac:	6923      	ldr	r3, [r4, #16]
 80131ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80131b2:	68a3      	ldr	r3, [r4, #8]
 80131b4:	4607      	mov	r7, r0
 80131b6:	4691      	mov	r9, r2
 80131b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80131bc:	f108 0601 	add.w	r6, r8, #1
 80131c0:	42b3      	cmp	r3, r6
 80131c2:	db0b      	blt.n	80131dc <__lshift+0x38>
 80131c4:	4638      	mov	r0, r7
 80131c6:	f7ff fddf 	bl	8012d88 <_Balloc>
 80131ca:	4605      	mov	r5, r0
 80131cc:	b948      	cbnz	r0, 80131e2 <__lshift+0x3e>
 80131ce:	4602      	mov	r2, r0
 80131d0:	4b28      	ldr	r3, [pc, #160]	@ (8013274 <__lshift+0xd0>)
 80131d2:	4829      	ldr	r0, [pc, #164]	@ (8013278 <__lshift+0xd4>)
 80131d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80131d8:	f7fe fe6c 	bl	8011eb4 <__assert_func>
 80131dc:	3101      	adds	r1, #1
 80131de:	005b      	lsls	r3, r3, #1
 80131e0:	e7ee      	b.n	80131c0 <__lshift+0x1c>
 80131e2:	2300      	movs	r3, #0
 80131e4:	f100 0114 	add.w	r1, r0, #20
 80131e8:	f100 0210 	add.w	r2, r0, #16
 80131ec:	4618      	mov	r0, r3
 80131ee:	4553      	cmp	r3, sl
 80131f0:	db33      	blt.n	801325a <__lshift+0xb6>
 80131f2:	6920      	ldr	r0, [r4, #16]
 80131f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80131f8:	f104 0314 	add.w	r3, r4, #20
 80131fc:	f019 091f 	ands.w	r9, r9, #31
 8013200:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013204:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013208:	d02b      	beq.n	8013262 <__lshift+0xbe>
 801320a:	f1c9 0e20 	rsb	lr, r9, #32
 801320e:	468a      	mov	sl, r1
 8013210:	2200      	movs	r2, #0
 8013212:	6818      	ldr	r0, [r3, #0]
 8013214:	fa00 f009 	lsl.w	r0, r0, r9
 8013218:	4310      	orrs	r0, r2
 801321a:	f84a 0b04 	str.w	r0, [sl], #4
 801321e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013222:	459c      	cmp	ip, r3
 8013224:	fa22 f20e 	lsr.w	r2, r2, lr
 8013228:	d8f3      	bhi.n	8013212 <__lshift+0x6e>
 801322a:	ebac 0304 	sub.w	r3, ip, r4
 801322e:	3b15      	subs	r3, #21
 8013230:	f023 0303 	bic.w	r3, r3, #3
 8013234:	3304      	adds	r3, #4
 8013236:	f104 0015 	add.w	r0, r4, #21
 801323a:	4584      	cmp	ip, r0
 801323c:	bf38      	it	cc
 801323e:	2304      	movcc	r3, #4
 8013240:	50ca      	str	r2, [r1, r3]
 8013242:	b10a      	cbz	r2, 8013248 <__lshift+0xa4>
 8013244:	f108 0602 	add.w	r6, r8, #2
 8013248:	3e01      	subs	r6, #1
 801324a:	4638      	mov	r0, r7
 801324c:	612e      	str	r6, [r5, #16]
 801324e:	4621      	mov	r1, r4
 8013250:	f7ff fdda 	bl	8012e08 <_Bfree>
 8013254:	4628      	mov	r0, r5
 8013256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801325a:	f842 0f04 	str.w	r0, [r2, #4]!
 801325e:	3301      	adds	r3, #1
 8013260:	e7c5      	b.n	80131ee <__lshift+0x4a>
 8013262:	3904      	subs	r1, #4
 8013264:	f853 2b04 	ldr.w	r2, [r3], #4
 8013268:	f841 2f04 	str.w	r2, [r1, #4]!
 801326c:	459c      	cmp	ip, r3
 801326e:	d8f9      	bhi.n	8013264 <__lshift+0xc0>
 8013270:	e7ea      	b.n	8013248 <__lshift+0xa4>
 8013272:	bf00      	nop
 8013274:	08014d69 	.word	0x08014d69
 8013278:	08014d7a 	.word	0x08014d7a

0801327c <__mcmp>:
 801327c:	690a      	ldr	r2, [r1, #16]
 801327e:	4603      	mov	r3, r0
 8013280:	6900      	ldr	r0, [r0, #16]
 8013282:	1a80      	subs	r0, r0, r2
 8013284:	b530      	push	{r4, r5, lr}
 8013286:	d10e      	bne.n	80132a6 <__mcmp+0x2a>
 8013288:	3314      	adds	r3, #20
 801328a:	3114      	adds	r1, #20
 801328c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013290:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013294:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013298:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801329c:	4295      	cmp	r5, r2
 801329e:	d003      	beq.n	80132a8 <__mcmp+0x2c>
 80132a0:	d205      	bcs.n	80132ae <__mcmp+0x32>
 80132a2:	f04f 30ff 	mov.w	r0, #4294967295
 80132a6:	bd30      	pop	{r4, r5, pc}
 80132a8:	42a3      	cmp	r3, r4
 80132aa:	d3f3      	bcc.n	8013294 <__mcmp+0x18>
 80132ac:	e7fb      	b.n	80132a6 <__mcmp+0x2a>
 80132ae:	2001      	movs	r0, #1
 80132b0:	e7f9      	b.n	80132a6 <__mcmp+0x2a>
	...

080132b4 <__mdiff>:
 80132b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132b8:	4689      	mov	r9, r1
 80132ba:	4606      	mov	r6, r0
 80132bc:	4611      	mov	r1, r2
 80132be:	4648      	mov	r0, r9
 80132c0:	4614      	mov	r4, r2
 80132c2:	f7ff ffdb 	bl	801327c <__mcmp>
 80132c6:	1e05      	subs	r5, r0, #0
 80132c8:	d112      	bne.n	80132f0 <__mdiff+0x3c>
 80132ca:	4629      	mov	r1, r5
 80132cc:	4630      	mov	r0, r6
 80132ce:	f7ff fd5b 	bl	8012d88 <_Balloc>
 80132d2:	4602      	mov	r2, r0
 80132d4:	b928      	cbnz	r0, 80132e2 <__mdiff+0x2e>
 80132d6:	4b3f      	ldr	r3, [pc, #252]	@ (80133d4 <__mdiff+0x120>)
 80132d8:	f240 2137 	movw	r1, #567	@ 0x237
 80132dc:	483e      	ldr	r0, [pc, #248]	@ (80133d8 <__mdiff+0x124>)
 80132de:	f7fe fde9 	bl	8011eb4 <__assert_func>
 80132e2:	2301      	movs	r3, #1
 80132e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80132e8:	4610      	mov	r0, r2
 80132ea:	b003      	add	sp, #12
 80132ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132f0:	bfbc      	itt	lt
 80132f2:	464b      	movlt	r3, r9
 80132f4:	46a1      	movlt	r9, r4
 80132f6:	4630      	mov	r0, r6
 80132f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80132fc:	bfba      	itte	lt
 80132fe:	461c      	movlt	r4, r3
 8013300:	2501      	movlt	r5, #1
 8013302:	2500      	movge	r5, #0
 8013304:	f7ff fd40 	bl	8012d88 <_Balloc>
 8013308:	4602      	mov	r2, r0
 801330a:	b918      	cbnz	r0, 8013314 <__mdiff+0x60>
 801330c:	4b31      	ldr	r3, [pc, #196]	@ (80133d4 <__mdiff+0x120>)
 801330e:	f240 2145 	movw	r1, #581	@ 0x245
 8013312:	e7e3      	b.n	80132dc <__mdiff+0x28>
 8013314:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013318:	6926      	ldr	r6, [r4, #16]
 801331a:	60c5      	str	r5, [r0, #12]
 801331c:	f109 0310 	add.w	r3, r9, #16
 8013320:	f109 0514 	add.w	r5, r9, #20
 8013324:	f104 0e14 	add.w	lr, r4, #20
 8013328:	f100 0b14 	add.w	fp, r0, #20
 801332c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013330:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013334:	9301      	str	r3, [sp, #4]
 8013336:	46d9      	mov	r9, fp
 8013338:	f04f 0c00 	mov.w	ip, #0
 801333c:	9b01      	ldr	r3, [sp, #4]
 801333e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013342:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013346:	9301      	str	r3, [sp, #4]
 8013348:	fa1f f38a 	uxth.w	r3, sl
 801334c:	4619      	mov	r1, r3
 801334e:	b283      	uxth	r3, r0
 8013350:	1acb      	subs	r3, r1, r3
 8013352:	0c00      	lsrs	r0, r0, #16
 8013354:	4463      	add	r3, ip
 8013356:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801335a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801335e:	b29b      	uxth	r3, r3
 8013360:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013364:	4576      	cmp	r6, lr
 8013366:	f849 3b04 	str.w	r3, [r9], #4
 801336a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801336e:	d8e5      	bhi.n	801333c <__mdiff+0x88>
 8013370:	1b33      	subs	r3, r6, r4
 8013372:	3b15      	subs	r3, #21
 8013374:	f023 0303 	bic.w	r3, r3, #3
 8013378:	3415      	adds	r4, #21
 801337a:	3304      	adds	r3, #4
 801337c:	42a6      	cmp	r6, r4
 801337e:	bf38      	it	cc
 8013380:	2304      	movcc	r3, #4
 8013382:	441d      	add	r5, r3
 8013384:	445b      	add	r3, fp
 8013386:	461e      	mov	r6, r3
 8013388:	462c      	mov	r4, r5
 801338a:	4544      	cmp	r4, r8
 801338c:	d30e      	bcc.n	80133ac <__mdiff+0xf8>
 801338e:	f108 0103 	add.w	r1, r8, #3
 8013392:	1b49      	subs	r1, r1, r5
 8013394:	f021 0103 	bic.w	r1, r1, #3
 8013398:	3d03      	subs	r5, #3
 801339a:	45a8      	cmp	r8, r5
 801339c:	bf38      	it	cc
 801339e:	2100      	movcc	r1, #0
 80133a0:	440b      	add	r3, r1
 80133a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80133a6:	b191      	cbz	r1, 80133ce <__mdiff+0x11a>
 80133a8:	6117      	str	r7, [r2, #16]
 80133aa:	e79d      	b.n	80132e8 <__mdiff+0x34>
 80133ac:	f854 1b04 	ldr.w	r1, [r4], #4
 80133b0:	46e6      	mov	lr, ip
 80133b2:	0c08      	lsrs	r0, r1, #16
 80133b4:	fa1c fc81 	uxtah	ip, ip, r1
 80133b8:	4471      	add	r1, lr
 80133ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80133be:	b289      	uxth	r1, r1
 80133c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80133c4:	f846 1b04 	str.w	r1, [r6], #4
 80133c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80133cc:	e7dd      	b.n	801338a <__mdiff+0xd6>
 80133ce:	3f01      	subs	r7, #1
 80133d0:	e7e7      	b.n	80133a2 <__mdiff+0xee>
 80133d2:	bf00      	nop
 80133d4:	08014d69 	.word	0x08014d69
 80133d8:	08014d7a 	.word	0x08014d7a

080133dc <__d2b>:
 80133dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80133e0:	460f      	mov	r7, r1
 80133e2:	2101      	movs	r1, #1
 80133e4:	ec59 8b10 	vmov	r8, r9, d0
 80133e8:	4616      	mov	r6, r2
 80133ea:	f7ff fccd 	bl	8012d88 <_Balloc>
 80133ee:	4604      	mov	r4, r0
 80133f0:	b930      	cbnz	r0, 8013400 <__d2b+0x24>
 80133f2:	4602      	mov	r2, r0
 80133f4:	4b23      	ldr	r3, [pc, #140]	@ (8013484 <__d2b+0xa8>)
 80133f6:	4824      	ldr	r0, [pc, #144]	@ (8013488 <__d2b+0xac>)
 80133f8:	f240 310f 	movw	r1, #783	@ 0x30f
 80133fc:	f7fe fd5a 	bl	8011eb4 <__assert_func>
 8013400:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013404:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013408:	b10d      	cbz	r5, 801340e <__d2b+0x32>
 801340a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801340e:	9301      	str	r3, [sp, #4]
 8013410:	f1b8 0300 	subs.w	r3, r8, #0
 8013414:	d023      	beq.n	801345e <__d2b+0x82>
 8013416:	4668      	mov	r0, sp
 8013418:	9300      	str	r3, [sp, #0]
 801341a:	f7ff fd7c 	bl	8012f16 <__lo0bits>
 801341e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013422:	b1d0      	cbz	r0, 801345a <__d2b+0x7e>
 8013424:	f1c0 0320 	rsb	r3, r0, #32
 8013428:	fa02 f303 	lsl.w	r3, r2, r3
 801342c:	430b      	orrs	r3, r1
 801342e:	40c2      	lsrs	r2, r0
 8013430:	6163      	str	r3, [r4, #20]
 8013432:	9201      	str	r2, [sp, #4]
 8013434:	9b01      	ldr	r3, [sp, #4]
 8013436:	61a3      	str	r3, [r4, #24]
 8013438:	2b00      	cmp	r3, #0
 801343a:	bf0c      	ite	eq
 801343c:	2201      	moveq	r2, #1
 801343e:	2202      	movne	r2, #2
 8013440:	6122      	str	r2, [r4, #16]
 8013442:	b1a5      	cbz	r5, 801346e <__d2b+0x92>
 8013444:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013448:	4405      	add	r5, r0
 801344a:	603d      	str	r5, [r7, #0]
 801344c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013450:	6030      	str	r0, [r6, #0]
 8013452:	4620      	mov	r0, r4
 8013454:	b003      	add	sp, #12
 8013456:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801345a:	6161      	str	r1, [r4, #20]
 801345c:	e7ea      	b.n	8013434 <__d2b+0x58>
 801345e:	a801      	add	r0, sp, #4
 8013460:	f7ff fd59 	bl	8012f16 <__lo0bits>
 8013464:	9b01      	ldr	r3, [sp, #4]
 8013466:	6163      	str	r3, [r4, #20]
 8013468:	3020      	adds	r0, #32
 801346a:	2201      	movs	r2, #1
 801346c:	e7e8      	b.n	8013440 <__d2b+0x64>
 801346e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013472:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013476:	6038      	str	r0, [r7, #0]
 8013478:	6918      	ldr	r0, [r3, #16]
 801347a:	f7ff fd2d 	bl	8012ed8 <__hi0bits>
 801347e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013482:	e7e5      	b.n	8013450 <__d2b+0x74>
 8013484:	08014d69 	.word	0x08014d69
 8013488:	08014d7a 	.word	0x08014d7a

0801348c <__ssputs_r>:
 801348c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013490:	688e      	ldr	r6, [r1, #8]
 8013492:	461f      	mov	r7, r3
 8013494:	42be      	cmp	r6, r7
 8013496:	680b      	ldr	r3, [r1, #0]
 8013498:	4682      	mov	sl, r0
 801349a:	460c      	mov	r4, r1
 801349c:	4690      	mov	r8, r2
 801349e:	d82d      	bhi.n	80134fc <__ssputs_r+0x70>
 80134a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80134a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80134a8:	d026      	beq.n	80134f8 <__ssputs_r+0x6c>
 80134aa:	6965      	ldr	r5, [r4, #20]
 80134ac:	6909      	ldr	r1, [r1, #16]
 80134ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80134b2:	eba3 0901 	sub.w	r9, r3, r1
 80134b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80134ba:	1c7b      	adds	r3, r7, #1
 80134bc:	444b      	add	r3, r9
 80134be:	106d      	asrs	r5, r5, #1
 80134c0:	429d      	cmp	r5, r3
 80134c2:	bf38      	it	cc
 80134c4:	461d      	movcc	r5, r3
 80134c6:	0553      	lsls	r3, r2, #21
 80134c8:	d527      	bpl.n	801351a <__ssputs_r+0x8e>
 80134ca:	4629      	mov	r1, r5
 80134cc:	f7ff fbd0 	bl	8012c70 <_malloc_r>
 80134d0:	4606      	mov	r6, r0
 80134d2:	b360      	cbz	r0, 801352e <__ssputs_r+0xa2>
 80134d4:	6921      	ldr	r1, [r4, #16]
 80134d6:	464a      	mov	r2, r9
 80134d8:	f7fe fcdd 	bl	8011e96 <memcpy>
 80134dc:	89a3      	ldrh	r3, [r4, #12]
 80134de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80134e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80134e6:	81a3      	strh	r3, [r4, #12]
 80134e8:	6126      	str	r6, [r4, #16]
 80134ea:	6165      	str	r5, [r4, #20]
 80134ec:	444e      	add	r6, r9
 80134ee:	eba5 0509 	sub.w	r5, r5, r9
 80134f2:	6026      	str	r6, [r4, #0]
 80134f4:	60a5      	str	r5, [r4, #8]
 80134f6:	463e      	mov	r6, r7
 80134f8:	42be      	cmp	r6, r7
 80134fa:	d900      	bls.n	80134fe <__ssputs_r+0x72>
 80134fc:	463e      	mov	r6, r7
 80134fe:	6820      	ldr	r0, [r4, #0]
 8013500:	4632      	mov	r2, r6
 8013502:	4641      	mov	r1, r8
 8013504:	f000 fa6c 	bl	80139e0 <memmove>
 8013508:	68a3      	ldr	r3, [r4, #8]
 801350a:	1b9b      	subs	r3, r3, r6
 801350c:	60a3      	str	r3, [r4, #8]
 801350e:	6823      	ldr	r3, [r4, #0]
 8013510:	4433      	add	r3, r6
 8013512:	6023      	str	r3, [r4, #0]
 8013514:	2000      	movs	r0, #0
 8013516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801351a:	462a      	mov	r2, r5
 801351c:	f000 fab7 	bl	8013a8e <_realloc_r>
 8013520:	4606      	mov	r6, r0
 8013522:	2800      	cmp	r0, #0
 8013524:	d1e0      	bne.n	80134e8 <__ssputs_r+0x5c>
 8013526:	6921      	ldr	r1, [r4, #16]
 8013528:	4650      	mov	r0, sl
 801352a:	f7ff fb2d 	bl	8012b88 <_free_r>
 801352e:	230c      	movs	r3, #12
 8013530:	f8ca 3000 	str.w	r3, [sl]
 8013534:	89a3      	ldrh	r3, [r4, #12]
 8013536:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801353a:	81a3      	strh	r3, [r4, #12]
 801353c:	f04f 30ff 	mov.w	r0, #4294967295
 8013540:	e7e9      	b.n	8013516 <__ssputs_r+0x8a>
	...

08013544 <_svfiprintf_r>:
 8013544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013548:	4698      	mov	r8, r3
 801354a:	898b      	ldrh	r3, [r1, #12]
 801354c:	061b      	lsls	r3, r3, #24
 801354e:	b09d      	sub	sp, #116	@ 0x74
 8013550:	4607      	mov	r7, r0
 8013552:	460d      	mov	r5, r1
 8013554:	4614      	mov	r4, r2
 8013556:	d510      	bpl.n	801357a <_svfiprintf_r+0x36>
 8013558:	690b      	ldr	r3, [r1, #16]
 801355a:	b973      	cbnz	r3, 801357a <_svfiprintf_r+0x36>
 801355c:	2140      	movs	r1, #64	@ 0x40
 801355e:	f7ff fb87 	bl	8012c70 <_malloc_r>
 8013562:	6028      	str	r0, [r5, #0]
 8013564:	6128      	str	r0, [r5, #16]
 8013566:	b930      	cbnz	r0, 8013576 <_svfiprintf_r+0x32>
 8013568:	230c      	movs	r3, #12
 801356a:	603b      	str	r3, [r7, #0]
 801356c:	f04f 30ff 	mov.w	r0, #4294967295
 8013570:	b01d      	add	sp, #116	@ 0x74
 8013572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013576:	2340      	movs	r3, #64	@ 0x40
 8013578:	616b      	str	r3, [r5, #20]
 801357a:	2300      	movs	r3, #0
 801357c:	9309      	str	r3, [sp, #36]	@ 0x24
 801357e:	2320      	movs	r3, #32
 8013580:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013584:	f8cd 800c 	str.w	r8, [sp, #12]
 8013588:	2330      	movs	r3, #48	@ 0x30
 801358a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013728 <_svfiprintf_r+0x1e4>
 801358e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013592:	f04f 0901 	mov.w	r9, #1
 8013596:	4623      	mov	r3, r4
 8013598:	469a      	mov	sl, r3
 801359a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801359e:	b10a      	cbz	r2, 80135a4 <_svfiprintf_r+0x60>
 80135a0:	2a25      	cmp	r2, #37	@ 0x25
 80135a2:	d1f9      	bne.n	8013598 <_svfiprintf_r+0x54>
 80135a4:	ebba 0b04 	subs.w	fp, sl, r4
 80135a8:	d00b      	beq.n	80135c2 <_svfiprintf_r+0x7e>
 80135aa:	465b      	mov	r3, fp
 80135ac:	4622      	mov	r2, r4
 80135ae:	4629      	mov	r1, r5
 80135b0:	4638      	mov	r0, r7
 80135b2:	f7ff ff6b 	bl	801348c <__ssputs_r>
 80135b6:	3001      	adds	r0, #1
 80135b8:	f000 80a7 	beq.w	801370a <_svfiprintf_r+0x1c6>
 80135bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80135be:	445a      	add	r2, fp
 80135c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80135c2:	f89a 3000 	ldrb.w	r3, [sl]
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	f000 809f 	beq.w	801370a <_svfiprintf_r+0x1c6>
 80135cc:	2300      	movs	r3, #0
 80135ce:	f04f 32ff 	mov.w	r2, #4294967295
 80135d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80135d6:	f10a 0a01 	add.w	sl, sl, #1
 80135da:	9304      	str	r3, [sp, #16]
 80135dc:	9307      	str	r3, [sp, #28]
 80135de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80135e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80135e4:	4654      	mov	r4, sl
 80135e6:	2205      	movs	r2, #5
 80135e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80135ec:	484e      	ldr	r0, [pc, #312]	@ (8013728 <_svfiprintf_r+0x1e4>)
 80135ee:	f7ec fdef 	bl	80001d0 <memchr>
 80135f2:	9a04      	ldr	r2, [sp, #16]
 80135f4:	b9d8      	cbnz	r0, 801362e <_svfiprintf_r+0xea>
 80135f6:	06d0      	lsls	r0, r2, #27
 80135f8:	bf44      	itt	mi
 80135fa:	2320      	movmi	r3, #32
 80135fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013600:	0711      	lsls	r1, r2, #28
 8013602:	bf44      	itt	mi
 8013604:	232b      	movmi	r3, #43	@ 0x2b
 8013606:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801360a:	f89a 3000 	ldrb.w	r3, [sl]
 801360e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013610:	d015      	beq.n	801363e <_svfiprintf_r+0xfa>
 8013612:	9a07      	ldr	r2, [sp, #28]
 8013614:	4654      	mov	r4, sl
 8013616:	2000      	movs	r0, #0
 8013618:	f04f 0c0a 	mov.w	ip, #10
 801361c:	4621      	mov	r1, r4
 801361e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013622:	3b30      	subs	r3, #48	@ 0x30
 8013624:	2b09      	cmp	r3, #9
 8013626:	d94b      	bls.n	80136c0 <_svfiprintf_r+0x17c>
 8013628:	b1b0      	cbz	r0, 8013658 <_svfiprintf_r+0x114>
 801362a:	9207      	str	r2, [sp, #28]
 801362c:	e014      	b.n	8013658 <_svfiprintf_r+0x114>
 801362e:	eba0 0308 	sub.w	r3, r0, r8
 8013632:	fa09 f303 	lsl.w	r3, r9, r3
 8013636:	4313      	orrs	r3, r2
 8013638:	9304      	str	r3, [sp, #16]
 801363a:	46a2      	mov	sl, r4
 801363c:	e7d2      	b.n	80135e4 <_svfiprintf_r+0xa0>
 801363e:	9b03      	ldr	r3, [sp, #12]
 8013640:	1d19      	adds	r1, r3, #4
 8013642:	681b      	ldr	r3, [r3, #0]
 8013644:	9103      	str	r1, [sp, #12]
 8013646:	2b00      	cmp	r3, #0
 8013648:	bfbb      	ittet	lt
 801364a:	425b      	neglt	r3, r3
 801364c:	f042 0202 	orrlt.w	r2, r2, #2
 8013650:	9307      	strge	r3, [sp, #28]
 8013652:	9307      	strlt	r3, [sp, #28]
 8013654:	bfb8      	it	lt
 8013656:	9204      	strlt	r2, [sp, #16]
 8013658:	7823      	ldrb	r3, [r4, #0]
 801365a:	2b2e      	cmp	r3, #46	@ 0x2e
 801365c:	d10a      	bne.n	8013674 <_svfiprintf_r+0x130>
 801365e:	7863      	ldrb	r3, [r4, #1]
 8013660:	2b2a      	cmp	r3, #42	@ 0x2a
 8013662:	d132      	bne.n	80136ca <_svfiprintf_r+0x186>
 8013664:	9b03      	ldr	r3, [sp, #12]
 8013666:	1d1a      	adds	r2, r3, #4
 8013668:	681b      	ldr	r3, [r3, #0]
 801366a:	9203      	str	r2, [sp, #12]
 801366c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013670:	3402      	adds	r4, #2
 8013672:	9305      	str	r3, [sp, #20]
 8013674:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013738 <_svfiprintf_r+0x1f4>
 8013678:	7821      	ldrb	r1, [r4, #0]
 801367a:	2203      	movs	r2, #3
 801367c:	4650      	mov	r0, sl
 801367e:	f7ec fda7 	bl	80001d0 <memchr>
 8013682:	b138      	cbz	r0, 8013694 <_svfiprintf_r+0x150>
 8013684:	9b04      	ldr	r3, [sp, #16]
 8013686:	eba0 000a 	sub.w	r0, r0, sl
 801368a:	2240      	movs	r2, #64	@ 0x40
 801368c:	4082      	lsls	r2, r0
 801368e:	4313      	orrs	r3, r2
 8013690:	3401      	adds	r4, #1
 8013692:	9304      	str	r3, [sp, #16]
 8013694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013698:	4824      	ldr	r0, [pc, #144]	@ (801372c <_svfiprintf_r+0x1e8>)
 801369a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801369e:	2206      	movs	r2, #6
 80136a0:	f7ec fd96 	bl	80001d0 <memchr>
 80136a4:	2800      	cmp	r0, #0
 80136a6:	d036      	beq.n	8013716 <_svfiprintf_r+0x1d2>
 80136a8:	4b21      	ldr	r3, [pc, #132]	@ (8013730 <_svfiprintf_r+0x1ec>)
 80136aa:	bb1b      	cbnz	r3, 80136f4 <_svfiprintf_r+0x1b0>
 80136ac:	9b03      	ldr	r3, [sp, #12]
 80136ae:	3307      	adds	r3, #7
 80136b0:	f023 0307 	bic.w	r3, r3, #7
 80136b4:	3308      	adds	r3, #8
 80136b6:	9303      	str	r3, [sp, #12]
 80136b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136ba:	4433      	add	r3, r6
 80136bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80136be:	e76a      	b.n	8013596 <_svfiprintf_r+0x52>
 80136c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80136c4:	460c      	mov	r4, r1
 80136c6:	2001      	movs	r0, #1
 80136c8:	e7a8      	b.n	801361c <_svfiprintf_r+0xd8>
 80136ca:	2300      	movs	r3, #0
 80136cc:	3401      	adds	r4, #1
 80136ce:	9305      	str	r3, [sp, #20]
 80136d0:	4619      	mov	r1, r3
 80136d2:	f04f 0c0a 	mov.w	ip, #10
 80136d6:	4620      	mov	r0, r4
 80136d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80136dc:	3a30      	subs	r2, #48	@ 0x30
 80136de:	2a09      	cmp	r2, #9
 80136e0:	d903      	bls.n	80136ea <_svfiprintf_r+0x1a6>
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d0c6      	beq.n	8013674 <_svfiprintf_r+0x130>
 80136e6:	9105      	str	r1, [sp, #20]
 80136e8:	e7c4      	b.n	8013674 <_svfiprintf_r+0x130>
 80136ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80136ee:	4604      	mov	r4, r0
 80136f0:	2301      	movs	r3, #1
 80136f2:	e7f0      	b.n	80136d6 <_svfiprintf_r+0x192>
 80136f4:	ab03      	add	r3, sp, #12
 80136f6:	9300      	str	r3, [sp, #0]
 80136f8:	462a      	mov	r2, r5
 80136fa:	4b0e      	ldr	r3, [pc, #56]	@ (8013734 <_svfiprintf_r+0x1f0>)
 80136fc:	a904      	add	r1, sp, #16
 80136fe:	4638      	mov	r0, r7
 8013700:	f7fd fdd8 	bl	80112b4 <_printf_float>
 8013704:	1c42      	adds	r2, r0, #1
 8013706:	4606      	mov	r6, r0
 8013708:	d1d6      	bne.n	80136b8 <_svfiprintf_r+0x174>
 801370a:	89ab      	ldrh	r3, [r5, #12]
 801370c:	065b      	lsls	r3, r3, #25
 801370e:	f53f af2d 	bmi.w	801356c <_svfiprintf_r+0x28>
 8013712:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013714:	e72c      	b.n	8013570 <_svfiprintf_r+0x2c>
 8013716:	ab03      	add	r3, sp, #12
 8013718:	9300      	str	r3, [sp, #0]
 801371a:	462a      	mov	r2, r5
 801371c:	4b05      	ldr	r3, [pc, #20]	@ (8013734 <_svfiprintf_r+0x1f0>)
 801371e:	a904      	add	r1, sp, #16
 8013720:	4638      	mov	r0, r7
 8013722:	f7fe f85f 	bl	80117e4 <_printf_i>
 8013726:	e7ed      	b.n	8013704 <_svfiprintf_r+0x1c0>
 8013728:	08014ed0 	.word	0x08014ed0
 801372c:	08014eda 	.word	0x08014eda
 8013730:	080112b5 	.word	0x080112b5
 8013734:	0801348d 	.word	0x0801348d
 8013738:	08014ed6 	.word	0x08014ed6

0801373c <__sflush_r>:
 801373c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013744:	0716      	lsls	r6, r2, #28
 8013746:	4605      	mov	r5, r0
 8013748:	460c      	mov	r4, r1
 801374a:	d454      	bmi.n	80137f6 <__sflush_r+0xba>
 801374c:	684b      	ldr	r3, [r1, #4]
 801374e:	2b00      	cmp	r3, #0
 8013750:	dc02      	bgt.n	8013758 <__sflush_r+0x1c>
 8013752:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013754:	2b00      	cmp	r3, #0
 8013756:	dd48      	ble.n	80137ea <__sflush_r+0xae>
 8013758:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801375a:	2e00      	cmp	r6, #0
 801375c:	d045      	beq.n	80137ea <__sflush_r+0xae>
 801375e:	2300      	movs	r3, #0
 8013760:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013764:	682f      	ldr	r7, [r5, #0]
 8013766:	6a21      	ldr	r1, [r4, #32]
 8013768:	602b      	str	r3, [r5, #0]
 801376a:	d030      	beq.n	80137ce <__sflush_r+0x92>
 801376c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801376e:	89a3      	ldrh	r3, [r4, #12]
 8013770:	0759      	lsls	r1, r3, #29
 8013772:	d505      	bpl.n	8013780 <__sflush_r+0x44>
 8013774:	6863      	ldr	r3, [r4, #4]
 8013776:	1ad2      	subs	r2, r2, r3
 8013778:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801377a:	b10b      	cbz	r3, 8013780 <__sflush_r+0x44>
 801377c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801377e:	1ad2      	subs	r2, r2, r3
 8013780:	2300      	movs	r3, #0
 8013782:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013784:	6a21      	ldr	r1, [r4, #32]
 8013786:	4628      	mov	r0, r5
 8013788:	47b0      	blx	r6
 801378a:	1c43      	adds	r3, r0, #1
 801378c:	89a3      	ldrh	r3, [r4, #12]
 801378e:	d106      	bne.n	801379e <__sflush_r+0x62>
 8013790:	6829      	ldr	r1, [r5, #0]
 8013792:	291d      	cmp	r1, #29
 8013794:	d82b      	bhi.n	80137ee <__sflush_r+0xb2>
 8013796:	4a2a      	ldr	r2, [pc, #168]	@ (8013840 <__sflush_r+0x104>)
 8013798:	410a      	asrs	r2, r1
 801379a:	07d6      	lsls	r6, r2, #31
 801379c:	d427      	bmi.n	80137ee <__sflush_r+0xb2>
 801379e:	2200      	movs	r2, #0
 80137a0:	6062      	str	r2, [r4, #4]
 80137a2:	04d9      	lsls	r1, r3, #19
 80137a4:	6922      	ldr	r2, [r4, #16]
 80137a6:	6022      	str	r2, [r4, #0]
 80137a8:	d504      	bpl.n	80137b4 <__sflush_r+0x78>
 80137aa:	1c42      	adds	r2, r0, #1
 80137ac:	d101      	bne.n	80137b2 <__sflush_r+0x76>
 80137ae:	682b      	ldr	r3, [r5, #0]
 80137b0:	b903      	cbnz	r3, 80137b4 <__sflush_r+0x78>
 80137b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80137b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80137b6:	602f      	str	r7, [r5, #0]
 80137b8:	b1b9      	cbz	r1, 80137ea <__sflush_r+0xae>
 80137ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80137be:	4299      	cmp	r1, r3
 80137c0:	d002      	beq.n	80137c8 <__sflush_r+0x8c>
 80137c2:	4628      	mov	r0, r5
 80137c4:	f7ff f9e0 	bl	8012b88 <_free_r>
 80137c8:	2300      	movs	r3, #0
 80137ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80137cc:	e00d      	b.n	80137ea <__sflush_r+0xae>
 80137ce:	2301      	movs	r3, #1
 80137d0:	4628      	mov	r0, r5
 80137d2:	47b0      	blx	r6
 80137d4:	4602      	mov	r2, r0
 80137d6:	1c50      	adds	r0, r2, #1
 80137d8:	d1c9      	bne.n	801376e <__sflush_r+0x32>
 80137da:	682b      	ldr	r3, [r5, #0]
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d0c6      	beq.n	801376e <__sflush_r+0x32>
 80137e0:	2b1d      	cmp	r3, #29
 80137e2:	d001      	beq.n	80137e8 <__sflush_r+0xac>
 80137e4:	2b16      	cmp	r3, #22
 80137e6:	d11e      	bne.n	8013826 <__sflush_r+0xea>
 80137e8:	602f      	str	r7, [r5, #0]
 80137ea:	2000      	movs	r0, #0
 80137ec:	e022      	b.n	8013834 <__sflush_r+0xf8>
 80137ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80137f2:	b21b      	sxth	r3, r3
 80137f4:	e01b      	b.n	801382e <__sflush_r+0xf2>
 80137f6:	690f      	ldr	r7, [r1, #16]
 80137f8:	2f00      	cmp	r7, #0
 80137fa:	d0f6      	beq.n	80137ea <__sflush_r+0xae>
 80137fc:	0793      	lsls	r3, r2, #30
 80137fe:	680e      	ldr	r6, [r1, #0]
 8013800:	bf08      	it	eq
 8013802:	694b      	ldreq	r3, [r1, #20]
 8013804:	600f      	str	r7, [r1, #0]
 8013806:	bf18      	it	ne
 8013808:	2300      	movne	r3, #0
 801380a:	eba6 0807 	sub.w	r8, r6, r7
 801380e:	608b      	str	r3, [r1, #8]
 8013810:	f1b8 0f00 	cmp.w	r8, #0
 8013814:	dde9      	ble.n	80137ea <__sflush_r+0xae>
 8013816:	6a21      	ldr	r1, [r4, #32]
 8013818:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801381a:	4643      	mov	r3, r8
 801381c:	463a      	mov	r2, r7
 801381e:	4628      	mov	r0, r5
 8013820:	47b0      	blx	r6
 8013822:	2800      	cmp	r0, #0
 8013824:	dc08      	bgt.n	8013838 <__sflush_r+0xfc>
 8013826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801382a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801382e:	81a3      	strh	r3, [r4, #12]
 8013830:	f04f 30ff 	mov.w	r0, #4294967295
 8013834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013838:	4407      	add	r7, r0
 801383a:	eba8 0800 	sub.w	r8, r8, r0
 801383e:	e7e7      	b.n	8013810 <__sflush_r+0xd4>
 8013840:	dfbffffe 	.word	0xdfbffffe

08013844 <_fflush_r>:
 8013844:	b538      	push	{r3, r4, r5, lr}
 8013846:	690b      	ldr	r3, [r1, #16]
 8013848:	4605      	mov	r5, r0
 801384a:	460c      	mov	r4, r1
 801384c:	b913      	cbnz	r3, 8013854 <_fflush_r+0x10>
 801384e:	2500      	movs	r5, #0
 8013850:	4628      	mov	r0, r5
 8013852:	bd38      	pop	{r3, r4, r5, pc}
 8013854:	b118      	cbz	r0, 801385e <_fflush_r+0x1a>
 8013856:	6a03      	ldr	r3, [r0, #32]
 8013858:	b90b      	cbnz	r3, 801385e <_fflush_r+0x1a>
 801385a:	f7fe f96f 	bl	8011b3c <__sinit>
 801385e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013862:	2b00      	cmp	r3, #0
 8013864:	d0f3      	beq.n	801384e <_fflush_r+0xa>
 8013866:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013868:	07d0      	lsls	r0, r2, #31
 801386a:	d404      	bmi.n	8013876 <_fflush_r+0x32>
 801386c:	0599      	lsls	r1, r3, #22
 801386e:	d402      	bmi.n	8013876 <_fflush_r+0x32>
 8013870:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013872:	f7fe fb06 	bl	8011e82 <__retarget_lock_acquire_recursive>
 8013876:	4628      	mov	r0, r5
 8013878:	4621      	mov	r1, r4
 801387a:	f7ff ff5f 	bl	801373c <__sflush_r>
 801387e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013880:	07da      	lsls	r2, r3, #31
 8013882:	4605      	mov	r5, r0
 8013884:	d4e4      	bmi.n	8013850 <_fflush_r+0xc>
 8013886:	89a3      	ldrh	r3, [r4, #12]
 8013888:	059b      	lsls	r3, r3, #22
 801388a:	d4e1      	bmi.n	8013850 <_fflush_r+0xc>
 801388c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801388e:	f7fe faf9 	bl	8011e84 <__retarget_lock_release_recursive>
 8013892:	e7dd      	b.n	8013850 <_fflush_r+0xc>

08013894 <fiprintf>:
 8013894:	b40e      	push	{r1, r2, r3}
 8013896:	b503      	push	{r0, r1, lr}
 8013898:	4601      	mov	r1, r0
 801389a:	ab03      	add	r3, sp, #12
 801389c:	4805      	ldr	r0, [pc, #20]	@ (80138b4 <fiprintf+0x20>)
 801389e:	f853 2b04 	ldr.w	r2, [r3], #4
 80138a2:	6800      	ldr	r0, [r0, #0]
 80138a4:	9301      	str	r3, [sp, #4]
 80138a6:	f000 f957 	bl	8013b58 <_vfiprintf_r>
 80138aa:	b002      	add	sp, #8
 80138ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80138b0:	b003      	add	sp, #12
 80138b2:	4770      	bx	lr
 80138b4:	200001cc 	.word	0x200001cc

080138b8 <__swbuf_r>:
 80138b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138ba:	460e      	mov	r6, r1
 80138bc:	4614      	mov	r4, r2
 80138be:	4605      	mov	r5, r0
 80138c0:	b118      	cbz	r0, 80138ca <__swbuf_r+0x12>
 80138c2:	6a03      	ldr	r3, [r0, #32]
 80138c4:	b90b      	cbnz	r3, 80138ca <__swbuf_r+0x12>
 80138c6:	f7fe f939 	bl	8011b3c <__sinit>
 80138ca:	69a3      	ldr	r3, [r4, #24]
 80138cc:	60a3      	str	r3, [r4, #8]
 80138ce:	89a3      	ldrh	r3, [r4, #12]
 80138d0:	071a      	lsls	r2, r3, #28
 80138d2:	d501      	bpl.n	80138d8 <__swbuf_r+0x20>
 80138d4:	6923      	ldr	r3, [r4, #16]
 80138d6:	b943      	cbnz	r3, 80138ea <__swbuf_r+0x32>
 80138d8:	4621      	mov	r1, r4
 80138da:	4628      	mov	r0, r5
 80138dc:	f000 f82a 	bl	8013934 <__swsetup_r>
 80138e0:	b118      	cbz	r0, 80138ea <__swbuf_r+0x32>
 80138e2:	f04f 37ff 	mov.w	r7, #4294967295
 80138e6:	4638      	mov	r0, r7
 80138e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80138ea:	6823      	ldr	r3, [r4, #0]
 80138ec:	6922      	ldr	r2, [r4, #16]
 80138ee:	1a98      	subs	r0, r3, r2
 80138f0:	6963      	ldr	r3, [r4, #20]
 80138f2:	b2f6      	uxtb	r6, r6
 80138f4:	4283      	cmp	r3, r0
 80138f6:	4637      	mov	r7, r6
 80138f8:	dc05      	bgt.n	8013906 <__swbuf_r+0x4e>
 80138fa:	4621      	mov	r1, r4
 80138fc:	4628      	mov	r0, r5
 80138fe:	f7ff ffa1 	bl	8013844 <_fflush_r>
 8013902:	2800      	cmp	r0, #0
 8013904:	d1ed      	bne.n	80138e2 <__swbuf_r+0x2a>
 8013906:	68a3      	ldr	r3, [r4, #8]
 8013908:	3b01      	subs	r3, #1
 801390a:	60a3      	str	r3, [r4, #8]
 801390c:	6823      	ldr	r3, [r4, #0]
 801390e:	1c5a      	adds	r2, r3, #1
 8013910:	6022      	str	r2, [r4, #0]
 8013912:	701e      	strb	r6, [r3, #0]
 8013914:	6962      	ldr	r2, [r4, #20]
 8013916:	1c43      	adds	r3, r0, #1
 8013918:	429a      	cmp	r2, r3
 801391a:	d004      	beq.n	8013926 <__swbuf_r+0x6e>
 801391c:	89a3      	ldrh	r3, [r4, #12]
 801391e:	07db      	lsls	r3, r3, #31
 8013920:	d5e1      	bpl.n	80138e6 <__swbuf_r+0x2e>
 8013922:	2e0a      	cmp	r6, #10
 8013924:	d1df      	bne.n	80138e6 <__swbuf_r+0x2e>
 8013926:	4621      	mov	r1, r4
 8013928:	4628      	mov	r0, r5
 801392a:	f7ff ff8b 	bl	8013844 <_fflush_r>
 801392e:	2800      	cmp	r0, #0
 8013930:	d0d9      	beq.n	80138e6 <__swbuf_r+0x2e>
 8013932:	e7d6      	b.n	80138e2 <__swbuf_r+0x2a>

08013934 <__swsetup_r>:
 8013934:	b538      	push	{r3, r4, r5, lr}
 8013936:	4b29      	ldr	r3, [pc, #164]	@ (80139dc <__swsetup_r+0xa8>)
 8013938:	4605      	mov	r5, r0
 801393a:	6818      	ldr	r0, [r3, #0]
 801393c:	460c      	mov	r4, r1
 801393e:	b118      	cbz	r0, 8013948 <__swsetup_r+0x14>
 8013940:	6a03      	ldr	r3, [r0, #32]
 8013942:	b90b      	cbnz	r3, 8013948 <__swsetup_r+0x14>
 8013944:	f7fe f8fa 	bl	8011b3c <__sinit>
 8013948:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801394c:	0719      	lsls	r1, r3, #28
 801394e:	d422      	bmi.n	8013996 <__swsetup_r+0x62>
 8013950:	06da      	lsls	r2, r3, #27
 8013952:	d407      	bmi.n	8013964 <__swsetup_r+0x30>
 8013954:	2209      	movs	r2, #9
 8013956:	602a      	str	r2, [r5, #0]
 8013958:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801395c:	81a3      	strh	r3, [r4, #12]
 801395e:	f04f 30ff 	mov.w	r0, #4294967295
 8013962:	e033      	b.n	80139cc <__swsetup_r+0x98>
 8013964:	0758      	lsls	r0, r3, #29
 8013966:	d512      	bpl.n	801398e <__swsetup_r+0x5a>
 8013968:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801396a:	b141      	cbz	r1, 801397e <__swsetup_r+0x4a>
 801396c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013970:	4299      	cmp	r1, r3
 8013972:	d002      	beq.n	801397a <__swsetup_r+0x46>
 8013974:	4628      	mov	r0, r5
 8013976:	f7ff f907 	bl	8012b88 <_free_r>
 801397a:	2300      	movs	r3, #0
 801397c:	6363      	str	r3, [r4, #52]	@ 0x34
 801397e:	89a3      	ldrh	r3, [r4, #12]
 8013980:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013984:	81a3      	strh	r3, [r4, #12]
 8013986:	2300      	movs	r3, #0
 8013988:	6063      	str	r3, [r4, #4]
 801398a:	6923      	ldr	r3, [r4, #16]
 801398c:	6023      	str	r3, [r4, #0]
 801398e:	89a3      	ldrh	r3, [r4, #12]
 8013990:	f043 0308 	orr.w	r3, r3, #8
 8013994:	81a3      	strh	r3, [r4, #12]
 8013996:	6923      	ldr	r3, [r4, #16]
 8013998:	b94b      	cbnz	r3, 80139ae <__swsetup_r+0x7a>
 801399a:	89a3      	ldrh	r3, [r4, #12]
 801399c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80139a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80139a4:	d003      	beq.n	80139ae <__swsetup_r+0x7a>
 80139a6:	4621      	mov	r1, r4
 80139a8:	4628      	mov	r0, r5
 80139aa:	f000 fa13 	bl	8013dd4 <__smakebuf_r>
 80139ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80139b2:	f013 0201 	ands.w	r2, r3, #1
 80139b6:	d00a      	beq.n	80139ce <__swsetup_r+0x9a>
 80139b8:	2200      	movs	r2, #0
 80139ba:	60a2      	str	r2, [r4, #8]
 80139bc:	6962      	ldr	r2, [r4, #20]
 80139be:	4252      	negs	r2, r2
 80139c0:	61a2      	str	r2, [r4, #24]
 80139c2:	6922      	ldr	r2, [r4, #16]
 80139c4:	b942      	cbnz	r2, 80139d8 <__swsetup_r+0xa4>
 80139c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80139ca:	d1c5      	bne.n	8013958 <__swsetup_r+0x24>
 80139cc:	bd38      	pop	{r3, r4, r5, pc}
 80139ce:	0799      	lsls	r1, r3, #30
 80139d0:	bf58      	it	pl
 80139d2:	6962      	ldrpl	r2, [r4, #20]
 80139d4:	60a2      	str	r2, [r4, #8]
 80139d6:	e7f4      	b.n	80139c2 <__swsetup_r+0x8e>
 80139d8:	2000      	movs	r0, #0
 80139da:	e7f7      	b.n	80139cc <__swsetup_r+0x98>
 80139dc:	200001cc 	.word	0x200001cc

080139e0 <memmove>:
 80139e0:	4288      	cmp	r0, r1
 80139e2:	b510      	push	{r4, lr}
 80139e4:	eb01 0402 	add.w	r4, r1, r2
 80139e8:	d902      	bls.n	80139f0 <memmove+0x10>
 80139ea:	4284      	cmp	r4, r0
 80139ec:	4623      	mov	r3, r4
 80139ee:	d807      	bhi.n	8013a00 <memmove+0x20>
 80139f0:	1e43      	subs	r3, r0, #1
 80139f2:	42a1      	cmp	r1, r4
 80139f4:	d008      	beq.n	8013a08 <memmove+0x28>
 80139f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80139fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80139fe:	e7f8      	b.n	80139f2 <memmove+0x12>
 8013a00:	4402      	add	r2, r0
 8013a02:	4601      	mov	r1, r0
 8013a04:	428a      	cmp	r2, r1
 8013a06:	d100      	bne.n	8013a0a <memmove+0x2a>
 8013a08:	bd10      	pop	{r4, pc}
 8013a0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013a0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013a12:	e7f7      	b.n	8013a04 <memmove+0x24>

08013a14 <_sbrk_r>:
 8013a14:	b538      	push	{r3, r4, r5, lr}
 8013a16:	4d06      	ldr	r5, [pc, #24]	@ (8013a30 <_sbrk_r+0x1c>)
 8013a18:	2300      	movs	r3, #0
 8013a1a:	4604      	mov	r4, r0
 8013a1c:	4608      	mov	r0, r1
 8013a1e:	602b      	str	r3, [r5, #0]
 8013a20:	f7f4 fca4 	bl	800836c <_sbrk>
 8013a24:	1c43      	adds	r3, r0, #1
 8013a26:	d102      	bne.n	8013a2e <_sbrk_r+0x1a>
 8013a28:	682b      	ldr	r3, [r5, #0]
 8013a2a:	b103      	cbz	r3, 8013a2e <_sbrk_r+0x1a>
 8013a2c:	6023      	str	r3, [r4, #0]
 8013a2e:	bd38      	pop	{r3, r4, r5, pc}
 8013a30:	2000ea6c 	.word	0x2000ea6c

08013a34 <abort>:
 8013a34:	b508      	push	{r3, lr}
 8013a36:	2006      	movs	r0, #6
 8013a38:	f000 fa30 	bl	8013e9c <raise>
 8013a3c:	2001      	movs	r0, #1
 8013a3e:	f7f4 fc1d 	bl	800827c <_exit>

08013a42 <_calloc_r>:
 8013a42:	b570      	push	{r4, r5, r6, lr}
 8013a44:	fba1 5402 	umull	r5, r4, r1, r2
 8013a48:	b93c      	cbnz	r4, 8013a5a <_calloc_r+0x18>
 8013a4a:	4629      	mov	r1, r5
 8013a4c:	f7ff f910 	bl	8012c70 <_malloc_r>
 8013a50:	4606      	mov	r6, r0
 8013a52:	b928      	cbnz	r0, 8013a60 <_calloc_r+0x1e>
 8013a54:	2600      	movs	r6, #0
 8013a56:	4630      	mov	r0, r6
 8013a58:	bd70      	pop	{r4, r5, r6, pc}
 8013a5a:	220c      	movs	r2, #12
 8013a5c:	6002      	str	r2, [r0, #0]
 8013a5e:	e7f9      	b.n	8013a54 <_calloc_r+0x12>
 8013a60:	462a      	mov	r2, r5
 8013a62:	4621      	mov	r1, r4
 8013a64:	f7fe f903 	bl	8011c6e <memset>
 8013a68:	e7f5      	b.n	8013a56 <_calloc_r+0x14>

08013a6a <__ascii_mbtowc>:
 8013a6a:	b082      	sub	sp, #8
 8013a6c:	b901      	cbnz	r1, 8013a70 <__ascii_mbtowc+0x6>
 8013a6e:	a901      	add	r1, sp, #4
 8013a70:	b142      	cbz	r2, 8013a84 <__ascii_mbtowc+0x1a>
 8013a72:	b14b      	cbz	r3, 8013a88 <__ascii_mbtowc+0x1e>
 8013a74:	7813      	ldrb	r3, [r2, #0]
 8013a76:	600b      	str	r3, [r1, #0]
 8013a78:	7812      	ldrb	r2, [r2, #0]
 8013a7a:	1e10      	subs	r0, r2, #0
 8013a7c:	bf18      	it	ne
 8013a7e:	2001      	movne	r0, #1
 8013a80:	b002      	add	sp, #8
 8013a82:	4770      	bx	lr
 8013a84:	4610      	mov	r0, r2
 8013a86:	e7fb      	b.n	8013a80 <__ascii_mbtowc+0x16>
 8013a88:	f06f 0001 	mvn.w	r0, #1
 8013a8c:	e7f8      	b.n	8013a80 <__ascii_mbtowc+0x16>

08013a8e <_realloc_r>:
 8013a8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a92:	4680      	mov	r8, r0
 8013a94:	4615      	mov	r5, r2
 8013a96:	460c      	mov	r4, r1
 8013a98:	b921      	cbnz	r1, 8013aa4 <_realloc_r+0x16>
 8013a9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013a9e:	4611      	mov	r1, r2
 8013aa0:	f7ff b8e6 	b.w	8012c70 <_malloc_r>
 8013aa4:	b92a      	cbnz	r2, 8013ab2 <_realloc_r+0x24>
 8013aa6:	f7ff f86f 	bl	8012b88 <_free_r>
 8013aaa:	2400      	movs	r4, #0
 8013aac:	4620      	mov	r0, r4
 8013aae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ab2:	f000 fa31 	bl	8013f18 <_malloc_usable_size_r>
 8013ab6:	4285      	cmp	r5, r0
 8013ab8:	4606      	mov	r6, r0
 8013aba:	d802      	bhi.n	8013ac2 <_realloc_r+0x34>
 8013abc:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8013ac0:	d8f4      	bhi.n	8013aac <_realloc_r+0x1e>
 8013ac2:	4629      	mov	r1, r5
 8013ac4:	4640      	mov	r0, r8
 8013ac6:	f7ff f8d3 	bl	8012c70 <_malloc_r>
 8013aca:	4607      	mov	r7, r0
 8013acc:	2800      	cmp	r0, #0
 8013ace:	d0ec      	beq.n	8013aaa <_realloc_r+0x1c>
 8013ad0:	42b5      	cmp	r5, r6
 8013ad2:	462a      	mov	r2, r5
 8013ad4:	4621      	mov	r1, r4
 8013ad6:	bf28      	it	cs
 8013ad8:	4632      	movcs	r2, r6
 8013ada:	f7fe f9dc 	bl	8011e96 <memcpy>
 8013ade:	4621      	mov	r1, r4
 8013ae0:	4640      	mov	r0, r8
 8013ae2:	f7ff f851 	bl	8012b88 <_free_r>
 8013ae6:	463c      	mov	r4, r7
 8013ae8:	e7e0      	b.n	8013aac <_realloc_r+0x1e>

08013aea <__ascii_wctomb>:
 8013aea:	4603      	mov	r3, r0
 8013aec:	4608      	mov	r0, r1
 8013aee:	b141      	cbz	r1, 8013b02 <__ascii_wctomb+0x18>
 8013af0:	2aff      	cmp	r2, #255	@ 0xff
 8013af2:	d904      	bls.n	8013afe <__ascii_wctomb+0x14>
 8013af4:	228a      	movs	r2, #138	@ 0x8a
 8013af6:	601a      	str	r2, [r3, #0]
 8013af8:	f04f 30ff 	mov.w	r0, #4294967295
 8013afc:	4770      	bx	lr
 8013afe:	700a      	strb	r2, [r1, #0]
 8013b00:	2001      	movs	r0, #1
 8013b02:	4770      	bx	lr

08013b04 <__sfputc_r>:
 8013b04:	6893      	ldr	r3, [r2, #8]
 8013b06:	3b01      	subs	r3, #1
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	b410      	push	{r4}
 8013b0c:	6093      	str	r3, [r2, #8]
 8013b0e:	da08      	bge.n	8013b22 <__sfputc_r+0x1e>
 8013b10:	6994      	ldr	r4, [r2, #24]
 8013b12:	42a3      	cmp	r3, r4
 8013b14:	db01      	blt.n	8013b1a <__sfputc_r+0x16>
 8013b16:	290a      	cmp	r1, #10
 8013b18:	d103      	bne.n	8013b22 <__sfputc_r+0x1e>
 8013b1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b1e:	f7ff becb 	b.w	80138b8 <__swbuf_r>
 8013b22:	6813      	ldr	r3, [r2, #0]
 8013b24:	1c58      	adds	r0, r3, #1
 8013b26:	6010      	str	r0, [r2, #0]
 8013b28:	7019      	strb	r1, [r3, #0]
 8013b2a:	4608      	mov	r0, r1
 8013b2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b30:	4770      	bx	lr

08013b32 <__sfputs_r>:
 8013b32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b34:	4606      	mov	r6, r0
 8013b36:	460f      	mov	r7, r1
 8013b38:	4614      	mov	r4, r2
 8013b3a:	18d5      	adds	r5, r2, r3
 8013b3c:	42ac      	cmp	r4, r5
 8013b3e:	d101      	bne.n	8013b44 <__sfputs_r+0x12>
 8013b40:	2000      	movs	r0, #0
 8013b42:	e007      	b.n	8013b54 <__sfputs_r+0x22>
 8013b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b48:	463a      	mov	r2, r7
 8013b4a:	4630      	mov	r0, r6
 8013b4c:	f7ff ffda 	bl	8013b04 <__sfputc_r>
 8013b50:	1c43      	adds	r3, r0, #1
 8013b52:	d1f3      	bne.n	8013b3c <__sfputs_r+0xa>
 8013b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013b58 <_vfiprintf_r>:
 8013b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b5c:	460d      	mov	r5, r1
 8013b5e:	b09d      	sub	sp, #116	@ 0x74
 8013b60:	4614      	mov	r4, r2
 8013b62:	4698      	mov	r8, r3
 8013b64:	4606      	mov	r6, r0
 8013b66:	b118      	cbz	r0, 8013b70 <_vfiprintf_r+0x18>
 8013b68:	6a03      	ldr	r3, [r0, #32]
 8013b6a:	b90b      	cbnz	r3, 8013b70 <_vfiprintf_r+0x18>
 8013b6c:	f7fd ffe6 	bl	8011b3c <__sinit>
 8013b70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013b72:	07d9      	lsls	r1, r3, #31
 8013b74:	d405      	bmi.n	8013b82 <_vfiprintf_r+0x2a>
 8013b76:	89ab      	ldrh	r3, [r5, #12]
 8013b78:	059a      	lsls	r2, r3, #22
 8013b7a:	d402      	bmi.n	8013b82 <_vfiprintf_r+0x2a>
 8013b7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013b7e:	f7fe f980 	bl	8011e82 <__retarget_lock_acquire_recursive>
 8013b82:	89ab      	ldrh	r3, [r5, #12]
 8013b84:	071b      	lsls	r3, r3, #28
 8013b86:	d501      	bpl.n	8013b8c <_vfiprintf_r+0x34>
 8013b88:	692b      	ldr	r3, [r5, #16]
 8013b8a:	b99b      	cbnz	r3, 8013bb4 <_vfiprintf_r+0x5c>
 8013b8c:	4629      	mov	r1, r5
 8013b8e:	4630      	mov	r0, r6
 8013b90:	f7ff fed0 	bl	8013934 <__swsetup_r>
 8013b94:	b170      	cbz	r0, 8013bb4 <_vfiprintf_r+0x5c>
 8013b96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013b98:	07dc      	lsls	r4, r3, #31
 8013b9a:	d504      	bpl.n	8013ba6 <_vfiprintf_r+0x4e>
 8013b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8013ba0:	b01d      	add	sp, #116	@ 0x74
 8013ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ba6:	89ab      	ldrh	r3, [r5, #12]
 8013ba8:	0598      	lsls	r0, r3, #22
 8013baa:	d4f7      	bmi.n	8013b9c <_vfiprintf_r+0x44>
 8013bac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013bae:	f7fe f969 	bl	8011e84 <__retarget_lock_release_recursive>
 8013bb2:	e7f3      	b.n	8013b9c <_vfiprintf_r+0x44>
 8013bb4:	2300      	movs	r3, #0
 8013bb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8013bb8:	2320      	movs	r3, #32
 8013bba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013bbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8013bc2:	2330      	movs	r3, #48	@ 0x30
 8013bc4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013d74 <_vfiprintf_r+0x21c>
 8013bc8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013bcc:	f04f 0901 	mov.w	r9, #1
 8013bd0:	4623      	mov	r3, r4
 8013bd2:	469a      	mov	sl, r3
 8013bd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013bd8:	b10a      	cbz	r2, 8013bde <_vfiprintf_r+0x86>
 8013bda:	2a25      	cmp	r2, #37	@ 0x25
 8013bdc:	d1f9      	bne.n	8013bd2 <_vfiprintf_r+0x7a>
 8013bde:	ebba 0b04 	subs.w	fp, sl, r4
 8013be2:	d00b      	beq.n	8013bfc <_vfiprintf_r+0xa4>
 8013be4:	465b      	mov	r3, fp
 8013be6:	4622      	mov	r2, r4
 8013be8:	4629      	mov	r1, r5
 8013bea:	4630      	mov	r0, r6
 8013bec:	f7ff ffa1 	bl	8013b32 <__sfputs_r>
 8013bf0:	3001      	adds	r0, #1
 8013bf2:	f000 80a7 	beq.w	8013d44 <_vfiprintf_r+0x1ec>
 8013bf6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013bf8:	445a      	add	r2, fp
 8013bfa:	9209      	str	r2, [sp, #36]	@ 0x24
 8013bfc:	f89a 3000 	ldrb.w	r3, [sl]
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	f000 809f 	beq.w	8013d44 <_vfiprintf_r+0x1ec>
 8013c06:	2300      	movs	r3, #0
 8013c08:	f04f 32ff 	mov.w	r2, #4294967295
 8013c0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013c10:	f10a 0a01 	add.w	sl, sl, #1
 8013c14:	9304      	str	r3, [sp, #16]
 8013c16:	9307      	str	r3, [sp, #28]
 8013c18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013c1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8013c1e:	4654      	mov	r4, sl
 8013c20:	2205      	movs	r2, #5
 8013c22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c26:	4853      	ldr	r0, [pc, #332]	@ (8013d74 <_vfiprintf_r+0x21c>)
 8013c28:	f7ec fad2 	bl	80001d0 <memchr>
 8013c2c:	9a04      	ldr	r2, [sp, #16]
 8013c2e:	b9d8      	cbnz	r0, 8013c68 <_vfiprintf_r+0x110>
 8013c30:	06d1      	lsls	r1, r2, #27
 8013c32:	bf44      	itt	mi
 8013c34:	2320      	movmi	r3, #32
 8013c36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013c3a:	0713      	lsls	r3, r2, #28
 8013c3c:	bf44      	itt	mi
 8013c3e:	232b      	movmi	r3, #43	@ 0x2b
 8013c40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013c44:	f89a 3000 	ldrb.w	r3, [sl]
 8013c48:	2b2a      	cmp	r3, #42	@ 0x2a
 8013c4a:	d015      	beq.n	8013c78 <_vfiprintf_r+0x120>
 8013c4c:	9a07      	ldr	r2, [sp, #28]
 8013c4e:	4654      	mov	r4, sl
 8013c50:	2000      	movs	r0, #0
 8013c52:	f04f 0c0a 	mov.w	ip, #10
 8013c56:	4621      	mov	r1, r4
 8013c58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013c5c:	3b30      	subs	r3, #48	@ 0x30
 8013c5e:	2b09      	cmp	r3, #9
 8013c60:	d94b      	bls.n	8013cfa <_vfiprintf_r+0x1a2>
 8013c62:	b1b0      	cbz	r0, 8013c92 <_vfiprintf_r+0x13a>
 8013c64:	9207      	str	r2, [sp, #28]
 8013c66:	e014      	b.n	8013c92 <_vfiprintf_r+0x13a>
 8013c68:	eba0 0308 	sub.w	r3, r0, r8
 8013c6c:	fa09 f303 	lsl.w	r3, r9, r3
 8013c70:	4313      	orrs	r3, r2
 8013c72:	9304      	str	r3, [sp, #16]
 8013c74:	46a2      	mov	sl, r4
 8013c76:	e7d2      	b.n	8013c1e <_vfiprintf_r+0xc6>
 8013c78:	9b03      	ldr	r3, [sp, #12]
 8013c7a:	1d19      	adds	r1, r3, #4
 8013c7c:	681b      	ldr	r3, [r3, #0]
 8013c7e:	9103      	str	r1, [sp, #12]
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	bfbb      	ittet	lt
 8013c84:	425b      	neglt	r3, r3
 8013c86:	f042 0202 	orrlt.w	r2, r2, #2
 8013c8a:	9307      	strge	r3, [sp, #28]
 8013c8c:	9307      	strlt	r3, [sp, #28]
 8013c8e:	bfb8      	it	lt
 8013c90:	9204      	strlt	r2, [sp, #16]
 8013c92:	7823      	ldrb	r3, [r4, #0]
 8013c94:	2b2e      	cmp	r3, #46	@ 0x2e
 8013c96:	d10a      	bne.n	8013cae <_vfiprintf_r+0x156>
 8013c98:	7863      	ldrb	r3, [r4, #1]
 8013c9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8013c9c:	d132      	bne.n	8013d04 <_vfiprintf_r+0x1ac>
 8013c9e:	9b03      	ldr	r3, [sp, #12]
 8013ca0:	1d1a      	adds	r2, r3, #4
 8013ca2:	681b      	ldr	r3, [r3, #0]
 8013ca4:	9203      	str	r2, [sp, #12]
 8013ca6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013caa:	3402      	adds	r4, #2
 8013cac:	9305      	str	r3, [sp, #20]
 8013cae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013d84 <_vfiprintf_r+0x22c>
 8013cb2:	7821      	ldrb	r1, [r4, #0]
 8013cb4:	2203      	movs	r2, #3
 8013cb6:	4650      	mov	r0, sl
 8013cb8:	f7ec fa8a 	bl	80001d0 <memchr>
 8013cbc:	b138      	cbz	r0, 8013cce <_vfiprintf_r+0x176>
 8013cbe:	9b04      	ldr	r3, [sp, #16]
 8013cc0:	eba0 000a 	sub.w	r0, r0, sl
 8013cc4:	2240      	movs	r2, #64	@ 0x40
 8013cc6:	4082      	lsls	r2, r0
 8013cc8:	4313      	orrs	r3, r2
 8013cca:	3401      	adds	r4, #1
 8013ccc:	9304      	str	r3, [sp, #16]
 8013cce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013cd2:	4829      	ldr	r0, [pc, #164]	@ (8013d78 <_vfiprintf_r+0x220>)
 8013cd4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013cd8:	2206      	movs	r2, #6
 8013cda:	f7ec fa79 	bl	80001d0 <memchr>
 8013cde:	2800      	cmp	r0, #0
 8013ce0:	d03f      	beq.n	8013d62 <_vfiprintf_r+0x20a>
 8013ce2:	4b26      	ldr	r3, [pc, #152]	@ (8013d7c <_vfiprintf_r+0x224>)
 8013ce4:	bb1b      	cbnz	r3, 8013d2e <_vfiprintf_r+0x1d6>
 8013ce6:	9b03      	ldr	r3, [sp, #12]
 8013ce8:	3307      	adds	r3, #7
 8013cea:	f023 0307 	bic.w	r3, r3, #7
 8013cee:	3308      	adds	r3, #8
 8013cf0:	9303      	str	r3, [sp, #12]
 8013cf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013cf4:	443b      	add	r3, r7
 8013cf6:	9309      	str	r3, [sp, #36]	@ 0x24
 8013cf8:	e76a      	b.n	8013bd0 <_vfiprintf_r+0x78>
 8013cfa:	fb0c 3202 	mla	r2, ip, r2, r3
 8013cfe:	460c      	mov	r4, r1
 8013d00:	2001      	movs	r0, #1
 8013d02:	e7a8      	b.n	8013c56 <_vfiprintf_r+0xfe>
 8013d04:	2300      	movs	r3, #0
 8013d06:	3401      	adds	r4, #1
 8013d08:	9305      	str	r3, [sp, #20]
 8013d0a:	4619      	mov	r1, r3
 8013d0c:	f04f 0c0a 	mov.w	ip, #10
 8013d10:	4620      	mov	r0, r4
 8013d12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013d16:	3a30      	subs	r2, #48	@ 0x30
 8013d18:	2a09      	cmp	r2, #9
 8013d1a:	d903      	bls.n	8013d24 <_vfiprintf_r+0x1cc>
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d0c6      	beq.n	8013cae <_vfiprintf_r+0x156>
 8013d20:	9105      	str	r1, [sp, #20]
 8013d22:	e7c4      	b.n	8013cae <_vfiprintf_r+0x156>
 8013d24:	fb0c 2101 	mla	r1, ip, r1, r2
 8013d28:	4604      	mov	r4, r0
 8013d2a:	2301      	movs	r3, #1
 8013d2c:	e7f0      	b.n	8013d10 <_vfiprintf_r+0x1b8>
 8013d2e:	ab03      	add	r3, sp, #12
 8013d30:	9300      	str	r3, [sp, #0]
 8013d32:	462a      	mov	r2, r5
 8013d34:	4b12      	ldr	r3, [pc, #72]	@ (8013d80 <_vfiprintf_r+0x228>)
 8013d36:	a904      	add	r1, sp, #16
 8013d38:	4630      	mov	r0, r6
 8013d3a:	f7fd fabb 	bl	80112b4 <_printf_float>
 8013d3e:	4607      	mov	r7, r0
 8013d40:	1c78      	adds	r0, r7, #1
 8013d42:	d1d6      	bne.n	8013cf2 <_vfiprintf_r+0x19a>
 8013d44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013d46:	07d9      	lsls	r1, r3, #31
 8013d48:	d405      	bmi.n	8013d56 <_vfiprintf_r+0x1fe>
 8013d4a:	89ab      	ldrh	r3, [r5, #12]
 8013d4c:	059a      	lsls	r2, r3, #22
 8013d4e:	d402      	bmi.n	8013d56 <_vfiprintf_r+0x1fe>
 8013d50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013d52:	f7fe f897 	bl	8011e84 <__retarget_lock_release_recursive>
 8013d56:	89ab      	ldrh	r3, [r5, #12]
 8013d58:	065b      	lsls	r3, r3, #25
 8013d5a:	f53f af1f 	bmi.w	8013b9c <_vfiprintf_r+0x44>
 8013d5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013d60:	e71e      	b.n	8013ba0 <_vfiprintf_r+0x48>
 8013d62:	ab03      	add	r3, sp, #12
 8013d64:	9300      	str	r3, [sp, #0]
 8013d66:	462a      	mov	r2, r5
 8013d68:	4b05      	ldr	r3, [pc, #20]	@ (8013d80 <_vfiprintf_r+0x228>)
 8013d6a:	a904      	add	r1, sp, #16
 8013d6c:	4630      	mov	r0, r6
 8013d6e:	f7fd fd39 	bl	80117e4 <_printf_i>
 8013d72:	e7e4      	b.n	8013d3e <_vfiprintf_r+0x1e6>
 8013d74:	08014ed0 	.word	0x08014ed0
 8013d78:	08014eda 	.word	0x08014eda
 8013d7c:	080112b5 	.word	0x080112b5
 8013d80:	08013b33 	.word	0x08013b33
 8013d84:	08014ed6 	.word	0x08014ed6

08013d88 <__swhatbuf_r>:
 8013d88:	b570      	push	{r4, r5, r6, lr}
 8013d8a:	460c      	mov	r4, r1
 8013d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d90:	2900      	cmp	r1, #0
 8013d92:	b096      	sub	sp, #88	@ 0x58
 8013d94:	4615      	mov	r5, r2
 8013d96:	461e      	mov	r6, r3
 8013d98:	da0d      	bge.n	8013db6 <__swhatbuf_r+0x2e>
 8013d9a:	89a3      	ldrh	r3, [r4, #12]
 8013d9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013da0:	f04f 0100 	mov.w	r1, #0
 8013da4:	bf14      	ite	ne
 8013da6:	2340      	movne	r3, #64	@ 0x40
 8013da8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013dac:	2000      	movs	r0, #0
 8013dae:	6031      	str	r1, [r6, #0]
 8013db0:	602b      	str	r3, [r5, #0]
 8013db2:	b016      	add	sp, #88	@ 0x58
 8013db4:	bd70      	pop	{r4, r5, r6, pc}
 8013db6:	466a      	mov	r2, sp
 8013db8:	f000 f878 	bl	8013eac <_fstat_r>
 8013dbc:	2800      	cmp	r0, #0
 8013dbe:	dbec      	blt.n	8013d9a <__swhatbuf_r+0x12>
 8013dc0:	9901      	ldr	r1, [sp, #4]
 8013dc2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013dc6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013dca:	4259      	negs	r1, r3
 8013dcc:	4159      	adcs	r1, r3
 8013dce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013dd2:	e7eb      	b.n	8013dac <__swhatbuf_r+0x24>

08013dd4 <__smakebuf_r>:
 8013dd4:	898b      	ldrh	r3, [r1, #12]
 8013dd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013dd8:	079d      	lsls	r5, r3, #30
 8013dda:	4606      	mov	r6, r0
 8013ddc:	460c      	mov	r4, r1
 8013dde:	d507      	bpl.n	8013df0 <__smakebuf_r+0x1c>
 8013de0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013de4:	6023      	str	r3, [r4, #0]
 8013de6:	6123      	str	r3, [r4, #16]
 8013de8:	2301      	movs	r3, #1
 8013dea:	6163      	str	r3, [r4, #20]
 8013dec:	b003      	add	sp, #12
 8013dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013df0:	ab01      	add	r3, sp, #4
 8013df2:	466a      	mov	r2, sp
 8013df4:	f7ff ffc8 	bl	8013d88 <__swhatbuf_r>
 8013df8:	9f00      	ldr	r7, [sp, #0]
 8013dfa:	4605      	mov	r5, r0
 8013dfc:	4639      	mov	r1, r7
 8013dfe:	4630      	mov	r0, r6
 8013e00:	f7fe ff36 	bl	8012c70 <_malloc_r>
 8013e04:	b948      	cbnz	r0, 8013e1a <__smakebuf_r+0x46>
 8013e06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e0a:	059a      	lsls	r2, r3, #22
 8013e0c:	d4ee      	bmi.n	8013dec <__smakebuf_r+0x18>
 8013e0e:	f023 0303 	bic.w	r3, r3, #3
 8013e12:	f043 0302 	orr.w	r3, r3, #2
 8013e16:	81a3      	strh	r3, [r4, #12]
 8013e18:	e7e2      	b.n	8013de0 <__smakebuf_r+0xc>
 8013e1a:	89a3      	ldrh	r3, [r4, #12]
 8013e1c:	6020      	str	r0, [r4, #0]
 8013e1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013e22:	81a3      	strh	r3, [r4, #12]
 8013e24:	9b01      	ldr	r3, [sp, #4]
 8013e26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013e2a:	b15b      	cbz	r3, 8013e44 <__smakebuf_r+0x70>
 8013e2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e30:	4630      	mov	r0, r6
 8013e32:	f000 f84d 	bl	8013ed0 <_isatty_r>
 8013e36:	b128      	cbz	r0, 8013e44 <__smakebuf_r+0x70>
 8013e38:	89a3      	ldrh	r3, [r4, #12]
 8013e3a:	f023 0303 	bic.w	r3, r3, #3
 8013e3e:	f043 0301 	orr.w	r3, r3, #1
 8013e42:	81a3      	strh	r3, [r4, #12]
 8013e44:	89a3      	ldrh	r3, [r4, #12]
 8013e46:	431d      	orrs	r5, r3
 8013e48:	81a5      	strh	r5, [r4, #12]
 8013e4a:	e7cf      	b.n	8013dec <__smakebuf_r+0x18>

08013e4c <_raise_r>:
 8013e4c:	291f      	cmp	r1, #31
 8013e4e:	b538      	push	{r3, r4, r5, lr}
 8013e50:	4605      	mov	r5, r0
 8013e52:	460c      	mov	r4, r1
 8013e54:	d904      	bls.n	8013e60 <_raise_r+0x14>
 8013e56:	2316      	movs	r3, #22
 8013e58:	6003      	str	r3, [r0, #0]
 8013e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8013e5e:	bd38      	pop	{r3, r4, r5, pc}
 8013e60:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013e62:	b112      	cbz	r2, 8013e6a <_raise_r+0x1e>
 8013e64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013e68:	b94b      	cbnz	r3, 8013e7e <_raise_r+0x32>
 8013e6a:	4628      	mov	r0, r5
 8013e6c:	f000 f852 	bl	8013f14 <_getpid_r>
 8013e70:	4622      	mov	r2, r4
 8013e72:	4601      	mov	r1, r0
 8013e74:	4628      	mov	r0, r5
 8013e76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013e7a:	f000 b839 	b.w	8013ef0 <_kill_r>
 8013e7e:	2b01      	cmp	r3, #1
 8013e80:	d00a      	beq.n	8013e98 <_raise_r+0x4c>
 8013e82:	1c59      	adds	r1, r3, #1
 8013e84:	d103      	bne.n	8013e8e <_raise_r+0x42>
 8013e86:	2316      	movs	r3, #22
 8013e88:	6003      	str	r3, [r0, #0]
 8013e8a:	2001      	movs	r0, #1
 8013e8c:	e7e7      	b.n	8013e5e <_raise_r+0x12>
 8013e8e:	2100      	movs	r1, #0
 8013e90:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013e94:	4620      	mov	r0, r4
 8013e96:	4798      	blx	r3
 8013e98:	2000      	movs	r0, #0
 8013e9a:	e7e0      	b.n	8013e5e <_raise_r+0x12>

08013e9c <raise>:
 8013e9c:	4b02      	ldr	r3, [pc, #8]	@ (8013ea8 <raise+0xc>)
 8013e9e:	4601      	mov	r1, r0
 8013ea0:	6818      	ldr	r0, [r3, #0]
 8013ea2:	f7ff bfd3 	b.w	8013e4c <_raise_r>
 8013ea6:	bf00      	nop
 8013ea8:	200001cc 	.word	0x200001cc

08013eac <_fstat_r>:
 8013eac:	b538      	push	{r3, r4, r5, lr}
 8013eae:	4d07      	ldr	r5, [pc, #28]	@ (8013ecc <_fstat_r+0x20>)
 8013eb0:	2300      	movs	r3, #0
 8013eb2:	4604      	mov	r4, r0
 8013eb4:	4608      	mov	r0, r1
 8013eb6:	4611      	mov	r1, r2
 8013eb8:	602b      	str	r3, [r5, #0]
 8013eba:	f7f4 fa2f 	bl	800831c <_fstat>
 8013ebe:	1c43      	adds	r3, r0, #1
 8013ec0:	d102      	bne.n	8013ec8 <_fstat_r+0x1c>
 8013ec2:	682b      	ldr	r3, [r5, #0]
 8013ec4:	b103      	cbz	r3, 8013ec8 <_fstat_r+0x1c>
 8013ec6:	6023      	str	r3, [r4, #0]
 8013ec8:	bd38      	pop	{r3, r4, r5, pc}
 8013eca:	bf00      	nop
 8013ecc:	2000ea6c 	.word	0x2000ea6c

08013ed0 <_isatty_r>:
 8013ed0:	b538      	push	{r3, r4, r5, lr}
 8013ed2:	4d06      	ldr	r5, [pc, #24]	@ (8013eec <_isatty_r+0x1c>)
 8013ed4:	2300      	movs	r3, #0
 8013ed6:	4604      	mov	r4, r0
 8013ed8:	4608      	mov	r0, r1
 8013eda:	602b      	str	r3, [r5, #0]
 8013edc:	f7f4 fa2e 	bl	800833c <_isatty>
 8013ee0:	1c43      	adds	r3, r0, #1
 8013ee2:	d102      	bne.n	8013eea <_isatty_r+0x1a>
 8013ee4:	682b      	ldr	r3, [r5, #0]
 8013ee6:	b103      	cbz	r3, 8013eea <_isatty_r+0x1a>
 8013ee8:	6023      	str	r3, [r4, #0]
 8013eea:	bd38      	pop	{r3, r4, r5, pc}
 8013eec:	2000ea6c 	.word	0x2000ea6c

08013ef0 <_kill_r>:
 8013ef0:	b538      	push	{r3, r4, r5, lr}
 8013ef2:	4d07      	ldr	r5, [pc, #28]	@ (8013f10 <_kill_r+0x20>)
 8013ef4:	2300      	movs	r3, #0
 8013ef6:	4604      	mov	r4, r0
 8013ef8:	4608      	mov	r0, r1
 8013efa:	4611      	mov	r1, r2
 8013efc:	602b      	str	r3, [r5, #0]
 8013efe:	f7f4 f9ad 	bl	800825c <_kill>
 8013f02:	1c43      	adds	r3, r0, #1
 8013f04:	d102      	bne.n	8013f0c <_kill_r+0x1c>
 8013f06:	682b      	ldr	r3, [r5, #0]
 8013f08:	b103      	cbz	r3, 8013f0c <_kill_r+0x1c>
 8013f0a:	6023      	str	r3, [r4, #0]
 8013f0c:	bd38      	pop	{r3, r4, r5, pc}
 8013f0e:	bf00      	nop
 8013f10:	2000ea6c 	.word	0x2000ea6c

08013f14 <_getpid_r>:
 8013f14:	f7f4 b99a 	b.w	800824c <_getpid>

08013f18 <_malloc_usable_size_r>:
 8013f18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013f1c:	1f18      	subs	r0, r3, #4
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	bfbc      	itt	lt
 8013f22:	580b      	ldrlt	r3, [r1, r0]
 8013f24:	18c0      	addlt	r0, r0, r3
 8013f26:	4770      	bx	lr

08013f28 <_init>:
 8013f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f2a:	bf00      	nop
 8013f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013f2e:	bc08      	pop	{r3}
 8013f30:	469e      	mov	lr, r3
 8013f32:	4770      	bx	lr

08013f34 <_fini>:
 8013f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f36:	bf00      	nop
 8013f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013f3a:	bc08      	pop	{r3}
 8013f3c:	469e      	mov	lr, r3
 8013f3e:	4770      	bx	lr
