#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Oct 23 2014 13:00:08

#File Generated:     Jan 2 2015 01:28:06

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\bin/sjplacer.exe --proj-name 7SegDisp --netlist-vh2 7SegDisp_p.vh2 --arch-file C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc4/3/placer.ark --rrg-file C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc4/3/route_arch-rrg.cydata --irq-file C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc4/3/irqconn.cydata --dsi-conn-file C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc4/3/dsiconn.cydata --pins-file pins_56-QFN.xml --lib-file 7SegDisp_p.lib --sdc-file 7SegDisp.sdc --io-pcf 7SegDisp.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Oct 23 2014	13:09:21

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - 7SegDisp_p.vh2
Architecture file         - C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc4/3/placer.ark
Package                   - 
Defparam file             - 
SDC file                  - 7SegDisp.sdc
Output directory          - .
Timing library            - 7SegDisp_p.lib
IO Placement file         - 7SegDisp.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "7SegDisp_p.vh2"
D2065: Reading arch file : "C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc4/3/placer.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of Combinational MCs 	:	7
    Number of Sequential MCs    	:	0
    Number of DPs               	:	0
    Number of Controls          	:	1
    Number of Status            	:	0
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	7/32
    UDBS                        :	2/4
    IOs                         :	8/38


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
D2088: Phase 7, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	7
    Number of Sequential MCs    	:	0
    Number of DPs               	:	0
    Number of Controls          	:	1
    Number of Status            	:	0
    Number of SyncCells         	:	0
    Number of count7cells       	:	0
    Number of IOs       	:	8

Device Utilization Summary
    Macrocells                  :	7/32
    IOs                         :	8/38


Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 1.3 sec.

