Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Aug  9 12:06:41 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_mult11bit_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of BD_ms2xs_mult11bit_0_1 (IMSE-CNM:HwSec:ms2xs_mult11bit:1.0) from (Rev. 9) to (Rev. 10)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'BD_ms2xs_mult11bit_0_1'. These changes may impact your design.


-Upgrade has removed port 'selection'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Aug  9 11:52:10 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_mult11bit_0_1'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_mult11bit_0_1 (IMSE-CNM:HwSec:ms2xs_mult11bit:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Aug  9 11:43:38 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_mult11bit_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of BD_ms2xs_mult11bit_0_1 (IMSE-CNM:HwSec:ms2xs_mult11bit:1.0) from (Rev. 5) to (Rev. 8)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'BD_ms2xs_mult11bit_0_1'. These changes may impact your design.


-Upgrade has added port 'selection'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jul 31 16:20:27 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_mult11bit_0_1'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_mult11bit_0_1 (IMSE-CNM:HwSec:ms2xs_mult11bit:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jul 31 16:04:52 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_mult11bit_0_1'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_mult11bit_0_1 (IMSE-CNM:HwSec:ms2xs_mult11bit:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jul 31 15:19:15 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_mult11bit_0_1'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_mult11bit_0_1 (IMSE-CNM:HwSec:ms2xs_mult11bit:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jul 30 18:00:49 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_SEL_AXI_IN_0_0'

1. Summary
----------

SUCCESS in the upgrade of BD_SEL_AXI_IN_0_0 (xilinx.com:user:SEL_AXI_IN:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jul 30 14:28:52 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_0_0 (IMSE-CNM:HwSec:ms2xs:8.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Thu Jun 23 18:13:47 2022
| Host         : DESKTOP-VCNQGO5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of BD_ms2xs_0_0 from IMSE-CNM:HwSec:ms2xs:7.0 (Rev. 19) to IMSE-CNM:HwSec:ms2xs:8.0 (Rev. 21)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'qe' is no longer present on the upgraded IP 'BD_ms2xs_0_0', and cannot be set to '65536'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv IMSE-CNM:HwSec:ms2xs:8.0 -user_name BD_ms2xs_0_0
set_property -dict "\
  CONFIG.C_DIN_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_DOUT_AXIS_START_COUNT {32} \
  CONFIG.C_DOUT_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {BD_ms2xs_0_0} \
  CONFIG.DIN_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS.FREQ_HZ {100000000} \
  CONFIG.DIN_AXIS.HAS_TKEEP {0} \
  CONFIG.DIN_AXIS.HAS_TLAST {1} \
  CONFIG.DIN_AXIS.HAS_TREADY {1} \
  CONFIG.DIN_AXIS.HAS_TSTRB {0} \
  CONFIG.DIN_AXIS.INSERT_VIP {0} \
  CONFIG.DIN_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DIN_AXIS.PHASE {0.000} \
  CONFIG.DIN_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DIN_AXIS.TDEST_WIDTH {0} \
  CONFIG.DIN_AXIS.TID_WIDTH {0} \
  CONFIG.DIN_AXIS.TUSER_WIDTH {0} \
  CONFIG.DIN_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_BUSIF {DIN_AXIS} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_RESET {din_axis_aresetn} \
  CONFIG.DIN_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.DIN_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DIN_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_CLK.PHASE {0.000} \
  CONFIG.DIN_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.DOUT_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS.FREQ_HZ {100000000} \
  CONFIG.DOUT_AXIS.HAS_TKEEP {0} \
  CONFIG.DOUT_AXIS.HAS_TLAST {1} \
  CONFIG.DOUT_AXIS.HAS_TREADY {1} \
  CONFIG.DOUT_AXIS.HAS_TSTRB {0} \
  CONFIG.DOUT_AXIS.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DOUT_AXIS.PHASE {0.000} \
  CONFIG.DOUT_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DOUT_AXIS.TDEST_WIDTH {0} \
  CONFIG.DOUT_AXIS.TID_WIDTH {0} \
  CONFIG.DOUT_AXIS.TUSER_WIDTH {0} \
  CONFIG.DOUT_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_BUSIF {DOUT_AXIS} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_RESET {dout_axis_aresetn} \
  CONFIG.DOUT_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.DOUT_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DOUT_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_CLK.PHASE {0.000} \
  CONFIG.DOUT_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.M {16} \
  CONFIG.N {509} \
  CONFIG.max_cycles {509} \
  CONFIG.p {3} \
  CONFIG.q {2048} " [get_ips BD_ms2xs_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  6 23:56:10 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_0_0 (IMSE-CNM:HwSec:ms2xs:7.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun  4 01:48:24 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_0_0 (IMSE-CNM:HwSec:ms2xs:7.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun  4 01:42:52 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of BD_ms2xs_0_0 (IMSE-CNM:HwSec:ms2xs:7.0) from (Rev. 16) to (Rev. 17)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'N' from '541' to '509' has been ignored for IP 'BD_ms2xs_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv IMSE-CNM:HwSec:ms2xs:7.0 -user_name BD_ms2xs_0_0
set_property -dict "\
  CONFIG.C_DIN_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_DOUT_AXIS_START_COUNT {32} \
  CONFIG.C_DOUT_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {BD_ms2xs_0_0} \
  CONFIG.DIN_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS.FREQ_HZ {100000000} \
  CONFIG.DIN_AXIS.HAS_TKEEP {0} \
  CONFIG.DIN_AXIS.HAS_TLAST {1} \
  CONFIG.DIN_AXIS.HAS_TREADY {1} \
  CONFIG.DIN_AXIS.HAS_TSTRB {0} \
  CONFIG.DIN_AXIS.INSERT_VIP {0} \
  CONFIG.DIN_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DIN_AXIS.PHASE {0.000} \
  CONFIG.DIN_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DIN_AXIS.TDEST_WIDTH {0} \
  CONFIG.DIN_AXIS.TID_WIDTH {0} \
  CONFIG.DIN_AXIS.TUSER_WIDTH {0} \
  CONFIG.DIN_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_BUSIF {DIN_AXIS} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_RESET {din_axis_aresetn} \
  CONFIG.DIN_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.DIN_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DIN_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_CLK.PHASE {0.000} \
  CONFIG.DIN_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.DOUT_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS.FREQ_HZ {100000000} \
  CONFIG.DOUT_AXIS.HAS_TKEEP {0} \
  CONFIG.DOUT_AXIS.HAS_TLAST {1} \
  CONFIG.DOUT_AXIS.HAS_TREADY {1} \
  CONFIG.DOUT_AXIS.HAS_TSTRB {0} \
  CONFIG.DOUT_AXIS.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DOUT_AXIS.PHASE {0.000} \
  CONFIG.DOUT_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DOUT_AXIS.TDEST_WIDTH {0} \
  CONFIG.DOUT_AXIS.TID_WIDTH {0} \
  CONFIG.DOUT_AXIS.TUSER_WIDTH {0} \
  CONFIG.DOUT_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_BUSIF {DOUT_AXIS} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_RESET {dout_axis_aresetn} \
  CONFIG.DOUT_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.DOUT_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DOUT_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_CLK.PHASE {0.000} \
  CONFIG.DOUT_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.M {256} \
  CONFIG.N {509} \
  CONFIG.max_cycles {509} \
  CONFIG.p {3} \
  CONFIG.q {2048} \
  CONFIG.qe {65536} " [get_ips BD_ms2xs_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 28 19:31:20 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_0_0 (IMSE-CNM:HwSec:ms2xs:7.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 28 19:19:18 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_0_0 (IMSE-CNM:HwSec:ms2xs:7.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 28 19:06:08 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_0_0 (IMSE-CNM:HwSec:ms2xs:7.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 28 18:55:29 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of BD_ms2xs_0_0 from IMSE-CNM:HwSec:ms2xs:6.0 (Rev. 12) to IMSE-CNM:HwSec:ms2xs:7.0 (Rev. 13)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'N' from '541' to '509' has been ignored for IP 'BD_ms2xs_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv IMSE-CNM:HwSec:ms2xs:7.0 -user_name BD_ms2xs_0_0
set_property -dict "\
  CONFIG.C_DIN_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_DOUT_AXIS_START_COUNT {32} \
  CONFIG.C_DOUT_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {BD_ms2xs_0_0} \
  CONFIG.DIN_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS.FREQ_HZ {100000000} \
  CONFIG.DIN_AXIS.HAS_TKEEP {0} \
  CONFIG.DIN_AXIS.HAS_TLAST {1} \
  CONFIG.DIN_AXIS.HAS_TREADY {1} \
  CONFIG.DIN_AXIS.HAS_TSTRB {0} \
  CONFIG.DIN_AXIS.INSERT_VIP {0} \
  CONFIG.DIN_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DIN_AXIS.PHASE {0.000} \
  CONFIG.DIN_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DIN_AXIS.TDEST_WIDTH {0} \
  CONFIG.DIN_AXIS.TID_WIDTH {0} \
  CONFIG.DIN_AXIS.TUSER_WIDTH {0} \
  CONFIG.DIN_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_BUSIF {DIN_AXIS} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_RESET {din_axis_aresetn} \
  CONFIG.DIN_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.DIN_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DIN_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_CLK.PHASE {0.000} \
  CONFIG.DIN_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.DOUT_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS.FREQ_HZ {100000000} \
  CONFIG.DOUT_AXIS.HAS_TKEEP {0} \
  CONFIG.DOUT_AXIS.HAS_TLAST {1} \
  CONFIG.DOUT_AXIS.HAS_TREADY {1} \
  CONFIG.DOUT_AXIS.HAS_TSTRB {0} \
  CONFIG.DOUT_AXIS.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DOUT_AXIS.PHASE {0.000} \
  CONFIG.DOUT_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DOUT_AXIS.TDEST_WIDTH {0} \
  CONFIG.DOUT_AXIS.TID_WIDTH {0} \
  CONFIG.DOUT_AXIS.TUSER_WIDTH {0} \
  CONFIG.DOUT_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_BUSIF {DOUT_AXIS} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_RESET {dout_axis_aresetn} \
  CONFIG.DOUT_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.DOUT_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DOUT_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_CLK.PHASE {0.000} \
  CONFIG.DOUT_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.M {256} \
  CONFIG.N {509} \
  CONFIG.max_cycles {509} \
  CONFIG.p {3} \
  CONFIG.q {2048} \
  CONFIG.qe {65536} " [get_ips BD_ms2xs_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Feb  7 17:09:52 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_0_0 (IMSE-CNM:HwSec:ms2xs:6.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Feb  7 16:59:13 2022
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of BD_ms2xs_0_0 from IMSE-CNM:HwSec:ms2xs:5.0 (Rev. 9) to IMSE-CNM:HwSec:ms2xs:6.0 (Rev. 11)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'N' from '541' to '509' has been ignored for IP 'BD_ms2xs_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv IMSE-CNM:HwSec:ms2xs:6.0 -user_name BD_ms2xs_0_0
set_property -dict "\
  CONFIG.C_DIN_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_DOUT_AXIS_START_COUNT {32} \
  CONFIG.C_DOUT_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {BD_ms2xs_0_0} \
  CONFIG.DIN_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS.FREQ_HZ {83333336} \
  CONFIG.DIN_AXIS.HAS_TKEEP {0} \
  CONFIG.DIN_AXIS.HAS_TLAST {1} \
  CONFIG.DIN_AXIS.HAS_TREADY {1} \
  CONFIG.DIN_AXIS.HAS_TSTRB {0} \
  CONFIG.DIN_AXIS.INSERT_VIP {0} \
  CONFIG.DIN_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DIN_AXIS.PHASE {0.000} \
  CONFIG.DIN_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DIN_AXIS.TDEST_WIDTH {0} \
  CONFIG.DIN_AXIS.TID_WIDTH {0} \
  CONFIG.DIN_AXIS.TUSER_WIDTH {0} \
  CONFIG.DIN_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_BUSIF {DIN_AXIS} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_RESET {din_axis_aresetn} \
  CONFIG.DIN_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS_CLK.FREQ_HZ {83333336} \
  CONFIG.DIN_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DIN_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_CLK.PHASE {0.000} \
  CONFIG.DIN_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.DOUT_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS.FREQ_HZ {83333336} \
  CONFIG.DOUT_AXIS.HAS_TKEEP {0} \
  CONFIG.DOUT_AXIS.HAS_TLAST {1} \
  CONFIG.DOUT_AXIS.HAS_TREADY {1} \
  CONFIG.DOUT_AXIS.HAS_TSTRB {0} \
  CONFIG.DOUT_AXIS.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DOUT_AXIS.PHASE {0.000} \
  CONFIG.DOUT_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DOUT_AXIS.TDEST_WIDTH {0} \
  CONFIG.DOUT_AXIS.TID_WIDTH {0} \
  CONFIG.DOUT_AXIS.TUSER_WIDTH {0} \
  CONFIG.DOUT_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_BUSIF {DOUT_AXIS} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_RESET {dout_axis_aresetn} \
  CONFIG.DOUT_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS_CLK.FREQ_HZ {83333336} \
  CONFIG.DOUT_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DOUT_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_CLK.PHASE {0.000} \
  CONFIG.DOUT_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.M {1} \
  CONFIG.N {509} \
  CONFIG.p {3} \
  CONFIG.q {2048} \
  CONFIG.qe {65536} " [get_ips BD_ms2xs_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 19 13:10:08 2021
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_0_0 (IMSE-CNM:HwSec:ms2xs:5.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 19 13:07:26 2021
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of BD_ms2xs_0_0 from IMSE-CNM:HwSec:ms2xs:4.0 (Rev. 6) to IMSE-CNM:HwSec:ms2xs:5.0 (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'N' from '541' to '509' has been ignored for IP 'BD_ms2xs_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv IMSE-CNM:HwSec:ms2xs:5.0 -user_name BD_ms2xs_0_0
set_property -dict "\
  CONFIG.C_DIN_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_DOUT_AXIS_START_COUNT {32} \
  CONFIG.C_DOUT_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {BD_ms2xs_0_0} \
  CONFIG.DIN_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS.FREQ_HZ {90909088} \
  CONFIG.DIN_AXIS.HAS_TKEEP {0} \
  CONFIG.DIN_AXIS.HAS_TLAST {1} \
  CONFIG.DIN_AXIS.HAS_TREADY {1} \
  CONFIG.DIN_AXIS.HAS_TSTRB {0} \
  CONFIG.DIN_AXIS.INSERT_VIP {0} \
  CONFIG.DIN_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DIN_AXIS.PHASE {0.000} \
  CONFIG.DIN_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DIN_AXIS.TDEST_WIDTH {0} \
  CONFIG.DIN_AXIS.TID_WIDTH {0} \
  CONFIG.DIN_AXIS.TUSER_WIDTH {0} \
  CONFIG.DIN_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_BUSIF {DIN_AXIS} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_RESET {din_axis_aresetn} \
  CONFIG.DIN_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS_CLK.FREQ_HZ {90909088} \
  CONFIG.DIN_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DIN_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_CLK.PHASE {0.000} \
  CONFIG.DIN_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.DOUT_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS.FREQ_HZ {90909088} \
  CONFIG.DOUT_AXIS.HAS_TKEEP {0} \
  CONFIG.DOUT_AXIS.HAS_TLAST {1} \
  CONFIG.DOUT_AXIS.HAS_TREADY {1} \
  CONFIG.DOUT_AXIS.HAS_TSTRB {0} \
  CONFIG.DOUT_AXIS.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DOUT_AXIS.PHASE {0.000} \
  CONFIG.DOUT_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DOUT_AXIS.TDEST_WIDTH {0} \
  CONFIG.DOUT_AXIS.TID_WIDTH {0} \
  CONFIG.DOUT_AXIS.TUSER_WIDTH {0} \
  CONFIG.DOUT_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_BUSIF {DOUT_AXIS} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_RESET {dout_axis_aresetn} \
  CONFIG.DOUT_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS_CLK.FREQ_HZ {90909088} \
  CONFIG.DOUT_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DOUT_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_CLK.PHASE {0.000} \
  CONFIG.DOUT_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.M {1} \
  CONFIG.N {509} \
  CONFIG.p {3} \
  CONFIG.q {2048} \
  CONFIG.qe {65536} " [get_ips BD_ms2xs_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  7 11:19:43 2021
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

SUCCESS in the upgrade of BD_ms2xs_0_0 (IMSE-CNM:HwSec:ms2xs:4.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 29 21:14:51 2021
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of BD_ms2xs_0_0 from IMSE-CNM:HwSec:ms2xs:3.0 (Rev. 4) to IMSE-CNM:HwSec:ms2xs:4.0 (Rev. 5)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'q' from '2048' to '65536' has been ignored for IP 'BD_ms2xs_0_0'

An attempt to modify the value of disabled parameter 'N' from '541' to '509' has been ignored for IP 'BD_ms2xs_0_0'

Parameter 'nones' is no longer present on the upgraded IP 'BD_ms2xs_0_0', and cannot be set to '173'

Parameter 'nminus' is no longer present on the upgraded IP 'BD_ms2xs_0_0', and cannot be set to '167'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv IMSE-CNM:HwSec:ms2xs:4.0 -user_name BD_ms2xs_0_0
set_property -dict "\
  CONFIG.C_DIN_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_DOUT_AXIS_START_COUNT {32} \
  CONFIG.C_DOUT_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {BD_ms2xs_0_0} \
  CONFIG.DIN_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS.FREQ_HZ {76923080} \
  CONFIG.DIN_AXIS.HAS_TKEEP {0} \
  CONFIG.DIN_AXIS.HAS_TLAST {1} \
  CONFIG.DIN_AXIS.HAS_TREADY {1} \
  CONFIG.DIN_AXIS.HAS_TSTRB {0} \
  CONFIG.DIN_AXIS.INSERT_VIP {0} \
  CONFIG.DIN_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DIN_AXIS.PHASE {0.000} \
  CONFIG.DIN_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DIN_AXIS.TDEST_WIDTH {0} \
  CONFIG.DIN_AXIS.TID_WIDTH {0} \
  CONFIG.DIN_AXIS.TUSER_WIDTH {0} \
  CONFIG.DIN_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_BUSIF {DIN_AXIS} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_RESET {din_axis_aresetn} \
  CONFIG.DIN_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS_CLK.FREQ_HZ {76923080} \
  CONFIG.DIN_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DIN_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_CLK.PHASE {0.000} \
  CONFIG.DIN_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.DOUT_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS.FREQ_HZ {76923080} \
  CONFIG.DOUT_AXIS.HAS_TKEEP {0} \
  CONFIG.DOUT_AXIS.HAS_TLAST {1} \
  CONFIG.DOUT_AXIS.HAS_TREADY {1} \
  CONFIG.DOUT_AXIS.HAS_TSTRB {0} \
  CONFIG.DOUT_AXIS.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DOUT_AXIS.PHASE {0.000} \
  CONFIG.DOUT_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DOUT_AXIS.TDEST_WIDTH {0} \
  CONFIG.DOUT_AXIS.TID_WIDTH {0} \
  CONFIG.DOUT_AXIS.TUSER_WIDTH {0} \
  CONFIG.DOUT_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_BUSIF {DOUT_AXIS} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_RESET {dout_axis_aresetn} \
  CONFIG.DOUT_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS_CLK.FREQ_HZ {76923080} \
  CONFIG.DOUT_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DOUT_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_CLK.PHASE {0.000} \
  CONFIG.DOUT_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.M {1} \
  CONFIG.N {509} \
  CONFIG.p {3} \
  CONFIG.q {65536} " [get_ips BD_ms2xs_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov  1 00:56:23 2021
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ms2xs_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of BD_ms2xs_0_0 (IMSE-CNM:HwSec:ms2xs:3.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'BD_ms2xs_0_0'. These changes may impact your design.


-Upgraded port order differs after port 'din_axis_aclk'


3. Customization warnings
-------------------------

Parameter 'dr' is no longer present on the upgraded IP 'BD_ms2xs_0_0', and cannot be set to '49'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv IMSE-CNM:HwSec:ms2xs:3.0 -user_name BD_ms2xs_0_0
set_property -dict "\
  CONFIG.C_DIN_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_DOUT_AXIS_START_COUNT {32} \
  CONFIG.C_DOUT_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {BD_ms2xs_0_0} \
  CONFIG.DIN_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS.FREQ_HZ {100000000} \
  CONFIG.DIN_AXIS.HAS_TKEEP {0} \
  CONFIG.DIN_AXIS.HAS_TLAST {1} \
  CONFIG.DIN_AXIS.HAS_TREADY {1} \
  CONFIG.DIN_AXIS.HAS_TSTRB {0} \
  CONFIG.DIN_AXIS.INSERT_VIP {0} \
  CONFIG.DIN_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DIN_AXIS.PHASE {0.000} \
  CONFIG.DIN_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DIN_AXIS.TDEST_WIDTH {0} \
  CONFIG.DIN_AXIS.TID_WIDTH {0} \
  CONFIG.DIN_AXIS.TUSER_WIDTH {0} \
  CONFIG.DIN_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_BUSIF {DIN_AXIS} \
  CONFIG.DIN_AXIS_CLK.ASSOCIATED_RESET {din_axis_aresetn} \
  CONFIG.DIN_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DIN_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.DIN_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DIN_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_CLK.PHASE {0.000} \
  CONFIG.DIN_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DIN_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.DOUT_AXIS.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS.FREQ_HZ {100000000} \
  CONFIG.DOUT_AXIS.HAS_TKEEP {0} \
  CONFIG.DOUT_AXIS.HAS_TLAST {1} \
  CONFIG.DOUT_AXIS.HAS_TREADY {1} \
  CONFIG.DOUT_AXIS.HAS_TSTRB {0} \
  CONFIG.DOUT_AXIS.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS.LAYERED_METADATA {undef} \
  CONFIG.DOUT_AXIS.PHASE {0.000} \
  CONFIG.DOUT_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.DOUT_AXIS.TDEST_WIDTH {0} \
  CONFIG.DOUT_AXIS.TID_WIDTH {0} \
  CONFIG.DOUT_AXIS.TUSER_WIDTH {0} \
  CONFIG.DOUT_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_BUSIF {DOUT_AXIS} \
  CONFIG.DOUT_AXIS_CLK.ASSOCIATED_RESET {dout_axis_aresetn} \
  CONFIG.DOUT_AXIS_CLK.CLK_DOMAIN {BD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.DOUT_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.DOUT_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.DOUT_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_CLK.PHASE {0.000} \
  CONFIG.DOUT_AXIS_RST.INSERT_VIP {0} \
  CONFIG.DOUT_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.M {1} \
  CONFIG.N {541} \
  CONFIG.Std {true} \
  CONFIG.Std_PSet {2} \
  CONFIG.p {3} \
  CONFIG.q {2048} " [get_ips BD_ms2xs_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov  1 00:50:25 2021
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_rst_ps7_0_100M_0'

1. Summary
----------

SUCCESS in the upgrade of BD_rst_ps7_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov  1 00:50:25 2021
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of BD_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 23)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov  1 00:50:25 2021
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_axi_smc_0'

1. Summary
----------

SUCCESS in the upgrade of BD_axi_smc_0 (xilinx.com:ip:smartconnect:1.0) from (Rev. 9) to (Rev. 14)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
BD_axi_smc_0 may have connection or interface changes.







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov  1 00:50:25 2021
| Host         : DESKTOP-5LLJN45 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'BD_axi_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of BD_axi_dma_0_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 18) to (Rev. 23)

