// Seed: 2182183785
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout uwire id_2;
  output wire id_1;
  assign id_2 = id_3 / id_2;
  wire id_4, id_5, id_6, id_7, id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input supply0 id_3,
    output logic id_4,
    output tri0 id_5,
    output tri1 id_6
);
  parameter id_8 = -1;
  assign id_6 = id_3;
  logic [-1 : 1] id_9;
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
  always @(id_3)
    if (id_8 && id_8) assign id_6 = id_8;
    else id_4 <= 1;
endmodule
