INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/CPU.srcs/sources_1/ip/MainMemory/sim/MainMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/CPU.srcs/test_MainMemory/new/tb_MainMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MainMemory
