Release 13.3 Map O.76xd (lin64)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -timing -detail -ol high -xe n -register_duplication -o
system_map.ncd -w -pr b system.ngd system.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Wed Jun 27 22:10:39 2012

Mapping design into LUTs...
WARNING:MapLib:701 - Signal epb_addr_gp<5> connected to top level port
   epb_addr_gp<5> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<4> connected to top level port
   epb_addr_gp<4> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<3> connected to top level port
   epb_addr_gp<3> has been removed.
WARNING:MapLib:701 - Signal adc0outofrangei_n connected to top level port
   adc0outofrangei_n has been removed.
WARNING:MapLib:701 - Signal adc0outofrangei_p connected to top level port
   adc0outofrangei_p has been removed.
WARNING:MapLib:701 - Signal adc0outofrangeq_n connected to top level port
   adc0outofrangeq_n has been removed.
WARNING:MapLib:701 - Signal adc0outofrangeq_p connected to top level port
   adc0outofrangeq_p has been removed.
WARNING:MapLib:701 - Signal adc1outofrangei_n connected to top level port
   adc1outofrangei_n has been removed.
WARNING:MapLib:701 - Signal adc1outofrangei_p connected to top level port
   adc1outofrangei_p has been removed.
WARNING:MapLib:701 - Signal adc1outofrangeq_n connected to top level port
   adc1outofrangeq_n has been removed.
WARNING:MapLib:701 - Signal adc1outofrangeq_p connected to top level port
   adc1outofrangeq_p has been removed.
WARNING:MapLib:701 - Signal aux0_clk_n connected to top level port aux0_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux0_clk_p connected to top level port aux0_clk_p
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_n connected to top level port aux1_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_p connected to top level port aux1_clk_p
   has been removed.
WARNING:MapLib:701 - Signal qdr0_cq connected to top level port qdr0_cq has been
   removed.
WARNING:MapLib:701 - Signal qdr0_cq_n connected to top level port qdr0_cq_n has
   been removed.
WARNING:MapLib:701 - Signal qdr0_qvld connected to top level port qdr0_qvld has
   been removed.
WARNING:MapLib:701 - Signal qdr1_cq connected to top level port qdr1_cq has been
   removed.
WARNING:MapLib:701 - Signal qdr1_cq_n connected to top level port qdr1_cq_n has
   been removed.
WARNING:MapLib:701 - Signal qdr1_qvld connected to top level port qdr1_qvld has
   been removed.
WARNING:MapLib:701 - Signal sys_clk_n connected to top level port sys_clk_n has
   been removed.
WARNING:MapLib:701 - Signal sys_clk_p connected to top level port sys_clk_p has
   been removed.
WARNING:MapLib:41 - All members of TNM group
   "infrastructure_inst_infrastructure_inst_sys_clk2x_int" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "sys_clk_n" have been optimized out
   of the design.
WARNING:MapLib:50 - The period specification "TS_sys_clk_n" has been discarded
   because the group "sys_clk_n" has been optimized away.
WARNING:MapLib:50 - The period specification
   "TS_infrastructure_inst_infrastructure_inst_sys_clk2x_int" has been discarded
   because the group "infrastructure_inst_infrastructure_inst_sys_clk2x_int" has
   been optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_lsb_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_lsb_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_lsb_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_lsb_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_msb_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_msb_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_msb_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_msb_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_oob_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_oob_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_oob_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_oob_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_rx_inst/use_bram.rx_pac
   ket_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generat
   or/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_rx_inst/use_bram.rx_pac
   ket_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generat
   or/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_rx_inst/use_bram.rx_pac
   ket_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generat
   or/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_rx_inst/use_bram.rx_pac
   ket_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generat
   or/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/arp_cache_inst/
   BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SING
   LE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/arp_cache_inst/
   BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SING
   LE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/arp_cache_inst/
   BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SING
   LE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/arp_cache_inst/
   BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SING
   LE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/arp_cache_inst/
   BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SING
   LE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/arp_cache_inst/
   BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SING
   LE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/arp_cache_inst/
   BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SING
   LE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/arp_cache_inst/
   BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SING
   LE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/rx_cpu_enabled.
   cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/tx_packet_fifo_
   inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/
   ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/tx_packet_fifo_
   inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/
   ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/tx_packet_fifo_
   inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/
   ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/tx_packet_fifo_
   inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/
   ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/tx_packet_fifo_
   inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/
   ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/tx_packet_fifo_
   inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/
   ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/tx_packet_fifo_
   inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/
   ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/tge_tx_inst/tx_packet_fifo_
   inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/
   ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2573 - The F7 multiplexer symbol
   "roachf_1024_bao_delay_values/roachf_1024_bao_delay_values/a_match10_f7" and
   its I0 input driver "epb_opb_bridge_inst/epb_opb_bridge_inst/M_ABus<5>1" were
   implemented suboptimally in the same slice component. The function generator
   could not be placed directly driving the F7 multiplexer. The design will
   exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 mins 53 secs 
Total CPU  time at the beginning of Placer: 5 mins 53 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8c29b01e) REAL time: 6 mins 13 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8c29b01e) REAL time: 6 mins 14 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ffaaf36) REAL time: 6 mins 14 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:ffaaf36) REAL time: 6 mins 14 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:ffaaf36) REAL time: 8 mins 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:ffaaf36) REAL time: 8 mins 4 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:a5a7bb67) REAL time: 8 mins 19 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:a5a7bb67) REAL time: 8 mins 19 secs 

........................................
...........
....................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 16
# Number of Global Clock Networks: 14
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/bufg_mgt_mult_2_b" LOC = "BUFGCTRL_X0Y23" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/bufg_mgt_mult_2_t" LOC = "BUFGCTRL_X0Y2" ;
INST "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/CLK180_CLKBUF" LOC = "BUFGCTRL_X0Y30" ;
INST "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/CLK270_CLKBUF" LOC = "BUFGCTRL_X0Y29" ;
INST "roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/CLK_CLKBUF" LOC = "BUFGCTRL_X0Y26" ;
INST "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/CLK90_CLKBUF" LOC = "BUFGCTRL_X0Y28" ;
INST "infrastructure_inst/infrastructure_inst/bufg_inst" LOC = "BUFGCTRL_X0Y24" ;
INST "infrastructure_inst/infrastructure_inst/bufg_epb" LOC = "BUFGCTRL_X0Y1" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_ret_bufg_b" LOC = "BUFGCTRL_X0Y0" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_ret_bufg_t" LOC = "BUFGCTRL_X0Y31" ;
INST "roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/CLK90_CLKBUF" LOC = "BUFGCTRL_X0Y25" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/bufg_mgt_b" LOC = "BUFGCTRL_X0Y22" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/bufg_mgt_t" LOC = "BUFGCTRL_X0Y3" ;
INST "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/CLK_CLKBUF" LOC = "BUFGCTRL_X0Y27" ;
INST "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/CLKSHIFT_DCM" LOC = "DCM_ADV_X0Y11" ;
INST "roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/CLKSHIFT_DCM" LOC = "DCM_ADV_X0Y10" ;
INST "infrastructure_inst/infrastructure_inst/dcm_epb_inst" LOC = "DCM_ADV_X0Y0" ;
INST "epb_clk_in" LOC = "AH18" ;
INST "adc0clk_p" LOC = "H19" ;
INST "adc1clk_p" LOC = "K17" ;
INST "dly_clk_p" LOC = "J16" ;
INST "mgt_ref_clk_bottom_n" LOC = "IPAD_X1Y22" ;
INST "mgt_ref_clk_bottom_p" LOC = "IPAD_X1Y23" ;
INST "mgt_rx_bottom_0_n<0>" LOC = "IPAD_X1Y6" ;
INST "mgt_rx_bottom_0_n<1>" LOC = "IPAD_X1Y8" ;
INST "mgt_rx_bottom_0_n<2>" LOC = "IPAD_X1Y0" ;
INST "mgt_rx_bottom_0_n<3>" LOC = "IPAD_X1Y2" ;
INST "mgt_rx_bottom_0_p<0>" LOC = "IPAD_X1Y7" ;
INST "mgt_rx_bottom_0_p<1>" LOC = "IPAD_X1Y9" ;
INST "mgt_rx_bottom_0_p<2>" LOC = "IPAD_X1Y1" ;
INST "mgt_rx_bottom_0_p<3>" LOC = "IPAD_X1Y3" ;
INST "mgt_rx_bottom_1_n<0>" LOC = "IPAD_X1Y18" ;
INST "mgt_rx_bottom_1_n<1>" LOC = "IPAD_X1Y20" ;
INST "mgt_rx_bottom_1_n<2>" LOC = "IPAD_X1Y12" ;
INST "mgt_rx_bottom_1_n<3>" LOC = "IPAD_X1Y14" ;
INST "mgt_rx_bottom_1_p<0>" LOC = "IPAD_X1Y19" ;
INST "mgt_rx_bottom_1_p<1>" LOC = "IPAD_X1Y21" ;
INST "mgt_rx_bottom_1_p<2>" LOC = "IPAD_X1Y13" ;
INST "mgt_rx_bottom_1_p<3>" LOC = "IPAD_X1Y15" ;
INST "mgt_rx_top_0_n<0>" LOC = "IPAD_X1Y36" ;
INST "mgt_rx_top_0_n<1>" LOC = "IPAD_X1Y38" ;
INST "mgt_rx_top_0_n<2>" LOC = "IPAD_X1Y30" ;
INST "mgt_rx_top_0_n<3>" LOC = "IPAD_X1Y32" ;
INST "mgt_rx_top_0_p<0>" LOC = "IPAD_X1Y37" ;
INST "mgt_rx_top_0_p<1>" LOC = "IPAD_X1Y39" ;
INST "mgt_rx_top_0_p<2>" LOC = "IPAD_X1Y31" ;
INST "mgt_rx_top_0_p<3>" LOC = "IPAD_X1Y33" ;
INST "mgt_rx_top_1_n<0>" LOC = "IPAD_X1Y48" ;
INST "mgt_rx_top_1_n<1>" LOC = "IPAD_X1Y50" ;
INST "mgt_rx_top_1_n<2>" LOC = "IPAD_X1Y42" ;
INST "mgt_rx_top_1_n<3>" LOC = "IPAD_X1Y44" ;
INST "mgt_rx_top_1_p<0>" LOC = "IPAD_X1Y49" ;
INST "mgt_rx_top_1_p<1>" LOC = "IPAD_X1Y51" ;
INST "mgt_rx_top_1_p<2>" LOC = "IPAD_X1Y43" ;
INST "mgt_rx_top_1_p<3>" LOC = "IPAD_X1Y45" ;
INST "mgt_ref_clk_top_n" LOC = "IPAD_X1Y52" ;
INST "mgt_ref_clk_top_p" LOC = "IPAD_X1Y53" ;
INST "mgt_tx_top_0_n<0>" LOC = "OPAD_X0Y20" ;
INST "mgt_tx_top_0_n<1>" LOC = "OPAD_X0Y22" ;
INST "mgt_tx_top_0_n<2>" LOC = "OPAD_X0Y16" ;
INST "mgt_tx_top_0_n<3>" LOC = "OPAD_X0Y18" ;
INST "mgt_tx_top_0_p<0>" LOC = "OPAD_X0Y21" ;
INST "mgt_tx_top_0_p<1>" LOC = "OPAD_X0Y23" ;
INST "mgt_tx_top_0_p<2>" LOC = "OPAD_X0Y17" ;
INST "mgt_tx_top_0_p<3>" LOC = "OPAD_X0Y19" ;
INST "mgt_tx_top_1_n<0>" LOC = "OPAD_X0Y28" ;
INST "mgt_tx_top_1_n<1>" LOC = "OPAD_X0Y30" ;
INST "mgt_tx_top_1_n<2>" LOC = "OPAD_X0Y24" ;
INST "mgt_tx_top_1_n<3>" LOC = "OPAD_X0Y26" ;
INST "mgt_tx_top_1_p<0>" LOC = "OPAD_X0Y29" ;
INST "mgt_tx_top_1_p<1>" LOC = "OPAD_X0Y31" ;
INST "mgt_tx_top_1_p<2>" LOC = "OPAD_X0Y25" ;
INST "mgt_tx_top_1_p<3>" LOC = "OPAD_X0Y27" ;
INST "mgt_tx_bottom_0_n<0>" LOC = "OPAD_X0Y4" ;
INST "mgt_tx_bottom_0_n<1>" LOC = "OPAD_X0Y6" ;
INST "mgt_tx_bottom_0_n<2>" LOC = "OPAD_X0Y0" ;
INST "mgt_tx_bottom_0_n<3>" LOC = "OPAD_X0Y2" ;
INST "mgt_tx_bottom_0_p<0>" LOC = "OPAD_X0Y5" ;
INST "mgt_tx_bottom_0_p<1>" LOC = "OPAD_X0Y7" ;
INST "mgt_tx_bottom_0_p<2>" LOC = "OPAD_X0Y1" ;
INST "mgt_tx_bottom_0_p<3>" LOC = "OPAD_X0Y3" ;
INST "mgt_tx_bottom_1_n<0>" LOC = "OPAD_X0Y12" ;
INST "mgt_tx_bottom_1_n<1>" LOC = "OPAD_X0Y14" ;
INST "mgt_tx_bottom_1_n<2>" LOC = "OPAD_X0Y8" ;
INST "mgt_tx_bottom_1_n<3>" LOC = "OPAD_X0Y10" ;
INST "mgt_tx_bottom_1_p<0>" LOC = "OPAD_X0Y13" ;
INST "mgt_tx_bottom_1_p<1>" LOC = "OPAD_X0Y15" ;
INST "mgt_tx_bottom_1_p<2>" LOC = "OPAD_X0Y9" ;
INST "mgt_tx_bottom_1_p<3>" LOC = "OPAD_X0Y11" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/PLL_BASE_inst_b" LOC = "PLL_ADV_X0Y5" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/PLL_BASE_inst_t" LOC = "PLL_ADV_X0Y0" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i" LOC = "GTP_DUAL_X0Y0" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_0/gtp_dual_i" LOC = "GTP_DUAL_X0Y5" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_1/gtp_dual_i" LOC = "GTP_DUAL_X0Y4" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i" LOC = "GTP_DUAL_X0Y3" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i" LOC = "GTP_DUAL_X0Y2" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_0/gtp_dual_i" LOC = "GTP_DUAL_X0Y7" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_1/gtp_dual_i" LOC = "GTP_DUAL_X0Y6" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i" LOC = "GTP_DUAL_X0Y1" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/ibufds_refclk_top" LOC = "BUFDS_X0Y7" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/ibufds_refclk_bottom" LOC = "BUFDS_X0Y3" ;

# xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b driven by BUFGCTRL_X0Y23
NET "xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b" TNM_NET = "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b" ;
TIMEGRP "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b" AREA_GROUP = "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3 ;

# xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t driven by BUFGCTRL_X0Y2
NET "xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t" TNM_NET = "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t" ;
TIMEGRP "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t" AREA_GROUP = "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# adc0_clk180 driven by BUFGCTRL_X0Y30
NET "adc0_clk180" TNM_NET = "TN_adc0_clk180" ;
TIMEGRP "TN_adc0_clk180" AREA_GROUP = "CLKAG_adc0_clk180" ;
AREA_GROUP "CLKAG_adc0_clk180" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# adc0_clk270 driven by BUFGCTRL_X0Y29
NET "adc0_clk270" TNM_NET = "TN_adc0_clk270" ;
TIMEGRP "TN_adc0_clk270" AREA_GROUP = "CLKAG_adc0_clk270" ;
AREA_GROUP "CLKAG_adc0_clk270" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# adc1_clk driven by BUFGCTRL_X0Y26
NET "adc1_clk" TNM_NET = "TN_adc1_clk" ;
TIMEGRP "TN_adc1_clk" AREA_GROUP = "CLKAG_adc1_clk" ;
AREA_GROUP "CLKAG_adc1_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# adc0_clk90 driven by BUFGCTRL_X0Y28
NET "adc0_clk90" TNM_NET = "TN_adc0_clk90" ;
TIMEGRP "TN_adc0_clk90" AREA_GROUP = "CLKAG_adc0_clk90" ;
AREA_GROUP "CLKAG_adc0_clk90" RANGE =   CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# infrastructure_inst/dly_clk driven by BUFGCTRL_X0Y24
NET "infrastructure_inst/dly_clk" TNM_NET = "TN_infrastructure_inst/dly_clk" ;
TIMEGRP "TN_infrastructure_inst/dly_clk" AREA_GROUP = "CLKAG_infrastructure_inst/dly_clk" ;
AREA_GROUP "CLKAG_infrastructure_inst/dly_clk" RANGE =   CLOCKREGION_X1Y4, CLOCKREGION_X1Y5, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# adc0_psclk driven by BUFGCTRL_X0Y1
NET "adc0_psclk" TNM_NET = "TN_adc0_psclk" ;
TIMEGRP "TN_adc0_psclk" AREA_GROUP = "CLKAG_adc0_psclk" ;
AREA_GROUP "CLKAG_adc0_psclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg driven by BUFGCTRL_X0Y0
NET "xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg" TNM_NET = "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg" ;
TIMEGRP "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg" AREA_GROUP = "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y5, CLOCKREGION_X0Y6 ;

# xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg driven by BUFGCTRL_X0Y31
NET "xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg" TNM_NET = "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg" ;
TIMEGRP "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg" AREA_GROUP = "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3 ;

# roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out driven by BUFGCTRL_X0Y25
NET "roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out" TNM_NET = "TN_roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out" ;
TIMEGRP "TN_roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out" AREA_GROUP = "CLKAG_roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out" ;
AREA_GROUP "CLKAG_roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# xaui_infrastructure_inst/mgt_clk_0 driven by BUFGCTRL_X0Y22
NET "xaui_infrastructure_inst/mgt_clk_0" TNM_NET = "TN_xaui_infrastructure_inst/mgt_clk_0" ;
TIMEGRP "TN_xaui_infrastructure_inst/mgt_clk_0" AREA_GROUP = "CLKAG_xaui_infrastructure_inst/mgt_clk_0" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/mgt_clk_0" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3 ;

# mgt_clk_1 driven by BUFGCTRL_X0Y3
NET "mgt_clk_1" TNM_NET = "TN_mgt_clk_1" ;
TIMEGRP "TN_mgt_clk_1" AREA_GROUP = "CLKAG_mgt_clk_1" ;
AREA_GROUP "CLKAG_mgt_clk_1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# adc0_clk driven by BUFGCTRL_X0Y27
NET "adc0_clk" TNM_NET = "TN_adc0_clk" ;
TIMEGRP "TN_adc0_clk" AREA_GROUP = "CLKAG_adc0_clk" ;
AREA_GROUP "CLKAG_adc0_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 16
Number of Global Clock Networks: 14

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     80 |     80 |     48 |      0 |      0 |      0 |      2 |      0 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      3 |     19 |      0 |      0 |      0 |      0 |      0 |   1954 |   3308 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      4 |adc0_psclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |mgt_clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      3 |     19 |      0 |      0 |      0 |      0 |      0 |   1956 |   3378 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     18 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |      0 |   1294 |   2401 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |adc0_psclk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    116 |    635 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/mgt_clk_0
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     20 |      0 |      0 |      2 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |      0 |   1410 |   3044 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      4 |      2 |      0 |     40 |     40 |     48 |      0 |      0 |      0 |      1 |      0 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |      0 |      0 |     38 |      0 |      0 |      0 |      0 |      0 |   2754 |   3663 |adc0_clk
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |adc0_psclk
      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |adc1_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |mgt_clk_1
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      1 |      1 |      0 |     14 |      0 |     38 |      0 |      0 |      0 |      0 |      0 |   2754 |   3679 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      0 |      7 |      0 |      0 |      0 |      0 |      0 |   1261 |   2033 |adc0_clk
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |    420 |adc0_psclk
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    266 |    654 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/mgt_clk_0
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      2 |      0 |      0 |      7 |      0 |      0 |      0 |      0 |      0 |   1541 |   3107 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      2 |      1 |      0 |     60 |     60 |     48 |      0 |      0 |      0 |      2 |      0 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     29 |      0 |      0 |      0 |      0 |      0 |     47 |      0 |      0 |      0 |      0 |      0 |   2714 |   3519 |adc0_clk
      0 |      0 |      0 |      0 |     16 |      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |adc0_psclk
      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |    104 |adc1_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |mgt_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     29 |      0 |      0 |      0 |     24 |      9 |     47 |      0 |      0 |      0 |      0 |      0 |   2780 |   3640 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     32 |      0 |      0 |      1 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |      0 |      0 |     13 |      0 |      0 |      0 |      0 |      0 |   1740 |   2149 |adc0_clk
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |    593 |adc0_psclk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     56 |    245 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/mgt_clk_0
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     23 |      0 |      0 |      2 |      0 |      0 |     13 |      0 |      0 |      0 |      0 |      0 |   1824 |   2987 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     60 |     60 |     48 |      0 |      0 |      0 |      2 |     16 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     31 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      0 |      0 |   2496 |   3405 |adc0_clk
      0 |      0 |      0 |      0 |     18 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    133 |adc0_psclk
      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     79 |      5 |adc1_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |mgt_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     31 |      0 |      0 |      0 |     29 |      8 |     40 |      0 |      0 |      0 |      0 |      0 |   2579 |   3574 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     17 |      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |   1676 |   1811 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |adc0_clk270
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    574 |adc0_psclk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |    577 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/mgt_clk_0
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     23 |      0 |      0 |      2 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |   1816 |   2966 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     60 |     60 |     48 |      0 |      0 |      0 |      2 |     16 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |      9 |      0 |     33 |      0 |      0 |      0 |      0 |      0 |   2623 |   3435 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |adc0_clk90
      0 |      0 |      0 |      0 |     13 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     92 |adc0_psclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |mgt_clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |     22 |      2 |     33 |      0 |      0 |      0 |      0 |      0 |   2629 |   3535 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |     32 |      1 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     23 |      0 |      0 |      0 |      0 |      2 |     20 |      0 |      0 |      0 |      0 |      0 |   1619 |   2089 |adc0_clk
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |adc0_clk180
      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |adc0_clk270
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    402 |adc0_psclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     74 |    551 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     23 |      0 |      0 |      2 |      0 |     32 |     20 |      0 |      0 |      0 |      0 |      0 |   1701 |   3074 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      2 |      1 |      0 |     60 |     60 |     48 |      0 |      0 |      0 |      2 |      0 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     27 |      0 |      0 |      0 |     10 |      0 |     37 |      0 |      0 |      0 |      0 |      0 |   2724 |   3456 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     98 |adc0_psclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |mgt_clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     27 |      0 |      0 |      0 |     10 |      0 |     37 |      0 |      0 |      0 |      0 |      0 |   2724 |   3563 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |     32 |      1 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     17 |      0 |      0 |      0 |      0 |      0 |     15 |      0 |      0 |      0 |      0 |      0 |   1623 |   2178 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |adc0_clk180
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |adc0_clk270
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    119 |adc0_psclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |    691 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     17 |      0 |      0 |      2 |      0 |      0 |     15 |      0 |      0 |      0 |      0 |      0 |   1767 |   3000 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      4 |      2 |      0 |     40 |     40 |     48 |      0 |      0 |      0 |      1 |      0 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     26 |      1 |      0 |      0 |     14 |      0 |     38 |      0 |      0 |      0 |      0 |      0 |   2580 |   3616 |adc0_clk
      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     18 |adc0_psclk
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |adc1_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |mgt_clk_1
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     26 |      4 |      1 |      0 |     14 |      0 |     38 |      0 |      0 |      0 |      0 |      0 |   2584 |   3640 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     18 |      1 |     12 |      0 |      0 |      0 |      0 |      0 |   1565 |   2616 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |adc0_clk180
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |adc0_psclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |adc1_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |infrastructure_inst/dly_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |    422 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     13 |      0 |      0 |      2 |     18 |      7 |     12 |      0 |      0 |      0 |      1 |      0 |   1607 |   3116 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     80 |     80 |     48 |      0 |      0 |      0 |      2 |      0 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     22 |      0 |      0 |      0 |     18 |      3 |     33 |      0 |      0 |      0 |      0 |      0 |   2684 |   3474 |adc0_clk
      0 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |adc0_clk180
      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |adc0_clk270
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    100 |adc0_psclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |infrastructure_inst/dly_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |mgt_clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     22 |      0 |      0 |      0 |     18 |     39 |     33 |      0 |      0 |      0 |      1 |      0 |   2684 |   3621 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |      0 |   1458 |   2493 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |adc0_clk180
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |adc0_clk270
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    105 |adc0_psclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |adc1_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    245 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      2 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |      0 |   1460 |   2892 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:a5a7bb67) REAL time: 16 mins 35 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:a5a7bb67) REAL time: 16 mins 36 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a5a7bb67) REAL time: 16 mins 37 secs 

Phase 12.8  Global Placement
.....................................
...................................................................................................
.....................................................................
.............................................................................................................
.................................................................
.................................................................
.......................
.....................................................................................
Phase 12.8  Global Placement (Checksum:dbe225e) REAL time: 45 mins 31 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:dbe225e) REAL time: 45 mins 31 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:dbe225e) REAL time: 45 mins 37 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:97f3a2a5) REAL time: 1 hrs 11 mins 31 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:97f3a2a5) REAL time: 1 hrs 11 mins 38 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:97f3a2a5) REAL time: 1 hrs 11 mins 47 secs 

Total REAL time to Placer completion: 1 hrs 11 mins 52 secs 
Total CPU  time to Placer completion: 1 hrs 11 mins 49 secs 
Running physical synthesis...
...
Physical synthesis completed.
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:1841 - One or more GTPs are being used in this design. Evaluate the SelectIO-To-GTP Crosstalk
   section of the Virtex-5 RocketIO GTP Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTP performance. 
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[10]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[10]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[11]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[11]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[12]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[12]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[13]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[13]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[14]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[14]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[15]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[15]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[16]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[16]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[17]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[17]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[0]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[0]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[1]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[1]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[2]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[2]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[3]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[3]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[4]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[4]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[5]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[5]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[6]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[6]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[7]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[7]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[8]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[8]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr1_controller/qdr1_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[9]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[9]>:<IODELAY_IODELAY>. 
   When DELAY_SRC is not DATAIN programming the DATAIN input pin is not used and will be ignored.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  117
Slice Logic Utilization:
  Number of Slice Registers:                53,741 out of  58,880   91%
    Number used as Flip Flops:              53,738
    Number used as Latch-thrus:                  3
  Number of Slice LUTs:                     48,729 out of  58,880   82%
    Number used as logic:                   31,048 out of  58,880   52%
      Number using O6 output only:          20,087
      Number using O5 output only:           8,453
      Number using O5 and O6:                2,508
    Number used as Memory:                  17,034 out of  24,320   70%
      Number used as Dual Port RAM:            622
        Number using O6 output only:           398
        Number using O5 output only:            54
        Number using O5 and O6:                170
      Number used as Single Port RAM:           32
        Number using O5 and O6:                 32
      Number used as Shift Register:        16,380
        Number using O6 output only:        16,380
    Number used as exclusive route-thru:       647
  Number of route-thrus:                     9,139
    Number using O6 output only:             9,055
    Number using O5 output only:                61
    Number using O5 and O6:                     23

Slice Logic Distribution:
  Number of occupied Slices:                14,686 out of  14,720   99%
  Number of LUT Flip Flop pairs used:       56,525
    Number with an unused Flip Flop:         2,784 out of  56,525    4%
    Number with an unused LUT:               7,796 out of  56,525   13%
    Number of fully used LUT-FF pairs:      45,945 out of  56,525   81%
    Number of unique control sets:           1,086
    Number of slice register sites lost
      to control set restrictions:           2,178 out of  58,880    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       333 out of     640   52%
    Number of LOCed IOBs:                      333 out of     333  100%
    IOB Flip Flops:                            249
    IOB Master Pads:                             2
    IOB Slave Pads:                              2
    Number of bonded IPADs:                     36
      Number of LOCed IPADs:                    36 out of      36  100%
    Number of bonded OPADs:                     32
      Number of LOCed OPADs:                    32 out of      32  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     208 out of     244   85%
    Number using BlockRAM only:                208
    Total primitives used:
      Number of 36k BlockRAM used:              36
      Number of 18k BlockRAM used:             299
    Total Memory used (KB):                  6,678 out of   8,784   76%
  Number of BUFG/BUFGCTRLs:                     14 out of      32   43%
    Number used as BUFGs:                       14
  Number of IDELAYCTRLs:                         2 out of      22    9%
  Number of BUFDSs:                              2 out of       8   25%
  Number of CRC64s:                              4 out of      16   25%
  Number of DCM_ADVs:                            3 out of      12   25%
  Number of DSP48Es:                           392 out of     640   61%
  Number of GTP_DUALs:                           8 out of       8  100%
  Number of PLL_ADVs:                            2 out of       6   33%

Average Fanout of Non-Clock Nets:                2.05

Peak Memory Usage:  2481 MB
Total REAL time to MAP completion:  1 hrs 14 mins 37 secs 
Total CPU time to MAP completion:   1 hrs 14 mins 33 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.
