<stg><name>Pooling2dMax<float, 1, 0, 1036831949u>.1</name>


<trans_list>

<trans id="269" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
.lr.ph19:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
.lr.ph19:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
.lr.ph19:2 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
.lr.ph19:3 %g = alloca i32 1

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph19:4 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="32">
<![CDATA[
.lr.ph19:5 %ch = alloca i32 1

]]></Node>
<StgValue><ssdm name="ch"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="32">
<![CDATA[
.lr.ph19:6 %indvar_flatten75 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten75"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph19:7 %store_ln96 = store i11 0, i11 %indvar_flatten75

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph19:8 %store_ln96 = store i3 0, i3 %ch

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph19:9 %store_ln96 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph19:10 %store_ln96 = store i4 0, i4 %g

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph19:11 %store_ln96 = store i5 0, i5 %r

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph19:12 %store_ln96 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph19:13 %store_ln96 = store i5 0, i5 %c

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph19:14 %br_ln96 = br void

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:2 %ch_1 = load i3 %ch

]]></Node>
<StgValue><ssdm name="ch_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:3 %indvar_flatten75_load = load i11 %indvar_flatten75

]]></Node>
<StgValue><ssdm name="indvar_flatten75_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:28 %icmp_ln96 = icmp_eq  i11 %indvar_flatten75_load, i11 1176

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:29 %add_ln96_1 = add i11 %indvar_flatten75_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:30 %br_ln96 = br i1 %icmp_ln96, void %._crit_edge15, void %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge15:2 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15:3 %add_ln96 = add i3 %ch_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:6 %icmp_ln97 = icmp_eq  i8 %indvar_flatten_load, i8 196

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge15:15 %select_ln97_3 = select i1 %icmp_ln97, i3 %add_ln96, i3 %ch_1

]]></Node>
<StgValue><ssdm name="select_ln97_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="3">
<![CDATA[
._crit_edge15:16 %zext_ln97_1 = zext i3 %select_ln97_3

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge15:17 %mul_ln97 = mul i12 %zext_ln97_1, i12 784

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:155 %add_ln97_2 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln97_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge15:156 %select_ln97_14 = select i1 %icmp_ln97, i8 1, i8 %add_ln97_2

]]></Node>
<StgValue><ssdm name="select_ln97_14"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:157 %store_ln96 = store i11 %add_ln96_1, i11 %indvar_flatten75

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:158 %store_ln97 = store i3 %select_ln97_3, i3 %ch

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:159 %store_ln97 = store i8 %select_ln97_14, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge15:1 %k_load = load i4 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge15:17 %mul_ln97 = mul i12 %zext_ln97_1, i12 784

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge15:28 %icmp_ln98 = icmp_eq  i4 %k_load, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
._crit_edge15:0 %c_load = load i5 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge15:17 %mul_ln97 = mul i12 %zext_ln97_1, i12 784

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:27 %xor_ln97 = xor i1 %icmp_ln97, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln97"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:29 %and_ln97 = and i1 %icmp_ln98, i1 %xor_ln97

]]></Node>
<StgValue><ssdm name="and_ln97"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:33 %or_ln97 = or i1 %and_ln97, i1 %icmp_ln97

]]></Node>
<StgValue><ssdm name="or_ln97"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge15:34 %select_ln97_7 = select i1 %or_ln97, i4 0, i4 %k_load

]]></Node>
<StgValue><ssdm name="select_ln97_7"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge15:35 %select_ln97_8 = select i1 %or_ln97, i5 0, i5 %c_load

]]></Node>
<StgValue><ssdm name="select_ln97_8"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="5">
<![CDATA[
._crit_edge15:62 %c_cast = zext i5 %select_ln97_8

]]></Node>
<StgValue><ssdm name="c_cast"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge15:64 %empty_89 = add i12 %c_cast, i12 %mul_ln97

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge15:153 %add_ln98 = add i4 %select_ln97_7, i4 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge15:154 %add_ln98_1 = add i5 %select_ln97_8, i5 2

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:162 %store_ln98 = store i4 %add_ln98, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:163 %store_ln98 = store i5 %add_ln98_1, i5 %c

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %r_1 = load i5 %r

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1 %g_1 = load i4 %g

]]></Node>
<StgValue><ssdm name="g_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge15:7 %select_ln97 = select i1 %icmp_ln97, i4 0, i4 %g_1

]]></Node>
<StgValue><ssdm name="select_ln97"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge15:8 %select_ln97_1 = select i1 %icmp_ln97, i5 0, i5 %r_1

]]></Node>
<StgValue><ssdm name="select_ln97_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge15:30 %add_ln97 = add i4 %select_ln97, i4 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge15:31 %add_ln97_1 = add i5 %select_ln97_1, i5 2

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge15:60 %select_ln97_12 = select i1 %and_ln97, i4 %add_ln97, i4 %select_ln97

]]></Node>
<StgValue><ssdm name="select_ln97_12"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge15:61 %select_ln97_13 = select i1 %and_ln97, i5 %add_ln97_1, i5 %select_ln97_1

]]></Node>
<StgValue><ssdm name="select_ln97_13"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge15:64 %empty_89 = add i12 %c_cast, i12 %mul_ln97

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:160 %store_ln97 = store i4 %select_ln97_12, i4 %g

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge15:161 %store_ln97 = store i5 %select_ln97_13, i5 %r

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:4 %p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ch_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
:5 %p_shl_cast = zext i7 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:6 %p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %ch_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
:7 %p_shl4_cast = zext i4 %p_shl4

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %empty = sub i8 %p_shl_cast, i8 %p_shl4_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
:9 %zext_ln97 = zext i4 %g_1

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %empty_81 = add i8 %zext_ln97, i8 %empty

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="8">
<![CDATA[
:11 %empty_82 = trunc i8 %empty_81

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:12 %p_shl5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_82, i4 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:13 %p_shl6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %empty_81, i1 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="9">
<![CDATA[
:14 %p_shl6_cast = sext i9 %p_shl6

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %sub_ln100 = sub i11 %p_shl5, i11 %p_shl6_cast

]]></Node>
<StgValue><ssdm name="sub_ln100"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:16 %p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %r_1, i5 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="10">
<![CDATA[
:17 %p_shl7_0_cast = zext i10 %p_shl7

]]></Node>
<StgValue><ssdm name="p_shl7_0_cast"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:18 %p_shl8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %r_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="7">
<![CDATA[
:19 %p_shl8_0_cast = zext i7 %p_shl8

]]></Node>
<StgValue><ssdm name="p_shl8_0_cast"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:20 %empty_83 = sub i11 %p_shl7_0_cast, i11 %p_shl8_0_cast

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:21 %empty_84 = or i5 %r_1, i5 1

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:22 %p_shl7_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_84, i5 0

]]></Node>
<StgValue><ssdm name="p_shl7_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="10">
<![CDATA[
:23 %p_shl7_1_cast = zext i10 %p_shl7_1

]]></Node>
<StgValue><ssdm name="p_shl7_1_cast"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:24 %p_shl8_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_84, i2 0

]]></Node>
<StgValue><ssdm name="p_shl8_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="7">
<![CDATA[
:25 %p_shl8_1_cast = zext i7 %p_shl8_1

]]></Node>
<StgValue><ssdm name="p_shl8_1_cast"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:26 %empty_85 = sub i11 %p_shl7_1_cast, i11 %p_shl8_1_cast

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:27 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
._crit_edge15:9 %p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %add_ln96, i4 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge15:10 %p_shl_cast_mid1 = zext i7 %p_shl_mid1

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
._crit_edge15:11 %p_shl4_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln96, i1 0

]]></Node>
<StgValue><ssdm name="p_shl4_mid1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge15:12 %p_shl4_cast_mid1 = zext i4 %p_shl4_mid1

]]></Node>
<StgValue><ssdm name="p_shl4_cast_mid1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:13 %p_mid121 = sub i8 %p_shl_cast_mid1, i8 %p_shl4_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid121"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge15:14 %select_ln97_2 = select i1 %icmp_ln97, i8 %p_mid121, i8 %empty

]]></Node>
<StgValue><ssdm name="select_ln97_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="8">
<![CDATA[
._crit_edge15:18 %empty_87 = trunc i8 %p_mid121

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
._crit_edge15:19 %p_shl5_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_87, i4 0

]]></Node>
<StgValue><ssdm name="p_shl5_mid"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
._crit_edge15:20 %p_shl6_mid = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid121, i1 0

]]></Node>
<StgValue><ssdm name="p_shl6_mid"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="9">
<![CDATA[
._crit_edge15:21 %p_shl6_cast_mid139 = sext i9 %p_shl6_mid

]]></Node>
<StgValue><ssdm name="p_shl6_cast_mid139"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge15:22 %sub_ln100_1 = sub i11 %p_shl5_mid, i11 %p_shl6_cast_mid139

]]></Node>
<StgValue><ssdm name="sub_ln100_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge15:23 %select_ln97_4 = select i1 %icmp_ln97, i11 %sub_ln100_1, i11 %sub_ln100

]]></Node>
<StgValue><ssdm name="select_ln97_4"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge15:24 %select_ln97_5 = select i1 %icmp_ln97, i11 0, i11 %empty_83

]]></Node>
<StgValue><ssdm name="select_ln97_5"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge15:25 %select_ln97_6 = select i1 %icmp_ln97, i11 28, i11 %empty_85

]]></Node>
<StgValue><ssdm name="select_ln97_6"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge15:36 %zext_ln97_2 = zext i4 %add_ln97

]]></Node>
<StgValue><ssdm name="zext_ln97_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:37 %p_mid1 = add i8 %zext_ln97_2, i8 %select_ln97_2

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="8">
<![CDATA[
._crit_edge15:38 %empty_88 = trunc i8 %p_mid1

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
._crit_edge15:39 %p_shl5_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_88, i4 0

]]></Node>
<StgValue><ssdm name="p_shl5_mid1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
._crit_edge15:40 %p_shl6_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_mid1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl6_mid1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="9">
<![CDATA[
._crit_edge15:41 %p_shl6_cast_mid1 = sext i9 %p_shl6_mid1

]]></Node>
<StgValue><ssdm name="p_shl6_cast_mid1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge15:42 %sub_ln100_2 = sub i11 %p_shl5_mid1, i11 %p_shl6_cast_mid1

]]></Node>
<StgValue><ssdm name="sub_ln100_2"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge15:43 %select_ln97_9 = select i1 %and_ln97, i11 %sub_ln100_2, i11 %select_ln97_4

]]></Node>
<StgValue><ssdm name="select_ln97_9"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge15:44 %p_shl7_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln97_1, i5 0

]]></Node>
<StgValue><ssdm name="p_shl7_0_mid1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge15:45 %p_shl7_0_cast_mid1 = zext i10 %p_shl7_0_mid1

]]></Node>
<StgValue><ssdm name="p_shl7_0_cast_mid1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
._crit_edge15:46 %p_shl8_0_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln97_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl8_0_mid1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="7">
<![CDATA[
._crit_edge15:47 %p_shl8_0_cast_mid1 = zext i7 %p_shl8_0_mid1

]]></Node>
<StgValue><ssdm name="p_shl8_0_cast_mid1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge15:48 %p_mid15 = sub i11 %p_shl7_0_cast_mid1, i11 %p_shl8_0_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid15"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge15:49 %select_ln97_10 = select i1 %and_ln97, i11 %p_mid15, i11 %select_ln97_5

]]></Node>
<StgValue><ssdm name="select_ln97_10"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge15:50 %select_ln97_10_cast = sext i11 %select_ln97_10

]]></Node>
<StgValue><ssdm name="select_ln97_10_cast"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge15:51 %p_mid17 = or i5 %add_ln97_1, i5 1

]]></Node>
<StgValue><ssdm name="p_mid17"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge15:52 %p_shl7_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid17, i5 0

]]></Node>
<StgValue><ssdm name="p_shl7_1_mid1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge15:53 %p_shl7_1_cast_mid1 = zext i10 %p_shl7_1_mid1

]]></Node>
<StgValue><ssdm name="p_shl7_1_cast_mid1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
._crit_edge15:54 %p_shl8_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid17, i2 0

]]></Node>
<StgValue><ssdm name="p_shl8_1_mid1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="7">
<![CDATA[
._crit_edge15:55 %p_shl8_1_cast_mid1 = zext i7 %p_shl8_1_mid1

]]></Node>
<StgValue><ssdm name="p_shl8_1_cast_mid1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="and_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge15:56 %p_mid19 = sub i11 %p_shl7_1_cast_mid1, i11 %p_shl8_1_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid19"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge15:57 %select_ln97_11 = select i1 %and_ln97, i11 %p_mid19, i11 %select_ln97_6

]]></Node>
<StgValue><ssdm name="select_ln97_11"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge15:58 %select_ln97_11_cast = sext i11 %select_ln97_11

]]></Node>
<StgValue><ssdm name="select_ln97_11_cast"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge15:65 %zext_ln106 = zext i12 %empty_89

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge15:66 %add_ln106 = add i13 %zext_ln106, i13 %select_ln97_10_cast

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge15:67 %zext_ln106_1 = zext i13 %add_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:68 %in_data_addr = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_1

]]></Node>
<StgValue><ssdm name="in_data_addr"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge15:69 %in_data_load = load i13 %in_data_addr

]]></Node>
<StgValue><ssdm name="in_data_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge15:79 %or_ln106 = or i13 %add_ln106, i13 1

]]></Node>
<StgValue><ssdm name="or_ln106"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge15:80 %zext_ln106_2 = zext i13 %or_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:81 %in_data_addr_1 = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="in_data_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge15:82 %in_data_load_1 = load i13 %in_data_addr_1

]]></Node>
<StgValue><ssdm name="in_data_load_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge15:99 %add_ln106_1 = add i13 %zext_ln106, i13 %select_ln97_11_cast

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge15:100 %zext_ln106_3 = zext i13 %add_ln106_1

]]></Node>
<StgValue><ssdm name="zext_ln106_3"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="13" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:101 %in_data_addr_2 = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_3

]]></Node>
<StgValue><ssdm name="in_data_addr_2"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge15:102 %in_data_load_2 = load i13 %in_data_addr_2

]]></Node>
<StgValue><ssdm name="in_data_load_2"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge15:119 %or_ln106_1 = or i13 %add_ln106_1, i13 1

]]></Node>
<StgValue><ssdm name="or_ln106_1"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge15:120 %zext_ln106_4 = zext i13 %or_ln106_1

]]></Node>
<StgValue><ssdm name="zext_ln106_4"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:121 %in_data_addr_3 = getelementptr i32 %in_data, i32 0, i32 %zext_ln106_4

]]></Node>
<StgValue><ssdm name="in_data_addr_3"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge15:122 %in_data_load_3 = load i13 %in_data_addr_3

]]></Node>
<StgValue><ssdm name="in_data_load_3"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="4">
<![CDATA[
._crit_edge15:139 %zext_ln113 = zext i4 %select_ln97_7

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge15:149 %add_ln113 = add i11 %zext_ln113, i11 %select_ln97_9

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="158" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge15:69 %in_data_load = load i13 %in_data_addr

]]></Node>
<StgValue><ssdm name="in_data_load"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge15:82 %in_data_load_1 = load i13 %in_data_addr_1

]]></Node>
<StgValue><ssdm name="in_data_load_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge15:102 %in_data_load_2 = load i13 %in_data_addr_2

]]></Node>
<StgValue><ssdm name="in_data_load_2"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge15:122 %in_data_load_3 = load i13 %in_data_addr_3

]]></Node>
<StgValue><ssdm name="in_data_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="162" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:76 %tmp_4 = fcmp_ogt  i32 %in_data_load, i32 -255

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15:70 %bitcast_ln107 = bitcast i32 %in_data_load

]]></Node>
<StgValue><ssdm name="bitcast_ln107"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:71 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge15:72 %trunc_ln107 = trunc i32 %bitcast_ln107

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:73 %icmp_ln107 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge15:74 %icmp_ln107_1 = icmp_eq  i23 %trunc_ln107, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:75 %or_ln107 = or i1 %icmp_ln107_1, i1 %icmp_ln107

]]></Node>
<StgValue><ssdm name="or_ln107"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:76 %tmp_4 = fcmp_ogt  i32 %in_data_load, i32 -255

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:77 %and_ln107 = and i1 %or_ln107, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln107"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:78 %select_ln107 = select i1 %and_ln107, i32 %in_data_load, i32 -255

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="172" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:96 %tmp_7 = fcmp_olt  i32 %select_ln107, i32 %in_data_load_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15:83 %bitcast_ln107_1 = bitcast i32 %select_ln107

]]></Node>
<StgValue><ssdm name="bitcast_ln107_1"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:84 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge15:85 %trunc_ln107_1 = trunc i32 %bitcast_ln107_1

]]></Node>
<StgValue><ssdm name="trunc_ln107_1"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15:86 %bitcast_ln107_2 = bitcast i32 %in_data_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln107_2"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:87 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge15:88 %trunc_ln107_2 = trunc i32 %bitcast_ln107_2

]]></Node>
<StgValue><ssdm name="trunc_ln107_2"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:89 %icmp_ln107_2 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_2"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge15:90 %icmp_ln107_3 = icmp_eq  i23 %trunc_ln107_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_3"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:91 %or_ln107_1 = or i1 %icmp_ln107_3, i1 %icmp_ln107_2

]]></Node>
<StgValue><ssdm name="or_ln107_1"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:92 %icmp_ln107_4 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_4"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge15:93 %icmp_ln107_5 = icmp_eq  i23 %trunc_ln107_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_5"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:94 %or_ln107_2 = or i1 %icmp_ln107_5, i1 %icmp_ln107_4

]]></Node>
<StgValue><ssdm name="or_ln107_2"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:95 %and_ln107_1 = and i1 %or_ln107_1, i1 %or_ln107_2

]]></Node>
<StgValue><ssdm name="and_ln107_1"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:96 %tmp_7 = fcmp_olt  i32 %select_ln107, i32 %in_data_load_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:97 %and_ln107_2 = and i1 %and_ln107_1, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln107_2"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:98 %select_ln107_1 = select i1 %and_ln107_2, i32 %in_data_load_1, i32 %select_ln107

]]></Node>
<StgValue><ssdm name="select_ln107_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="189" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:116 %tmp_s = fcmp_olt  i32 %select_ln107_1, i32 %in_data_load_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15:103 %bitcast_ln107_3 = bitcast i32 %select_ln107_1

]]></Node>
<StgValue><ssdm name="bitcast_ln107_3"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:104 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge15:105 %trunc_ln107_3 = trunc i32 %bitcast_ln107_3

]]></Node>
<StgValue><ssdm name="trunc_ln107_3"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15:106 %bitcast_ln107_4 = bitcast i32 %in_data_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln107_4"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:107 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge15:108 %trunc_ln107_4 = trunc i32 %bitcast_ln107_4

]]></Node>
<StgValue><ssdm name="trunc_ln107_4"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:109 %icmp_ln107_6 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_6"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge15:110 %icmp_ln107_7 = icmp_eq  i23 %trunc_ln107_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_7"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:111 %or_ln107_3 = or i1 %icmp_ln107_7, i1 %icmp_ln107_6

]]></Node>
<StgValue><ssdm name="or_ln107_3"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:112 %icmp_ln107_8 = icmp_ne  i8 %tmp_9, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_8"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge15:113 %icmp_ln107_9 = icmp_eq  i23 %trunc_ln107_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_9"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:114 %or_ln107_4 = or i1 %icmp_ln107_9, i1 %icmp_ln107_8

]]></Node>
<StgValue><ssdm name="or_ln107_4"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:115 %and_ln107_3 = and i1 %or_ln107_3, i1 %or_ln107_4

]]></Node>
<StgValue><ssdm name="and_ln107_3"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:116 %tmp_s = fcmp_olt  i32 %select_ln107_1, i32 %in_data_load_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:117 %and_ln107_4 = and i1 %and_ln107_3, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln107_4"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:118 %select_ln107_2 = select i1 %and_ln107_4, i32 %in_data_load_2, i32 %select_ln107_1

]]></Node>
<StgValue><ssdm name="select_ln107_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="206" st_id="13" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:136 %tmp_3 = fcmp_olt  i32 %select_ln107_2, i32 %in_data_load_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15:123 %bitcast_ln107_5 = bitcast i32 %select_ln107_2

]]></Node>
<StgValue><ssdm name="bitcast_ln107_5"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:124 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge15:125 %trunc_ln107_5 = trunc i32 %bitcast_ln107_5

]]></Node>
<StgValue><ssdm name="trunc_ln107_5"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15:126 %bitcast_ln107_6 = bitcast i32 %in_data_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln107_6"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:127 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln107_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge15:128 %trunc_ln107_6 = trunc i32 %bitcast_ln107_6

]]></Node>
<StgValue><ssdm name="trunc_ln107_6"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:129 %icmp_ln107_10 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_10"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge15:130 %icmp_ln107_11 = icmp_eq  i23 %trunc_ln107_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_11"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:131 %or_ln107_5 = or i1 %icmp_ln107_11, i1 %icmp_ln107_10

]]></Node>
<StgValue><ssdm name="or_ln107_5"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:132 %icmp_ln107_12 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_12"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge15:133 %icmp_ln107_13 = icmp_eq  i23 %trunc_ln107_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_13"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:134 %or_ln107_6 = or i1 %icmp_ln107_13, i1 %icmp_ln107_12

]]></Node>
<StgValue><ssdm name="or_ln107_6"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:135 %and_ln107_5 = and i1 %or_ln107_5, i1 %or_ln107_6

]]></Node>
<StgValue><ssdm name="and_ln107_5"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:136 %tmp_3 = fcmp_olt  i32 %select_ln107_2, i32 %in_data_load_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:137 %and_ln107_6 = and i1 %and_ln107_5, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln107_6"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:138 %select_ln107_3 = select i1 %and_ln107_6, i32 %in_data_load_3, i32 %select_ln107_2

]]></Node>
<StgValue><ssdm name="select_ln107_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="223" st_id="15" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:146 %tmp_11 = fcmp_ole  i32 %select_ln107_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15:140 %bitcast_ln113 = bitcast i32 %select_ln107_3

]]></Node>
<StgValue><ssdm name="bitcast_ln113"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:141 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln113, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge15:142 %trunc_ln113 = trunc i32 %bitcast_ln113

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge15:143 %icmp_ln113 = icmp_ne  i8 %tmp_10, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge15:144 %icmp_ln113_1 = icmp_eq  i23 %trunc_ln113, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_1"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:145 %or_ln113 = or i1 %icmp_ln113_1, i1 %icmp_ln113

]]></Node>
<StgValue><ssdm name="or_ln113"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:146 %tmp_11 = fcmp_ole  i32 %select_ln107_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15:147 %and_ln113 = and i1 %or_ln113, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln113"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:148 %select_ln113 = select i1 %and_ln113, i32 0, i32 %bitcast_ln113

]]></Node>
<StgValue><ssdm name="select_ln113"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0">
<![CDATA[
._crit_edge20:0 %ret_ln130 = ret

]]></Node>
<StgValue><ssdm name="ret_ln130"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge15:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge15:5 %empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1176, i64 1176, i64 1176

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge15:26 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge15:32 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_97_2_VITIS_LOOP_98_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge15:59 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge15:63 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge15:150 %zext_ln113_1 = zext i11 %add_ln113

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:151 %p1_out_data_addr = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="p1_out_data_addr"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
._crit_edge15:152 %store_ln113 = store i32 %select_ln113, i11 %p1_out_data_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15:164 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
