<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: cpu/o3/lsq_unit.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>cpu/o3/lsq_unit.hh</h1><a href="o3_2lsq__unit_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2012-2013 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2004-2006 The Regents of The University of Michigan</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00019"></a>00019 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00021"></a>00021 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00022"></a>00022 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00023"></a>00023 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00024"></a>00024 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00025"></a>00025 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00026"></a>00026 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00029"></a>00029 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00031"></a>00031 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00032"></a>00032 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00034"></a>00034 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00035"></a>00035 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00036"></a>00036 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00038"></a>00038 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Authors: Kevin Lim</span>
<a name="l00041"></a>00041 <span class="comment"> *          Korey Sewell</span>
<a name="l00042"></a>00042 <span class="comment"> */</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef __CPU_O3_LSQ_UNIT_HH__</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define __CPU_O3_LSQ_UNIT_HH__</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &lt;algorithm&gt;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &lt;cstring&gt;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &lt;map&gt;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &lt;queue&gt;</span>
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;<a class="code" href="debugfaults_8hh.html">arch/generic/debugfaults.hh</a>&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;arch/isa_traits.hh&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;arch/locked_mem.hh&quot;</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include &quot;arch/mmapped_ipr.hh&quot;</span>
<a name="l00056"></a>00056 <span class="preprocessor">#include &quot;<a class="code" href="hashmap_8hh.html">base/hashmap.hh</a>&quot;</span>
<a name="l00057"></a>00057 <span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span>
<a name="l00058"></a>00058 <span class="preprocessor">#include &quot;<a class="code" href="inst__seq_8hh.html">cpu/inst_seq.hh</a>&quot;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;<a class="code" href="timebuf_8hh.html">cpu/timebuf.hh</a>&quot;</span>
<a name="l00060"></a>00060 <span class="preprocessor">#include &quot;debug/LSQUnit.hh&quot;</span>
<a name="l00061"></a>00061 <span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html">mem/packet.hh</a>&quot;</span>
<a name="l00062"></a>00062 <span class="preprocessor">#include &quot;<a class="code" href="port_8hh.html">mem/port.hh</a>&quot;</span>
<a name="l00063"></a>00063 <span class="preprocessor">#include &quot;<a class="code" href="fault__fwd_8hh.html">sim/fault_fwd.hh</a>&quot;</span>
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="keyword">struct </span>DerivO3CPUParams;
<a name="l00066"></a>00066 
<a name="l00079"></a>00079 <span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;
<a name="l00080"></a><a class="code" href="classLSQUnit.html">00080</a> <span class="keyword">class </span><a class="code" href="classLSQUnit.html">LSQUnit</a> {
<a name="l00081"></a>00081   <span class="keyword">public</span>:
<a name="l00082"></a><a class="code" href="classLSQUnit.html#a44622cf06940413482836cb62931ac3f">00082</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::O3CPU <a class="code" href="classLSQUnit.html#a44622cf06940413482836cb62931ac3f">O3CPU</a>;
<a name="l00083"></a><a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">00083</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> <a class="code" href="namespaceThePipeline.html#a992959fefcd659c6ba422aa4de14677c">Impl::DynInstPtr</a> <a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a>;
<a name="l00084"></a><a class="code" href="classLSQUnit.html#a23f60a4095b5240dfcb18a4ec40210a9">00084</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::CPUPol::IEW <a class="code" href="classLSQUnit.html#a23f60a4095b5240dfcb18a4ec40210a9">IEW</a>;
<a name="l00085"></a><a class="code" href="classLSQUnit.html#acf05a3db8421d1ca800c285cf9a86301">00085</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::CPUPol::LSQ <a class="code" href="classLSQ.html">LSQ</a>;
<a name="l00086"></a><a class="code" href="classLSQUnit.html#aa56c7524890b3a6337668c507be0f272">00086</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::CPUPol::IssueStruct <a class="code" href="structIssueStruct.html">IssueStruct</a>;
<a name="l00087"></a>00087 
<a name="l00088"></a>00088   <span class="keyword">public</span>:
<a name="l00090"></a>00090     <a class="code" href="classLSQUnit.html#a0b23136c4d1c97aab007aa60e707763b">LSQUnit</a>();
<a name="l00091"></a>00091 
<a name="l00093"></a>00093     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a45b3b65ba551c17c3b200db265611a4c">init</a>(<a class="code" href="classLSQUnit.html#a44622cf06940413482836cb62931ac3f">O3CPU</a> *cpu_ptr, <a class="code" href="classLSQUnit.html#a23f60a4095b5240dfcb18a4ec40210a9">IEW</a> *iew_ptr, DerivO3CPUParams *params,
<a name="l00094"></a>00094             <a class="code" href="classLSQ.html">LSQ</a> *lsq_ptr, <span class="keywordtype">unsigned</span> maxLQEntries, <span class="keywordtype">unsigned</span> maxSQEntries,
<a name="l00095"></a>00095             <span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>);
<a name="l00096"></a>00096 
<a name="l00098"></a>00098     std::string <a class="code" href="classLSQUnit.html#a37627d5d5bba7f4a8690c71c2ab3cb07">name</a>() <span class="keyword">const</span>;
<a name="l00099"></a>00099 
<a name="l00101"></a>00101     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a4dc637449366fcdfc4e764cdf12d9b11">regStats</a>();
<a name="l00102"></a>00102 
<a name="l00104"></a>00104     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a8d77cc755c7a424f4eb80130fb627012">setDcachePort</a>(<a class="code" href="classMasterPort.html">MasterPort</a> *dcache_port);
<a name="l00105"></a>00105 
<a name="l00107"></a>00107     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a0240eb42fa57fe5d3788093f62b77347">drainSanityCheck</a>() <span class="keyword">const</span>;
<a name="l00108"></a>00108 
<a name="l00110"></a>00110     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a8674059ce345e23aac5086b2c3e24a43">takeOverFrom</a>();
<a name="l00111"></a>00111 
<a name="l00117"></a><a class="code" href="classLSQUnit.html#a873dd91783f9efb4a590aded1f70d6b0">00117</a>     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a873dd91783f9efb4a590aded1f70d6b0">tick</a>() { <a class="code" href="classLSQUnit.html#a03435d626b7567ed154de5d7d8c3d419">usedPorts</a> = 0; }
<a name="l00118"></a>00118 
<a name="l00120"></a>00120     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a773e88db1aa010c3755e603493bf40ec">insert</a>(<a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;inst);
<a name="l00122"></a>00122     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#ad22b3ecafed2bcd9c59fcab049a1cb98">insertLoad</a>(<a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;load_inst);
<a name="l00124"></a>00124     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a6a4b4e51bfff3639932ebaba45e8a282">insertStore</a>(<a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;store_inst);
<a name="l00125"></a>00125 
<a name="l00132"></a>00132     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classLSQUnit.html#a15239c5725d8744a793c867193e4bce7">checkViolations</a>(<span class="keywordtype">int</span> load_idx, <a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;inst);
<a name="l00133"></a>00133 
<a name="l00138"></a>00138     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a35b89a864d3af33a4b045b7fe0aa6b5a">checkSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);
<a name="l00139"></a>00139 
<a name="l00141"></a>00141     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classLSQUnit.html#a30c6332142c2ecca389ed6ee463c692b">executeLoad</a>(<a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;inst);
<a name="l00142"></a>00142 
<a name="l00143"></a><a class="code" href="classLSQUnit.html#a091a4d1788ce66e51ceb888bbd85ac08">00143</a>     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classLSQUnit.html#a091a4d1788ce66e51ceb888bbd85ac08">executeLoad</a>(<span class="keywordtype">int</span> lq_idx) { <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Not implemented&quot;</span>); <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>; }
<a name="l00145"></a>00145     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classLSQUnit.html#aad78b8a37ee5c61e47df58dd39980340">executeStore</a>(<a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;inst);
<a name="l00146"></a>00146 
<a name="l00148"></a>00148     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a8ddd26e169a62ec5ae591a9f95934839">commitLoad</a>();
<a name="l00150"></a>00150     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a1ae517a923a864a4e3a5aa1eeb2dd2d6">commitLoads</a>(<a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> &amp;youngest_inst);
<a name="l00151"></a>00151 
<a name="l00153"></a>00153     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a954ce1ce58b67cae49ba127d5ea40701">commitStores</a>(<a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> &amp;youngest_inst);
<a name="l00154"></a>00154 
<a name="l00156"></a>00156     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a5f04e29d6f6feb8b86460491f2ba7547">writebackStores</a>();
<a name="l00157"></a>00157 
<a name="l00160"></a>00160     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a0f7f0d3412bbf494cd3d0c0f48e5fcf2">completeDataAccess</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);
<a name="l00161"></a>00161 
<a name="l00163"></a>00163     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#ae3af532345dbe6519e8272d9cd677230">clearLQ</a>();
<a name="l00164"></a>00164 
<a name="l00166"></a>00166     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a171cd7891063f418b1ee217f5c03537b">clearSQ</a>();
<a name="l00167"></a>00167 
<a name="l00169"></a>00169     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a3bc9500810cb2d5615e29206e2d6499f">resizeLQ</a>(<span class="keywordtype">unsigned</span> size);
<a name="l00170"></a>00170 
<a name="l00172"></a>00172     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a341dd6a3bd8d240659fd9d698c3b5c65">resizeSQ</a>(<span class="keywordtype">unsigned</span> size);
<a name="l00173"></a>00173 
<a name="l00175"></a>00175     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a51dd7e304d5413447717826fac6f4921">squash</a>(<span class="keyword">const</span> <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> &amp;squashed_num);
<a name="l00176"></a>00176 
<a name="l00180"></a><a class="code" href="classLSQUnit.html#a4f720bbfb5fdefdb23516500eeb0b4de">00180</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a4f720bbfb5fdefdb23516500eeb0b4de">violation</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a270a20c3fa52139e0538288275db9d22">memDepViolator</a>; }
<a name="l00181"></a>00181 
<a name="l00183"></a>00183     <a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> <a class="code" href="classLSQUnit.html#a30adaf6f5fb6b38b5747f35c419e3f31">getMemDepViolator</a>();
<a name="l00184"></a>00184 
<a name="l00186"></a><a class="code" href="classLSQUnit.html#a05c413ba417c6453e99f75d87c958590">00186</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a05c413ba417c6453e99f75d87c958590">loadBlocked</a>()
<a name="l00187"></a>00187     { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a95dc31b4ce3ebcb6b9d75a510b3a128c">isLoadBlocked</a>; }
<a name="l00188"></a>00188 
<a name="l00190"></a><a class="code" href="classLSQUnit.html#aaa9628e569d007b553e6830774b8548c">00190</a>     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#aaa9628e569d007b553e6830774b8548c">clearLoadBlocked</a>()
<a name="l00191"></a>00191     { <a class="code" href="classLSQUnit.html#a95dc31b4ce3ebcb6b9d75a510b3a128c">isLoadBlocked</a> = <span class="keyword">false</span>; }
<a name="l00192"></a>00192 
<a name="l00194"></a><a class="code" href="classLSQUnit.html#ad0aa91a7b51ca925abf9c9992abad314">00194</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#ad0aa91a7b51ca925abf9c9992abad314">isLoadBlockedHandled</a>()
<a name="l00195"></a>00195     { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a2c1620029c162c7180e523b089e56ed5">loadBlockedHandled</a>; }
<a name="l00196"></a>00196 
<a name="l00198"></a><a class="code" href="classLSQUnit.html#ac8bfb1e163f7ba2261d702623226973d">00198</a>     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#ac8bfb1e163f7ba2261d702623226973d">setLoadBlockedHandled</a>()
<a name="l00199"></a>00199     { <a class="code" href="classLSQUnit.html#a2c1620029c162c7180e523b089e56ed5">loadBlockedHandled</a> = <span class="keyword">true</span>; }
<a name="l00200"></a>00200 
<a name="l00202"></a>00202     <span class="keywordtype">unsigned</span> <a class="code" href="classLSQUnit.html#a028971a565aca048c67ea1c36a6a9d51">numFreeEntries</a>();
<a name="l00203"></a>00203 
<a name="l00205"></a><a class="code" href="classLSQUnit.html#a54460b759fb06e2b18e26657279a6f49">00205</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a54460b759fb06e2b18e26657279a6f49">numLoads</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a867971f18e464abd16193e069c64a8ad">loads</a>; }
<a name="l00206"></a>00206 
<a name="l00208"></a><a class="code" href="classLSQUnit.html#aa0fc32a4a9d77696f5907f4d25e7d07f">00208</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#aa0fc32a4a9d77696f5907f4d25e7d07f">numStores</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#ade9e895aa9c5ace27779c985c4f43326">stores</a>; }
<a name="l00209"></a>00209 
<a name="l00211"></a><a class="code" href="classLSQUnit.html#a3e70330939fdfc4dbc2f60c1a660584d">00211</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a3e70330939fdfc4dbc2f60c1a660584d">isFull</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a5893daf623130be826f492bbff58f757">lqFull</a>() || <a class="code" href="classLSQUnit.html#a477981d1f905d2d398a1527f7149e3c4">sqFull</a>(); }
<a name="l00212"></a>00212 
<a name="l00214"></a><a class="code" href="classLSQUnit.html#a479432127ee77145cc19d6a2d1590821">00214</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a479432127ee77145cc19d6a2d1590821">isEmpty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a01d2807c1345befcffd168a2a9dbdbf2">lqEmpty</a>() &amp;&amp; <a class="code" href="classLSQUnit.html#a5761e9640bec8ba8474945cce57b6501">sqEmpty</a>(); }
<a name="l00215"></a>00215 
<a name="l00217"></a><a class="code" href="classLSQUnit.html#a5893daf623130be826f492bbff58f757">00217</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a5893daf623130be826f492bbff58f757">lqFull</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a867971f18e464abd16193e069c64a8ad">loads</a> &gt;= (<a class="code" href="classLSQUnit.html#aafa99d800d574095881acbacdbbbcc47">LQEntries</a> - 1); }
<a name="l00218"></a>00218 
<a name="l00220"></a><a class="code" href="classLSQUnit.html#a477981d1f905d2d398a1527f7149e3c4">00220</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a477981d1f905d2d398a1527f7149e3c4">sqFull</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#ade9e895aa9c5ace27779c985c4f43326">stores</a> &gt;= (<a class="code" href="classLSQUnit.html#a38c8af5392da70119dc5cce4e3637cbc">SQEntries</a> - 1); }
<a name="l00221"></a>00221 
<a name="l00223"></a><a class="code" href="classLSQUnit.html#a01d2807c1345befcffd168a2a9dbdbf2">00223</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a01d2807c1345befcffd168a2a9dbdbf2">lqEmpty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a867971f18e464abd16193e069c64a8ad">loads</a> == 0; }
<a name="l00224"></a>00224 
<a name="l00226"></a><a class="code" href="classLSQUnit.html#a5761e9640bec8ba8474945cce57b6501">00226</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a5761e9640bec8ba8474945cce57b6501">sqEmpty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#ade9e895aa9c5ace27779c985c4f43326">stores</a> == 0; }
<a name="l00227"></a>00227 
<a name="l00229"></a><a class="code" href="classLSQUnit.html#a24ba9cb3fa1e726321780a20a960c8cd">00229</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classLSQUnit.html#a24ba9cb3fa1e726321780a20a960c8cd">getCount</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a867971f18e464abd16193e069c64a8ad">loads</a> + <a class="code" href="classLSQUnit.html#ade9e895aa9c5ace27779c985c4f43326">stores</a>; }
<a name="l00230"></a>00230 
<a name="l00232"></a><a class="code" href="classLSQUnit.html#ad2e4b46255cfb53e85522adeed4e2089">00232</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#ad2e4b46255cfb53e85522adeed4e2089">hasStoresToWB</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a3831a7965ffbe90df177026988476f9c">storesToWB</a>; }
<a name="l00233"></a>00233 
<a name="l00235"></a><a class="code" href="classLSQUnit.html#a276cdbdaf4551f1b846c4e2535c5f882">00235</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a276cdbdaf4551f1b846c4e2535c5f882">numStoresToWB</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a3831a7965ffbe90df177026988476f9c">storesToWB</a>; }
<a name="l00236"></a>00236 
<a name="l00238"></a><a class="code" href="classLSQUnit.html#a338be821734603396bfef8d9fb8f04b0">00238</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a338be821734603396bfef8d9fb8f04b0">willWB</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[<a class="code" href="classLSQUnit.html#a9023e0813d4f3e566d17fb6334a2da02">storeWBIdx</a>].canWB &amp;&amp;
<a name="l00239"></a>00239                         !<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[<a class="code" href="classLSQUnit.html#a9023e0813d4f3e566d17fb6334a2da02">storeWBIdx</a>].completed &amp;&amp;
<a name="l00240"></a>00240                         !<a class="code" href="classLSQUnit.html#a89d931c74b63e0b0e7ad856fe9525ff6">isStoreBlocked</a>; }
<a name="l00241"></a>00241 
<a name="l00243"></a>00243     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a29cb5a4f98063ce6e9210eacbdb35298">recvRetry</a>();
<a name="l00244"></a>00244 
<a name="l00245"></a>00245   <span class="keyword">private</span>:
<a name="l00247"></a>00247     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a755ee993c2d4e9d422c37990b15afa37">resetState</a>();
<a name="l00248"></a>00248 
<a name="l00250"></a>00250     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a3911bacb8817c31cfbeefd125dba0217">writeback</a>(<a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;inst, <a class="code" href="classPacket.html">PacketPtr</a> pkt);
<a name="l00251"></a>00251 
<a name="l00253"></a>00253     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a173d8fd73280b1cf5b4d0dd9b68cf0cf">writebackPendingStore</a>();
<a name="l00254"></a>00254 
<a name="l00256"></a>00256     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a6f23a0d213e7d35f445f9cabfd2ed0cc">storePostSend</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);
<a name="l00257"></a>00257 
<a name="l00259"></a>00259     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a12ec7cad6ac51a53bca7795588885e5c">completeStore</a>(<span class="keywordtype">int</span> store_idx);
<a name="l00260"></a>00260 
<a name="l00262"></a>00262     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a268a51a93dbdda9a0cff48ba036e673e">sendStore</a>(<a class="code" href="classPacket.html">PacketPtr</a> data_pkt);
<a name="l00263"></a>00263 
<a name="l00265"></a>00265     <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a7576fc9eec69e3ce28ce7af7ad87416a">incrStIdx</a>(<span class="keywordtype">int</span> &amp;store_idx) <span class="keyword">const</span>;
<a name="l00267"></a>00267     <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a4ebe3751617bcb686e225184f77f971c">decrStIdx</a>(<span class="keywordtype">int</span> &amp;store_idx) <span class="keyword">const</span>;
<a name="l00269"></a>00269     <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a129dcadec1d9a805428c1cfd14bcad5e">incrLdIdx</a>(<span class="keywordtype">int</span> &amp;load_idx) <span class="keyword">const</span>;
<a name="l00271"></a>00271     <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#a313eca7abdfb7c6642078e21bc49a968">decrLdIdx</a>(<span class="keywordtype">int</span> &amp;load_idx) <span class="keyword">const</span>;
<a name="l00272"></a>00272 
<a name="l00273"></a>00273   <span class="keyword">public</span>:
<a name="l00275"></a>00275     <span class="keywordtype">void</span> <a class="code" href="classLSQUnit.html#ad0dcc54f6823ec37a9ab4eef289e2305">dumpInsts</a>() <span class="keyword">const</span>;
<a name="l00276"></a>00276 
<a name="l00277"></a>00277   <span class="keyword">private</span>:
<a name="l00279"></a><a class="code" href="classLSQUnit.html#a1379cf882a12ac6fc9eba5da7c84b18b">00279</a>     <a class="code" href="classLSQUnit.html#a44622cf06940413482836cb62931ac3f">O3CPU</a> *<a class="code" href="classLSQUnit.html#a1379cf882a12ac6fc9eba5da7c84b18b">cpu</a>;
<a name="l00280"></a>00280 
<a name="l00282"></a><a class="code" href="classLSQUnit.html#a4e9ef25d8913b270d432be4bbfe4965c">00282</a>     <a class="code" href="classLSQUnit.html#a23f60a4095b5240dfcb18a4ec40210a9">IEW</a> *<a class="code" href="classLSQUnit.html#a4e9ef25d8913b270d432be4bbfe4965c">iewStage</a>;
<a name="l00283"></a>00283 
<a name="l00285"></a><a class="code" href="classLSQUnit.html#ac0894e8141823f8eea2c9041bac9dab4">00285</a>     <a class="code" href="classLSQ.html">LSQ</a> *<a class="code" href="classLSQUnit.html#ac0894e8141823f8eea2c9041bac9dab4">lsq</a>;
<a name="l00286"></a>00286 
<a name="l00288"></a><a class="code" href="classLSQUnit.html#a2bbddd281625b8b4d716708925673445">00288</a>     <a class="code" href="classMasterPort.html">MasterPort</a> *<a class="code" href="classLSQUnit.html#a2bbddd281625b8b4d716708925673445">dcachePort</a>;
<a name="l00289"></a>00289 
<a name="l00291"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html">00291</a>     <span class="keyword">class </span><a class="code" href="classLSQUnit_1_1LSQSenderState.html">LSQSenderState</a> : <span class="keyword">public</span> <a class="code" href="classPacket.html">Packet</a>::<a class="code" href="structRubyTester_1_1SenderState.html">SenderState</a>
<a name="l00292"></a>00292     {
<a name="l00293"></a>00293       <span class="keyword">public</span>:
<a name="l00295"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#a0f4caf0593be7a2d809d7335984820d2">00295</a>         <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a0f4caf0593be7a2d809d7335984820d2">LSQSenderState</a>()
<a name="l00296"></a>00296             : <a class="code" href="classLSQUnit_1_1LSQSenderState.html#aef239ed2096a497e3f46123fb622a6ce">mainPkt</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>), <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a25b58d4e62313febd9739ff9d1499e9a">pendingPacket</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>), <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a9acbf52ad6e4c142c8b125cb53c13226">outstanding</a>(1),
<a name="l00297"></a>00297               <a class="code" href="classLSQUnit_1_1LSQSenderState.html#aee33f1eef98f14502c88334f70e6c03d">noWB</a>(false), <a class="code" href="classLSQUnit_1_1LSQSenderState.html#afd8e5886f3bd5827ade12fcaf8ea2a47">isSplit</a>(false), <a class="code" href="classLSQUnit_1_1LSQSenderState.html#aaa537e4674fbcde1b08a2e0d3f5f7f41">pktToSend</a>(false)
<a name="l00298"></a>00298           { }
<a name="l00299"></a>00299 
<a name="l00301"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#af5d4fb974eeb4507d4c837d365d0cefc">00301</a>         <a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>;
<a name="l00303"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#aef239ed2096a497e3f46123fb622a6ce">00303</a>         <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#aef239ed2096a497e3f46123fb622a6ce">mainPkt</a>;
<a name="l00305"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#a25b58d4e62313febd9739ff9d1499e9a">00305</a>         <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a25b58d4e62313febd9739ff9d1499e9a">pendingPacket</a>;
<a name="l00307"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#a266732d9c228f9bac150e7554734d112">00307</a>         uint8_t <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a266732d9c228f9bac150e7554734d112">idx</a>;
<a name="l00309"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#a9acbf52ad6e4c142c8b125cb53c13226">00309</a>         uint8_t <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a9acbf52ad6e4c142c8b125cb53c13226">outstanding</a>;
<a name="l00311"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#aaa492a23dd827a27baf0e8abcf09e391">00311</a>         <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#aaa492a23dd827a27baf0e8abcf09e391">isLoad</a>;
<a name="l00313"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#aee33f1eef98f14502c88334f70e6c03d">00313</a>         <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#aee33f1eef98f14502c88334f70e6c03d">noWB</a>;
<a name="l00315"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#afd8e5886f3bd5827ade12fcaf8ea2a47">00315</a>         <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#afd8e5886f3bd5827ade12fcaf8ea2a47">isSplit</a>;
<a name="l00317"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#aaa537e4674fbcde1b08a2e0d3f5f7f41">00317</a>         <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#aaa537e4674fbcde1b08a2e0d3f5f7f41">pktToSend</a>;
<a name="l00318"></a>00318 
<a name="l00320"></a><a class="code" href="classLSQUnit_1_1LSQSenderState.html#a052a3064081f9c45c97b467fba70b73b">00320</a>         <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html#a052a3064081f9c45c97b467fba70b73b">complete</a>() { <span class="keywordflow">return</span> --<a class="code" href="classLSQUnit_1_1LSQSenderState.html#a9acbf52ad6e4c142c8b125cb53c13226">outstanding</a> == 0; }
<a name="l00321"></a>00321     };
<a name="l00322"></a>00322 
<a name="l00324"></a><a class="code" href="classLSQUnit_1_1WritebackEvent.html">00324</a>     <span class="keyword">class </span><a class="code" href="classLSQUnit_1_1WritebackEvent.html">WritebackEvent</a> : <span class="keyword">public</span> <a class="code" href="classEvent.html">Event</a> {
<a name="l00325"></a>00325       <span class="keyword">public</span>:
<a name="l00327"></a>00327         <a class="code" href="classLSQUnit_1_1WritebackEvent.html#ad1942b2a87a89eb815770af265c702f9">WritebackEvent</a>(<a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;_inst, <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classLSQUnit_1_1WritebackEvent.html#a3a891bc2a0fcbe6be5297077d94e2df7">pkt</a>, <a class="code" href="classLSQUnit.html">LSQUnit</a> *lsq_ptr);
<a name="l00328"></a>00328 
<a name="l00330"></a>00330         <span class="keywordtype">void</span> <a class="code" href="classLSQUnit_1_1WritebackEvent.html#a2e9c5136d19b1a95fc427e0852deab5c">process</a>();
<a name="l00331"></a>00331 
<a name="l00333"></a>00333         <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classLSQUnit_1_1WritebackEvent.html#a5a14fe478e2393ff51f02e9b7be27e00">description</a>() <span class="keyword">const</span>;
<a name="l00334"></a>00334 
<a name="l00335"></a>00335       <span class="keyword">private</span>:
<a name="l00337"></a><a class="code" href="classLSQUnit_1_1WritebackEvent.html#af5d4fb974eeb4507d4c837d365d0cefc">00337</a>         <a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> <a class="code" href="classLSQUnit_1_1WritebackEvent.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>;
<a name="l00338"></a>00338 
<a name="l00340"></a><a class="code" href="classLSQUnit_1_1WritebackEvent.html#a3a891bc2a0fcbe6be5297077d94e2df7">00340</a>         <a class="code" href="classPacket.html">PacketPtr</a> pkt;
<a name="l00341"></a>00341 
<a name="l00343"></a><a class="code" href="classLSQUnit_1_1WritebackEvent.html#a5b67c681be67b18b165082d08b8bc076">00343</a>         <a class="code" href="classLSQUnit.html">LSQUnit&lt;Impl&gt;</a> *<a class="code" href="classLSQUnit_1_1WritebackEvent.html#a5b67c681be67b18b165082d08b8bc076">lsqPtr</a>;
<a name="l00344"></a>00344     };
<a name="l00345"></a>00345 
<a name="l00346"></a>00346   <span class="keyword">public</span>:
<a name="l00347"></a><a class="code" href="structLSQUnit_1_1SQEntry.html">00347</a>     <span class="keyword">struct </span><a class="code" href="structLSQUnit_1_1SQEntry.html">SQEntry</a> {
<a name="l00349"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a3e45ad78b5babe810aa50349be32637b">00349</a>         <a class="code" href="structLSQUnit_1_1SQEntry.html#a3e45ad78b5babe810aa50349be32637b">SQEntry</a>()
<a name="l00350"></a>00350             : <a class="code" href="structLSQUnit_1_1SQEntry.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>), <a class="code" href="structLSQUnit_1_1SQEntry.html#a956cd41d82347558b9c0a5b0474903f2">req</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>), <a class="code" href="structLSQUnit_1_1SQEntry.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>(0),
<a name="l00351"></a>00351               <a class="code" href="structLSQUnit_1_1SQEntry.html#a2e445065a38a8a82256decf088cd3e6d">canWB</a>(0), <a class="code" href="structLSQUnit_1_1SQEntry.html#a28712f511a3687635fff96e084fdab9a">committed</a>(0), <a class="code" href="structLSQUnit_1_1SQEntry.html#a8c06e370b709d689e392a4b7b53b47c5">completed</a>(0)
<a name="l00352"></a>00352         {
<a name="l00353"></a>00353             std::memset(<a class="code" href="structLSQUnit_1_1SQEntry.html#a4454a49c48ef08781793358f56b7bbc6">data</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="structLSQUnit_1_1SQEntry.html#a4454a49c48ef08781793358f56b7bbc6">data</a>));
<a name="l00354"></a>00354         }
<a name="l00355"></a>00355 
<a name="l00356"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#af0d1628e74b0c1240075eaee424f80f8">00356</a>         <a class="code" href="structLSQUnit_1_1SQEntry.html#af0d1628e74b0c1240075eaee424f80f8">~SQEntry</a>()
<a name="l00357"></a>00357         {
<a name="l00358"></a>00358             <a class="code" href="structLSQUnit_1_1SQEntry.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00359"></a>00359         }
<a name="l00360"></a>00360 
<a name="l00362"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a3b163ba1f4e957334b0fe8a659562015">00362</a>         <a class="code" href="structLSQUnit_1_1SQEntry.html#a3e45ad78b5babe810aa50349be32637b">SQEntry</a>(<a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> &amp;_inst)
<a name="l00363"></a>00363             : <a class="code" href="structLSQUnit_1_1SQEntry.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>(_inst), <a class="code" href="structLSQUnit_1_1SQEntry.html#a956cd41d82347558b9c0a5b0474903f2">req</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>), <a class="code" href="structLSQUnit_1_1SQEntry.html#a8c06ecd03202f5de1fc60cf6194ff285">sreqLow</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>), <a class="code" href="structLSQUnit_1_1SQEntry.html#a1464e1dd7de6d5752d05938f0b3bc171">sreqHigh</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>), <a class="code" href="structLSQUnit_1_1SQEntry.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>(0),
<a name="l00364"></a>00364               <a class="code" href="structLSQUnit_1_1SQEntry.html#afd8e5886f3bd5827ade12fcaf8ea2a47">isSplit</a>(0), <a class="code" href="structLSQUnit_1_1SQEntry.html#a2e445065a38a8a82256decf088cd3e6d">canWB</a>(0), <a class="code" href="structLSQUnit_1_1SQEntry.html#a28712f511a3687635fff96e084fdab9a">committed</a>(0), <a class="code" href="structLSQUnit_1_1SQEntry.html#a8c06e370b709d689e392a4b7b53b47c5">completed</a>(0), <a class="code" href="structLSQUnit_1_1SQEntry.html#a10014e17609d3ee0e6018bcbba1f4e88">isAllZeros</a>(0)
<a name="l00365"></a>00365         {
<a name="l00366"></a>00366             std::memset(<a class="code" href="structLSQUnit_1_1SQEntry.html#a4454a49c48ef08781793358f56b7bbc6">data</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="structLSQUnit_1_1SQEntry.html#a4454a49c48ef08781793358f56b7bbc6">data</a>));
<a name="l00367"></a>00367         }
<a name="l00369"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a4454a49c48ef08781793358f56b7bbc6">00369</a>         <span class="keywordtype">char</span> <a class="code" href="structLSQUnit_1_1SQEntry.html#a4454a49c48ef08781793358f56b7bbc6">data</a>[16];
<a name="l00371"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#af5d4fb974eeb4507d4c837d365d0cefc">00371</a>         <a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> <a class="code" href="structLSQUnit_1_1SQEntry.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>;
<a name="l00373"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a956cd41d82347558b9c0a5b0474903f2">00373</a>         <a class="code" href="classRequest.html">RequestPtr</a> <a class="code" href="structLSQUnit_1_1SQEntry.html#a956cd41d82347558b9c0a5b0474903f2">req</a>;
<a name="l00375"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a8c06ecd03202f5de1fc60cf6194ff285">00375</a>         <a class="code" href="classRequest.html">RequestPtr</a> <a class="code" href="structLSQUnit_1_1SQEntry.html#a8c06ecd03202f5de1fc60cf6194ff285">sreqLow</a>;
<a name="l00376"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a1464e1dd7de6d5752d05938f0b3bc171">00376</a>         <a class="code" href="classRequest.html">RequestPtr</a> <a class="code" href="structLSQUnit_1_1SQEntry.html#a1464e1dd7de6d5752d05938f0b3bc171">sreqHigh</a>;
<a name="l00378"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">00378</a>         uint8_t <a class="code" href="structLSQUnit_1_1SQEntry.html#ae5dc6ffcd9b7605c7787791e40cc6bb0">size</a>;
<a name="l00380"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#afd8e5886f3bd5827ade12fcaf8ea2a47">00380</a>         <span class="keywordtype">bool</span> <a class="code" href="structLSQUnit_1_1SQEntry.html#afd8e5886f3bd5827ade12fcaf8ea2a47">isSplit</a>;
<a name="l00382"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a2e445065a38a8a82256decf088cd3e6d">00382</a>         <span class="keywordtype">bool</span> <a class="code" href="structLSQUnit_1_1SQEntry.html#a2e445065a38a8a82256decf088cd3e6d">canWB</a>;
<a name="l00384"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a28712f511a3687635fff96e084fdab9a">00384</a>         <span class="keywordtype">bool</span> <a class="code" href="structLSQUnit_1_1SQEntry.html#a28712f511a3687635fff96e084fdab9a">committed</a>;
<a name="l00386"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a8c06e370b709d689e392a4b7b53b47c5">00386</a>         <span class="keywordtype">bool</span> <a class="code" href="structLSQUnit_1_1SQEntry.html#a8c06e370b709d689e392a4b7b53b47c5">completed</a>;
<a name="l00391"></a><a class="code" href="structLSQUnit_1_1SQEntry.html#a10014e17609d3ee0e6018bcbba1f4e88">00391</a>         <span class="keywordtype">bool</span> <a class="code" href="structLSQUnit_1_1SQEntry.html#a10014e17609d3ee0e6018bcbba1f4e88">isAllZeros</a>;
<a name="l00392"></a>00392     };
<a name="l00393"></a>00393 
<a name="l00394"></a>00394   <span class="keyword">private</span>:
<a name="l00396"></a><a class="code" href="classLSQUnit.html#a0ee490ba978f48fbf2579acc7eb60b24">00396</a>     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> <a class="code" href="classLSQUnit.html#a0ee490ba978f48fbf2579acc7eb60b24">lsqID</a>;
<a name="l00397"></a>00397 
<a name="l00399"></a><a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">00399</a>     <a class="code" href="classstd_1_1vector.html">std::vector&lt;SQEntry&gt;</a> <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>;
<a name="l00400"></a>00400 
<a name="l00402"></a><a class="code" href="classLSQUnit.html#aa5f3703c5d7c5ce21a497352b94c7465">00402</a>     <a class="code" href="classstd_1_1vector.html">std::vector&lt;DynInstPtr&gt;</a> <a class="code" href="classLSQUnit.html#aa5f3703c5d7c5ce21a497352b94c7465">loadQueue</a>;
<a name="l00403"></a>00403 
<a name="l00407"></a><a class="code" href="classLSQUnit.html#aafa99d800d574095881acbacdbbbcc47">00407</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classLSQUnit.html#aafa99d800d574095881acbacdbbbcc47">LQEntries</a>;
<a name="l00411"></a><a class="code" href="classLSQUnit.html#a38c8af5392da70119dc5cce4e3637cbc">00411</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classLSQUnit.html#a38c8af5392da70119dc5cce4e3637cbc">SQEntries</a>;
<a name="l00412"></a>00412 
<a name="l00416"></a><a class="code" href="classLSQUnit.html#ab5dfaaa13f279adbed7a1eafea047796">00416</a>     <span class="keywordtype">unsigned</span> <a class="code" href="classLSQUnit.html#ab5dfaaa13f279adbed7a1eafea047796">depCheckShift</a>;
<a name="l00417"></a>00417 
<a name="l00419"></a><a class="code" href="classLSQUnit.html#a602a9ccaf8b313e8923d8b07ec5bc439">00419</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a602a9ccaf8b313e8923d8b07ec5bc439">checkLoads</a>;
<a name="l00420"></a>00420 
<a name="l00422"></a><a class="code" href="classLSQUnit.html#a867971f18e464abd16193e069c64a8ad">00422</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a867971f18e464abd16193e069c64a8ad">loads</a>;
<a name="l00424"></a><a class="code" href="classLSQUnit.html#ade9e895aa9c5ace27779c985c4f43326">00424</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#ade9e895aa9c5ace27779c985c4f43326">stores</a>;
<a name="l00426"></a><a class="code" href="classLSQUnit.html#a3831a7965ffbe90df177026988476f9c">00426</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a3831a7965ffbe90df177026988476f9c">storesToWB</a>;
<a name="l00427"></a>00427 
<a name="l00429"></a><a class="code" href="classLSQUnit.html#ac09af89928d2ef4da4cbdcfce26fa3f5">00429</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#ac09af89928d2ef4da4cbdcfce26fa3f5">loadHead</a>;
<a name="l00431"></a><a class="code" href="classLSQUnit.html#a973a489225da164cc85e690f13c86841">00431</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a973a489225da164cc85e690f13c86841">loadTail</a>;
<a name="l00432"></a>00432 
<a name="l00434"></a><a class="code" href="classLSQUnit.html#a6e87b6f77102183080ea6ab8599b26a9">00434</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a6e87b6f77102183080ea6ab8599b26a9">storeHead</a>;
<a name="l00438"></a><a class="code" href="classLSQUnit.html#a9023e0813d4f3e566d17fb6334a2da02">00438</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a9023e0813d4f3e566d17fb6334a2da02">storeWBIdx</a>;
<a name="l00440"></a><a class="code" href="classLSQUnit.html#acd5c7fbb5578b5cb505ffff16bbf6a8b">00440</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#acd5c7fbb5578b5cb505ffff16bbf6a8b">storeTail</a>;
<a name="l00441"></a>00441 
<a name="l00443"></a>00443 
<a name="l00444"></a><a class="code" href="classLSQUnit.html#ab2e23636971c40e7ed945026b2a184e1">00444</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#ab2e23636971c40e7ed945026b2a184e1">cachePorts</a>;
<a name="l00445"></a>00445 
<a name="l00447"></a><a class="code" href="classLSQUnit.html#a03435d626b7567ed154de5d7d8c3d419">00447</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#a03435d626b7567ed154de5d7d8c3d419">usedPorts</a>;
<a name="l00448"></a>00448 
<a name="l00449"></a>00449     <span class="comment">//list&lt;InstSeqNum&gt; mshrSeqNums;</span>
<a name="l00450"></a>00450 
<a name="l00452"></a><a class="code" href="classLSQUnit.html#af4264b12b32db39099b579e1ed670312">00452</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classLSQUnit.html#af4264b12b32db39099b579e1ed670312">cacheBlockMask</a>;
<a name="l00453"></a>00453 
<a name="l00455"></a><a class="code" href="classLSQUnit.html#af6f43373b6586aa8c486538fb076effb">00455</a>     <span class="keyword">typename</span> <a class="code" href="classTimeBuffer.html">TimeBuffer&lt;IssueStruct&gt;::wire</a> <a class="code" href="classLSQUnit.html#af6f43373b6586aa8c486538fb076effb">fromIssue</a>;
<a name="l00456"></a>00456 
<a name="l00458"></a><a class="code" href="classLSQUnit.html#a6f8bff553ad30865c7d0c62e05421eb8">00458</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a6f8bff553ad30865c7d0c62e05421eb8">stalled</a>;
<a name="l00462"></a><a class="code" href="classLSQUnit.html#afe1cdcfca6b44c28581d862228adc3da">00462</a>     <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classLSQUnit.html#afe1cdcfca6b44c28581d862228adc3da">stallingStoreIsn</a>;
<a name="l00464"></a><a class="code" href="classLSQUnit.html#af55bc9000c8b4e4cfcfbd018feca12a7">00464</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#af55bc9000c8b4e4cfcfbd018feca12a7">stallingLoadIdx</a>;
<a name="l00465"></a>00465 
<a name="l00467"></a><a class="code" href="classLSQUnit.html#a314ae93c04b3ca96e79e1b1f39a8e478">00467</a>     <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classLSQUnit.html#a314ae93c04b3ca96e79e1b1f39a8e478">retryPkt</a>;
<a name="l00468"></a>00468 
<a name="l00470"></a><a class="code" href="classLSQUnit.html#a89d931c74b63e0b0e7ad856fe9525ff6">00470</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a89d931c74b63e0b0e7ad856fe9525ff6">isStoreBlocked</a>;
<a name="l00471"></a>00471 
<a name="l00473"></a><a class="code" href="classLSQUnit.html#a95dc31b4ce3ebcb6b9d75a510b3a128c">00473</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a95dc31b4ce3ebcb6b9d75a510b3a128c">isLoadBlocked</a>;
<a name="l00474"></a>00474 
<a name="l00476"></a><a class="code" href="classLSQUnit.html#a2c1620029c162c7180e523b089e56ed5">00476</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#a2c1620029c162c7180e523b089e56ed5">loadBlockedHandled</a>;
<a name="l00477"></a>00477 
<a name="l00479"></a><a class="code" href="classLSQUnit.html#aec79dbfe7cf50cf3d047cad7ee8fa157">00479</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#aec79dbfe7cf50cf3d047cad7ee8fa157">storeInFlight</a>;
<a name="l00480"></a>00480 
<a name="l00482"></a><a class="code" href="classLSQUnit.html#a3fca34b247fd8d081557578f8ca60fe3">00482</a>     <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classLSQUnit.html#a3fca34b247fd8d081557578f8ca60fe3">blockedLoadSeqNum</a>;
<a name="l00483"></a>00483 
<a name="l00485"></a><a class="code" href="classLSQUnit.html#a270a20c3fa52139e0538288275db9d22">00485</a>     <a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> <a class="code" href="classLSQUnit.html#a270a20c3fa52139e0538288275db9d22">memDepViolator</a>;
<a name="l00486"></a>00486 
<a name="l00489"></a><a class="code" href="classLSQUnit.html#ae4914b6850f06ca3589fe9e75451fc2e">00489</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#ae4914b6850f06ca3589fe9e75451fc2e">hasPendingPkt</a>;
<a name="l00490"></a>00490 
<a name="l00492"></a><a class="code" href="classLSQUnit.html#a54d6e1b7bac876ca215b09777bae1d34">00492</a>     <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classLSQUnit.html#a54d6e1b7bac876ca215b09777bae1d34">pendingPkt</a>;
<a name="l00493"></a>00493 
<a name="l00495"></a><a class="code" href="classLSQUnit.html#abef3db582145f640478056f8413a03e3">00495</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#abef3db582145f640478056f8413a03e3">needsTSO</a>;
<a name="l00496"></a>00496 
<a name="l00497"></a>00497     <span class="comment">// Will also need how many read/write ports the Dcache has.  Or keep track</span>
<a name="l00498"></a>00498     <span class="comment">// of that in stage that is one level up, and only call executeLoad/Store</span>
<a name="l00499"></a>00499     <span class="comment">// the appropriate number of times.</span>
<a name="l00501"></a><a class="code" href="classLSQUnit.html#a2adecfd8b85711a16f91e0fbd7ca8f10">00501</a> <span class="comment"></span>    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#a2adecfd8b85711a16f91e0fbd7ca8f10">lsqForwLoads</a>;
<a name="l00502"></a>00502 
<a name="l00504"></a><a class="code" href="classLSQUnit.html#ab1c6fb6e4b6c6a243412e594629105ea">00504</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#ab1c6fb6e4b6c6a243412e594629105ea">invAddrLoads</a>;
<a name="l00505"></a>00505 
<a name="l00507"></a><a class="code" href="classLSQUnit.html#a737697c5df3fbe8e728541fec8220089">00507</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#a737697c5df3fbe8e728541fec8220089">lsqSquashedLoads</a>;
<a name="l00508"></a>00508 
<a name="l00511"></a><a class="code" href="classLSQUnit.html#ad620ac240b0d631c3a8aa19cfd05ad41">00511</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#ad620ac240b0d631c3a8aa19cfd05ad41">lsqIgnoredResponses</a>;
<a name="l00512"></a>00512 
<a name="l00514"></a><a class="code" href="classLSQUnit.html#ac499fc2b461e03a110deae7c695f75bc">00514</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#ac499fc2b461e03a110deae7c695f75bc">lsqMemOrderViolation</a>;
<a name="l00515"></a>00515 
<a name="l00517"></a><a class="code" href="classLSQUnit.html#a0abe80f8caefb71a0351c3bed4d99c0e">00517</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#a0abe80f8caefb71a0351c3bed4d99c0e">lsqSquashedStores</a>;
<a name="l00518"></a>00518 
<a name="l00520"></a><a class="code" href="classLSQUnit.html#a893e9b5b65df5710d85f6a583504a11c">00520</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#a893e9b5b65df5710d85f6a583504a11c">invAddrSwpfs</a>;
<a name="l00521"></a>00521 
<a name="l00523"></a><a class="code" href="classLSQUnit.html#a5323f1c2b6bf5cccc59253596656eb70">00523</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#a5323f1c2b6bf5cccc59253596656eb70">lsqBlockedLoads</a>;
<a name="l00524"></a>00524 
<a name="l00526"></a><a class="code" href="classLSQUnit.html#af5c24658bed91065bf7d69d27ba9fbd6">00526</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#af5c24658bed91065bf7d69d27ba9fbd6">lsqRescheduledLoads</a>;
<a name="l00527"></a>00527 
<a name="l00529"></a><a class="code" href="classLSQUnit.html#a33a1cca2455a3e5909f462a778902643">00529</a>     <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classLSQUnit.html#a33a1cca2455a3e5909f462a778902643">lsqCacheBlocked</a>;
<a name="l00530"></a>00530 
<a name="l00531"></a>00531   <span class="keyword">public</span>:
<a name="l00533"></a>00533     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classLSQUnit.html#a6f61d3e96e7ebc628121a63027d9c106">read</a>(<a class="code" href="classRequest.html">Request</a> *req, <a class="code" href="classRequest.html">Request</a> *sreqLow, <a class="code" href="classRequest.html">Request</a> *sreqHigh,
<a name="l00534"></a>00534                uint8_t *data, <span class="keywordtype">int</span> load_idx);
<a name="l00535"></a>00535 
<a name="l00537"></a>00537     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classLSQUnit.html#a8910d991217dd388c788727f8ebbb267">write</a>(<a class="code" href="classRequest.html">Request</a> *req, <a class="code" href="classRequest.html">Request</a> *sreqLow, <a class="code" href="classRequest.html">Request</a> *sreqHigh,
<a name="l00538"></a>00538                 uint8_t *data, <span class="keywordtype">int</span> store_idx);
<a name="l00539"></a>00539 
<a name="l00541"></a><a class="code" href="classLSQUnit.html#ad43a7408f4e1c1e181bc40ecab6dc593">00541</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#ad43a7408f4e1c1e181bc40ecab6dc593">getLoadHead</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#ac09af89928d2ef4da4cbdcfce26fa3f5">loadHead</a>; }
<a name="l00543"></a><a class="code" href="classLSQUnit.html#aee7352adadc6b43b7ce36a8c052eb222">00543</a>     <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classLSQUnit.html#aee7352adadc6b43b7ce36a8c052eb222">getLoadHeadSeqNum</a>()
<a name="l00544"></a>00544     {
<a name="l00545"></a>00545         <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#aa5f3703c5d7c5ce21a497352b94c7465">loadQueue</a>[<a class="code" href="classLSQUnit.html#ac09af89928d2ef4da4cbdcfce26fa3f5">loadHead</a>]) {
<a name="l00546"></a>00546             <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#aa5f3703c5d7c5ce21a497352b94c7465">loadQueue</a>[loadHead]-&gt;seqNum;
<a name="l00547"></a>00547         } <span class="keywordflow">else</span> {
<a name="l00548"></a>00548             <span class="keywordflow">return</span> 0;
<a name="l00549"></a>00549         }
<a name="l00550"></a>00550 
<a name="l00551"></a>00551     }
<a name="l00552"></a>00552 
<a name="l00554"></a><a class="code" href="classLSQUnit.html#ab9d14b0deb8ab44dc09ac784b162e774">00554</a>     <span class="keywordtype">int</span> <a class="code" href="classLSQUnit.html#ab9d14b0deb8ab44dc09ac784b162e774">getStoreHead</a>() { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a6e87b6f77102183080ea6ab8599b26a9">storeHead</a>; }
<a name="l00556"></a><a class="code" href="classLSQUnit.html#a1813b58ab7569d6aeefb5d4e235cceda">00556</a>     <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classLSQUnit.html#a1813b58ab7569d6aeefb5d4e235cceda">getStoreHeadSeqNum</a>()
<a name="l00557"></a>00557     {
<a name="l00558"></a>00558         <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[<a class="code" href="classLSQUnit.html#a6e87b6f77102183080ea6ab8599b26a9">storeHead</a>].inst) {
<a name="l00559"></a>00559             <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[<a class="code" href="classLSQUnit.html#a6e87b6f77102183080ea6ab8599b26a9">storeHead</a>].inst-&gt;seqNum;
<a name="l00560"></a>00560         } <span class="keywordflow">else</span> {
<a name="l00561"></a>00561             <span class="keywordflow">return</span> 0;
<a name="l00562"></a>00562         }
<a name="l00563"></a>00563 
<a name="l00564"></a>00564     }
<a name="l00565"></a>00565 
<a name="l00567"></a><a class="code" href="classLSQUnit.html#af8eb8590fbfa6ecd2f796390677a4c00">00567</a>     <span class="keywordtype">bool</span> <a class="code" href="classLSQUnit.html#af8eb8590fbfa6ecd2f796390677a4c00">isStalled</a>()  { <span class="keywordflow">return</span> <a class="code" href="classLSQUnit.html#a6f8bff553ad30865c7d0c62e05421eb8">stalled</a>; }
<a name="l00568"></a>00568 };
<a name="l00569"></a>00569 
<a name="l00570"></a>00570 <span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;
<a name="l00571"></a>00571 <a class="code" href="classRefCountingPtr.html">Fault</a>
<a name="l00572"></a><a class="code" href="classLSQUnit.html#a6f61d3e96e7ebc628121a63027d9c106">00572</a> <a class="code" href="classLSQUnit.html#a6f61d3e96e7ebc628121a63027d9c106">LSQUnit&lt;Impl&gt;::read</a>(<a class="code" href="classRequest.html">Request</a> *req, <a class="code" href="classRequest.html">Request</a> *sreqLow, <a class="code" href="classRequest.html">Request</a> *sreqHigh,
<a name="l00573"></a>00573                     uint8_t *data, <span class="keywordtype">int</span> load_idx)
<a name="l00574"></a>00574 {
<a name="l00575"></a>00575     <a class="code" href="classLSQUnit.html#a028ce10889c5f6450239d9e9a7347976">DynInstPtr</a> load_inst = <a class="code" href="classLSQUnit.html#aa5f3703c5d7c5ce21a497352b94c7465">loadQueue</a>[load_idx];
<a name="l00576"></a>00576 
<a name="l00577"></a>00577     assert(load_inst);
<a name="l00578"></a>00578 
<a name="l00579"></a>00579     assert(!load_inst-&gt;isExecuted());
<a name="l00580"></a>00580 
<a name="l00581"></a>00581     <span class="comment">// Make sure this isn&apos;t an uncacheable access</span>
<a name="l00582"></a>00582     <span class="comment">// A bit of a hackish way to get uncached accesses to work only if they&apos;re</span>
<a name="l00583"></a>00583     <span class="comment">// at the head of the LSQ and are ready to commit (at the head of the ROB</span>
<a name="l00584"></a>00584     <span class="comment">// too).</span>
<a name="l00585"></a>00585     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a70c74b2809417ea8701dd6ba9e34312d">isUncacheable</a>() &amp;&amp;
<a name="l00586"></a>00586         (load_idx != <a class="code" href="classLSQUnit.html#ac09af89928d2ef4da4cbdcfce26fa3f5">loadHead</a> || !load_inst-&gt;isAtCommit())) {
<a name="l00587"></a>00587         <a class="code" href="classLSQUnit.html#a4e9ef25d8913b270d432be4bbfe4965c">iewStage</a>-&gt;rescheduleMemInst(load_inst);
<a name="l00588"></a>00588         ++<a class="code" href="classLSQUnit.html#af5c24658bed91065bf7d69d27ba9fbd6">lsqRescheduledLoads</a>;
<a name="l00589"></a>00589         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classLSQUnit.html">LSQUnit</a>, <span class="stringliteral">&quot;Uncachable load [sn:%lli] PC %s\n&quot;</span>,
<a name="l00590"></a>00590                 load_inst-&gt;seqNum, load_inst-&gt;pcState());
<a name="l00591"></a>00591 
<a name="l00592"></a>00592         <span class="comment">// Must delete request now that it wasn&apos;t handed off to</span>
<a name="l00593"></a>00593         <span class="comment">// memory.  This is quite ugly.  @todo: Figure out the proper</span>
<a name="l00594"></a>00594         <span class="comment">// place to really handle request deletes.</span>
<a name="l00595"></a>00595         <span class="keyword">delete</span> req;
<a name="l00596"></a>00596         <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a1c3adbc67ce574fe545e332d3bc677be">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow) {
<a name="l00597"></a>00597             <span class="keyword">delete</span> sreqLow;
<a name="l00598"></a>00598             <span class="keyword">delete</span> sreqHigh;
<a name="l00599"></a>00599         }
<a name="l00600"></a>00600         <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="namespaceGenericISA.html#a3427cc78f489a7ee730b871fcb4c1960">GenericISA::M5PanicFault</a>(
<a name="l00601"></a>00601                 <span class="stringliteral">&quot;Uncachable load [sn:%llx] PC %s\n&quot;</span>,
<a name="l00602"></a>00602                 load_inst-&gt;seqNum, load_inst-&gt;pcState());
<a name="l00603"></a>00603     }
<a name="l00604"></a>00604 
<a name="l00605"></a>00605     <span class="comment">// Check the SQ for any previous stores that might lead to forwarding</span>
<a name="l00606"></a>00606     <span class="keywordtype">int</span> store_idx = load_inst-&gt;sqIdx;
<a name="l00607"></a>00607 
<a name="l00608"></a>00608     <span class="keywordtype">int</span> store_size = 0;
<a name="l00609"></a>00609 
<a name="l00610"></a>00610     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classLSQUnit.html">LSQUnit</a>, <span class="stringliteral">&quot;Read called, load idx: %i, store idx: %i, &quot;</span>
<a name="l00611"></a>00611             <span class="stringliteral">&quot;storeHead: %i addr: %#x%s\n&quot;</span>,
<a name="l00612"></a>00612             load_idx, store_idx, <a class="code" href="classLSQUnit.html#a6e87b6f77102183080ea6ab8599b26a9">storeHead</a>, req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>(),
<a name="l00613"></a>00613             sreqLow ? <span class="stringliteral">&quot; split&quot;</span> : <span class="stringliteral">&quot;&quot;</span>);
<a name="l00614"></a>00614 
<a name="l00615"></a>00615     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a8965874e960faf91ad4b6af8dbf31875">isLLSC</a>()) {
<a name="l00616"></a>00616         assert(!sreqLow);
<a name="l00617"></a>00617         <span class="comment">// Disable recording the result temporarily.  Writing to misc</span>
<a name="l00618"></a>00618         <span class="comment">// regs normally updates the result, but this is not the</span>
<a name="l00619"></a>00619         <span class="comment">// desired behavior when handling store conditionals.</span>
<a name="l00620"></a>00620         load_inst-&gt;recordResult(<span class="keyword">false</span>);
<a name="l00621"></a>00621         <a class="code" href="namespaceAlphaISA.html#a00333a272d42606a01cc33c81999a58b">TheISA::handleLockedRead</a>(load_inst.get(), req);
<a name="l00622"></a>00622         load_inst-&gt;recordResult(<span class="keyword">true</span>);
<a name="l00623"></a>00623     }
<a name="l00624"></a>00624 
<a name="l00625"></a>00625     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#aad621c262e009350dd86ad5715c50f7a">isMmappedIpr</a>()) {
<a name="l00626"></a>00626         assert(!load_inst-&gt;memData);
<a name="l00627"></a>00627         load_inst-&gt;memData = <span class="keyword">new</span> uint8_t[64];
<a name="l00628"></a>00628 
<a name="l00629"></a>00629         <a class="code" href="classThreadContext.html">ThreadContext</a> *thread = <a class="code" href="classLSQUnit.html#a1379cf882a12ac6fc9eba5da7c84b18b">cpu</a>-&gt;tcBase(<a class="code" href="classLSQUnit.html#a0ee490ba978f48fbf2579acc7eb60b24">lsqID</a>);
<a name="l00630"></a>00630         <a class="code" href="classCycles.html">Cycles</a> delay(0);
<a name="l00631"></a>00631         <a class="code" href="classPacket.html">PacketPtr</a> data_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html">Packet</a>(req, <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a96120c772a9cb695fe62ca81ec93a53b">MemCmd::ReadReq</a>);
<a name="l00632"></a>00632 
<a name="l00633"></a>00633         <span class="keywordflow">if</span> (!<a class="code" href="namespaceAlphaISA.html#a1c3adbc67ce574fe545e332d3bc677be">TheISA::HasUnalignedMemAcc</a> || !sreqLow) {
<a name="l00634"></a>00634             data_pkt-&gt;<a class="code" href="classPacket.html#a60621b00d6ecd49b3e336087aca2eda0">dataStatic</a>(load_inst-&gt;memData);
<a name="l00635"></a>00635             delay = <a class="code" href="namespaceGenericISA.html#a0b95fcdc1e1fe57dbb4fcad449a6efd8">TheISA::handleIprRead</a>(thread, data_pkt);
<a name="l00636"></a>00636         } <span class="keywordflow">else</span> {
<a name="l00637"></a>00637             assert(sreqLow-&gt;<a class="code" href="classRequest.html#aad621c262e009350dd86ad5715c50f7a">isMmappedIpr</a>() &amp;&amp; sreqHigh-&gt;<a class="code" href="classRequest.html#aad621c262e009350dd86ad5715c50f7a">isMmappedIpr</a>());
<a name="l00638"></a>00638             <a class="code" href="classPacket.html">PacketPtr</a> fst_data_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html">Packet</a>(sreqLow, <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a96120c772a9cb695fe62ca81ec93a53b">MemCmd::ReadReq</a>);
<a name="l00639"></a>00639             <a class="code" href="classPacket.html">PacketPtr</a> snd_data_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html">Packet</a>(sreqHigh, <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a96120c772a9cb695fe62ca81ec93a53b">MemCmd::ReadReq</a>);
<a name="l00640"></a>00640 
<a name="l00641"></a>00641             fst_data_pkt-&gt;dataStatic(load_inst-&gt;memData);
<a name="l00642"></a>00642             snd_data_pkt-&gt;<a class="code" href="classPacket.html#a60621b00d6ecd49b3e336087aca2eda0">dataStatic</a>(load_inst-&gt;memData + sreqLow-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>());
<a name="l00643"></a>00643 
<a name="l00644"></a>00644             delay = <a class="code" href="namespaceGenericISA.html#a0b95fcdc1e1fe57dbb4fcad449a6efd8">TheISA::handleIprRead</a>(thread, fst_data_pkt);
<a name="l00645"></a>00645             <a class="code" href="classCycles.html">Cycles</a> delay2 = <a class="code" href="namespaceGenericISA.html#a0b95fcdc1e1fe57dbb4fcad449a6efd8">TheISA::handleIprRead</a>(thread, snd_data_pkt);
<a name="l00646"></a>00646             <span class="keywordflow">if</span> (delay2 &gt; delay)
<a name="l00647"></a>00647                 delay = delay2;
<a name="l00648"></a>00648 
<a name="l00649"></a>00649             <span class="keyword">delete</span> sreqLow;
<a name="l00650"></a>00650             <span class="keyword">delete</span> sreqHigh;
<a name="l00651"></a>00651             <span class="keyword">delete</span> fst_data_pkt;
<a name="l00652"></a>00652             <span class="keyword">delete</span> snd_data_pkt;
<a name="l00653"></a>00653         }
<a name="l00654"></a>00654         <a class="code" href="classLSQUnit_1_1WritebackEvent.html">WritebackEvent</a> *wb = <span class="keyword">new</span> <a class="code" href="classLSQUnit_1_1WritebackEvent.html">WritebackEvent</a>(load_inst, data_pkt, <span class="keyword">this</span>);
<a name="l00655"></a>00655         <a class="code" href="classLSQUnit.html#a1379cf882a12ac6fc9eba5da7c84b18b">cpu</a>-&gt;schedule(wb, <a class="code" href="classLSQUnit.html#a1379cf882a12ac6fc9eba5da7c84b18b">cpu</a>-&gt;clockEdge(delay));
<a name="l00656"></a>00656         <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00657"></a>00657     }
<a name="l00658"></a>00658 
<a name="l00659"></a>00659     <span class="keywordflow">while</span> (store_idx != -1) {
<a name="l00660"></a>00660         <span class="comment">// End once we&apos;ve reached the top of the LSQ</span>
<a name="l00661"></a>00661         <span class="keywordflow">if</span> (store_idx == <a class="code" href="classLSQUnit.html#a9023e0813d4f3e566d17fb6334a2da02">storeWBIdx</a>) {
<a name="l00662"></a>00662             <span class="keywordflow">break</span>;
<a name="l00663"></a>00663         }
<a name="l00664"></a>00664 
<a name="l00665"></a>00665         <span class="comment">// Move the index to one younger</span>
<a name="l00666"></a>00666         <span class="keywordflow">if</span> (--store_idx &lt; 0)
<a name="l00667"></a>00667             store_idx += <a class="code" href="classLSQUnit.html#a38c8af5392da70119dc5cce4e3637cbc">SQEntries</a>;
<a name="l00668"></a>00668 
<a name="l00669"></a>00669         assert(<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].inst);
<a name="l00670"></a>00670 
<a name="l00671"></a>00671         store_size = <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].size;
<a name="l00672"></a>00672 
<a name="l00673"></a>00673         <span class="keywordflow">if</span> (store_size == 0)
<a name="l00674"></a>00674             <span class="keywordflow">continue</span>;
<a name="l00675"></a>00675         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].inst-&gt;uncacheable())
<a name="l00676"></a>00676             <span class="keywordflow">continue</span>;
<a name="l00677"></a>00677 
<a name="l00678"></a>00678         assert(<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].inst-&gt;effAddrValid());
<a name="l00679"></a>00679 
<a name="l00680"></a>00680         <span class="comment">// Check if the store data is within the lower and upper bounds of</span>
<a name="l00681"></a>00681         <span class="comment">// addresses that the request needs.</span>
<a name="l00682"></a>00682         <span class="keywordtype">bool</span> store_has_lower_limit =
<a name="l00683"></a>00683             req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>() &gt;= <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].inst-&gt;effAddr;
<a name="l00684"></a>00684         <span class="keywordtype">bool</span> store_has_upper_limit =
<a name="l00685"></a>00685             (req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>() + req-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>()) &lt;=
<a name="l00686"></a>00686             (<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].inst-&gt;effAddr + store_size);
<a name="l00687"></a>00687         <span class="keywordtype">bool</span> lower_load_has_store_part =
<a name="l00688"></a>00688             req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>() &lt; (<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].inst-&gt;effAddr +
<a name="l00689"></a>00689                            store_size);
<a name="l00690"></a>00690         <span class="keywordtype">bool</span> upper_load_has_store_part =
<a name="l00691"></a>00691             (req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>() + req-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>()) &gt;
<a name="l00692"></a>00692             <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].inst-&gt;effAddr;
<a name="l00693"></a>00693 
<a name="l00694"></a>00694         <span class="comment">// If the store&apos;s data has all of the data needed, we can forward.</span>
<a name="l00695"></a>00695         if ((store_has_lower_limit &amp;&amp; store_has_upper_limit)) {
<a name="l00696"></a>00696             <span class="comment">// Get shift amount for offset into the store&apos;s data.</span>
<a name="l00697"></a>00697             <span class="keywordtype">int</span> shift_amt = req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>() - <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].inst-&gt;effAddr;
<a name="l00698"></a>00698 
<a name="l00699"></a>00699 
<a name="l00700"></a>00700             <span class="comment">//copy data</span>
<a name="l00701"></a>00701             <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].isAllZeros)
<a name="l00702"></a>00702                 memset(data, 0, req-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>());
<a name="l00703"></a>00703             <span class="keywordflow">else</span>
<a name="l00704"></a>00704                 memcpy(data, <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].data + shift_amt,
<a name="l00705"></a>00705                    req-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>());
<a name="l00706"></a>00706 
<a name="l00707"></a>00707             assert(!load_inst-&gt;memData);
<a name="l00708"></a>00708             load_inst-&gt;memData = <span class="keyword">new</span> uint8_t[req-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>()];
<a name="l00709"></a>00709             <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].isAllZeros)
<a name="l00710"></a>00710                 memset(load_inst-&gt;memData, 0, req-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>());
<a name="l00711"></a>00711             <span class="keywordflow">else</span>
<a name="l00712"></a>00712                 memcpy(load_inst-&gt;memData,
<a name="l00713"></a>00713                     <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].data + shift_amt, req-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>());
<a name="l00714"></a>00714 
<a name="l00715"></a>00715             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classLSQUnit.html">LSQUnit</a>, <span class="stringliteral">&quot;Forwarding from store idx %i to load to &quot;</span>
<a name="l00716"></a>00716                     <span class="stringliteral">&quot;addr %#x\n&quot;</span>, store_idx, req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>());
<a name="l00717"></a>00717 
<a name="l00718"></a>00718             <a class="code" href="classPacket.html">PacketPtr</a> data_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html">Packet</a>(req, <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a96120c772a9cb695fe62ca81ec93a53b">MemCmd::ReadReq</a>);
<a name="l00719"></a>00719             data_pkt-&gt;dataStatic(load_inst-&gt;memData);
<a name="l00720"></a>00720 
<a name="l00721"></a>00721             <a class="code" href="classLSQUnit_1_1WritebackEvent.html">WritebackEvent</a> *wb = <span class="keyword">new</span> <a class="code" href="classLSQUnit_1_1WritebackEvent.html">WritebackEvent</a>(load_inst, data_pkt, <span class="keyword">this</span>);
<a name="l00722"></a>00722 
<a name="l00723"></a>00723             <span class="comment">// We&apos;ll say this has a 1 cycle load-store forwarding latency</span>
<a name="l00724"></a>00724             <span class="comment">// for now.</span>
<a name="l00725"></a>00725             <span class="comment">// @todo: Need to make this a parameter.</span>
<a name="l00726"></a>00726             <a class="code" href="classLSQUnit.html#a1379cf882a12ac6fc9eba5da7c84b18b">cpu</a>-&gt;schedule(wb, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>());
<a name="l00727"></a>00727 
<a name="l00728"></a>00728             <span class="comment">// Don&apos;t need to do anything special for split loads.</span>
<a name="l00729"></a>00729             <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a1c3adbc67ce574fe545e332d3bc677be">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow) {
<a name="l00730"></a>00730                 <span class="keyword">delete</span> sreqLow;
<a name="l00731"></a>00731                 <span class="keyword">delete</span> sreqHigh;
<a name="l00732"></a>00732             }
<a name="l00733"></a>00733 
<a name="l00734"></a>00734             ++<a class="code" href="classLSQUnit.html#a2adecfd8b85711a16f91e0fbd7ca8f10">lsqForwLoads</a>;
<a name="l00735"></a>00735             <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00736"></a>00736         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((store_has_lower_limit &amp;&amp; lower_load_has_store_part) ||
<a name="l00737"></a>00737                    (store_has_upper_limit &amp;&amp; upper_load_has_store_part) ||
<a name="l00738"></a>00738                    (lower_load_has_store_part &amp;&amp; upper_load_has_store_part)) {
<a name="l00739"></a>00739             <span class="comment">// This is the partial store-load forwarding case where a store</span>
<a name="l00740"></a>00740             <span class="comment">// has only part of the load&apos;s data.</span>
<a name="l00741"></a>00741 
<a name="l00742"></a>00742             <span class="comment">// If it&apos;s already been written back, then don&apos;t worry about</span>
<a name="l00743"></a>00743             <span class="comment">// stalling on it.</span>
<a name="l00744"></a>00744             <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].completed) {
<a name="l00745"></a>00745                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Should not check one of these&quot;</span>);
<a name="l00746"></a>00746                 <span class="keywordflow">continue</span>;
<a name="l00747"></a>00747             }
<a name="l00748"></a>00748 
<a name="l00749"></a>00749             <span class="comment">// Must stall load and force it to retry, so long as it&apos;s the oldest</span>
<a name="l00750"></a>00750             <span class="comment">// load that needs to do so.</span>
<a name="l00751"></a>00751             <span class="keywordflow">if</span> (!<a class="code" href="classLSQUnit.html#a6f8bff553ad30865c7d0c62e05421eb8">stalled</a> ||
<a name="l00752"></a>00752                 (<a class="code" href="classLSQUnit.html#a6f8bff553ad30865c7d0c62e05421eb8">stalled</a> &amp;&amp;
<a name="l00753"></a>00753                  load_inst-&gt;seqNum &lt;
<a name="l00754"></a>00754                  <a class="code" href="classLSQUnit.html#aa5f3703c5d7c5ce21a497352b94c7465">loadQueue</a>[<a class="code" href="classLSQUnit.html#af55bc9000c8b4e4cfcfbd018feca12a7">stallingLoadIdx</a>]-&gt;seqNum)) {
<a name="l00755"></a>00755                 <a class="code" href="classLSQUnit.html#a6f8bff553ad30865c7d0c62e05421eb8">stalled</a> = <span class="keyword">true</span>;
<a name="l00756"></a>00756                 <a class="code" href="classLSQUnit.html#afe1cdcfca6b44c28581d862228adc3da">stallingStoreIsn</a> = <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].inst-&gt;seqNum;
<a name="l00757"></a>00757                 stallingLoadIdx = load_idx;
<a name="l00758"></a>00758             }
<a name="l00759"></a>00759 
<a name="l00760"></a>00760             <span class="comment">// Tell IQ/mem dep unit that this instruction will need to be</span>
<a name="l00761"></a>00761             <span class="comment">// rescheduled eventually</span>
<a name="l00762"></a>00762             <a class="code" href="classLSQUnit.html#a4e9ef25d8913b270d432be4bbfe4965c">iewStage</a>-&gt;rescheduleMemInst(load_inst);
<a name="l00763"></a>00763             <a class="code" href="classLSQUnit.html#a4e9ef25d8913b270d432be4bbfe4965c">iewStage</a>-&gt;decrWb(load_inst-&gt;seqNum);
<a name="l00764"></a>00764             load_inst-&gt;clearIssued();
<a name="l00765"></a>00765             ++<a class="code" href="classLSQUnit.html#af5c24658bed91065bf7d69d27ba9fbd6">lsqRescheduledLoads</a>;
<a name="l00766"></a>00766 
<a name="l00767"></a>00767             <span class="comment">// Do not generate a writeback event as this instruction is not</span>
<a name="l00768"></a>00768             <span class="comment">// complete.</span>
<a name="l00769"></a>00769             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classLSQUnit.html">LSQUnit</a>, <span class="stringliteral">&quot;Load-store forwarding mis-match. &quot;</span>
<a name="l00770"></a>00770                     <span class="stringliteral">&quot;Store idx %i to load addr %#x\n&quot;</span>,
<a name="l00771"></a>00771                     store_idx, req-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>());
<a name="l00772"></a>00772 
<a name="l00773"></a>00773             <span class="comment">// Must delete request now that it wasn&apos;t handed off to</span>
<a name="l00774"></a>00774             <span class="comment">// memory.  This is quite ugly.  @todo: Figure out the</span>
<a name="l00775"></a>00775             <span class="comment">// proper place to really handle request deletes.</span>
<a name="l00776"></a>00776             <span class="keyword">delete</span> req;
<a name="l00777"></a>00777             <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a1c3adbc67ce574fe545e332d3bc677be">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow) {
<a name="l00778"></a>00778                 <span class="keyword">delete</span> sreqLow;
<a name="l00779"></a>00779                 <span class="keyword">delete</span> sreqHigh;
<a name="l00780"></a>00780             }
<a name="l00781"></a>00781 
<a name="l00782"></a>00782             <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00783"></a>00783         }
<a name="l00784"></a>00784     }
<a name="l00785"></a>00785 
<a name="l00786"></a>00786     <span class="comment">// If there&apos;s no forwarding case, then go access memory</span>
<a name="l00787"></a>00787     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classLSQUnit.html">LSQUnit</a>, <span class="stringliteral">&quot;Doing memory access for inst [sn:%lli] PC %s\n&quot;</span>,
<a name="l00788"></a>00788             load_inst-&gt;seqNum, load_inst-&gt;pcState());
<a name="l00789"></a>00789 
<a name="l00790"></a>00790     assert(!load_inst-&gt;memData);
<a name="l00791"></a>00791     load_inst-&gt;memData = <span class="keyword">new</span> uint8_t[req-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>()];
<a name="l00792"></a>00792 
<a name="l00793"></a>00793     ++<a class="code" href="classLSQUnit.html#a03435d626b7567ed154de5d7d8c3d419">usedPorts</a>;
<a name="l00794"></a>00794 
<a name="l00795"></a>00795     <span class="comment">// if we the cache is not blocked, do cache access</span>
<a name="l00796"></a>00796     <span class="keywordtype">bool</span> completedFirst = <span class="keyword">false</span>;
<a name="l00797"></a>00797     <span class="keywordflow">if</span> (!<a class="code" href="classLSQUnit.html#ac0894e8141823f8eea2c9041bac9dab4">lsq</a>-&gt;<a class="code" href="classLSQ.html#a050e3736ea48bf74bd0c216b1cd3f494">cacheBlocked</a>()) {
<a name="l00798"></a>00798         <a class="code" href="classMemCmd.html">MemCmd</a> command =
<a name="l00799"></a>00799             req-&gt;<a class="code" href="classRequest.html#a8965874e960faf91ad4b6af8dbf31875">isLLSC</a>() ? <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a1c703221ee751b9d3d635fe33ea8e350">MemCmd::LoadLockedReq</a> : <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a96120c772a9cb695fe62ca81ec93a53b">MemCmd::ReadReq</a>;
<a name="l00800"></a>00800         <a class="code" href="classPacket.html">PacketPtr</a> data_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html">Packet</a>(req, command);
<a name="l00801"></a>00801         <a class="code" href="classPacket.html">PacketPtr</a> fst_data_pkt = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00802"></a>00802         <a class="code" href="classPacket.html">PacketPtr</a> snd_data_pkt = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00803"></a>00803 
<a name="l00804"></a>00804         data_pkt-&gt;<a class="code" href="classPacket.html#a60621b00d6ecd49b3e336087aca2eda0">dataStatic</a>(load_inst-&gt;memData);
<a name="l00805"></a>00805 
<a name="l00806"></a>00806         <a class="code" href="classLSQUnit_1_1LSQSenderState.html">LSQSenderState</a> *state = <span class="keyword">new</span> <a class="code" href="classLSQUnit_1_1LSQSenderState.html">LSQSenderState</a>;
<a name="l00807"></a>00807         state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#aaa492a23dd827a27baf0e8abcf09e391">isLoad</a> = <span class="keyword">true</span>;
<a name="l00808"></a>00808         state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#a266732d9c228f9bac150e7554734d112">idx</a> = load_idx;
<a name="l00809"></a>00809         state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a> = load_inst;
<a name="l00810"></a>00810         data_pkt-&gt;<a class="code" href="classPacket.html#a983ade0479f946c813284dcc65073367">senderState</a> = state;
<a name="l00811"></a>00811 
<a name="l00812"></a>00812         <span class="keywordflow">if</span> (!<a class="code" href="namespaceAlphaISA.html#a1c3adbc67ce574fe545e332d3bc677be">TheISA::HasUnalignedMemAcc</a> || !sreqLow) {
<a name="l00813"></a>00813 
<a name="l00814"></a>00814             <span class="comment">// Point the first packet at the main data packet.</span>
<a name="l00815"></a>00815             fst_data_pkt = data_pkt;
<a name="l00816"></a>00816         } <span class="keywordflow">else</span> {
<a name="l00817"></a>00817 
<a name="l00818"></a>00818             <span class="comment">// Create the split packets.</span>
<a name="l00819"></a>00819             fst_data_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html">Packet</a>(sreqLow, command);
<a name="l00820"></a>00820             snd_data_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html">Packet</a>(sreqHigh, command);
<a name="l00821"></a>00821 
<a name="l00822"></a>00822             fst_data_pkt-&gt;<a class="code" href="classPacket.html#a60621b00d6ecd49b3e336087aca2eda0">dataStatic</a>(load_inst-&gt;memData);
<a name="l00823"></a>00823             snd_data_pkt-&gt;<a class="code" href="classPacket.html#a60621b00d6ecd49b3e336087aca2eda0">dataStatic</a>(load_inst-&gt;memData + sreqLow-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>());
<a name="l00824"></a>00824 
<a name="l00825"></a>00825             fst_data_pkt-&gt;<a class="code" href="classPacket.html#a983ade0479f946c813284dcc65073367">senderState</a> = state;
<a name="l00826"></a>00826             snd_data_pkt-&gt;<a class="code" href="classPacket.html#a983ade0479f946c813284dcc65073367">senderState</a> = state;
<a name="l00827"></a>00827 
<a name="l00828"></a>00828             state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#afd8e5886f3bd5827ade12fcaf8ea2a47">isSplit</a> = <span class="keyword">true</span>;
<a name="l00829"></a>00829             state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#a9acbf52ad6e4c142c8b125cb53c13226">outstanding</a> = 2;
<a name="l00830"></a>00830             state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#aef239ed2096a497e3f46123fb622a6ce">mainPkt</a> = data_pkt;
<a name="l00831"></a>00831         }
<a name="l00832"></a>00832 
<a name="l00833"></a>00833         <span class="keywordflow">if</span> (!<a class="code" href="classLSQUnit.html#a2bbddd281625b8b4d716708925673445">dcachePort</a>-&gt;<a class="code" href="classMasterPort.html#aafaf979005392447714384794f1a8610">sendTimingReq</a>(fst_data_pkt)) {
<a name="l00834"></a>00834             <span class="comment">// Delete state and data packet because a load retry</span>
<a name="l00835"></a>00835             <span class="comment">// initiates a pipeline restart; it does not retry.</span>
<a name="l00836"></a>00836             <span class="keyword">delete</span> state;
<a name="l00837"></a>00837             <span class="keyword">delete</span> data_pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>;
<a name="l00838"></a>00838             <span class="keyword">delete</span> data_pkt;
<a name="l00839"></a>00839             <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a1c3adbc67ce574fe545e332d3bc677be">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow) {
<a name="l00840"></a>00840                 <span class="keyword">delete</span> fst_data_pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>;
<a name="l00841"></a>00841                 <span class="keyword">delete</span> fst_data_pkt;
<a name="l00842"></a>00842                 <span class="keyword">delete</span> snd_data_pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>;
<a name="l00843"></a>00843                 <span class="keyword">delete</span> snd_data_pkt;
<a name="l00844"></a>00844                 sreqLow = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00845"></a>00845                 sreqHigh = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00846"></a>00846             }
<a name="l00847"></a>00847 
<a name="l00848"></a>00848             req = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00849"></a>00849 
<a name="l00850"></a>00850             <span class="comment">// If the access didn&apos;t succeed, tell the LSQ by setting</span>
<a name="l00851"></a>00851             <span class="comment">// the retry thread id.</span>
<a name="l00852"></a>00852             <a class="code" href="classLSQUnit.html#ac0894e8141823f8eea2c9041bac9dab4">lsq</a>-&gt;<a class="code" href="classLSQ.html#aca00d390ba2ada0daf6e0c0a7cf75f57">setRetryTid</a>(<a class="code" href="classLSQUnit.html#a0ee490ba978f48fbf2579acc7eb60b24">lsqID</a>);
<a name="l00853"></a>00853         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a1c3adbc67ce574fe545e332d3bc677be">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow) {
<a name="l00854"></a>00854             completedFirst = <span class="keyword">true</span>;
<a name="l00855"></a>00855 
<a name="l00856"></a>00856             <span class="comment">// The first packet was sent without problems, so send this one</span>
<a name="l00857"></a>00857             <span class="comment">// too. If there is a problem with this packet then the whole</span>
<a name="l00858"></a>00858             <span class="comment">// load will be squashed, so indicate this to the state object.</span>
<a name="l00859"></a>00859             <span class="comment">// The first packet will return in completeDataAccess and be</span>
<a name="l00860"></a>00860             <span class="comment">// handled there.</span>
<a name="l00861"></a>00861             ++<a class="code" href="classLSQUnit.html#a03435d626b7567ed154de5d7d8c3d419">usedPorts</a>;
<a name="l00862"></a>00862             <span class="keywordflow">if</span> (!<a class="code" href="classLSQUnit.html#a2bbddd281625b8b4d716708925673445">dcachePort</a>-&gt;<a class="code" href="classMasterPort.html#aafaf979005392447714384794f1a8610">sendTimingReq</a>(snd_data_pkt)) {
<a name="l00863"></a>00863 
<a name="l00864"></a>00864                 <span class="comment">// The main packet will be deleted in completeDataAccess.</span>
<a name="l00865"></a>00865                 <span class="keyword">delete</span> snd_data_pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>;
<a name="l00866"></a>00866                 <span class="keyword">delete</span> snd_data_pkt;
<a name="l00867"></a>00867 
<a name="l00868"></a>00868                 state-&gt;<a class="code" href="classLSQUnit_1_1LSQSenderState.html#a052a3064081f9c45c97b467fba70b73b">complete</a>();
<a name="l00869"></a>00869 
<a name="l00870"></a>00870                 req = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00871"></a>00871                 sreqHigh = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00872"></a>00872 
<a name="l00873"></a>00873                 <a class="code" href="classLSQUnit.html#ac0894e8141823f8eea2c9041bac9dab4">lsq</a>-&gt;<a class="code" href="classLSQ.html#aca00d390ba2ada0daf6e0c0a7cf75f57">setRetryTid</a>(<a class="code" href="classLSQUnit.html#a0ee490ba978f48fbf2579acc7eb60b24">lsqID</a>);
<a name="l00874"></a>00874             }
<a name="l00875"></a>00875         }
<a name="l00876"></a>00876     }
<a name="l00877"></a>00877 
<a name="l00878"></a>00878     <span class="comment">// If the cache was blocked, or has become blocked due to the access,</span>
<a name="l00879"></a>00879     <span class="comment">// handle it.</span>
<a name="l00880"></a>00880     <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#ac0894e8141823f8eea2c9041bac9dab4">lsq</a>-&gt;<a class="code" href="classLSQ.html#a050e3736ea48bf74bd0c216b1cd3f494">cacheBlocked</a>()) {
<a name="l00881"></a>00881         <span class="keywordflow">if</span> (req)
<a name="l00882"></a>00882             <span class="keyword">delete</span> req;
<a name="l00883"></a>00883         <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a1c3adbc67ce574fe545e332d3bc677be">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow &amp;&amp; !completedFirst) {
<a name="l00884"></a>00884             <span class="keyword">delete</span> sreqLow;
<a name="l00885"></a>00885             <span class="keyword">delete</span> sreqHigh;
<a name="l00886"></a>00886         }
<a name="l00887"></a>00887 
<a name="l00888"></a>00888         ++<a class="code" href="classLSQUnit.html#a33a1cca2455a3e5909f462a778902643">lsqCacheBlocked</a>;
<a name="l00889"></a>00889 
<a name="l00890"></a>00890         <span class="comment">// If the first part of a split access succeeds, then let the LSQ</span>
<a name="l00891"></a>00891         <span class="comment">// handle the decrWb when completeDataAccess is called upon return</span>
<a name="l00892"></a>00892         <span class="comment">// of the requested first part of data</span>
<a name="l00893"></a>00893         <span class="keywordflow">if</span> (!completedFirst)
<a name="l00894"></a>00894             <a class="code" href="classLSQUnit.html#a4e9ef25d8913b270d432be4bbfe4965c">iewStage</a>-&gt;decrWb(load_inst-&gt;seqNum);
<a name="l00895"></a>00895 
<a name="l00896"></a>00896         <span class="comment">// There&apos;s an older load that&apos;s already going to squash.</span>
<a name="l00897"></a>00897         <span class="keywordflow">if</span> (<a class="code" href="classLSQUnit.html#a95dc31b4ce3ebcb6b9d75a510b3a128c">isLoadBlocked</a> &amp;&amp; blockedLoadSeqNum &lt; load_inst-&gt;seqNum)
<a name="l00898"></a>00898             <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00899"></a>00899 
<a name="l00900"></a>00900         <span class="comment">// Record that the load was blocked due to memory.  This</span>
<a name="l00901"></a>00901         <span class="comment">// load will squash all instructions after it, be</span>
<a name="l00902"></a>00902         <span class="comment">// refetched, and re-executed.</span>
<a name="l00903"></a>00903         <a class="code" href="classLSQUnit.html#a95dc31b4ce3ebcb6b9d75a510b3a128c">isLoadBlocked</a> = <span class="keyword">true</span>;
<a name="l00904"></a>00904         <a class="code" href="classLSQUnit.html#a2c1620029c162c7180e523b089e56ed5">loadBlockedHandled</a> = <span class="keyword">false</span>;
<a name="l00905"></a>00905         <a class="code" href="classLSQUnit.html#a3fca34b247fd8d081557578f8ca60fe3">blockedLoadSeqNum</a> = load_inst-&gt;seqNum;
<a name="l00906"></a>00906         <span class="comment">// No fault occurred, even though the interface is blocked.</span>
<a name="l00907"></a>00907         <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00908"></a>00908     }
<a name="l00909"></a>00909 
<a name="l00910"></a>00910     <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00911"></a>00911 }
<a name="l00912"></a>00912 
<a name="l00913"></a>00913 <span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;
<a name="l00914"></a>00914 <a class="code" href="classRefCountingPtr.html">Fault</a>
<a name="l00915"></a><a class="code" href="classLSQUnit.html#a8910d991217dd388c788727f8ebbb267">00915</a> <a class="code" href="classLSQUnit.html#a8910d991217dd388c788727f8ebbb267">LSQUnit&lt;Impl&gt;::write</a>(<a class="code" href="classRequest.html">Request</a> *req, <a class="code" href="classRequest.html">Request</a> *sreqLow, <a class="code" href="classRequest.html">Request</a> *sreqHigh,
<a name="l00916"></a>00916                      uint8_t *data, <span class="keywordtype">int</span> store_idx)
<a name="l00917"></a>00917 {
<a name="l00918"></a>00918     assert(<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].inst);
<a name="l00919"></a>00919 
<a name="l00920"></a>00920     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classLSQUnit.html">LSQUnit</a>, <span class="stringliteral">&quot;Doing write to store idx %i, addr %#x&quot;</span>
<a name="l00921"></a>00921             <span class="stringliteral">&quot; | storeHead:%i [sn:%i]\n&quot;</span>,
<a name="l00922"></a>00922             store_idx, req-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>(), <a class="code" href="classLSQUnit.html#a6e87b6f77102183080ea6ab8599b26a9">storeHead</a>,
<a name="l00923"></a>00923             <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].inst-&gt;seqNum);
<a name="l00924"></a>00924 
<a name="l00925"></a>00925     <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].req = req;
<a name="l00926"></a>00926     <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].sreqLow = sreqLow;
<a name="l00927"></a>00927     <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].sreqHigh = sreqHigh;
<a name="l00928"></a>00928     <span class="keywordtype">unsigned</span> size = req-&gt;<a class="code" href="classRequest.html#a3c4029b904a61a9873e6d12785ce19a1">getSize</a>();
<a name="l00929"></a>00929     <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].size = size;
<a name="l00930"></a>00930     <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].isAllZeros = req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>() &amp; <a class="code" href="classRequest.html#a4c22f8a3275a06b136b28f633beeee03">Request::CACHE_BLOCK_ZERO</a>;
<a name="l00931"></a>00931     assert(size &lt;= <span class="keyword">sizeof</span>(<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].data) ||
<a name="l00932"></a>00932             (req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>() &amp; <a class="code" href="classRequest.html#a4c22f8a3275a06b136b28f633beeee03">Request::CACHE_BLOCK_ZERO</a>));
<a name="l00933"></a>00933 
<a name="l00934"></a>00934     <span class="comment">// Split stores can only occur in ISAs with unaligned memory accesses.  If</span>
<a name="l00935"></a>00935     <span class="comment">// a store request has been split, sreqLow and sreqHigh will be non-null.</span>
<a name="l00936"></a>00936     <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a1c3adbc67ce574fe545e332d3bc677be">TheISA::HasUnalignedMemAcc</a> &amp;&amp; sreqLow) {
<a name="l00937"></a>00937         <a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].isSplit = <span class="keyword">true</span>;
<a name="l00938"></a>00938     }
<a name="l00939"></a>00939 
<a name="l00940"></a>00940     <span class="keywordflow">if</span> (!(req-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>() &amp; <a class="code" href="classRequest.html#a4c22f8a3275a06b136b28f633beeee03">Request::CACHE_BLOCK_ZERO</a>))
<a name="l00941"></a>00941         memcpy(<a class="code" href="classLSQUnit.html#a1d370cdc36d253e0f786d46c6af77a40">storeQueue</a>[store_idx].data, data, size);
<a name="l00942"></a>00942 
<a name="l00943"></a>00943     <span class="comment">// This function only writes the data to the store queue, so no fault</span>
<a name="l00944"></a>00944     <span class="comment">// can happen here.</span>
<a name="l00945"></a>00945     <span class="keywordflow">return</span> <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00946"></a>00946 }
<a name="l00947"></a>00947 
<a name="l00948"></a>00948 <span class="preprocessor">#endif // __CPU_O3_LSQ_UNIT_HH__</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
