<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: checker</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_checker'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_checker')">checker</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.21</td>
<td class="s0 cl rt"><a href="mod31.html#Line" >  4.00</a></td>
<td class="s1 cl rt"><a href="mod31.html#Toggle" > 15.83</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod31.html#Branch" > 25.00</a></td>
<td class="s0 cl rt"><a href="mod31.html#Assert" >  0.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/main_10_aug_2022/gemini/DV/unit_level/fcb_verif_env/results/../tb_src/test/checker.sv')">/nfs_project/gemini/DV/mahmood/main_10_aug_2022/gemini/DV/unit_level/fcb_verif_env/results/../tb_src/test/checker.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod31.html#inst_tag_85"  onclick="showContent('inst_tag_85')">TEST_BENCH.assertion</a></td>
<td class="s1 cl rt"> 11.21</td>
<td class="s0 cl rt"><a href="mod31.html#Line" >  4.00</a></td>
<td class="s1 cl rt"><a href="mod31.html#Toggle" > 15.83</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod31.html#Branch" > 25.00</a></td>
<td class="s0 cl rt"><a href="mod31.html#Assert" >  0.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_checker'>
<hr>
<a name="inst_tag_85"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_85" >TEST_BENCH.assertion</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.21</td>
<td class="s0 cl rt"><a href="mod31.html#Line" >  4.00</a></td>
<td class="s1 cl rt"><a href="mod31.html#Toggle" > 15.83</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod31.html#Branch" > 25.00</a></td>
<td class="s0 cl rt"><a href="mod31.html#Assert" >  0.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.21</td>
<td class="s0 cl rt">  4.00</td>
<td class="s1 cl rt"> 15.83</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 94.77</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 84.30</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod5.html#inst_tag_19" >TEST_BENCH</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_checker'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod31.html" >checker</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">TOTAL</td><td></td><td>25</td><td>1</td><td>4.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>61</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>83</td><td>6</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>102</td><td>6</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>135</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>138</td><td>8</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
60                      always_comb begin:READ_BEGIN
61         1/1          	if (cfg_blsr_region_o_ren_i) 
62                      	begin 
63         <font color = "red">0/1     ==>  		read_begin=1'b1;</font>
64                      	end
                        MISSING_ELSE
65                      end
66                      
67                        //-----------------------------------------------------------------------------
68                        // BLSR_CLK RISING EDGE COUNT
69                        //-----------------------------------------------------------------------------
70                      
71                      bit [31:0] blsr_clk_count;
72                      bit [31:0] req_delay;
73                      bit [31:0] total_wlsr_clk_count;
74                      
75                      bit bl_max_count_reach;
76                      bit [31:0] rd_total_delay_count;
77                      bit [31:0] wr_total_delay_count;
78                      
79                      assign wr_total_delay_count = wr_op[7:0] + wr_op[15:8] + wr_op[23:16] + wr_op[26:24];
80                      assign rd_total_delay_count = rd_op[7:0] + rd_op[15:8] + rd_op[23:16] + rd_op[26:24];
81                      
82                      always @(posedge cfg_blsr_region_o_clk_i)begin
83         <font color = "red">0/1     ==>  	blsr_clk_count = blsr_clk_count + 1;</font>
84         <font color = "red">0/1     ==>  	if(blsr_clk_count == (bl_max_length+1)) begin</font>
85         <font color = "red">0/1     ==>  		bl_max_count_reach = 1;</font>
86         <font color = "red">0/1     ==>  		blsr_clk_count = 0;</font>
87         <font color = "red">0/2     ==>  		#1 bl_max_count_reach = 0;</font>
88                      	end
                   <font color = "red">==>  MISSING_ELSE</font>
89                      end
90                      
91                      
92                        //-----------------------------------------------------------------------------
93                        // WLSR_CLK RISING EDGE COUNT
94                        //-----------------------------------------------------------------------------
95                      bit [31:0] total_length;
96                      bit total_wl_max_count_reach;
97                      assign req_delay = fcb_cmd == 2'h2 ? (rd_total_delay_count + bl_max_length + 10) : (wr_total_delay_count + 4)  ;
98                      assign total_length =  (fcb_cmd == 2'h2) ? (2*(wl_max_length_reg+1)) : (wl_max_length_reg+1);
99                      
100                     
101                     always @(posedge cfg_wlsr_region_o_clk_i)begin
102        <font color = "red">0/1     ==>  	total_wlsr_clk_count++;</font>
103        <font color = "red">0/1     ==>  	if(total_wlsr_clk_count == total_length) begin</font>
104        <font color = "red">0/1     ==>  		total_wl_max_count_reach = 1;</font>
105        <font color = "red">0/1     ==>  		total_wlsr_clk_count = 0;</font>
106        <font color = "red">0/2     ==>  		#1 total_wl_max_count_reach = 0;</font>
107                     
108                     	end
                   <font color = "red">==>  MISSING_ELSE</font>
109                     end
110                     
111                       //-----------------------------------------------------------------------------
112                       // BLSR_CLK RISING EDGE Count Assertion
113                       //-----------------------------------------------------------------------------
114                     
115                     property BlsrClkCount;
116                     	@ (posedge clk) disable iff (!reset | read_begin) $rose(bl_max_count_reach) |-&gt; ##2 cfg_wlsr_region_o_clk_i; 
117                     endproperty
118                     
119                     BLSR_CLK_COUNT_C: cover property (BlsrClkCount);
120                     
121                     
122                     BLSR_CLK_COUNT_A:assert property (BlsrClkCount) 
123                     else begin 
124                     	$error (&quot;Assertion: FAIL BLSR Clk Count does not match&quot;);
125                     	count_error = count_error +1;
126                     end
127                     
128                       //-----------------------------------------------------------------------------
129                       // WLSR_CLK RISING EDGE COUNT
130                       //-----------------------------------------------------------------------------
131                     bit [31:0] wlsr_clk_count;
132                     bit [31:0] wlsr_clk_count_new;
133                     bit wl_max_count_reach;
134                     bit read_wlsr_flag;
135        <font color = "red">0/3     ==>  always @(posedge cfg_done_i) begin	#1; wlsr_clk_count = 0; end</font>
136                     always @(posedge cfg_wlsr_region_o_clk_i)
137                     begin
138        <font color = "red">0/1     ==>  	wlsr_clk_count = wlsr_clk_count + 1;</font>
139        <font color = "red">0/1     ==>  	wlsr_clk_count_new++;</font>
140        <font color = "red">0/1     ==>  	if (fcb_cmd==2)</font>
141                     	begin
142        <font color = "red">0/1     ==>  		if (wlsr_clk_count_new == (2*wl_max_length_reg + 2))</font>
143        <font color = "red">0/1     ==>  			wlsr_clk_count_new = 0;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
144                     	end
                   <font color = "red">==>  MISSING_ELSE</font>
145        <font color = "red">0/1     ==>  	if (fcb_cmd != 2)</font>
146        <font color = "red">0/1     ==>  		if (wlsr_clk_count_new == (wl_max_length_reg + 1))</font>
147        <font color = "red">0/1     ==>  			wlsr_clk_count_new = 0;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod31.html" >checker</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">8</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">1042</td>
<td class="rt">165</td>
<td class="rt">15.83 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">521</td>
<td class="rt">84</td>
<td class="rt">16.12 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">521</td>
<td class="rt">81</td>
<td class="rt">15.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">8</td>
<td class="rt">47.06 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">188</td>
<td class="rt">162</td>
<td class="rt">86.17 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">94</td>
<td class="rt">81</td>
<td class="rt">86.17 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">94</td>
<td class="rt">81</td>
<td class="rt">86.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">854</td>
<td class="rt">3</td>
<td class="rt">0.35  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">427</td>
<td class="rt">3</td>
<td class="rt">0.70  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">427</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FCB_APBS_PADDR[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FCB_APBS_PADDR[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FCB_APBS_PADDR[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FCB_APBS_PADDR[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FCB_APBS_PADDR[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FCB_APBS_PENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FCB_APBS_PRDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FCB_APBS_PREADY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FCB_APBS_PSEL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FCB_APBS_PSLVERR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FCB_APBS_PWDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FCB_APBS_PWRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cfg_blsr_region_o_ren_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cfg_blsr_region_o_wen_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cfg_wlsr_region_o_ren_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cfg_wlsr_region_o_wen_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cfg_blsr_region_o_clk_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cfg_wlsr_region_o_clk_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cfg_done_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>comp_config</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>check_total_length[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fCSR_FB_CFG_KICKOFF</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>bl_max_length[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wl_max_length_reg[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fcb_cmd[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_op[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_op[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_begin</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fwrite_operation_cs[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fread_operation_cs[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>blsr_clk_count[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>req_delay[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>req_delay[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>req_delay[31:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>total_wlsr_clk_count[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>bl_max_count_reach</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_total_delay_count[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_total_delay_count[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>total_length[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>total_length[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>total_wl_max_count_reach</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wlsr_clk_count[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wlsr_clk_count_new[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wl_max_count_reach</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>read_wlsr_flag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod31.html" >checker</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">20</td>
<td class="rt">5</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">97</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">98</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">151</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">152</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">84</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">145</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
97         assign req_delay = fcb_cmd == 2'h2 ? (rd_total_delay_count + bl_max_length + 10) : (wr_total_delay_count + 4)  ;
                                              <font color = "red">-1-</font>  
                                              <font color = "red">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98         assign total_length =  (fcb_cmd == 2'h2) ? (2*(wl_max_length_reg+1)) : (wl_max_length_reg+1);
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151        assign wl_max_count_reach = (fcb_cmd==2) ? (wlsr_clk_count == (2*wl_max_length_reg + 2)) : (wlsr_clk_count == (wl_max_length_reg + 1));
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
152        assign read_wlsr_flag = cfg_done_i ? 1'b0 : ((wlsr_clk_count_new + 1) ==  (wl_max_length_reg + 1));
                                              <font color = "red">-1-</font>  
                                              <font color = "red">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61         	if (cfg_blsr_region_o_ren_i) 
           	<font color = "red">-1-</font>  
62         	begin 
63         		read_begin=1'b1;
           <font color = "red">		==></font>
64         	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84         	if(blsr_clk_count == (bl_max_length+1)) begin
           	<font color = "red">-1-</font>  
85         		bl_max_count_reach = 1;
           <font color = "red">		==></font>
86         		blsr_clk_count = 0;
87         		#1 bl_max_count_reach = 0;
88         	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103        	if(total_wlsr_clk_count == total_length) begin
           	<font color = "red">-1-</font>  
104        		total_wl_max_count_reach = 1;
           <font color = "red">		==></font>
105        		total_wlsr_clk_count = 0;
106        		#1 total_wl_max_count_reach = 0;
107        
108        	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        	if (fcb_cmd==2)
           	<font color = "red">-1-</font>  
141        	begin
142        		if (wlsr_clk_count_new == (2*wl_max_length_reg + 2))
           		<font color = "red">-2-</font>  
143        			wlsr_clk_count_new = 0;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
144        	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
145        	if (fcb_cmd != 2)
           	<font color = "red">-1-</font>  
146        		if (wlsr_clk_count_new == (wl_max_length_reg + 1))
           		<font color = "red">-2-</font>  
           		MISSING_ELSE
           <font color = "red">		==></font>
147        			wlsr_clk_count_new = 0;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod31.html" >checker</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#89769466" >Assertions</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#403301679" >Cover properties</a></td>
<td class="wht cl rt">14</td>
<td class="s10 cl rt">14</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#1877219508" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">14</td>
<td class="s10 cl rt">14</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="403301679"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="54941095"></a>
BLSR_CLK_COUNT_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="131490774"></a>
CONFIG_DONE_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1003817589"></a>
READ_OPERATION_BLSR_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="403324224"></a>
READ_OPERATION_WLSR_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1750436811"></a>
TREAD_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1552961481"></a>
TRHD_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="377134275"></a>
TSUBLWEN_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1320697203"></a>
TSUWLREN_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="570393956"></a>
TWHD_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="15038728"></a>
TWRITE_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="178204414"></a>
TWSU_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="753103036"></a>
WLSR_CLK_COUNT_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="535105726"></a>
WRITE_OPERATION_BLSR_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1206828969"></a>
WRITE_OPERATION_WLSR_C</td>
<td class="s9 cl rt">8427634</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_85">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_checker">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
