// Seed: 1753656996
module module_0;
  assign id_1 = 1;
  tri0 id_2 = id_2 == -1;
endmodule
module module_0 ();
  assign module_1 = -1 ? id_1 : id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wor id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  for (id_4 = -1; -1'h0; id_3 = 1) assign id_1 = id_1;
  wire id_5;
  assign id_1[1'b0] = -1;
  wire id_6;
  wire id_7, id_8;
endmodule
