$date
	Sun Oct 23 04:20:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1006714
b10100 &
b10100 %
1$
b10100 !
1"
#1006715
0"
#1006718
b1010 &
b1010 %
#1006722
b101 &
b101 %
#1006726
b10000 &
b10000 %
#1006730
b1000 &
b1000 %
#1006734
b100 &
b100 %
#1006738
b10 &
b10 %
#1006742
b1 &
1#
b1 %
#1006746
b0 &
b0 %
0#
0$
#2010797
b1010 !
1"
#2010798
b1010 &
b1010 %
1$
#2010799
0"
#2010802
b101 &
b101 %
#2010806
b10000 &
b10000 %
#2010810
b1000 &
b1000 %
#2010814
b100 &
b100 %
#2010818
b10 &
b10 %
#2010822
b1 &
1#
b1 %
#2010826
b0 &
b0 %
0#
0$
#3013691
b1001 !
1"
#3013694
b1001 &
b1001 %
1$
#3013695
0"
#3013698
b11100 &
b11100 %
#3013702
b1110 &
b1110 %
#3013706
b111 &
b111 %
#3013710
b10110 &
b10110 %
#3013714
b1011 &
b1011 %
#3013718
b100010 &
b100010 %
#3013722
b10001 &
b10001 %
#3013726
b110100 &
b110100 %
#3013730
b11010 &
b11010 %
#3013734
b1101 &
b1101 %
#3013738
b101000 &
b101000 %
#3013742
b10100 &
b10100 %
#3013746
b1010 &
b1010 %
#3013750
b101 &
b101 %
#3013754
b10000 &
b10000 %
#3013758
b1000 &
b1000 %
#3013762
b100 &
b100 %
#3013766
b10 &
b10 %
#3013770
b1 &
b1 %
1#
#3013774
b0 &
0#
b0 %
0$
#4500012
