<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/utility.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">utility.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86_2utility_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2011 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2utility_8hh.html">arch/x86/utility.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2interrupts_8hh.html">arch/x86/interrupts.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2registers_8hh.html">arch/x86/registers.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86__traits_8hh.html">arch/x86/x86_traits.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;fputils/fp80.h&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a> {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;uint64_t</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#adc0a585bf250bb63a6a52fbc22fab647">   53</a></span>&#160;<a class="code" href="namespaceX86ISA.html#adc0a585bf250bb63a6a52fbc22fab647">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a>)</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;{</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordflow">if</span> (fp) {</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;getArgument(): Floating point arguments not implemented\n&quot;</span>);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (size != 8) {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;getArgument(): Can only handle 64-bit arguments.\n&quot;</span>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    }</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">// The first 6 integer arguments are passed in registers, the rest</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="comment">// are passed on the stack.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> int_reg_map[] = {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        INTREG_RDI, INTREG_RSI, INTREG_RDX,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        INTREG_RCX, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">INTREG_R8</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">INTREG_R9</a></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    };</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">if</span> (number &lt; <span class="keyword">sizeof</span>(int_reg_map) / <span class="keyword">sizeof</span>(*int_reg_map)) {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(int_reg_map[number]);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;getArgument(): Don&#39;t know how to handle stack arguments.\n&quot;</span>);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    }</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;}</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#af7807c3907aacf1f0a769da352171f11">   74</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceX86ISA.html#af7807c3907aacf1f0a769da352171f11">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">// This function is essentially performing a reset. The actual INIT</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">// interrupt does a subset of this, so we&#39;ll piggyback on some of its</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="comment">// functionality.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="classX86ISA_1_1InitInterrupt.html">InitInterrupt</a> <a class="code" href="namespaceStats.html#aae30a3d195d8a3309f663b3edd3d10a6">init</a>(0);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    init.<a class="code" href="classX86ISA_1_1InitInterrupt.html#a97327dc748d9aa7731858a18000e0c1d">invoke</a>(tc);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="classX86ISA_1_1PCState.html">PCState</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    pc.<a class="code" href="classGenericISA_1_1UPCState.html#a8ac182ad91546850131c4266e33f18dc">upc</a>(0);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    pc.<a class="code" href="classGenericISA_1_1UPCState.html#a66145210dc480c096932019a144deaf1">nupc</a>(1);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">// These next two loops zero internal microcode and implicit registers.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">// They aren&#39;t specified by the ISA but are used internally by M5&#39;s</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">// implementation.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> = 0; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> &lt; <a class="code" href="namespaceX86ISA.html#a023e0e87af3d59f79675ef12a418e816">NumMicroIntRegs</a>; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>++) {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#a8bb7e419ce07ff5a21dd4fc4a9f62dad">INTREG_MICRO</a>(<a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>), 0);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> = 0; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> &lt; <a class="code" href="namespaceX86ISA.html#a8c26fc9a0030d9a3249977c91387e569">NumImplicitIntRegs</a>; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>++) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#a6920fb8f756a52ab3ff6b34df60f836c">INTREG_IMPLICIT</a>(<a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>), 0);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="comment">// Set integer register EAX to 0 to indicate that the optional BIST</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="comment">// passed. No BIST actually runs, but software may still check this</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="comment">// register for errors.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(INTREG_RAX, 0);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, 0x0000000060000010ULL);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>, 0);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="comment">// TODO initialize x87, 64 bit, and 128 bit media state</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1ffce699ee95242c5fd696ab7048830b">MISCREG_MTRRCAP</a>, 0x0508);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a4376444d0ecbbff164d82b2e8a65471c">MISCREG_MTRR_PHYS_BASE</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a181eaf0dd78921a606c1727c0ea17e0d">MISCREG_MTRR_PHYS_MASK</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    }</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4ec3a23ac9842c39f5ec26a2d6b5d152">MISCREG_MTRR_FIX_64K_00000</a>, 0);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabae8b6d37855646bf60dec1907adef30">MISCREG_MTRR_FIX_16K_80000</a>, 0);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa79a0ed67cfd51011d66246ee747993bc">MISCREG_MTRR_FIX_16K_A0000</a>, 0);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabdc0b33c1579142374e1f1935a03d6de">MISCREG_MTRR_FIX_4K_C0000</a>, 0);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab05a0b6ebdca2f0ba9b53121e19e7443">MISCREG_MTRR_FIX_4K_C8000</a>, 0);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2f80c16fba2df5c4d1948c721b269a55">MISCREG_MTRR_FIX_4K_D0000</a>, 0);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafaad77e48fc37498503f754f1d3d2137">MISCREG_MTRR_FIX_4K_D8000</a>, 0);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa16311c3fac2fc9f33660f8bb88a39cab">MISCREG_MTRR_FIX_4K_E0000</a>, 0);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa31f22dc4d0fd7e05607c20fe198a835b">MISCREG_MTRR_FIX_4K_E8000</a>, 0);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac30fe9b27c809fc28c999143619ad60d">MISCREG_MTRR_FIX_4K_F0000</a>, 0);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa993d810f776d680658668313746fe858">MISCREG_MTRR_FIX_4K_F8000</a>, 0);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa3b44541605c0f7fbf804beb325360ad">MISCREG_DEF_TYPE</a>, 0);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9277ac17f26c042b72106b29f67c902b">MISCREG_MCG_CAP</a>, 0x104);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa37b07e53d69896fe8eb800f367138a33">MISCREG_MCG_STATUS</a>, 0);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0c8ecd2a3cc7148a1f39ef2bac051cda">MISCREG_MCG_CTL</a>, 0);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 5; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#ada6bc06a550215bc7c4b09d9d1f747e5">MISCREG_MC_CTL</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a788a5d14812b79f5e74448195f953858">MISCREG_MC_STATUS</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#aec4e5e9a0054e6f569f57a147949262d">MISCREG_MC_ADDR</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a50504e1ffcb068568a0d815d5e2c3c48">MISCREG_MC_MISC</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    }</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>, 0);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47968d1cfaf6b7884cbb9a47f070c8d2">MISCREG_TSC_AUX</a>, 0);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 4; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a7808596c37e2fec948e85a3c612cd3b7">MISCREG_PERF_EVT_SEL</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#adf79cb6816cce0adf35b8b7808facc44">MISCREG_PERF_EVT_CTR</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), 0);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    }</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc">MISCREG_STAR</a>, 0);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b">MISCREG_LSTAR</a>, 0);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac1bf6e991ec1953d7c2a8d709c5d8dd1">MISCREG_CSTAR</a>, 0);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790">MISCREG_SF_MASK</a>, 0);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9a2deb0f73d8d12f3145e573c7ac2fac">MISCREG_KERNEL_GS_BASE</a>, 0);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac8606e6077d31ac44860e3383bdbf116">MISCREG_SYSENTER_CS</a>, 0);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dbaad7082c9bd98b00c0f405879a642">MISCREG_SYSENTER_ESP</a>, 0);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4e960f79c727317d6171656dcd8739a0">MISCREG_SYSENTER_EIP</a>, 0);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6b8117503a6a93c99b0daafee64bf77">MISCREG_PAT</a>, 0x0007040600070406ULL);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa88f9a3f79971117e356c08bc31136f7b">MISCREG_SYSCFG</a>, 0x20601);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa550a4c60a06f8dfd207fafeed8eed9e">MISCREG_IORR_BASE0</a>, 0);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1b99ebf916be641d618ad64f3030825e">MISCREG_IORR_BASE1</a>, 0);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafe42c13d98ef65484be06e1130beb7f2">MISCREG_IORR_MASK0</a>, 0);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4449ac45562cfed674357b58eb758155">MISCREG_IORR_MASK1</a>, 0);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4e932b1ab3a732711daf73e02eec6298">MISCREG_TOP_MEM</a>, 0x4000000);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad072d3a4b9b7f8db674c745301f69505">MISCREG_TOP_MEM2</a>, 0x0);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59a82a86e08fa11e282129ae8176ab63">MISCREG_DEBUG_CTL_MSR</a>, 0);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facb962b9c73308d93f7db3b490639da61">MISCREG_LAST_BRANCH_FROM_IP</a>, 0);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae80ad4d9e2bc2d7198b0fdd54ae46aff">MISCREG_LAST_BRANCH_TO_IP</a>, 0);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa17175f82a710b614d74f745fce50926">MISCREG_LAST_EXCEPTION_FROM_IP</a>, 0);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faacef5fb25ea7c41a7c1982b3500abee8">MISCREG_LAST_EXCEPTION_TO_IP</a>, 0);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// Invalidate the caches (this should already be done for us)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    LocalApicBase lApicBase = 0;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    lApicBase.base = 0xFEE00000 &gt;&gt; 12;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    lApicBase.enable = 1;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    lApicBase.bsp = (cpuId == 0);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>, lApicBase);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html">Interrupts</a> * interrupts = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classX86ISA_1_1Interrupts.html">Interrupts</a> *<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a80923d3fa8e01545c1b4a7a17ef9d890">getInterruptController</a>(0));</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    assert(interrupts);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    interrupts-&gt;<a class="code" href="classX86ISA_1_1Interrupts.html#aabdca125bf554dae37ff60c2ff00f530">setRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea0b6c9a96f083e14e2dbbf6be448394f4">APIC_ID</a>, cpuId &lt;&lt; 24);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    interrupts-&gt;<a class="code" href="classX86ISA_1_1Interrupts.html#aabdca125bf554dae37ff60c2ff00f530">setRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea14f78d7d9553b735d9359762632910a5">APIC_VERSION</a>, (5 &lt;&lt; 16) | 0x14);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="comment">// TODO Set the SMRAM base address (SMBASE) to 0x00030000</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa211137cbf08d6489dba89bc5a1aa23b1">MISCREG_VM_CR</a>, 0);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafa1ae6bcc1cff1adbbaa826b8e211731">MISCREG_IGNNE</a>, 0);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa262fb5c7c2d5708f2c1a898c44e4af1e">MISCREG_SMM_CTL</a>, 0);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae32619ddca454cf31e7065a0c04e1f24">MISCREG_VM_HSAVE_PA</a>, 0);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;}</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#aef160f7420c20954fafdeeef1ed81497">  201</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceX86ISA.html#aef160f7420c20954fafdeeef1ed81497">startupCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">if</span> (cpuId == 0 || !<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">activate</a>();</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <span class="comment">// This is an application processor (AP). It should be initialized to</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <span class="comment">// look like only the BIOS POST has run on it and put then put it into</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <span class="comment">// a halted state.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#aff686d13f0b068a7fad2e5b8cf62a99d">suspend</a>();</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    }</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#accdbd1f787cef742b0893ddc94cb1662">  214</a></span>&#160;<a class="code" href="namespaceX86ISA.html#accdbd1f787cef742b0893ddc94cb1662">copyMiscRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest)</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;{</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">// This function assumes no side effects other than TLB invalidation</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">// need to be considered while copying state. That will likely not be</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="comment">// true in the future.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1d140b599f19d58fc0cb7ea417da7e">NUM_MISCREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespaceX86ISA.html#ab65fe4da94918d59547b7bbfba4c36ba">isValidMiscReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>))</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;             <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">// The TSC has to be updated with side-effects if the CPUs in a</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">// CPU switch have different frequencies.</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>, src-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>));</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">getITBPtr</a>()-&gt;<a class="code" href="classBaseTLB.html#ab2b116c8014a80e0b5af4008769a9d13">flushAll</a>();</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">getDTBPtr</a>()-&gt;<a class="code" href="classBaseTLB.html#ab2b116c8014a80e0b5af4008769a9d13">flushAll</a>();</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ac00916d260dbc19c59cba5d8593c873b">  235</a></span>&#160;<a class="code" href="namespaceX86ISA.html#ac00916d260dbc19c59cba5d8593c873b">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;{</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">//copy int regs</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceX86ISA.html#a044cd8816a0fb22fae5132da6ef37800">NumIntRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;         dest-&gt;<a class="code" href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">setIntRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#a5020bb8a7861e0f9a06c49248b5f397c">readIntRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="comment">//copy float regs</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceX86ISA.html#a13086a96202d92252670b697d1cf3b03">NumFloatRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;         dest-&gt;<a class="code" href="classThreadContext.html#abc720169d0e3f5f99a4414822d386eac">setFloatRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#a40439a17173175ef883a9cd6faf37aef">readFloatRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="comment">//copy condition-code regs</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceX86ISA.html#a7f749eb400ab8f2d4100480aafad20cf">NumCCRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;         dest-&gt;<a class="code" href="classThreadContext.html#afaff644008a2e4d78eb0e459c3444032">setCCRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#aae512d6e0a11acb19d5593dd6b373516">readCCRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="namespaceX86ISA.html#accdbd1f787cef742b0893ddc94cb1662">copyMiscRegs</a>(src, dest);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(src-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>());</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a56dd20e35edbf92075ae300faa40620a">  251</a></span>&#160;<a class="code" href="namespaceX86ISA.html#a56dd20e35edbf92075ae300faa40620a">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;{</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Not implemented for x86\n&quot;</span>);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;}</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;uint64_t</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#abc3c39610e2a90f27e9248072c1dab90">  257</a></span>&#160;<a class="code" href="namespaceX86ISA.html#abc3c39610e2a90f27e9248072c1dab90">getRFlags</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;{</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keyword">const</span> uint64_t ncc_flags(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>));</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keyword">const</span> uint64_t cc_flags(tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa826db2e4974af2bba8c25041ea5513db">X86ISA::CCREG_ZAPS</a>));</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keyword">const</span> uint64_t cfof_bits(tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa6c61ab46d42789a7eee5ca3a1277f999">X86ISA::CCREG_CFOF</a>));</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keyword">const</span> uint64_t df_bit(tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa5a5249deb375a19b32db32e7abcbfac6">X86ISA::CCREG_DF</a>));</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">// ecf (PSEUDO(3)) &amp; ezf (PSEUDO(4)) are only visible to</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="comment">// microcode, so we can safely ignore them.</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">// Reconstruct the real rflags state, mask out internal flags, and</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">// make sure reserved bits have the expected values.</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">return</span> ((ncc_flags | cc_flags | cfof_bits | df_bit) &amp; 0x3F7FD5)</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        | 0x2;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;}</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a8e6c7caa7d14ba13d978bc181d93eca7">  273</a></span>&#160;<a class="code" href="namespaceX86ISA.html#a8e6c7caa7d14ba13d978bc181d93eca7">setRFlags</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint64_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;{</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa826db2e4974af2bba8c25041ea5513db">X86ISA::CCREG_ZAPS</a>, val &amp; <a class="code" href="namespaceX86ISA.html#a18af1a2804d5939ac912b1fe06a14bba">ccFlagMask</a>);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa6c61ab46d42789a7eee5ca3a1277f999">X86ISA::CCREG_CFOF</a>, val &amp; <a class="code" href="namespaceX86ISA.html#aaa07a85085afe7d226b1f2aab8c290fc">cfofMask</a>);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa5a5249deb375a19b32db32e7abcbfac6">X86ISA::CCREG_DF</a>, val &amp; <a class="code" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92aa863c7fea93157a38992de4d0b484060">DFBit</a>);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">// Internal microcode registers (ECF &amp; EZF)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa8702dd7110d7264900a57fed1893b913">X86ISA::CCREG_ECF</a>, 0);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa761251bbc86187408a03289c1a9d747c">X86ISA::CCREG_EZF</a>, 0);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="comment">// Update the RFLAGS misc reg with whatever didn&#39;t go into the</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">// magic registers.</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>, val &amp; ~(ccFlagMask | cfofMask | DFBit));</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;}</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;uint8_t</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#aa93647de9b8d18e70a3a0aa4b28f4bb7">  289</a></span>&#160;<a class="code" href="namespaceX86ISA.html#aa93647de9b8d18e70a3a0aa4b28f4bb7">convX87TagsToXTags</a>(uint16_t ftw)</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;{</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    uint8_t ftwx(0);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="comment">// Extract the tag for the current element on the FP stack</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> tag((ftw &gt;&gt; (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)) &amp; 0x3);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">         * Check the type of the current FP element. Valid values are:</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">         * 0 == Valid</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">         * 1 == Zero</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">         * 2 == Special (Nan, unsupported, infinity, denormal)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">         * 3 == Empty</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <span class="comment">// The xsave version of the tag word only keeps track of</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <span class="comment">// whether the element is empty or not. Set the corresponding</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        <span class="comment">// bit in the ftwx if it&#39;s not empty,</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <span class="keywordflow">if</span> (tag != 0x3)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;            ftwx |= 1 &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    }</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">return</span> ftwx;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;}</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;uint16_t</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ae6679b41ceb610a77f04670463cbe737">  314</a></span>&#160;<a class="code" href="namespaceX86ISA.html#ae6679b41ceb610a77f04670463cbe737">convX87XTagsToTags</a>(uint8_t ftwx)</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    uint16_t ftw(0);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> xtag(((ftwx &gt;&gt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) &amp; 0x1));</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="comment">// The xtag for an x87 stack position is 0 for empty stack positions.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <span class="keywordflow">if</span> (!xtag) {</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;            <span class="comment">// Set the tag word to 3 (empty) for the current element.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;            ftw |= 0x3 &lt;&lt; (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;            <span class="comment">// TODO: We currently assume that non-empty elements are</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;            <span class="comment">// valid (0x0), but we should ideally reconstruct the full</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            <span class="comment">// state (valid/zero/special).</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        }</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    }</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">return</span> ftw;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;}</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;uint16_t</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#aabf67df3ff131bab0e10c458dd4fdbae">  335</a></span>&#160;<a class="code" href="namespaceX86ISA.html#aabf67df3ff131bab0e10c458dd4fdbae">genX87Tags</a>(uint16_t ftw, uint8_t <a class="code" href="classtop.html">top</a>, int8_t spm)</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;{</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keyword">const</span> uint8_t new_top((top + spm + 8) % 8);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">if</span> (spm &gt; 0) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <span class="comment">// Removing elements from the stack. Flag the elements as empty.</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = top; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> != new_top; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = (<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + 1 + 8) % 8)</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            ftw |= 0x3 &lt;&lt; (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (spm &lt; 0) {</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <span class="comment">// Adding elements to the stack. Flag the new elements as</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <span class="comment">// valid. We should ideally decode them and &quot;do the right</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <span class="comment">// thing&quot;.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = new_top; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> != top; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = (<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + 1 + 8) % 8)</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            ftw &amp;= ~(0x3 &lt;&lt; (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    }</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">return</span> ftw;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;}</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keywordtype">double</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06">  355</a></span>&#160;<a class="code" href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06">loadFloat80</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *_mem)</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;{</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    fp80_t fp80;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    memcpy(fp80.bits, _mem, 10);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">return</span> fp80_cvtd(fp80);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a418537ad60ed701603175c2cf51f176f">  364</a></span>&#160;<a class="code" href="namespaceX86ISA.html#a418537ad60ed701603175c2cf51f176f">storeFloat80</a>(<span class="keywordtype">void</span> *_mem, <span class="keywordtype">double</span> value)</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;{</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    fp80_t fp80 = fp80_cvfd(value);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    memcpy(_mem, fp80.bits, 10);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;}</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;} <span class="comment">// namespace X86_ISA</span></div><div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa16311c3fac2fc9f33660f8bb88a39cab"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa16311c3fac2fc9f33660f8bb88a39cab">X86ISA::MISCREG_MTRR_FIX_4K_E0000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00193">misc.hh:193</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a56dd20e35edbf92075ae300faa40620a"><div class="ttname"><a href="namespaceX86ISA.html#a56dd20e35edbf92075ae300faa40620a">X86ISA::skipFunction</a></div><div class="ttdeci">void skipFunction(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00251">utility.cc:251</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fafe42c13d98ef65484be06e1130beb7f2"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafe42c13d98ef65484be06e1130beb7f2">X86ISA::MISCREG_IORR_MASK0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00281">misc.hh:281</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa59a82a86e08fa11e282129ae8176ab63"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59a82a86e08fa11e282129ae8176ab63">X86ISA::MISCREG_DEBUG_CTL_MSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00157">misc.hh:157</a></div></div>
<div class="ttc" id="classBaseTLB_html_ab2b116c8014a80e0b5af4008769a9d13"><div class="ttname"><a href="classBaseTLB.html#ab2b116c8014a80e0b5af4008769a9d13">BaseTLB::flushAll</a></div><div class="ttdeci">virtual void flushAll()=0</div><div class="ttdoc">Remove all entries from the TLB. </div></div>
<div class="ttc" id="namespaceX86ISA_html_abc3c39610e2a90f27e9248072c1dab90"><div class="ttname"><a href="namespaceX86ISA.html#abc3c39610e2a90f27e9248072c1dab90">X86ISA::getRFlags</a></div><div class="ttdeci">uint64_t getRFlags(ThreadContext *tc)</div><div class="ttdoc">Reconstruct the rflags register from the internal gem5 register state. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00257">utility.cc:257</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html"><div class="ttname"><a href="classX86ISA_1_1PCState.html">X86ISA::PCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00289">types.hh:289</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790">X86ISA::MISCREG_SF_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00253">misc.hh:253</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">X86ISA::MISCREG_CR8</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00115">misc.hh:115</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adf79cb6816cce0adf35b8b7808facc44"><div class="ttname"><a href="namespaceX86ISA.html#adf79cb6816cce0adf35b8b7808facc44">X86ISA::MISCREG_PERF_EVT_CTR</a></div><div class="ttdeci">static MiscRegIndex MISCREG_PERF_EVT_CTR(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00483">misc.hh:483</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">ArmISA::INTREG_R9</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00065">intregs.hh:65</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa31f22dc4d0fd7e05607c20fe198a835b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa31f22dc4d0fd7e05607c20fe198a835b">X86ISA::MISCREG_MTRR_FIX_4K_E8000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00194">misc.hh:194</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab9d855bdf981520272fd8c2219dbd039"><div class="ttname"><a href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">X86ISA::index</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00095">types.hh:95</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_accdbd1f787cef742b0893ddc94cb1662"><div class="ttname"><a href="namespaceX86ISA.html#accdbd1f787cef742b0893ddc94cb1662">X86ISA::copyMiscRegs</a></div><div class="ttdeci">void copyMiscRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00214">utility.cc:214</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa47968d1cfaf6b7884cbb9a47f070c8d2"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47968d1cfaf6b7884cbb9a47f070c8d2">X86ISA::MISCREG_TSC_AUX</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00257">misc.hh:257</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a957031c249f7ea6198c3d97d222bc68ea14f78d7d9553b735d9359762632910a5"><div class="ttname"><a href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea14f78d7d9553b735d9359762632910a5">X86ISA::APIC_VERSION</a></div><div class="ttdef"><b>Definition:</b> <a href="apic_8hh_source.html#l00041">apic.hh:41</a></div></div>
<div class="ttc" id="classtop_html"><div class="ttname"><a href="classtop.html">top</a></div><div class="ttdef"><b>Definition:</b> <a href="communication_2sc__signal_2register__port_2test01_2test_8h_source.html#l00061">test.h:61</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9a2deb0f73d8d12f3145e573c7ac2fac"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9a2deb0f73d8d12f3145e573c7ac2fac">X86ISA::MISCREG_KERNEL_GS_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00255">misc.hh:255</a></div></div>
<div class="ttc" id="classThreadContext_html_a53bfdd465a582069be1d45a0e5ecf3c8"><div class="ttname"><a href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">ThreadContext::getDTBPtr</a></div><div class="ttdeci">virtual BaseTLB * getDTBPtr()=0</div></div>
<div class="ttc" id="classX86ISA_1_1InitInterrupt_html_a97327dc748d9aa7731858a18000e0c1d"><div class="ttname"><a href="classX86ISA_1_1InitInterrupt.html#a97327dc748d9aa7731858a18000e0c1d">X86ISA::InitInterrupt::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8cc_source.html#l00186">faults.cc:186</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fabdc0b33c1579142374e1f1935a03d6de"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabdc0b33c1579142374e1f1935a03d6de">X86ISA::MISCREG_MTRR_FIX_4K_C0000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00189">misc.hh:189</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa4449ac45562cfed674357b58eb758155"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4449ac45562cfed674357b58eb758155">X86ISA::MISCREG_IORR_MASK1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00282">misc.hh:282</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceX86ISA_html_a675e38a69510003f02081e1c844916daa8702dd7110d7264900a57fed1893b913"><div class="ttname"><a href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa8702dd7110d7264900a57fed1893b913">X86ISA::CCREG_ECF</a></div><div class="ttdef"><b>Definition:</b> <a href="ccr_8hh_source.html#l00052">ccr.hh:52</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fabae8b6d37855646bf60dec1907adef30"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabae8b6d37855646bf60dec1907adef30">X86ISA::MISCREG_MTRR_FIX_16K_80000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00187">misc.hh:187</a></div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">X86ISA::MISCREG_TSC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00145">misc.hh:145</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_aabdca125bf554dae37ff60c2ff00f530"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#aabdca125bf554dae37ff60c2ff00f530">X86ISA::Interrupts::setRegNoEffect</a></div><div class="ttdeci">void setRegNoEffect(ApicRegIndex reg, uint32_t val)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00252">interrupts.hh:252</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa37b07e53d69896fe8eb800f367138a33"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa37b07e53d69896fe8eb800f367138a33">X86ISA::MISCREG_MCG_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00154">misc.hh:154</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae80ad4d9e2bc2d7198b0fdd54ae46aff"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae80ad4d9e2bc2d7198b0fdd54ae46aff">X86ISA::MISCREG_LAST_BRANCH_TO_IP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00160">misc.hh:160</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fac1bf6e991ec1953d7c2a8d709c5d8dd1"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac1bf6e991ec1953d7c2a8d709c5d8dd1">X86ISA::MISCREG_CSTAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00251">misc.hh:251</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae6b8117503a6a93c99b0daafee64bf77"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6b8117503a6a93c99b0daafee64bf77">X86ISA::MISCREG_PAT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00198">misc.hh:198</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a675e38a69510003f02081e1c844916daa826db2e4974af2bba8c25041ea5513db"><div class="ttname"><a href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa826db2e4974af2bba8c25041ea5513db">X86ISA::CCREG_ZAPS</a></div><div class="ttdef"><b>Definition:</b> <a href="ccr_8hh_source.html#l00049">ccr.hh:49</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classThreadContext_html_add24ea69a3c1a7862d25bec95f9bdc95"><div class="ttname"><a href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr</a></div><div class="ttdeci">virtual BaseCPU * getCpuPtr()=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_a418537ad60ed701603175c2cf51f176f"><div class="ttname"><a href="namespaceX86ISA.html#a418537ad60ed701603175c2cf51f176f">X86ISA::storeFloat80</a></div><div class="ttdeci">void storeFloat80(void *_mem, double value)</div><div class="ttdoc">Convert and store a double as an 80-bit float. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00364">utility.cc:364</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a675e38a69510003f02081e1c844916daa761251bbc86187408a03289c1a9d747c"><div class="ttname"><a href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa761251bbc86187408a03289c1a9d747c">X86ISA::CCREG_EZF</a></div><div class="ttdef"><b>Definition:</b> <a href="ccr_8hh_source.html#l00053">ccr.hh:53</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afa683dbe03df6ce01bcbb5e1d4ed1494"><div class="ttname"><a href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">X86ISA::pc</a></div><div class="ttdeci">Bitfield&lt; 19 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00807">misc.hh:807</a></div></div>
<div class="ttc" id="classThreadContext_html_a5f5b790ae209abd004a5b2b02c1bd855"><div class="ttname"><a href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">ThreadContext::readCCReg</a></div><div class="ttdeci">virtual RegVal readCCReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceX86ISA_html_ab65fe4da94918d59547b7bbfba4c36ba"><div class="ttname"><a href="namespaceX86ISA.html#ab65fe4da94918d59547b7bbfba4c36ba">X86ISA::isValidMiscReg</a></div><div class="ttdeci">static bool isValidMiscReg(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00404">misc.hh:404</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a7abe0a482d00b0ac6b2600a0f823fb92aa863c7fea93157a38992de4d0b484060"><div class="ttname"><a href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92aa863c7fea93157a38992de4d0b484060">X86ISA::DFBit</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00064">misc.hh:64</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a13086a96202d92252670b697d1cf3b03"><div class="ttname"><a href="namespaceX86ISA.html#a13086a96202d92252670b697d1cf3b03">X86ISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00067">registers.hh:67</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a675e38a69510003f02081e1c844916daa6c61ab46d42789a7eee5ca3a1277f999"><div class="ttname"><a href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa6c61ab46d42789a7eee5ca3a1277f999">X86ISA::CCREG_CFOF</a></div><div class="ttdef"><b>Definition:</b> <a href="ccr_8hh_source.html#l00050">ccr.hh:50</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fac30fe9b27c809fc28c999143619ad60d"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac30fe9b27c809fc28c999143619ad60d">X86ISA::MISCREG_MTRR_FIX_4K_F0000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00195">misc.hh:195</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa4e960f79c727317d6171656dcd8739a0"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4e960f79c727317d6171656dcd8739a0">X86ISA::MISCREG_SYSENTER_EIP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00151">misc.hh:151</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fab05a0b6ebdca2f0ba9b53121e19e7443"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab05a0b6ebdca2f0ba9b53121e19e7443">X86ISA::MISCREG_MTRR_FIX_4K_C8000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00190">misc.hh:190</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a675e38a69510003f02081e1c844916daa5a5249deb375a19b32db32e7abcbfac6"><div class="ttname"><a href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa5a5249deb375a19b32db32e7abcbfac6">X86ISA::CCREG_DF</a></div><div class="ttdef"><b>Definition:</b> <a href="ccr_8hh_source.html#l00051">ccr.hh:51</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a8ac182ad91546850131c4266e33f18dc"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a8ac182ad91546850131c4266e33f18dc">GenericISA::UPCState::upc</a></div><div class="ttdeci">MicroPC upc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00205">types.hh:205</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fac8606e6077d31ac44860e3383bdbf116"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac8606e6077d31ac44860e3383bdbf116">X86ISA::MISCREG_SYSENTER_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00149">misc.hh:149</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">ArmISA::INTREG_R8</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00064">intregs.hh:64</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1b99ebf916be641d618ad64f3030825e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1b99ebf916be641d618ad64f3030825e">X86ISA::MISCREG_IORR_BASE1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00277">misc.hh:277</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html">X86ISA::Interrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00076">interrupts.hh:76</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa211137cbf08d6489dba89bc5a1aa23b1"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa211137cbf08d6489dba89bc5a1aa23b1">X86ISA::MISCREG_VM_CR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00288">misc.hh:288</a></div></div>
<div class="ttc" id="x86_2registers_8hh_html"><div class="ttname"><a href="x86_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="x86__traits_8hh_html"><div class="ttname"><a href="x86__traits_8hh.html">x86_traits.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1ffce699ee95242c5fd696ab7048830b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1ffce699ee95242c5fd696ab7048830b">X86ISA::MISCREG_MTRRCAP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00147">misc.hh:147</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9277ac17f26c042b72106b29f67c902b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9277ac17f26c042b72106b29f67c902b">X86ISA::MISCREG_MCG_CAP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00153">misc.hh:153</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">X86ISA::MISCREG_APIC_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00395">misc.hh:395</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa3b44541605c0f7fbf804beb325360ad"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa3b44541605c0f7fbf804beb325360ad">X86ISA::MISCREG_DEF_TYPE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00200">misc.hh:200</a></div></div>
<div class="ttc" id="classThreadContext_html_aae512d6e0a11acb19d5593dd6b373516"><div class="ttname"><a href="classThreadContext.html#aae512d6e0a11acb19d5593dd6b373516">ThreadContext::readCCRegFlat</a></div><div class="ttdeci">virtual RegVal readCCRegFlat(RegIndex idx) const =0</div></div>
<div class="ttc" id="namespaceX86ISA_html_ac00916d260dbc19c59cba5d8593c873b"><div class="ttname"><a href="namespaceX86ISA.html#ac00916d260dbc19c59cba5d8593c873b">X86ISA::copyRegs</a></div><div class="ttdeci">void copyRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00235">utility.cc:235</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799facb962b9c73308d93f7db3b490639da61"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facb962b9c73308d93f7db3b490639da61">X86ISA::MISCREG_LAST_BRANCH_FROM_IP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00159">misc.hh:159</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adc0a585bf250bb63a6a52fbc22fab647"><div class="ttname"><a href="namespaceX86ISA.html#adc0a585bf250bb63a6a52fbc22fab647">X86ISA::getArgument</a></div><div class="ttdeci">uint64_t getArgument(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00053">utility.cc:53</a></div></div>
<div class="ttc" id="classThreadContext_html_aff686d13f0b068a7fad2e5b8cf62a99d"><div class="ttname"><a href="classThreadContext.html#aff686d13f0b068a7fad2e5b8cf62a99d">ThreadContext::suspend</a></div><div class="ttdeci">virtual void suspend()=0</div><div class="ttdoc">Set the status to Suspended. </div></div>
<div class="ttc" id="classThreadContext_html_a2a9e2f3b0b81225d34ce2e840dbc43eb"><div class="ttname"><a href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">ThreadContext::getITBPtr</a></div><div class="ttdeci">virtual BaseTLB * getITBPtr()=0</div></div>
<div class="ttc" id="classThreadContext_html_abc720169d0e3f5f99a4414822d386eac"><div class="ttname"><a href="classThreadContext.html#abc720169d0e3f5f99a4414822d386eac">ThreadContext::setFloatRegFlat</a></div><div class="ttdeci">virtual void setFloatRegFlat(RegIndex idx, RegVal val)=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_ae6679b41ceb610a77f04670463cbe737"><div class="ttname"><a href="namespaceX86ISA.html#ae6679b41ceb610a77f04670463cbe737">X86ISA::convX87XTagsToTags</a></div><div class="ttdeci">uint16_t convX87XTagsToTags(uint8_t ftwx)</div><div class="ttdoc">Convert an x87 xtag word to normal tags format. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00314">utility.cc:314</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a957031c249f7ea6198c3d97d222bc68ea0b6c9a96f083e14e2dbbf6be448394f4"><div class="ttname"><a href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea0b6c9a96f083e14e2dbbf6be448394f4">X86ISA::APIC_ID</a></div><div class="ttdef"><b>Definition:</b> <a href="apic_8hh_source.html#l00040">apic.hh:40</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa262fb5c7c2d5708f2c1a898c44e4af1e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa262fb5c7c2d5708f2c1a898c44e4af1e">X86ISA::MISCREG_SMM_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00290">misc.hh:290</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a8e6c7caa7d14ba13d978bc181d93eca7"><div class="ttname"><a href="namespaceX86ISA.html#a8e6c7caa7d14ba13d978bc181d93eca7">X86ISA::setRFlags</a></div><div class="ttdeci">void setRFlags(ThreadContext *tc, uint64_t val)</div><div class="ttdoc">Set update the rflags register and internal gem5 state. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00273">utility.cc:273</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0c8ecd2a3cc7148a1f39ef2bac051cda"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0c8ecd2a3cc7148a1f39ef2bac051cda">X86ISA::MISCREG_MCG_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00155">misc.hh:155</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a4376444d0ecbbff164d82b2e8a65471c"><div class="ttname"><a href="namespaceX86ISA.html#a4376444d0ecbbff164d82b2e8a65471c">X86ISA::MISCREG_MTRR_PHYS_BASE</a></div><div class="ttdeci">static MiscRegIndex MISCREG_MTRR_PHYS_BASE(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00427">misc.hh:427</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faacef5fb25ea7c41a7c1982b3500abee8"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faacef5fb25ea7c41a7c1982b3500abee8">X86ISA::MISCREG_LAST_EXCEPTION_TO_IP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00162">misc.hh:162</a></div></div>
<div class="ttc" id="classThreadContext_html_a6a55099a666cbd6711cf317acc0e3e80"><div class="ttname"><a href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">ThreadContext::activate</a></div><div class="ttdeci">virtual void activate()=0</div><div class="ttdoc">Set the status to Active. </div></div>
<div class="ttc" id="classThreadContext_html_ac394cf627b03699f1db35e3b6f4b5b21"><div class="ttname"><a href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">ThreadContext::setCCReg</a></div><div class="ttdeci">virtual void setCCReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fafaad77e48fc37498503f754f1d3d2137"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafaad77e48fc37498503f754f1d3d2137">X86ISA::MISCREG_MTRR_FIX_4K_D8000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00192">misc.hh:192</a></div></div>
<div class="ttc" id="classThreadContext_html_afaff644008a2e4d78eb0e459c3444032"><div class="ttname"><a href="classThreadContext.html#afaff644008a2e4d78eb0e459c3444032">ThreadContext::setCCRegFlat</a></div><div class="ttdeci">virtual void setCCRegFlat(RegIndex idx, RegVal val)=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc">X86ISA::MISCREG_STAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00249">misc.hh:249</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a8c26fc9a0030d9a3249977c91387e569"><div class="ttname"><a href="namespaceX86ISA.html#a8c26fc9a0030d9a3249977c91387e569">X86ISA::NumImplicitIntRegs</a></div><div class="ttdeci">const int NumImplicitIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00049">x86_traits.hh:49</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b">X86ISA::MISCREG_LSTAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00250">misc.hh:250</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a7f749eb400ab8f2d4100480aafad20cf"><div class="ttname"><a href="namespaceX86ISA.html#a7f749eb400ab8f2d4100480aafad20cf">X86ISA::NumCCRegs</a></div><div class="ttdeci">const int NumCCRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00061">registers.hh:61</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa4e932b1ab3a732711daf73e02eec6298"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4e932b1ab3a732711daf73e02eec6298">X86ISA::MISCREG_TOP_MEM</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00285">misc.hh:285</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a023e0e87af3d59f79675ef12a418e816"><div class="ttname"><a href="namespaceX86ISA.html#a023e0e87af3d59f79675ef12a418e816">X86ISA::NumMicroIntRegs</a></div><div class="ttdeci">const int NumMicroIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00047">x86_traits.hh:47</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">X86ISA::MISCREG_RFLAGS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00136">misc.hh:136</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa79a0ed67cfd51011d66246ee747993bc"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa79a0ed67cfd51011d66246ee747993bc">X86ISA::MISCREG_MTRR_FIX_16K_A0000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00188">misc.hh:188</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af7807c3907aacf1f0a769da352171f11"><div class="ttname"><a href="namespaceX86ISA.html#af7807c3907aacf1f0a769da352171f11">X86ISA::initCPU</a></div><div class="ttdeci">void initCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00074">utility.cc:74</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aabf67df3ff131bab0e10c458dd4fdbae"><div class="ttname"><a href="namespaceX86ISA.html#aabf67df3ff131bab0e10c458dd4fdbae">X86ISA::genX87Tags</a></div><div class="ttdeci">uint16_t genX87Tags(uint16_t ftw, uint8_t top, int8_t spm)</div><div class="ttdoc">Generate and updated x87 tag register after a push/pop operation. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00335">utility.cc:335</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa4ec3a23ac9842c39f5ec26a2d6b5d152"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4ec3a23ac9842c39f5ec26a2d6b5d152">X86ISA::MISCREG_MTRR_FIX_64K_00000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00186">misc.hh:186</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa993d810f776d680658668313746fe858"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa993d810f776d680658668313746fe858">X86ISA::MISCREG_MTRR_FIX_4K_F8000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00196">misc.hh:196</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa88f9a3f79971117e356c08bc31136f7b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa88f9a3f79971117e356c08bc31136f7b">X86ISA::MISCREG_SYSCFG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00273">misc.hh:273</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fafa1ae6bcc1cff1adbbaa826b8e211731"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafa1ae6bcc1cff1adbbaa826b8e211731">X86ISA::MISCREG_IGNNE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00289">misc.hh:289</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa93647de9b8d18e70a3a0aa4b28f4bb7"><div class="ttname"><a href="namespaceX86ISA.html#aa93647de9b8d18e70a3a0aa4b28f4bb7">X86ISA::convX87TagsToXTags</a></div><div class="ttdeci">uint8_t convX87TagsToXTags(uint16_t ftw)</div><div class="ttdoc">Convert an x87 tag word to abridged tag format. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00289">utility.cc:289</a></div></div>
<div class="ttc" id="x86_2interrupts_8hh_html"><div class="ttname"><a href="x86_2interrupts_8hh.html">interrupts.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9e1d140b599f19d58fc0cb7ea417da7e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1d140b599f19d58fc0cb7ea417da7e">X86ISA::NUM_MISCREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00400">misc.hh:400</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a181eaf0dd78921a606c1727c0ea17e0d"><div class="ttname"><a href="namespaceX86ISA.html#a181eaf0dd78921a606c1727c0ea17e0d">X86ISA::MISCREG_MTRR_PHYS_MASK</a></div><div class="ttdeci">static MiscRegIndex MISCREG_MTRR_PHYS_MASK(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00435">misc.hh:435</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a7808596c37e2fec948e85a3c612cd3b7"><div class="ttname"><a href="namespaceX86ISA.html#a7808596c37e2fec948e85a3c612cd3b7">X86ISA::MISCREG_PERF_EVT_SEL</a></div><div class="ttdeci">static MiscRegIndex MISCREG_PERF_EVT_SEL(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00475">misc.hh:475</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6920fb8f756a52ab3ff6b34df60f836c"><div class="ttname"><a href="namespaceX86ISA.html#a6920fb8f756a52ab3ff6b34df60f836c">X86ISA::INTREG_IMPLICIT</a></div><div class="ttdeci">static IntRegIndex INTREG_IMPLICIT(int index)</div><div class="ttdef"><b>Definition:</b> <a href="int_8hh_source.html#l00162">int.hh:162</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a044cd8816a0fb22fae5132da6ef37800"><div class="ttname"><a href="namespaceX86ISA.html#a044cd8816a0fb22fae5132da6ef37800">X86ISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00060">registers.hh:60</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aec4e5e9a0054e6f569f57a147949262d"><div class="ttname"><a href="namespaceX86ISA.html#aec4e5e9a0054e6f569f57a147949262d">X86ISA::MISCREG_MC_ADDR</a></div><div class="ttdeci">static MiscRegIndex MISCREG_MC_ADDR(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00459">misc.hh:459</a></div></div>
<div class="ttc" id="classThreadContext_html_a5020bb8a7861e0f9a06c49248b5f397c"><div class="ttname"><a href="classThreadContext.html#a5020bb8a7861e0f9a06c49248b5f397c">ThreadContext::readIntRegFlat</a></div><div class="ttdeci">virtual RegVal readIntRegFlat(RegIndex idx) const =0</div><div class="ttdoc">Flat register interfaces. </div></div>
<div class="ttc" id="namespaceX86ISA_html_a8bb7e419ce07ff5a21dd4fc4a9f62dad"><div class="ttname"><a href="namespaceX86ISA.html#a8bb7e419ce07ff5a21dd4fc4a9f62dad">X86ISA::INTREG_MICRO</a></div><div class="ttdeci">static IntRegIndex INTREG_MICRO(int index)</div><div class="ttdef"><b>Definition:</b> <a href="int_8hh_source.html#l00156">int.hh:156</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ada6bc06a550215bc7c4b09d9d1f747e5"><div class="ttname"><a href="namespaceX86ISA.html#ada6bc06a550215bc7c4b09d9d1f747e5">X86ISA::MISCREG_MC_CTL</a></div><div class="ttdeci">static MiscRegIndex MISCREG_MC_CTL(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00443">misc.hh:443</a></div></div>
<div class="ttc" id="classBaseCPU_html_a80923d3fa8e01545c1b4a7a17ef9d890"><div class="ttname"><a href="classBaseCPU.html#a80923d3fa8e01545c1b4a7a17ef9d890">BaseCPU::getInterruptController</a></div><div class="ttdeci">BaseInterrupts * getInterruptController(ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00226">base.hh:226</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fad072d3a4b9b7f8db674c745301f69505"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad072d3a4b9b7f8db674c745301f69505">X86ISA::MISCREG_TOP_MEM2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00286">misc.hh:286</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8dbaad7082c9bd98b00c0f405879a642"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dbaad7082c9bd98b00c0f405879a642">X86ISA::MISCREG_SYSENTER_ESP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00150">misc.hh:150</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa17175f82a710b614d74f745fce50926"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa17175f82a710b614d74f745fce50926">X86ISA::MISCREG_LAST_EXCEPTION_FROM_IP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00161">misc.hh:161</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae32619ddca454cf31e7065a0c04e1f24"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae32619ddca454cf31e7065a0c04e1f24">X86ISA::MISCREG_VM_HSAVE_PA</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00291">misc.hh:291</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa550a4c60a06f8dfd207fafeed8eed9e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa550a4c60a06f8dfd207fafeed8eed9e">X86ISA::MISCREG_IORR_BASE0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00276">misc.hh:276</a></div></div>
<div class="ttc" id="classThreadContext_html_a40439a17173175ef883a9cd6faf37aef"><div class="ttname"><a href="classThreadContext.html#a40439a17173175ef883a9cd6faf37aef">ThreadContext::readFloatRegFlat</a></div><div class="ttdeci">virtual RegVal readFloatRegFlat(RegIndex idx) const =0</div></div>
<div class="ttc" id="classX86ISA_1_1InitInterrupt_html"><div class="ttname"><a href="classX86ISA_1_1InitInterrupt.html">X86ISA::InitInterrupt</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8hh_source.html#l00397">faults.hh:397</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a18af1a2804d5939ac912b1fe06a14bba"><div class="ttname"><a href="namespaceX86ISA.html#a18af1a2804d5939ac912b1fe06a14bba">X86ISA::ccFlagMask</a></div><div class="ttdeci">const uint32_t ccFlagMask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00069">misc.hh:69</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a173af83929fd495f7bb40037ed01ad06"><div class="ttname"><a href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06">X86ISA::loadFloat80</a></div><div class="ttdeci">double loadFloat80(const void *_mem)</div><div class="ttdoc">Load an 80-bit float from memory and convert it to double. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00355">utility.cc:355</a></div></div>
<div class="ttc" id="classThreadContext_html_af5ba61c412683b28c0650337eb09d57c"><div class="ttname"><a href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">ThreadContext::setIntRegFlat</a></div><div class="ttdeci">virtual void setIntRegFlat(RegIndex idx, RegVal val)=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_a50504e1ffcb068568a0d815d5e2c3c48"><div class="ttname"><a href="namespaceX86ISA.html#a50504e1ffcb068568a0d815d5e2c3c48">X86ISA::MISCREG_MC_MISC</a></div><div class="ttdeci">static MiscRegIndex MISCREG_MC_MISC(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00467">misc.hh:467</a></div></div>
<div class="ttc" id="x86_2utility_8hh_html"><div class="ttname"><a href="x86_2utility_8hh.html">utility.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a788a5d14812b79f5e74448195f953858"><div class="ttname"><a href="namespaceX86ISA.html#a788a5d14812b79f5e74448195f953858">X86ISA::MISCREG_MC_STATUS</a></div><div class="ttdeci">static MiscRegIndex MISCREG_MC_STATUS(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00451">misc.hh:451</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a66145210dc480c096932019a144deaf1"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a66145210dc480c096932019a144deaf1">GenericISA::UPCState::nupc</a></div><div class="ttdeci">MicroPC nupc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00208">types.hh:208</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a34f1e0260a3bfa397bda36736e2caa41"><div class="ttname"><a href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">ArmISA::fp</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00175">miscregs_types.hh:175</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aaa07a85085afe7d226b1f2aab8c290fc"><div class="ttname"><a href="namespaceX86ISA.html#aaa07a85085afe7d226b1f2aab8c290fc">X86ISA::cfofMask</a></div><div class="ttdeci">const uint32_t cfofMask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00068">misc.hh:68</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="namespaceStats_html_aae30a3d195d8a3309f663b3edd3d10a6"><div class="ttname"><a href="namespaceStats.html#aae30a3d195d8a3309f663b3edd3d10a6">Stats::init</a></div><div class="ttdeci">const FlagsType init</div><div class="ttdoc">This Stat is Initialized. </div><div class="ttdef"><b>Definition:</b> <a href="info_8hh_source.html#l00047">info.hh:47</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aef160f7420c20954fafdeeef1ed81497"><div class="ttname"><a href="namespaceX86ISA.html#aef160f7420c20954fafdeeef1ed81497">X86ISA::startupCPU</a></div><div class="ttdeci">void startupCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00201">utility.cc:201</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa2f80c16fba2df5c4d1948c721b269a55"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2f80c16fba2df5c4d1948c721b269a55">X86ISA::MISCREG_MTRR_FIX_4K_D0000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00191">misc.hh:191</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">X86ISA::MISCREG_CR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00107">misc.hh:107</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
