// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_22 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_384_p2;
reg   [0:0] icmp_ln86_reg_1347;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1347_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1347_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1347_pp0_iter3_reg;
wire   [0:0] icmp_ln86_572_fu_390_p2;
reg   [0:0] icmp_ln86_572_reg_1358;
wire   [0:0] icmp_ln86_573_fu_396_p2;
reg   [0:0] icmp_ln86_573_reg_1363;
reg   [0:0] icmp_ln86_573_reg_1363_pp0_iter1_reg;
reg   [0:0] icmp_ln86_573_reg_1363_pp0_iter2_reg;
wire   [0:0] icmp_ln86_574_fu_402_p2;
reg   [0:0] icmp_ln86_574_reg_1369;
wire   [0:0] icmp_ln86_575_fu_408_p2;
reg   [0:0] icmp_ln86_575_reg_1375;
reg   [0:0] icmp_ln86_575_reg_1375_pp0_iter1_reg;
wire   [0:0] icmp_ln86_576_fu_414_p2;
reg   [0:0] icmp_ln86_576_reg_1381;
reg   [0:0] icmp_ln86_576_reg_1381_pp0_iter1_reg;
reg   [0:0] icmp_ln86_576_reg_1381_pp0_iter2_reg;
reg   [0:0] icmp_ln86_576_reg_1381_pp0_iter3_reg;
wire   [0:0] icmp_ln86_577_fu_420_p2;
reg   [0:0] icmp_ln86_577_reg_1387;
reg   [0:0] icmp_ln86_577_reg_1387_pp0_iter1_reg;
reg   [0:0] icmp_ln86_577_reg_1387_pp0_iter2_reg;
reg   [0:0] icmp_ln86_577_reg_1387_pp0_iter3_reg;
wire   [0:0] icmp_ln86_578_fu_426_p2;
reg   [0:0] icmp_ln86_578_reg_1393;
wire   [0:0] icmp_ln86_579_fu_432_p2;
reg   [0:0] icmp_ln86_579_reg_1399;
reg   [0:0] icmp_ln86_579_reg_1399_pp0_iter1_reg;
wire   [0:0] icmp_ln86_580_fu_438_p2;
reg   [0:0] icmp_ln86_580_reg_1405;
reg   [0:0] icmp_ln86_580_reg_1405_pp0_iter1_reg;
reg   [0:0] icmp_ln86_580_reg_1405_pp0_iter2_reg;
wire   [0:0] icmp_ln86_581_fu_444_p2;
reg   [0:0] icmp_ln86_581_reg_1411;
reg   [0:0] icmp_ln86_581_reg_1411_pp0_iter1_reg;
reg   [0:0] icmp_ln86_581_reg_1411_pp0_iter2_reg;
reg   [0:0] icmp_ln86_581_reg_1411_pp0_iter3_reg;
wire   [0:0] icmp_ln86_582_fu_450_p2;
reg   [0:0] icmp_ln86_582_reg_1417;
reg   [0:0] icmp_ln86_582_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_582_reg_1417_pp0_iter2_reg;
reg   [0:0] icmp_ln86_582_reg_1417_pp0_iter3_reg;
wire   [0:0] icmp_ln86_583_fu_456_p2;
reg   [0:0] icmp_ln86_583_reg_1423;
reg   [0:0] icmp_ln86_583_reg_1423_pp0_iter1_reg;
reg   [0:0] icmp_ln86_583_reg_1423_pp0_iter2_reg;
reg   [0:0] icmp_ln86_583_reg_1423_pp0_iter3_reg;
reg   [0:0] icmp_ln86_583_reg_1423_pp0_iter4_reg;
wire   [0:0] icmp_ln86_584_fu_462_p2;
reg   [0:0] icmp_ln86_584_reg_1429;
reg   [0:0] icmp_ln86_584_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_584_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_584_reg_1429_pp0_iter3_reg;
reg   [0:0] icmp_ln86_584_reg_1429_pp0_iter4_reg;
wire   [0:0] icmp_ln86_585_fu_468_p2;
reg   [0:0] icmp_ln86_585_reg_1435;
reg   [0:0] icmp_ln86_585_reg_1435_pp0_iter1_reg;
reg   [0:0] icmp_ln86_585_reg_1435_pp0_iter2_reg;
reg   [0:0] icmp_ln86_585_reg_1435_pp0_iter3_reg;
reg   [0:0] icmp_ln86_585_reg_1435_pp0_iter4_reg;
reg   [0:0] icmp_ln86_585_reg_1435_pp0_iter5_reg;
reg   [0:0] icmp_ln86_585_reg_1435_pp0_iter6_reg;
wire   [0:0] icmp_ln86_586_fu_474_p2;
reg   [0:0] icmp_ln86_586_reg_1441;
reg   [0:0] icmp_ln86_586_reg_1441_pp0_iter1_reg;
wire   [0:0] icmp_ln86_587_fu_480_p2;
reg   [0:0] icmp_ln86_587_reg_1446;
wire   [0:0] icmp_ln86_588_fu_486_p2;
reg   [0:0] icmp_ln86_588_reg_1451;
reg   [0:0] icmp_ln86_588_reg_1451_pp0_iter1_reg;
wire   [0:0] icmp_ln86_589_fu_492_p2;
reg   [0:0] icmp_ln86_589_reg_1456;
reg   [0:0] icmp_ln86_589_reg_1456_pp0_iter1_reg;
wire   [0:0] icmp_ln86_590_fu_498_p2;
reg   [0:0] icmp_ln86_590_reg_1461;
reg   [0:0] icmp_ln86_590_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_590_reg_1461_pp0_iter2_reg;
wire   [0:0] icmp_ln86_591_fu_504_p2;
reg   [0:0] icmp_ln86_591_reg_1466;
reg   [0:0] icmp_ln86_591_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_591_reg_1466_pp0_iter2_reg;
wire   [0:0] icmp_ln86_592_fu_510_p2;
reg   [0:0] icmp_ln86_592_reg_1471;
reg   [0:0] icmp_ln86_592_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_592_reg_1471_pp0_iter2_reg;
wire   [0:0] icmp_ln86_593_fu_516_p2;
reg   [0:0] icmp_ln86_593_reg_1476;
reg   [0:0] icmp_ln86_593_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_593_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_593_reg_1476_pp0_iter3_reg;
wire   [0:0] icmp_ln86_594_fu_522_p2;
reg   [0:0] icmp_ln86_594_reg_1481;
reg   [0:0] icmp_ln86_594_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_594_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_594_reg_1481_pp0_iter3_reg;
wire   [0:0] icmp_ln86_595_fu_528_p2;
reg   [0:0] icmp_ln86_595_reg_1486;
reg   [0:0] icmp_ln86_595_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_595_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_595_reg_1486_pp0_iter3_reg;
wire   [0:0] icmp_ln86_596_fu_534_p2;
reg   [0:0] icmp_ln86_596_reg_1491;
reg   [0:0] icmp_ln86_596_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_596_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_596_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_596_reg_1491_pp0_iter4_reg;
wire   [0:0] icmp_ln86_597_fu_540_p2;
reg   [0:0] icmp_ln86_597_reg_1496;
reg   [0:0] icmp_ln86_597_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_597_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_597_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_597_reg_1496_pp0_iter4_reg;
wire   [0:0] icmp_ln86_598_fu_546_p2;
reg   [0:0] icmp_ln86_598_reg_1501;
reg   [0:0] icmp_ln86_598_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_598_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_598_reg_1501_pp0_iter3_reg;
reg   [0:0] icmp_ln86_598_reg_1501_pp0_iter4_reg;
wire   [0:0] icmp_ln86_599_fu_552_p2;
reg   [0:0] icmp_ln86_599_reg_1506;
reg   [0:0] icmp_ln86_599_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_599_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_599_reg_1506_pp0_iter3_reg;
reg   [0:0] icmp_ln86_599_reg_1506_pp0_iter4_reg;
reg   [0:0] icmp_ln86_599_reg_1506_pp0_iter5_reg;
wire   [0:0] icmp_ln86_600_fu_558_p2;
reg   [0:0] icmp_ln86_600_reg_1511;
reg   [0:0] icmp_ln86_600_reg_1511_pp0_iter1_reg;
reg   [0:0] icmp_ln86_600_reg_1511_pp0_iter2_reg;
reg   [0:0] icmp_ln86_600_reg_1511_pp0_iter3_reg;
reg   [0:0] icmp_ln86_600_reg_1511_pp0_iter4_reg;
reg   [0:0] icmp_ln86_600_reg_1511_pp0_iter5_reg;
reg   [0:0] icmp_ln86_600_reg_1511_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_564_p2;
reg   [0:0] and_ln102_reg_1516;
reg   [0:0] and_ln102_reg_1516_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1516_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_575_p2;
reg   [0:0] and_ln104_reg_1526;
wire   [0:0] and_ln102_551_fu_580_p2;
reg   [0:0] and_ln102_551_reg_1532;
wire   [0:0] and_ln104_114_fu_589_p2;
reg   [0:0] and_ln104_114_reg_1539;
wire   [0:0] and_ln102_555_fu_594_p2;
reg   [0:0] and_ln102_555_reg_1544;
wire   [0:0] and_ln102_556_fu_604_p2;
reg   [0:0] and_ln102_556_reg_1550;
wire   [0:0] or_ln117_fu_620_p2;
reg   [0:0] or_ln117_reg_1556;
wire   [0:0] xor_ln104_fu_626_p2;
reg   [0:0] xor_ln104_reg_1561;
wire   [0:0] and_ln102_552_fu_631_p2;
reg   [0:0] and_ln102_552_reg_1567;
wire   [0:0] and_ln104_115_fu_640_p2;
reg   [0:0] and_ln104_115_reg_1573;
reg   [0:0] and_ln104_115_reg_1573_pp0_iter3_reg;
wire   [0:0] and_ln102_557_fu_650_p2;
reg   [0:0] and_ln102_557_reg_1579;
wire   [3:0] select_ln117_561_fu_751_p3;
reg   [3:0] select_ln117_561_reg_1584;
wire   [0:0] or_ln117_535_fu_758_p2;
reg   [0:0] or_ln117_535_reg_1589;
wire   [0:0] and_ln102_550_fu_763_p2;
reg   [0:0] and_ln102_550_reg_1595;
wire   [0:0] and_ln104_113_fu_772_p2;
reg   [0:0] and_ln104_113_reg_1601;
wire   [0:0] and_ln102_553_fu_777_p2;
reg   [0:0] and_ln102_553_reg_1607;
wire   [0:0] and_ln102_559_fu_791_p2;
reg   [0:0] and_ln102_559_reg_1613;
wire   [0:0] or_ln117_539_fu_865_p2;
reg   [0:0] or_ln117_539_reg_1619;
wire   [3:0] select_ln117_567_fu_879_p3;
reg   [3:0] select_ln117_567_reg_1624;
wire   [0:0] and_ln104_116_fu_892_p2;
reg   [0:0] and_ln104_116_reg_1629;
wire   [0:0] and_ln102_554_fu_897_p2;
reg   [0:0] and_ln102_554_reg_1634;
wire   [0:0] and_ln104_117_fu_906_p2;
reg   [0:0] and_ln104_117_reg_1640;
reg   [0:0] and_ln104_117_reg_1640_pp0_iter5_reg;
reg   [0:0] and_ln104_117_reg_1640_pp0_iter6_reg;
wire   [0:0] and_ln102_560_fu_921_p2;
reg   [0:0] and_ln102_560_reg_1646;
wire   [0:0] or_ln117_545_fu_1021_p2;
reg   [0:0] or_ln117_545_reg_1652;
wire   [4:0] select_ln117_573_fu_1027_p3;
reg   [4:0] select_ln117_573_reg_1658;
wire   [0:0] or_ln117_547_fu_1035_p2;
reg   [0:0] or_ln117_547_reg_1663;
wire   [0:0] or_ln117_551_fu_1130_p2;
reg   [0:0] or_ln117_551_reg_1671;
wire   [4:0] select_ln117_580_fu_1142_p3;
reg   [4:0] select_ln117_580_reg_1677;
wire   [0:0] or_ln117_553_fu_1164_p2;
reg   [0:0] or_ln117_553_reg_1682;
wire   [4:0] select_ln117_582_fu_1176_p3;
reg   [4:0] select_ln117_582_reg_1687;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_276_fu_570_p2;
wire   [0:0] xor_ln104_278_fu_584_p2;
wire   [0:0] xor_ln104_282_fu_599_p2;
wire   [0:0] and_ln102_577_fu_609_p2;
wire   [0:0] and_ln102_563_fu_614_p2;
wire   [0:0] xor_ln104_279_fu_635_p2;
wire   [0:0] xor_ln104_283_fu_645_p2;
wire   [0:0] and_ln102_578_fu_663_p2;
wire   [0:0] and_ln102_562_fu_655_p2;
wire   [0:0] xor_ln117_fu_673_p2;
wire   [1:0] zext_ln117_fu_679_p1;
wire   [1:0] select_ln117_fu_683_p3;
wire   [1:0] select_ln117_556_fu_690_p3;
wire   [0:0] and_ln102_564_fu_659_p2;
wire   [2:0] zext_ln117_63_fu_697_p1;
wire   [0:0] or_ln117_531_fu_701_p2;
wire   [2:0] select_ln117_557_fu_706_p3;
wire   [0:0] or_ln117_532_fu_713_p2;
wire   [0:0] and_ln102_565_fu_668_p2;
wire   [2:0] select_ln117_558_fu_717_p3;
wire   [0:0] or_ln117_533_fu_725_p2;
wire   [2:0] select_ln117_559_fu_731_p3;
wire   [2:0] select_ln117_560_fu_739_p3;
wire   [3:0] zext_ln117_64_fu_747_p1;
wire   [0:0] xor_ln104_277_fu_767_p2;
wire   [0:0] xor_ln104_284_fu_782_p2;
wire   [0:0] and_ln102_579_fu_800_p2;
wire   [0:0] and_ln102_558_fu_787_p2;
wire   [0:0] and_ln102_566_fu_796_p2;
wire   [0:0] or_ln117_534_fu_815_p2;
wire   [0:0] and_ln102_567_fu_805_p2;
wire   [3:0] select_ln117_562_fu_820_p3;
wire   [0:0] or_ln117_536_fu_827_p2;
wire   [3:0] select_ln117_563_fu_832_p3;
wire   [0:0] or_ln117_537_fu_839_p2;
wire   [0:0] and_ln102_568_fu_810_p2;
wire   [3:0] select_ln117_564_fu_843_p3;
wire   [0:0] or_ln117_538_fu_851_p2;
wire   [3:0] select_ln117_565_fu_857_p3;
wire   [3:0] select_ln117_566_fu_871_p3;
wire   [0:0] xor_ln104_280_fu_887_p2;
wire   [0:0] xor_ln104_281_fu_901_p2;
wire   [0:0] xor_ln104_285_fu_911_p2;
wire   [0:0] and_ln102_580_fu_926_p2;
wire   [0:0] xor_ln104_286_fu_916_p2;
wire   [0:0] and_ln102_581_fu_940_p2;
wire   [0:0] and_ln102_569_fu_931_p2;
wire   [0:0] or_ln117_540_fu_955_p2;
wire   [3:0] select_ln117_568_fu_960_p3;
wire   [0:0] and_ln102_570_fu_936_p2;
wire   [4:0] zext_ln117_65_fu_967_p1;
wire   [0:0] or_ln117_541_fu_971_p2;
wire   [4:0] select_ln117_569_fu_976_p3;
wire   [0:0] or_ln117_542_fu_983_p2;
wire   [0:0] and_ln102_571_fu_945_p2;
wire   [4:0] select_ln117_570_fu_987_p3;
wire   [0:0] or_ln117_543_fu_995_p2;
wire   [4:0] select_ln117_571_fu_1001_p3;
wire   [0:0] or_ln117_544_fu_1009_p2;
wire   [0:0] and_ln104_118_fu_950_p2;
wire   [4:0] select_ln117_572_fu_1013_p3;
wire   [0:0] xor_ln104_287_fu_1039_p2;
wire   [0:0] and_ln102_582_fu_1049_p2;
wire   [0:0] xor_ln104_288_fu_1044_p2;
wire   [0:0] and_ln102_583_fu_1063_p2;
wire   [0:0] and_ln102_572_fu_1054_p2;
wire   [0:0] or_ln117_546_fu_1073_p2;
wire   [4:0] select_ln117_574_fu_1078_p3;
wire   [0:0] and_ln102_573_fu_1059_p2;
wire   [4:0] select_ln117_575_fu_1084_p3;
wire   [0:0] or_ln117_548_fu_1092_p2;
wire   [4:0] select_ln117_576_fu_1097_p3;
wire   [0:0] or_ln117_549_fu_1104_p2;
wire   [0:0] and_ln102_574_fu_1068_p2;
wire   [4:0] select_ln117_577_fu_1108_p3;
wire   [0:0] or_ln117_550_fu_1116_p2;
wire   [4:0] select_ln117_578_fu_1122_p3;
wire   [4:0] select_ln117_579_fu_1134_p3;
wire   [0:0] and_ln102_561_fu_1150_p2;
wire   [0:0] and_ln102_575_fu_1154_p2;
wire   [0:0] or_ln117_552_fu_1159_p2;
wire   [4:0] select_ln117_581_fu_1169_p3;
wire   [0:0] xor_ln104_289_fu_1184_p2;
wire   [0:0] and_ln102_584_fu_1189_p2;
wire   [0:0] and_ln102_576_fu_1194_p2;
wire   [0:0] or_ln117_554_fu_1199_p2;
wire   [11:0] agg_result_fu_1211_p65;
wire   [4:0] agg_result_fu_1211_p66;
wire   [11:0] agg_result_fu_1211_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1211_p1;
wire   [4:0] agg_result_fu_1211_p3;
wire   [4:0] agg_result_fu_1211_p5;
wire   [4:0] agg_result_fu_1211_p7;
wire   [4:0] agg_result_fu_1211_p9;
wire   [4:0] agg_result_fu_1211_p11;
wire   [4:0] agg_result_fu_1211_p13;
wire   [4:0] agg_result_fu_1211_p15;
wire   [4:0] agg_result_fu_1211_p17;
wire   [4:0] agg_result_fu_1211_p19;
wire   [4:0] agg_result_fu_1211_p21;
wire   [4:0] agg_result_fu_1211_p23;
wire   [4:0] agg_result_fu_1211_p25;
wire   [4:0] agg_result_fu_1211_p27;
wire   [4:0] agg_result_fu_1211_p29;
wire   [4:0] agg_result_fu_1211_p31;
wire  signed [4:0] agg_result_fu_1211_p33;
wire  signed [4:0] agg_result_fu_1211_p35;
wire  signed [4:0] agg_result_fu_1211_p37;
wire  signed [4:0] agg_result_fu_1211_p39;
wire  signed [4:0] agg_result_fu_1211_p41;
wire  signed [4:0] agg_result_fu_1211_p43;
wire  signed [4:0] agg_result_fu_1211_p45;
wire  signed [4:0] agg_result_fu_1211_p47;
wire  signed [4:0] agg_result_fu_1211_p49;
wire  signed [4:0] agg_result_fu_1211_p51;
wire  signed [4:0] agg_result_fu_1211_p53;
wire  signed [4:0] agg_result_fu_1211_p55;
wire  signed [4:0] agg_result_fu_1211_p57;
wire  signed [4:0] agg_result_fu_1211_p59;
wire  signed [4:0] agg_result_fu_1211_p61;
wire  signed [4:0] agg_result_fu_1211_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x30 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x30_U1838(
    .din0(12'd24),
    .din1(12'd4070),
    .din2(12'd1398),
    .din3(12'd3973),
    .din4(12'd3726),
    .din5(12'd471),
    .din6(12'd79),
    .din7(12'd4083),
    .din8(12'd10),
    .din9(12'd3761),
    .din10(12'd3760),
    .din11(12'd1747),
    .din12(12'd3497),
    .din13(12'd4066),
    .din14(12'd4078),
    .din15(12'd3895),
    .din16(12'd58),
    .din17(12'd323),
    .din18(12'd1416),
    .din19(12'd54),
    .din20(12'd4036),
    .din21(12'd1510),
    .din22(12'd3962),
    .din23(12'd552),
    .din24(12'd3970),
    .din25(12'd3365),
    .din26(12'd597),
    .din27(12'd3903),
    .din28(12'd92),
    .din29(12'd3566),
    .din30(12'd1754),
    .din31(12'd153),
    .def(agg_result_fu_1211_p65),
    .sel(agg_result_fu_1211_p66),
    .dout(agg_result_fu_1211_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_550_reg_1595 <= and_ln102_550_fu_763_p2;
        and_ln102_551_reg_1532 <= and_ln102_551_fu_580_p2;
        and_ln102_552_reg_1567 <= and_ln102_552_fu_631_p2;
        and_ln102_553_reg_1607 <= and_ln102_553_fu_777_p2;
        and_ln102_554_reg_1634 <= and_ln102_554_fu_897_p2;
        and_ln102_555_reg_1544 <= and_ln102_555_fu_594_p2;
        and_ln102_556_reg_1550 <= and_ln102_556_fu_604_p2;
        and_ln102_557_reg_1579 <= and_ln102_557_fu_650_p2;
        and_ln102_559_reg_1613 <= and_ln102_559_fu_791_p2;
        and_ln102_560_reg_1646 <= and_ln102_560_fu_921_p2;
        and_ln102_reg_1516 <= and_ln102_fu_564_p2;
        and_ln102_reg_1516_pp0_iter1_reg <= and_ln102_reg_1516;
        and_ln102_reg_1516_pp0_iter2_reg <= and_ln102_reg_1516_pp0_iter1_reg;
        and_ln104_113_reg_1601 <= and_ln104_113_fu_772_p2;
        and_ln104_114_reg_1539 <= and_ln104_114_fu_589_p2;
        and_ln104_115_reg_1573 <= and_ln104_115_fu_640_p2;
        and_ln104_115_reg_1573_pp0_iter3_reg <= and_ln104_115_reg_1573;
        and_ln104_116_reg_1629 <= and_ln104_116_fu_892_p2;
        and_ln104_117_reg_1640 <= and_ln104_117_fu_906_p2;
        and_ln104_117_reg_1640_pp0_iter5_reg <= and_ln104_117_reg_1640;
        and_ln104_117_reg_1640_pp0_iter6_reg <= and_ln104_117_reg_1640_pp0_iter5_reg;
        and_ln104_reg_1526 <= and_ln104_fu_575_p2;
        icmp_ln86_572_reg_1358 <= icmp_ln86_572_fu_390_p2;
        icmp_ln86_573_reg_1363 <= icmp_ln86_573_fu_396_p2;
        icmp_ln86_573_reg_1363_pp0_iter1_reg <= icmp_ln86_573_reg_1363;
        icmp_ln86_573_reg_1363_pp0_iter2_reg <= icmp_ln86_573_reg_1363_pp0_iter1_reg;
        icmp_ln86_574_reg_1369 <= icmp_ln86_574_fu_402_p2;
        icmp_ln86_575_reg_1375 <= icmp_ln86_575_fu_408_p2;
        icmp_ln86_575_reg_1375_pp0_iter1_reg <= icmp_ln86_575_reg_1375;
        icmp_ln86_576_reg_1381 <= icmp_ln86_576_fu_414_p2;
        icmp_ln86_576_reg_1381_pp0_iter1_reg <= icmp_ln86_576_reg_1381;
        icmp_ln86_576_reg_1381_pp0_iter2_reg <= icmp_ln86_576_reg_1381_pp0_iter1_reg;
        icmp_ln86_576_reg_1381_pp0_iter3_reg <= icmp_ln86_576_reg_1381_pp0_iter2_reg;
        icmp_ln86_577_reg_1387 <= icmp_ln86_577_fu_420_p2;
        icmp_ln86_577_reg_1387_pp0_iter1_reg <= icmp_ln86_577_reg_1387;
        icmp_ln86_577_reg_1387_pp0_iter2_reg <= icmp_ln86_577_reg_1387_pp0_iter1_reg;
        icmp_ln86_577_reg_1387_pp0_iter3_reg <= icmp_ln86_577_reg_1387_pp0_iter2_reg;
        icmp_ln86_578_reg_1393 <= icmp_ln86_578_fu_426_p2;
        icmp_ln86_579_reg_1399 <= icmp_ln86_579_fu_432_p2;
        icmp_ln86_579_reg_1399_pp0_iter1_reg <= icmp_ln86_579_reg_1399;
        icmp_ln86_580_reg_1405 <= icmp_ln86_580_fu_438_p2;
        icmp_ln86_580_reg_1405_pp0_iter1_reg <= icmp_ln86_580_reg_1405;
        icmp_ln86_580_reg_1405_pp0_iter2_reg <= icmp_ln86_580_reg_1405_pp0_iter1_reg;
        icmp_ln86_581_reg_1411 <= icmp_ln86_581_fu_444_p2;
        icmp_ln86_581_reg_1411_pp0_iter1_reg <= icmp_ln86_581_reg_1411;
        icmp_ln86_581_reg_1411_pp0_iter2_reg <= icmp_ln86_581_reg_1411_pp0_iter1_reg;
        icmp_ln86_581_reg_1411_pp0_iter3_reg <= icmp_ln86_581_reg_1411_pp0_iter2_reg;
        icmp_ln86_582_reg_1417 <= icmp_ln86_582_fu_450_p2;
        icmp_ln86_582_reg_1417_pp0_iter1_reg <= icmp_ln86_582_reg_1417;
        icmp_ln86_582_reg_1417_pp0_iter2_reg <= icmp_ln86_582_reg_1417_pp0_iter1_reg;
        icmp_ln86_582_reg_1417_pp0_iter3_reg <= icmp_ln86_582_reg_1417_pp0_iter2_reg;
        icmp_ln86_583_reg_1423 <= icmp_ln86_583_fu_456_p2;
        icmp_ln86_583_reg_1423_pp0_iter1_reg <= icmp_ln86_583_reg_1423;
        icmp_ln86_583_reg_1423_pp0_iter2_reg <= icmp_ln86_583_reg_1423_pp0_iter1_reg;
        icmp_ln86_583_reg_1423_pp0_iter3_reg <= icmp_ln86_583_reg_1423_pp0_iter2_reg;
        icmp_ln86_583_reg_1423_pp0_iter4_reg <= icmp_ln86_583_reg_1423_pp0_iter3_reg;
        icmp_ln86_584_reg_1429 <= icmp_ln86_584_fu_462_p2;
        icmp_ln86_584_reg_1429_pp0_iter1_reg <= icmp_ln86_584_reg_1429;
        icmp_ln86_584_reg_1429_pp0_iter2_reg <= icmp_ln86_584_reg_1429_pp0_iter1_reg;
        icmp_ln86_584_reg_1429_pp0_iter3_reg <= icmp_ln86_584_reg_1429_pp0_iter2_reg;
        icmp_ln86_584_reg_1429_pp0_iter4_reg <= icmp_ln86_584_reg_1429_pp0_iter3_reg;
        icmp_ln86_585_reg_1435 <= icmp_ln86_585_fu_468_p2;
        icmp_ln86_585_reg_1435_pp0_iter1_reg <= icmp_ln86_585_reg_1435;
        icmp_ln86_585_reg_1435_pp0_iter2_reg <= icmp_ln86_585_reg_1435_pp0_iter1_reg;
        icmp_ln86_585_reg_1435_pp0_iter3_reg <= icmp_ln86_585_reg_1435_pp0_iter2_reg;
        icmp_ln86_585_reg_1435_pp0_iter4_reg <= icmp_ln86_585_reg_1435_pp0_iter3_reg;
        icmp_ln86_585_reg_1435_pp0_iter5_reg <= icmp_ln86_585_reg_1435_pp0_iter4_reg;
        icmp_ln86_585_reg_1435_pp0_iter6_reg <= icmp_ln86_585_reg_1435_pp0_iter5_reg;
        icmp_ln86_586_reg_1441 <= icmp_ln86_586_fu_474_p2;
        icmp_ln86_586_reg_1441_pp0_iter1_reg <= icmp_ln86_586_reg_1441;
        icmp_ln86_587_reg_1446 <= icmp_ln86_587_fu_480_p2;
        icmp_ln86_588_reg_1451 <= icmp_ln86_588_fu_486_p2;
        icmp_ln86_588_reg_1451_pp0_iter1_reg <= icmp_ln86_588_reg_1451;
        icmp_ln86_589_reg_1456 <= icmp_ln86_589_fu_492_p2;
        icmp_ln86_589_reg_1456_pp0_iter1_reg <= icmp_ln86_589_reg_1456;
        icmp_ln86_590_reg_1461 <= icmp_ln86_590_fu_498_p2;
        icmp_ln86_590_reg_1461_pp0_iter1_reg <= icmp_ln86_590_reg_1461;
        icmp_ln86_590_reg_1461_pp0_iter2_reg <= icmp_ln86_590_reg_1461_pp0_iter1_reg;
        icmp_ln86_591_reg_1466 <= icmp_ln86_591_fu_504_p2;
        icmp_ln86_591_reg_1466_pp0_iter1_reg <= icmp_ln86_591_reg_1466;
        icmp_ln86_591_reg_1466_pp0_iter2_reg <= icmp_ln86_591_reg_1466_pp0_iter1_reg;
        icmp_ln86_592_reg_1471 <= icmp_ln86_592_fu_510_p2;
        icmp_ln86_592_reg_1471_pp0_iter1_reg <= icmp_ln86_592_reg_1471;
        icmp_ln86_592_reg_1471_pp0_iter2_reg <= icmp_ln86_592_reg_1471_pp0_iter1_reg;
        icmp_ln86_593_reg_1476 <= icmp_ln86_593_fu_516_p2;
        icmp_ln86_593_reg_1476_pp0_iter1_reg <= icmp_ln86_593_reg_1476;
        icmp_ln86_593_reg_1476_pp0_iter2_reg <= icmp_ln86_593_reg_1476_pp0_iter1_reg;
        icmp_ln86_593_reg_1476_pp0_iter3_reg <= icmp_ln86_593_reg_1476_pp0_iter2_reg;
        icmp_ln86_594_reg_1481 <= icmp_ln86_594_fu_522_p2;
        icmp_ln86_594_reg_1481_pp0_iter1_reg <= icmp_ln86_594_reg_1481;
        icmp_ln86_594_reg_1481_pp0_iter2_reg <= icmp_ln86_594_reg_1481_pp0_iter1_reg;
        icmp_ln86_594_reg_1481_pp0_iter3_reg <= icmp_ln86_594_reg_1481_pp0_iter2_reg;
        icmp_ln86_595_reg_1486 <= icmp_ln86_595_fu_528_p2;
        icmp_ln86_595_reg_1486_pp0_iter1_reg <= icmp_ln86_595_reg_1486;
        icmp_ln86_595_reg_1486_pp0_iter2_reg <= icmp_ln86_595_reg_1486_pp0_iter1_reg;
        icmp_ln86_595_reg_1486_pp0_iter3_reg <= icmp_ln86_595_reg_1486_pp0_iter2_reg;
        icmp_ln86_596_reg_1491 <= icmp_ln86_596_fu_534_p2;
        icmp_ln86_596_reg_1491_pp0_iter1_reg <= icmp_ln86_596_reg_1491;
        icmp_ln86_596_reg_1491_pp0_iter2_reg <= icmp_ln86_596_reg_1491_pp0_iter1_reg;
        icmp_ln86_596_reg_1491_pp0_iter3_reg <= icmp_ln86_596_reg_1491_pp0_iter2_reg;
        icmp_ln86_596_reg_1491_pp0_iter4_reg <= icmp_ln86_596_reg_1491_pp0_iter3_reg;
        icmp_ln86_597_reg_1496 <= icmp_ln86_597_fu_540_p2;
        icmp_ln86_597_reg_1496_pp0_iter1_reg <= icmp_ln86_597_reg_1496;
        icmp_ln86_597_reg_1496_pp0_iter2_reg <= icmp_ln86_597_reg_1496_pp0_iter1_reg;
        icmp_ln86_597_reg_1496_pp0_iter3_reg <= icmp_ln86_597_reg_1496_pp0_iter2_reg;
        icmp_ln86_597_reg_1496_pp0_iter4_reg <= icmp_ln86_597_reg_1496_pp0_iter3_reg;
        icmp_ln86_598_reg_1501 <= icmp_ln86_598_fu_546_p2;
        icmp_ln86_598_reg_1501_pp0_iter1_reg <= icmp_ln86_598_reg_1501;
        icmp_ln86_598_reg_1501_pp0_iter2_reg <= icmp_ln86_598_reg_1501_pp0_iter1_reg;
        icmp_ln86_598_reg_1501_pp0_iter3_reg <= icmp_ln86_598_reg_1501_pp0_iter2_reg;
        icmp_ln86_598_reg_1501_pp0_iter4_reg <= icmp_ln86_598_reg_1501_pp0_iter3_reg;
        icmp_ln86_599_reg_1506 <= icmp_ln86_599_fu_552_p2;
        icmp_ln86_599_reg_1506_pp0_iter1_reg <= icmp_ln86_599_reg_1506;
        icmp_ln86_599_reg_1506_pp0_iter2_reg <= icmp_ln86_599_reg_1506_pp0_iter1_reg;
        icmp_ln86_599_reg_1506_pp0_iter3_reg <= icmp_ln86_599_reg_1506_pp0_iter2_reg;
        icmp_ln86_599_reg_1506_pp0_iter4_reg <= icmp_ln86_599_reg_1506_pp0_iter3_reg;
        icmp_ln86_599_reg_1506_pp0_iter5_reg <= icmp_ln86_599_reg_1506_pp0_iter4_reg;
        icmp_ln86_600_reg_1511 <= icmp_ln86_600_fu_558_p2;
        icmp_ln86_600_reg_1511_pp0_iter1_reg <= icmp_ln86_600_reg_1511;
        icmp_ln86_600_reg_1511_pp0_iter2_reg <= icmp_ln86_600_reg_1511_pp0_iter1_reg;
        icmp_ln86_600_reg_1511_pp0_iter3_reg <= icmp_ln86_600_reg_1511_pp0_iter2_reg;
        icmp_ln86_600_reg_1511_pp0_iter4_reg <= icmp_ln86_600_reg_1511_pp0_iter3_reg;
        icmp_ln86_600_reg_1511_pp0_iter5_reg <= icmp_ln86_600_reg_1511_pp0_iter4_reg;
        icmp_ln86_600_reg_1511_pp0_iter6_reg <= icmp_ln86_600_reg_1511_pp0_iter5_reg;
        icmp_ln86_reg_1347 <= icmp_ln86_fu_384_p2;
        icmp_ln86_reg_1347_pp0_iter1_reg <= icmp_ln86_reg_1347;
        icmp_ln86_reg_1347_pp0_iter2_reg <= icmp_ln86_reg_1347_pp0_iter1_reg;
        icmp_ln86_reg_1347_pp0_iter3_reg <= icmp_ln86_reg_1347_pp0_iter2_reg;
        or_ln117_535_reg_1589 <= or_ln117_535_fu_758_p2;
        or_ln117_539_reg_1619 <= or_ln117_539_fu_865_p2;
        or_ln117_545_reg_1652 <= or_ln117_545_fu_1021_p2;
        or_ln117_547_reg_1663 <= or_ln117_547_fu_1035_p2;
        or_ln117_551_reg_1671 <= or_ln117_551_fu_1130_p2;
        or_ln117_553_reg_1682 <= or_ln117_553_fu_1164_p2;
        or_ln117_reg_1556 <= or_ln117_fu_620_p2;
        select_ln117_561_reg_1584 <= select_ln117_561_fu_751_p3;
        select_ln117_567_reg_1624 <= select_ln117_567_fu_879_p3;
        select_ln117_573_reg_1658 <= select_ln117_573_fu_1027_p3;
        select_ln117_580_reg_1677 <= select_ln117_580_fu_1142_p3;
        select_ln117_582_reg_1687 <= select_ln117_582_fu_1176_p3;
        xor_ln104_reg_1561 <= xor_ln104_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1211_p65 = 'bx;

assign agg_result_fu_1211_p66 = ((or_ln117_554_fu_1199_p2[0:0] == 1'b1) ? select_ln117_582_reg_1687 : 5'd31);

assign and_ln102_550_fu_763_p2 = (xor_ln104_reg_1561 & icmp_ln86_573_reg_1363_pp0_iter2_reg);

assign and_ln102_551_fu_580_p2 = (icmp_ln86_574_reg_1369 & and_ln102_reg_1516);

assign and_ln102_552_fu_631_p2 = (icmp_ln86_575_reg_1375_pp0_iter1_reg & and_ln104_reg_1526);

assign and_ln102_553_fu_777_p2 = (icmp_ln86_576_reg_1381_pp0_iter2_reg & and_ln102_550_fu_763_p2);

assign and_ln102_554_fu_897_p2 = (icmp_ln86_577_reg_1387_pp0_iter3_reg & and_ln104_113_reg_1601);

assign and_ln102_555_fu_594_p2 = (icmp_ln86_578_reg_1393 & and_ln102_551_fu_580_p2);

assign and_ln102_556_fu_604_p2 = (icmp_ln86_579_reg_1399 & and_ln104_114_fu_589_p2);

assign and_ln102_557_fu_650_p2 = (icmp_ln86_580_reg_1405_pp0_iter1_reg & and_ln102_552_fu_631_p2);

assign and_ln102_558_fu_787_p2 = (icmp_ln86_581_reg_1411_pp0_iter2_reg & and_ln104_115_reg_1573);

assign and_ln102_559_fu_791_p2 = (icmp_ln86_582_reg_1417_pp0_iter2_reg & and_ln102_553_fu_777_p2);

assign and_ln102_560_fu_921_p2 = (icmp_ln86_584_reg_1429_pp0_iter3_reg & and_ln102_554_fu_897_p2);

assign and_ln102_561_fu_1150_p2 = (icmp_ln86_585_reg_1435_pp0_iter5_reg & and_ln104_117_reg_1640_pp0_iter5_reg);

assign and_ln102_562_fu_655_p2 = (icmp_ln86_586_reg_1441_pp0_iter1_reg & and_ln102_555_reg_1544);

assign and_ln102_563_fu_614_p2 = (and_ln102_577_fu_609_p2 & and_ln102_551_fu_580_p2);

assign and_ln102_564_fu_659_p2 = (icmp_ln86_588_reg_1451_pp0_iter1_reg & and_ln102_556_reg_1550);

assign and_ln102_565_fu_668_p2 = (and_ln104_114_reg_1539 & and_ln102_578_fu_663_p2);

assign and_ln102_566_fu_796_p2 = (icmp_ln86_590_reg_1461_pp0_iter2_reg & and_ln102_557_reg_1579);

assign and_ln102_567_fu_805_p2 = (and_ln102_579_fu_800_p2 & and_ln102_552_reg_1567);

assign and_ln102_568_fu_810_p2 = (icmp_ln86_592_reg_1471_pp0_iter2_reg & and_ln102_558_fu_787_p2);

assign and_ln102_569_fu_931_p2 = (and_ln104_115_reg_1573_pp0_iter3_reg & and_ln102_580_fu_926_p2);

assign and_ln102_570_fu_936_p2 = (icmp_ln86_594_reg_1481_pp0_iter3_reg & and_ln102_559_reg_1613);

assign and_ln102_571_fu_945_p2 = (and_ln102_581_fu_940_p2 & and_ln102_553_reg_1607);

assign and_ln102_572_fu_1054_p2 = (and_ln104_116_reg_1629 & and_ln102_582_fu_1049_p2);

assign and_ln102_573_fu_1059_p2 = (icmp_ln86_597_reg_1496_pp0_iter4_reg & and_ln102_560_reg_1646);

assign and_ln102_574_fu_1068_p2 = (and_ln102_583_fu_1063_p2 & and_ln102_554_reg_1634);

assign and_ln102_575_fu_1154_p2 = (icmp_ln86_599_reg_1506_pp0_iter5_reg & and_ln102_561_fu_1150_p2);

assign and_ln102_576_fu_1194_p2 = (and_ln104_117_reg_1640_pp0_iter6_reg & and_ln102_584_fu_1189_p2);

assign and_ln102_577_fu_609_p2 = (xor_ln104_282_fu_599_p2 & icmp_ln86_587_reg_1446);

assign and_ln102_578_fu_663_p2 = (xor_ln104_283_fu_645_p2 & icmp_ln86_589_reg_1456_pp0_iter1_reg);

assign and_ln102_579_fu_800_p2 = (xor_ln104_284_fu_782_p2 & icmp_ln86_591_reg_1466_pp0_iter2_reg);

assign and_ln102_580_fu_926_p2 = (xor_ln104_285_fu_911_p2 & icmp_ln86_593_reg_1476_pp0_iter3_reg);

assign and_ln102_581_fu_940_p2 = (xor_ln104_286_fu_916_p2 & icmp_ln86_595_reg_1486_pp0_iter3_reg);

assign and_ln102_582_fu_1049_p2 = (xor_ln104_287_fu_1039_p2 & icmp_ln86_596_reg_1491_pp0_iter4_reg);

assign and_ln102_583_fu_1063_p2 = (xor_ln104_288_fu_1044_p2 & icmp_ln86_598_reg_1501_pp0_iter4_reg);

assign and_ln102_584_fu_1189_p2 = (xor_ln104_289_fu_1184_p2 & icmp_ln86_600_reg_1511_pp0_iter6_reg);

assign and_ln102_fu_564_p2 = (icmp_ln86_fu_384_p2 & icmp_ln86_572_fu_390_p2);

assign and_ln104_113_fu_772_p2 = (xor_ln104_reg_1561 & xor_ln104_277_fu_767_p2);

assign and_ln104_114_fu_589_p2 = (xor_ln104_278_fu_584_p2 & and_ln102_reg_1516);

assign and_ln104_115_fu_640_p2 = (xor_ln104_279_fu_635_p2 & and_ln104_reg_1526);

assign and_ln104_116_fu_892_p2 = (xor_ln104_280_fu_887_p2 & and_ln102_550_reg_1595);

assign and_ln104_117_fu_906_p2 = (xor_ln104_281_fu_901_p2 & and_ln104_113_reg_1601);

assign and_ln104_118_fu_950_p2 = (icmp_ln86_583_reg_1423_pp0_iter3_reg & and_ln104_116_fu_892_p2);

assign and_ln104_fu_575_p2 = (xor_ln104_276_fu_570_p2 & icmp_ln86_reg_1347);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1211_p67;

assign icmp_ln86_572_fu_390_p2 = (($signed(p_read15_int_reg) < $signed(18'd371)) ? 1'b1 : 1'b0);

assign icmp_ln86_573_fu_396_p2 = (($signed(p_read10_int_reg) < $signed(18'd710)) ? 1'b1 : 1'b0);

assign icmp_ln86_574_fu_402_p2 = (($signed(p_read13_int_reg) < $signed(18'd1203)) ? 1'b1 : 1'b0);

assign icmp_ln86_575_fu_408_p2 = (($signed(p_read16_int_reg) < $signed(18'd209)) ? 1'b1 : 1'b0);

assign icmp_ln86_576_fu_414_p2 = (($signed(p_read9_int_reg) < $signed(18'd824)) ? 1'b1 : 1'b0);

assign icmp_ln86_577_fu_420_p2 = (($signed(p_read10_int_reg) < $signed(18'd843)) ? 1'b1 : 1'b0);

assign icmp_ln86_578_fu_426_p2 = (($signed(p_read12_int_reg) < $signed(18'd1491)) ? 1'b1 : 1'b0);

assign icmp_ln86_579_fu_432_p2 = (($signed(p_read2_int_reg) < $signed(18'd7286)) ? 1'b1 : 1'b0);

assign icmp_ln86_580_fu_438_p2 = (($signed(p_read3_int_reg) < $signed(18'd929)) ? 1'b1 : 1'b0);

assign icmp_ln86_581_fu_444_p2 = (($signed(p_read1_int_reg) < $signed(18'd260572)) ? 1'b1 : 1'b0);

assign icmp_ln86_582_fu_450_p2 = (($signed(p_read10_int_reg) < $signed(18'd702)) ? 1'b1 : 1'b0);

assign icmp_ln86_583_fu_456_p2 = (($signed(p_read6_int_reg) < $signed(18'd59)) ? 1'b1 : 1'b0);

assign icmp_ln86_584_fu_462_p2 = (($signed(p_read18_int_reg) < $signed(18'd114804)) ? 1'b1 : 1'b0);

assign icmp_ln86_585_fu_468_p2 = (($signed(p_read11_int_reg) < $signed(18'd14)) ? 1'b1 : 1'b0);

assign icmp_ln86_586_fu_474_p2 = (($signed(p_read14_int_reg) < $signed(18'd30)) ? 1'b1 : 1'b0);

assign icmp_ln86_587_fu_480_p2 = (($signed(p_read7_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_588_fu_486_p2 = (($signed(p_read10_int_reg) < $signed(18'd750)) ? 1'b1 : 1'b0);

assign icmp_ln86_589_fu_492_p2 = (($signed(p_read1_int_reg) < $signed(18'd472)) ? 1'b1 : 1'b0);

assign icmp_ln86_590_fu_498_p2 = (($signed(p_read19_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_591_fu_504_p2 = (($signed(p_read5_int_reg) < $signed(18'd82)) ? 1'b1 : 1'b0);

assign icmp_ln86_592_fu_510_p2 = (($signed(p_read17_int_reg) < $signed(18'd124830)) ? 1'b1 : 1'b0);

assign icmp_ln86_593_fu_516_p2 = (($signed(p_read5_int_reg) < $signed(18'd154)) ? 1'b1 : 1'b0);

assign icmp_ln86_594_fu_522_p2 = (($signed(p_read1_int_reg) < $signed(18'd1158)) ? 1'b1 : 1'b0);

assign icmp_ln86_595_fu_528_p2 = (($signed(p_read12_int_reg) < $signed(18'd1684)) ? 1'b1 : 1'b0);

assign icmp_ln86_596_fu_534_p2 = (($signed(p_read17_int_reg) < $signed(18'd82875)) ? 1'b1 : 1'b0);

assign icmp_ln86_597_fu_540_p2 = (($signed(p_read4_int_reg) < $signed(18'd19)) ? 1'b1 : 1'b0);

assign icmp_ln86_598_fu_546_p2 = (($signed(p_read10_int_reg) < $signed(18'd772)) ? 1'b1 : 1'b0);

assign icmp_ln86_599_fu_552_p2 = (($signed(p_read10_int_reg) < $signed(18'd847)) ? 1'b1 : 1'b0);

assign icmp_ln86_600_fu_558_p2 = (($signed(p_read8_int_reg) < $signed(18'd601)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_384_p2 = (($signed(p_read6_int_reg) < $signed(18'd58)) ? 1'b1 : 1'b0);

assign or_ln117_531_fu_701_p2 = (and_ln102_564_fu_659_p2 | and_ln102_551_reg_1532);

assign or_ln117_532_fu_713_p2 = (and_ln102_556_reg_1550 | and_ln102_551_reg_1532);

assign or_ln117_533_fu_725_p2 = (or_ln117_532_fu_713_p2 | and_ln102_565_fu_668_p2);

assign or_ln117_534_fu_815_p2 = (and_ln102_reg_1516_pp0_iter2_reg | and_ln102_566_fu_796_p2);

assign or_ln117_535_fu_758_p2 = (and_ln102_reg_1516_pp0_iter1_reg | and_ln102_557_fu_650_p2);

assign or_ln117_536_fu_827_p2 = (or_ln117_535_reg_1589 | and_ln102_567_fu_805_p2);

assign or_ln117_537_fu_839_p2 = (and_ln102_reg_1516_pp0_iter2_reg | and_ln102_552_reg_1567);

assign or_ln117_538_fu_851_p2 = (or_ln117_537_fu_839_p2 | and_ln102_568_fu_810_p2);

assign or_ln117_539_fu_865_p2 = (or_ln117_537_fu_839_p2 | and_ln102_558_fu_787_p2);

assign or_ln117_540_fu_955_p2 = (or_ln117_539_reg_1619 | and_ln102_569_fu_931_p2);

assign or_ln117_541_fu_971_p2 = (icmp_ln86_reg_1347_pp0_iter3_reg | and_ln102_570_fu_936_p2);

assign or_ln117_542_fu_983_p2 = (icmp_ln86_reg_1347_pp0_iter3_reg | and_ln102_559_reg_1613);

assign or_ln117_543_fu_995_p2 = (or_ln117_542_fu_983_p2 | and_ln102_571_fu_945_p2);

assign or_ln117_544_fu_1009_p2 = (icmp_ln86_reg_1347_pp0_iter3_reg | and_ln102_553_reg_1607);

assign or_ln117_545_fu_1021_p2 = (or_ln117_544_fu_1009_p2 | and_ln104_118_fu_950_p2);

assign or_ln117_546_fu_1073_p2 = (or_ln117_545_reg_1652 | and_ln102_572_fu_1054_p2);

assign or_ln117_547_fu_1035_p2 = (icmp_ln86_reg_1347_pp0_iter3_reg | and_ln102_550_reg_1595);

assign or_ln117_548_fu_1092_p2 = (or_ln117_547_reg_1663 | and_ln102_573_fu_1059_p2);

assign or_ln117_549_fu_1104_p2 = (or_ln117_547_reg_1663 | and_ln102_560_reg_1646);

assign or_ln117_550_fu_1116_p2 = (or_ln117_549_fu_1104_p2 | and_ln102_574_fu_1068_p2);

assign or_ln117_551_fu_1130_p2 = (or_ln117_547_reg_1663 | and_ln102_554_reg_1634);

assign or_ln117_552_fu_1159_p2 = (or_ln117_551_reg_1671 | and_ln102_575_fu_1154_p2);

assign or_ln117_553_fu_1164_p2 = (or_ln117_551_reg_1671 | and_ln102_561_fu_1150_p2);

assign or_ln117_554_fu_1199_p2 = (or_ln117_553_reg_1682 | and_ln102_576_fu_1194_p2);

assign or_ln117_fu_620_p2 = (and_ln102_563_fu_614_p2 | and_ln102_555_fu_594_p2);

assign select_ln117_556_fu_690_p3 = ((or_ln117_reg_1556[0:0] == 1'b1) ? select_ln117_fu_683_p3 : 2'd3);

assign select_ln117_557_fu_706_p3 = ((and_ln102_551_reg_1532[0:0] == 1'b1) ? zext_ln117_63_fu_697_p1 : 3'd4);

assign select_ln117_558_fu_717_p3 = ((or_ln117_531_fu_701_p2[0:0] == 1'b1) ? select_ln117_557_fu_706_p3 : 3'd5);

assign select_ln117_559_fu_731_p3 = ((or_ln117_532_fu_713_p2[0:0] == 1'b1) ? select_ln117_558_fu_717_p3 : 3'd6);

assign select_ln117_560_fu_739_p3 = ((or_ln117_533_fu_725_p2[0:0] == 1'b1) ? select_ln117_559_fu_731_p3 : 3'd7);

assign select_ln117_561_fu_751_p3 = ((and_ln102_reg_1516_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_64_fu_747_p1 : 4'd8);

assign select_ln117_562_fu_820_p3 = ((or_ln117_534_fu_815_p2[0:0] == 1'b1) ? select_ln117_561_reg_1584 : 4'd9);

assign select_ln117_563_fu_832_p3 = ((or_ln117_535_reg_1589[0:0] == 1'b1) ? select_ln117_562_fu_820_p3 : 4'd10);

assign select_ln117_564_fu_843_p3 = ((or_ln117_536_fu_827_p2[0:0] == 1'b1) ? select_ln117_563_fu_832_p3 : 4'd11);

assign select_ln117_565_fu_857_p3 = ((or_ln117_537_fu_839_p2[0:0] == 1'b1) ? select_ln117_564_fu_843_p3 : 4'd12);

assign select_ln117_566_fu_871_p3 = ((or_ln117_538_fu_851_p2[0:0] == 1'b1) ? select_ln117_565_fu_857_p3 : 4'd13);

assign select_ln117_567_fu_879_p3 = ((or_ln117_539_fu_865_p2[0:0] == 1'b1) ? select_ln117_566_fu_871_p3 : 4'd14);

assign select_ln117_568_fu_960_p3 = ((or_ln117_540_fu_955_p2[0:0] == 1'b1) ? select_ln117_567_reg_1624 : 4'd15);

assign select_ln117_569_fu_976_p3 = ((icmp_ln86_reg_1347_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_65_fu_967_p1 : 5'd16);

assign select_ln117_570_fu_987_p3 = ((or_ln117_541_fu_971_p2[0:0] == 1'b1) ? select_ln117_569_fu_976_p3 : 5'd17);

assign select_ln117_571_fu_1001_p3 = ((or_ln117_542_fu_983_p2[0:0] == 1'b1) ? select_ln117_570_fu_987_p3 : 5'd18);

assign select_ln117_572_fu_1013_p3 = ((or_ln117_543_fu_995_p2[0:0] == 1'b1) ? select_ln117_571_fu_1001_p3 : 5'd19);

assign select_ln117_573_fu_1027_p3 = ((or_ln117_544_fu_1009_p2[0:0] == 1'b1) ? select_ln117_572_fu_1013_p3 : 5'd21);

assign select_ln117_574_fu_1078_p3 = ((or_ln117_545_reg_1652[0:0] == 1'b1) ? select_ln117_573_reg_1658 : 5'd22);

assign select_ln117_575_fu_1084_p3 = ((or_ln117_546_fu_1073_p2[0:0] == 1'b1) ? select_ln117_574_fu_1078_p3 : 5'd23);

assign select_ln117_576_fu_1097_p3 = ((or_ln117_547_reg_1663[0:0] == 1'b1) ? select_ln117_575_fu_1084_p3 : 5'd24);

assign select_ln117_577_fu_1108_p3 = ((or_ln117_548_fu_1092_p2[0:0] == 1'b1) ? select_ln117_576_fu_1097_p3 : 5'd25);

assign select_ln117_578_fu_1122_p3 = ((or_ln117_549_fu_1104_p2[0:0] == 1'b1) ? select_ln117_577_fu_1108_p3 : 5'd26);

assign select_ln117_579_fu_1134_p3 = ((or_ln117_550_fu_1116_p2[0:0] == 1'b1) ? select_ln117_578_fu_1122_p3 : 5'd27);

assign select_ln117_580_fu_1142_p3 = ((or_ln117_551_fu_1130_p2[0:0] == 1'b1) ? select_ln117_579_fu_1134_p3 : 5'd28);

assign select_ln117_581_fu_1169_p3 = ((or_ln117_552_fu_1159_p2[0:0] == 1'b1) ? select_ln117_580_reg_1677 : 5'd29);

assign select_ln117_582_fu_1176_p3 = ((or_ln117_553_fu_1164_p2[0:0] == 1'b1) ? select_ln117_581_fu_1169_p3 : 5'd30);

assign select_ln117_fu_683_p3 = ((and_ln102_555_reg_1544[0:0] == 1'b1) ? zext_ln117_fu_679_p1 : 2'd2);

assign xor_ln104_276_fu_570_p2 = (icmp_ln86_572_reg_1358 ^ 1'd1);

assign xor_ln104_277_fu_767_p2 = (icmp_ln86_573_reg_1363_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_278_fu_584_p2 = (icmp_ln86_574_reg_1369 ^ 1'd1);

assign xor_ln104_279_fu_635_p2 = (icmp_ln86_575_reg_1375_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_280_fu_887_p2 = (icmp_ln86_576_reg_1381_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_281_fu_901_p2 = (icmp_ln86_577_reg_1387_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_282_fu_599_p2 = (icmp_ln86_578_reg_1393 ^ 1'd1);

assign xor_ln104_283_fu_645_p2 = (icmp_ln86_579_reg_1399_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_284_fu_782_p2 = (icmp_ln86_580_reg_1405_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_285_fu_911_p2 = (icmp_ln86_581_reg_1411_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_286_fu_916_p2 = (icmp_ln86_582_reg_1417_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_287_fu_1039_p2 = (icmp_ln86_583_reg_1423_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_288_fu_1044_p2 = (icmp_ln86_584_reg_1429_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_289_fu_1184_p2 = (icmp_ln86_585_reg_1435_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_626_p2 = (icmp_ln86_reg_1347_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_673_p2 = (1'd1 ^ and_ln102_562_fu_655_p2);

assign zext_ln117_63_fu_697_p1 = select_ln117_556_fu_690_p3;

assign zext_ln117_64_fu_747_p1 = select_ln117_560_fu_739_p3;

assign zext_ln117_65_fu_967_p1 = select_ln117_568_fu_960_p3;

assign zext_ln117_fu_679_p1 = xor_ln117_fu_673_p2;

endmodule //conifer_jettag_accelerator_decision_function_22
