

================================================================
== Vitis HLS Report for 'scoring_cosine_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Wed Mar 27 18:58:09 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_scoring
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|        16|          7|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 7, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dot_product = alloca i32 1"   --->   Operation 19 'alloca' 'dot_product' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%norm1 = alloca i32 1"   --->   Operation 20 'alloca' 'norm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%norm2 = alloca i32 1"   --->   Operation 21 'alloca' 'norm2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:20]   --->   Operation 25 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %norm2"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %norm1"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %dot_product"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i31 %i"   --->   Operation 31 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load"   --->   Operation 32 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln24 = icmp_slt  i32 %i_cast, i32 %size_read" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:24]   --->   Operation 34 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.87ns)   --->   "%i_3 = add i31 %i_load, i31 1"   --->   Operation 35 'add' 'i_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %scoring_cosine.exit.exitStub, void %for.inc.split.i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:24]   --->   Operation 36 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 37 [1/1] (1.21ns)   --->   "%in1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:25]   --->   Operation 37 'read' 'in1_stream_read' <Predicate = (icmp_ln24)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (1.21ns)   --->   "%in2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:26]   --->   Operation 38 'read' 'in2_stream_read' <Predicate = (icmp_ln24)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln24 = store i31 %i_3, i31 %i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:24]   --->   Operation 39 'store' 'store_ln24' <Predicate = (icmp_ln24)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%ele1 = bitcast i32 %in1_stream_read" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:25]   --->   Operation 40 'bitcast' 'ele1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ele2 = bitcast i32 %in2_stream_read" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:26]   --->   Operation 41 'bitcast' 'ele2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 42 [4/4] (2.32ns)   --->   "%mul_i = fmul i32 %ele1, i32 %ele2" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27]   --->   Operation 42 'fmul' 'mul_i' <Predicate = (icmp_ln24)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 43 [3/4] (2.32ns)   --->   "%mul_i = fmul i32 %ele1, i32 %ele2" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27]   --->   Operation 43 'fmul' 'mul_i' <Predicate = (icmp_ln24)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [4/4] (2.32ns)   --->   "%mul2_i = fmul i32 %ele1, i32 %ele1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28]   --->   Operation 44 'fmul' 'mul2_i' <Predicate = (icmp_ln24)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 45 [2/4] (2.32ns)   --->   "%mul_i = fmul i32 %ele1, i32 %ele2" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27]   --->   Operation 45 'fmul' 'mul_i' <Predicate = (icmp_ln24)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [3/4] (2.32ns)   --->   "%mul2_i = fmul i32 %ele1, i32 %ele1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28]   --->   Operation 46 'fmul' 'mul2_i' <Predicate = (icmp_ln24)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [4/4] (2.32ns)   --->   "%mul4_i = fmul i32 %ele2, i32 %ele2" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29]   --->   Operation 47 'fmul' 'mul4_i' <Predicate = (icmp_ln24)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 48 [1/4] (2.32ns)   --->   "%mul_i = fmul i32 %ele1, i32 %ele2" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27]   --->   Operation 48 'fmul' 'mul_i' <Predicate = (icmp_ln24)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [2/4] (2.32ns)   --->   "%mul2_i = fmul i32 %ele1, i32 %ele1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28]   --->   Operation 49 'fmul' 'mul2_i' <Predicate = (icmp_ln24)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [3/4] (2.32ns)   --->   "%mul4_i = fmul i32 %ele2, i32 %ele2" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29]   --->   Operation 50 'fmul' 'mul4_i' <Predicate = (icmp_ln24)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%dot_product_load = load i32 %dot_product" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27]   --->   Operation 51 'load' 'dot_product_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 52 [7/7] (2.34ns)   --->   "%dot_product_1 = fadd i32 %dot_product_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27]   --->   Operation 52 'fadd' 'dot_product_1' <Predicate = (icmp_ln24)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/4] (2.32ns)   --->   "%mul2_i = fmul i32 %ele1, i32 %ele1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28]   --->   Operation 53 'fmul' 'mul2_i' <Predicate = (icmp_ln24)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [2/4] (2.32ns)   --->   "%mul4_i = fmul i32 %ele2, i32 %ele2" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29]   --->   Operation 54 'fmul' 'mul4_i' <Predicate = (icmp_ln24)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%norm1_load = load i32 %norm1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28]   --->   Operation 55 'load' 'norm1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [6/7] (2.34ns)   --->   "%dot_product_1 = fadd i32 %dot_product_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27]   --->   Operation 56 'fadd' 'dot_product_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [7/7] (2.34ns)   --->   "%norm1_1 = fadd i32 %norm1_load, i32 %mul2_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28]   --->   Operation 57 'fadd' 'norm1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/4] (2.32ns)   --->   "%mul4_i = fmul i32 %ele2, i32 %ele2" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29]   --->   Operation 58 'fmul' 'mul4_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%norm2_load = load i32 %norm2" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29]   --->   Operation 59 'load' 'norm2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [5/7] (2.34ns)   --->   "%dot_product_1 = fadd i32 %dot_product_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27]   --->   Operation 60 'fadd' 'dot_product_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [6/7] (2.34ns)   --->   "%norm1_1 = fadd i32 %norm1_load, i32 %mul2_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28]   --->   Operation 61 'fadd' 'norm1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [7/7] (2.34ns)   --->   "%norm2_1 = fadd i32 %norm2_load, i32 %mul4_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29]   --->   Operation 62 'fadd' 'norm2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%dot_product_load_1 = load i32 %dot_product"   --->   Operation 83 'load' 'dot_product_load_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%norm1_load_1 = load i32 %norm1"   --->   Operation 84 'load' 'norm1_load_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%norm2_load_1 = load i32 %norm2"   --->   Operation 85 'load' 'norm2_load_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %norm2_out, i32 %norm2_load_1"   --->   Operation 86 'write' 'write_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %norm1_out, i32 %norm1_load_1"   --->   Operation 87 'write' 'write_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %dot_product_out, i32 %dot_product_load_1"   --->   Operation 88 'write' 'write_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 63 [4/7] (2.34ns)   --->   "%dot_product_1 = fadd i32 %dot_product_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27]   --->   Operation 63 'fadd' 'dot_product_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [5/7] (2.34ns)   --->   "%norm1_1 = fadd i32 %norm1_load, i32 %mul2_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28]   --->   Operation 64 'fadd' 'norm1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [6/7] (2.34ns)   --->   "%norm2_1 = fadd i32 %norm2_load, i32 %mul4_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29]   --->   Operation 65 'fadd' 'norm2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 66 [3/7] (2.34ns)   --->   "%dot_product_1 = fadd i32 %dot_product_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27]   --->   Operation 66 'fadd' 'dot_product_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [4/7] (2.34ns)   --->   "%norm1_1 = fadd i32 %norm1_load, i32 %mul2_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28]   --->   Operation 67 'fadd' 'norm1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [5/7] (2.34ns)   --->   "%norm2_1 = fadd i32 %norm2_load, i32 %mul4_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29]   --->   Operation 68 'fadd' 'norm2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 69 [2/7] (2.34ns)   --->   "%dot_product_1 = fadd i32 %dot_product_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27]   --->   Operation 69 'fadd' 'dot_product_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [3/7] (2.34ns)   --->   "%norm1_1 = fadd i32 %norm1_load, i32 %mul2_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28]   --->   Operation 70 'fadd' 'norm1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [4/7] (2.34ns)   --->   "%norm2_1 = fadd i32 %norm2_load, i32 %mul4_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29]   --->   Operation 71 'fadd' 'norm2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 72 [1/7] (2.34ns)   --->   "%dot_product_1 = fadd i32 %dot_product_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27]   --->   Operation 72 'fadd' 'dot_product_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [2/7] (2.34ns)   --->   "%norm1_1 = fadd i32 %norm1_load, i32 %mul2_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28]   --->   Operation 73 'fadd' 'norm1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [3/7] (2.34ns)   --->   "%norm2_1 = fadd i32 %norm2_load, i32 %mul4_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29]   --->   Operation 74 'fadd' 'norm2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 75 [1/7] (2.34ns)   --->   "%norm1_1 = fadd i32 %norm1_load, i32 %mul2_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28]   --->   Operation 75 'fadd' 'norm1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 76 [2/7] (2.34ns)   --->   "%norm2_1 = fadd i32 %norm2_load, i32 %mul4_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29]   --->   Operation 76 'fadd' 'norm2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln24 = store i32 %dot_product_1, i32 %dot_product" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:24]   --->   Operation 77 'store' 'store_ln24' <Predicate = true> <Delay = 0.38>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 78 [1/7] (2.34ns)   --->   "%norm2_1 = fadd i32 %norm2_load, i32 %mul4_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29]   --->   Operation 78 'fadd' 'norm2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln24 = store i32 %norm1_1, i32 %norm1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:24]   --->   Operation 79 'store' 'store_ln24' <Predicate = true> <Delay = 0.38>

State 16 <SV = 15> <Delay = 0.38>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:21]   --->   Operation 80 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln24 = store i32 %norm2_1, i32 %norm2" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:24]   --->   Operation 81 'store' 'store_ln24' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc.i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:24]   --->   Operation 82 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.874ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'load' operation ('i_load') on local variable 'i' [20]  (0 ns)
	'add' operation ('i_3') [24]  (0.874 ns)

 <State 2>: 1.22ns
The critical path consists of the following:
	fifo read operation ('in1_stream_read', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:25) on port 'in1_stream' (/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:25) [31]  (1.22 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27) [35]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27) [35]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27) [35]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27) [35]  (2.32 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'load' operation ('dot_product_load', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27) on local variable 'dot_product' [27]  (0 ns)
	'fadd' operation ('dot_product', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27) [36]  (2.34 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dot_product', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27) [36]  (2.34 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dot_product', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27) [36]  (2.34 ns)

 <State 10>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dot_product', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27) [36]  (2.34 ns)

 <State 11>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dot_product', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27) [36]  (2.34 ns)

 <State 12>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dot_product', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27) [36]  (2.34 ns)

 <State 13>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dot_product', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:27) [36]  (2.34 ns)

 <State 14>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('norm1', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:28) [38]  (2.34 ns)

 <State 15>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('norm2', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29) [40]  (2.34 ns)

 <State 16>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln24', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:24) of variable 'norm2', /home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:29 on local variable 'norm2' [42]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
