In this section the synthesis results of the different architectures will be analysed and compared in terms of maximum clock frequency and occupied area.\\
In addition, the synthesis resulting netlist will be simulated through Simulink to verify that there are no differences with the designed one.