#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000002ad4dececc0 .scope module, "tb" "tb" 2 82;
 .timescale -9 -11;
P_000002ad4e036bc0 .param/l "B" 1 2 83, +C4<00000000000000000000000000001000>;
P_000002ad4e036bf8 .param/l "W" 1 2 84, +C4<00000000000000000000000000000100>;
v000002ad4df28980_0 .var "clk", 0 0;
v000002ad4df28200_0 .net "empty", 0 0, L_000002ad4dec20b0;  1 drivers
v000002ad4df288e0_0 .net "full", 0 0, L_000002ad4dec2430;  1 drivers
v000002ad4df28ac0_0 .net "r_data", 7 0, L_000002ad4dec2740;  1 drivers
v000002ad4df27c60_0 .var "rd", 0 0;
v000002ad4df27ee0_0 .var "reset", 0 0;
v000002ad4df27f80_0 .var "w_data", 7 0;
v000002ad4df280c0_0 .var "wr", 0 0;
S_000002ad4decee50 .scope module, "uut" "buffer" 2 89, 2 1 0, S_000002ad4dececc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 8 "w_data";
    .port_info 5 /OUTPUT 8 "r_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000002ad4e036a50 .param/l "B" 0 2 2, +C4<00000000000000000000000000001000>;
P_000002ad4e036a88 .param/l "W" 0 2 2, +C4<00000000000000000000000000000100>;
L_000002ad4decff20 .functor NOT 1, v000002ad4df27da0_0, C4<0>, C4<0>, C4<0>;
L_000002ad4dec24a0 .functor AND 1, L_000002ad4decff20, v000002ad4df280c0_0, C4<1>, C4<1>;
L_000002ad4dec2740 .functor BUFZ 8, L_000002ad4df28160, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002ad4dec2430 .functor BUFZ 1, v000002ad4df27da0_0, C4<0>, C4<0>, C4<0>;
L_000002ad4dec20b0 .functor BUFZ 1, v000002ad4df27ad0_0, C4<0>, C4<0>, C4<0>;
v000002ad4e036dc0 .array "_Buffer", 0 15, 7 0;
v000002ad4e036480_0 .net *"_ivl_0", 0 0, L_000002ad4decff20;  1 drivers
v000002ad4debc2f0_0 .net *"_ivl_4", 7 0, L_000002ad4df28160;  1 drivers
v000002ad4debc390_0 .net *"_ivl_6", 5 0, L_000002ad4df28340;  1 drivers
L_000002ad4df28c98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ad4df27850_0 .net *"_ivl_9", 1 0, L_000002ad4df28c98;  1 drivers
v000002ad4df278f0_0 .net "clk", 0 0, v000002ad4df28980_0;  1 drivers
v000002ad4df27990_0 .net "empty", 0 0, L_000002ad4dec20b0;  alias, 1 drivers
v000002ad4df27a30_0 .var "empty_next", 0 0;
v000002ad4df27ad0_0 .var "empty_reg", 0 0;
v000002ad4df27d00_0 .net "full", 0 0, L_000002ad4dec2430;  alias, 1 drivers
v000002ad4df28520_0 .var "full_next", 0 0;
v000002ad4df27da0_0 .var "full_reg", 0 0;
v000002ad4df285c0_0 .net "r_data", 7 0, L_000002ad4dec2740;  alias, 1 drivers
v000002ad4df27bc0_0 .net "rd", 0 0, v000002ad4df27c60_0;  1 drivers
v000002ad4df28840_0 .var "rd_reg_next", 3 0;
v000002ad4df283e0_0 .var "rd_reg_ptr", 3 0;
v000002ad4df28020_0 .var "rd_reg_succ", 3 0;
v000002ad4df287a0_0 .net "reset", 0 0, v000002ad4df27ee0_0;  1 drivers
v000002ad4df28a20_0 .net "w_data", 7 0, v000002ad4df27f80_0;  1 drivers
v000002ad4df27e40_0 .net "wr", 0 0, v000002ad4df280c0_0;  1 drivers
v000002ad4df282a0_0 .net "wr_en", 0 0, L_000002ad4dec24a0;  1 drivers
v000002ad4df28480_0 .var "wr_reg_next", 3 0;
v000002ad4df28660_0 .var "wr_reg_ptr", 3 0;
v000002ad4df28700_0 .var "wr_reg_succ", 3 0;
E_000002ad4deb7810/0 .event anyedge, v000002ad4df28660_0, v000002ad4df283e0_0, v000002ad4df28840_0, v000002ad4df27da0_0;
E_000002ad4deb7810/1 .event anyedge, v000002ad4df27ad0_0, v000002ad4df27e40_0, v000002ad4df27bc0_0, v000002ad4df28020_0;
E_000002ad4deb7810/2 .event anyedge, v000002ad4df28700_0;
E_000002ad4deb7810 .event/or E_000002ad4deb7810/0, E_000002ad4deb7810/1, E_000002ad4deb7810/2;
E_000002ad4deb7150 .event posedge, v000002ad4df287a0_0, v000002ad4df278f0_0;
E_000002ad4deb76d0 .event posedge, v000002ad4df278f0_0;
L_000002ad4df28160 .array/port v000002ad4e036dc0, L_000002ad4df28340;
L_000002ad4df28340 .concat [ 4 2 0 0], v000002ad4df283e0_0, L_000002ad4df28c98;
    .scope S_000002ad4decee50;
T_0 ;
    %wait E_000002ad4deb76d0;
    %load/vec4 v000002ad4df282a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002ad4df28a20_0;
    %load/vec4 v000002ad4df28660_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ad4e036dc0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002ad4decee50;
T_1 ;
    %wait E_000002ad4deb7150;
    %load/vec4 v000002ad4df287a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad4df283e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad4df28840_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ad4df28020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad4df28660_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ad4df28480_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ad4df28700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad4df27da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad4df27ad0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002ad4df28840_0;
    %assign/vec4 v000002ad4df283e0_0, 0;
    %load/vec4 v000002ad4df28480_0;
    %assign/vec4 v000002ad4df28660_0, 0;
    %load/vec4 v000002ad4df27a30_0;
    %assign/vec4 v000002ad4df27ad0_0, 0;
    %load/vec4 v000002ad4df28520_0;
    %assign/vec4 v000002ad4df27da0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002ad4decee50;
T_2 ;
    %wait E_000002ad4deb7810;
    %load/vec4 v000002ad4df28660_0;
    %addi 1, 0, 4;
    %store/vec4 v000002ad4df28700_0, 0, 4;
    %load/vec4 v000002ad4df283e0_0;
    %addi 1, 0, 4;
    %store/vec4 v000002ad4df28020_0, 0, 4;
    %load/vec4 v000002ad4df28660_0;
    %store/vec4 v000002ad4df28480_0, 0, 4;
    %load/vec4 v000002ad4df28840_0;
    %store/vec4 v000002ad4df28840_0, 0, 4;
    %load/vec4 v000002ad4df27da0_0;
    %store/vec4 v000002ad4df28520_0, 0, 1;
    %load/vec4 v000002ad4df27ad0_0;
    %store/vec4 v000002ad4df27a30_0, 0, 1;
    %load/vec4 v000002ad4df27e40_0;
    %load/vec4 v000002ad4df27bc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000002ad4df27ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000002ad4df28020_0;
    %store/vec4 v000002ad4df28840_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad4df28520_0, 0, 1;
    %load/vec4 v000002ad4df28020_0;
    %load/vec4 v000002ad4df28660_0;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad4df27a30_0, 0, 1;
T_2.6 ;
T_2.4 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000002ad4df27da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v000002ad4df28700_0;
    %store/vec4 v000002ad4df28480_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad4df27a30_0, 0, 1;
    %load/vec4 v000002ad4df28700_0;
    %load/vec4 v000002ad4df283e0_0;
    %cmp/e;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad4df28520_0, 0, 1;
T_2.10 ;
T_2.8 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002ad4df28700_0;
    %store/vec4 v000002ad4df28480_0, 0, 4;
    %load/vec4 v000002ad4df28020_0;
    %store/vec4 v000002ad4df28840_0, 0, 4;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002ad4dececc0;
T_3 ;
    %load/vec4 v000002ad4df28980_0;
    %inv;
    %store/vec4 v000002ad4df28980_0, 0, 1;
    %delay 2000, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000002ad4dececc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad4df28980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad4df27ee0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad4df27ee0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad4df280c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad4df27c60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ad4df27f80_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002ad4df27f80_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002ad4df27f80_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002ad4df27f80_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002ad4df27f80_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ad4df280c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ad4df27c60_0, 0, 1;
    %delay 12000, 0;
    %vpi_call 2 126 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002ad4dececc0;
T_5 ;
    %vpi_call 2 130 "$monitor", "clk=%b|reset=%b|wr=%b|rd=%b|full=%b|empty=%b || w_data=%b || rd_data=%b", v000002ad4df28980_0, v000002ad4df27ee0_0, v000002ad4df280c0_0, v000002ad4df27c60_0, v000002ad4df288e0_0, v000002ad4df28200_0, v000002ad4df27f80_0, v000002ad4df28ac0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Fifo_buffer.v";
