{"vcs1":{"timestamp_begin":1730429035.512718404, "rt":2.90, "ut":0.59, "st":0.32}}
{"vcselab":{"timestamp_begin":1730429038.506029574, "rt":1.11, "ut":0.27, "st":0.18}}
{"link":{"timestamp_begin":1730429039.698631433, "rt":0.35, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730429034.749683472}
{"VCS_COMP_START_TIME": 1730429034.749683472}
{"VCS_COMP_END_TIME": 1730429042.208635223}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331100}}
{"stitch_vcselab": {"peak_mem": 223364}}
