// Seed: 3274127829
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  assign module_1.id_0 = 0;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  wire  id_3,
    output tri1  id_4,
    input  wire  id_5,
    output wand  id_6
);
  wire  id_8;
  logic id_9;
  ;
  assign id_6 = -1'b0;
  assign id_9 = id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_10;
  assign id_9 = -1;
endmodule
