Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/GitHub/PCB_Designs/DAC Wing/Examples/VHDL/Oscillator/MAX5556_tbench_isim_beh.exe" -prj "D:/GitHub/PCB_Designs/DAC Wing/Examples/VHDL/Oscillator/MAX5556_tbench_beh.prj" "work.MAX5556_tbench" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/GitHub/PCB_Designs/DAC Wing/Examples/VHDL/Oscillator/MAX5556.vhd" into library work
Parsing VHDL file "D:/GitHub/PCB_Designs/DAC Wing/Examples/VHDL/Oscillator/MAX5556_tbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity MAX5556 [\MAX5556(1)\]
Compiling architecture behavior of entity max5556_tbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/GitHub/PCB_Designs/DAC Wing/Examples/VHDL/Oscillator/MAX5556_tbench_isim_beh.exe
Fuse Memory Usage: 38148 KB
Fuse CPU Usage: 639 ms
