

**************************************************
Do Apr 20 04:42:11 CEST 2023
****Executing test case examples/bicg ****
filename examples/bicg
/home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis.tcl
Done 
set input file: bicg.cpp
current input filename: ./src/bicg.cpp
Done 
Synthesize
compile bicg.cpp . -simple-buffers=true Andrea: arg1:  bicg.cpp arg2: . arg3 -simple-buffers=true arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/bicg.cpp -o .bicg.cpp.ll
rm: cannot remove '*.s': No such file or directory
0Time elapsed: 1.2e-05s.
; ModuleID = '.bicg.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/bicg.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z4bicgPA30_iPiS1_S1_S1_([30 x i32]* %A, i32* %s, i32* %q, i32* %p, i32* %r) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block4, %block1
  %i.03 = phi i32 [ 0, %block1 ], [ %inc21, %block4 ]
  %"2" = zext i32 %i.03 to i64
  %arrayidx = getelementptr inbounds i32, i32* %q, i64 %"2"
  %"3" = load i32, i32* %arrayidx, align 4
  br label %block3

block3:                                           ; preds = %block3, %block2
  %tmp_q.12 = phi i32 [ %"3", %block2 ], [ %add17, %block3 ]
  %j.01 = phi i32 [ 0, %block2 ], [ %inc, %block3 ]
  %"5" = zext i32 %i.03 to i64
  %"6" = zext i32 %j.01 to i64
  %arrayidx7 = getelementptr inbounds [30 x i32], [30 x i32]* %A, i64 %"5", i64 %"6"
  %"7" = load i32, i32* %arrayidx7, align 4
  %"8" = zext i32 %j.01 to i64
  %arrayidx9 = getelementptr inbounds i32, i32* %s, i64 %"8"
  %"9" = load i32, i32* %arrayidx9, align 4
  %"10" = zext i32 %i.03 to i64
  %arrayidx11 = getelementptr inbounds i32, i32* %r, i64 %"10"
  %"11" = load i32, i32* %arrayidx11, align 4
  %mul = mul nsw i32 %"11", %"7"
  %add = add nsw i32 %"9", %mul
  %"12" = zext i32 %j.01 to i64
  %arrayidx13 = getelementptr inbounds i32, i32* %s, i64 %"12"
  store i32 %add, i32* %arrayidx13, align 4
  %"13" = zext i32 %j.01 to i64
  %arrayidx15 = getelementptr inbounds i32, i32* %p, i64 %"13"
  %"14" = load i32, i32* %arrayidx15, align 4
  %mul16 = mul nsw i32 %"7", %"14"
  %add17 = add nsw i32 %tmp_q.12, %mul16
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 30
  br i1 %cmp2, label %block3, label %block4

block4:                                           ; preds = %block3
  %"16" = zext i32 %i.03 to i64
  %arrayidx19 = getelementptr inbounds i32, i32* %q, i64 %"16"
  store i32 %add17, i32* %arrayidx19, align 4
  %inc21 = add nuw nsw i32 %i.03, 1
  %cmp = icmp ult i32 %inc21, 30
  br i1 %cmp, label %block2, label %block5

block5:                                           ; preds = %block4
  ret i32 %add17
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %A = alloca [1 x [30 x [30 x i32]]], align 16
  %s = alloca [1 x [30 x i32]], align 16
  %q = alloca [1 x [30 x i32]], align 16
  %p = alloca [1 x [30 x i32]], align 16
  %r = alloca [1 x [30 x i32]], align 16
  br label %for.body

for.body:                                         ; preds = %for.inc38, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.inc35, %for.body
  %y.02 = phi i32 [ 0, %for.body ], [ %inc36, %for.inc35 ]
  %call = call i32 @rand() #3
  %rem = srem i32 %call, 100
  %0 = zext i32 %y.02 to i64
  %1 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %s, i64 0, i64 0, i64 %0
  store i32 %rem, i32* %1, align 4
  %call6 = call i32 @rand() #3
  %rem7 = srem i32 %call6, 100
  %2 = zext i32 %y.02 to i64
  %3 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %q, i64 0, i64 0, i64 %2
  store i32 %rem7, i32* %3, align 4
  %call12 = call i32 @rand() #3
  %rem13 = srem i32 %call12, 100
  %4 = zext i32 %y.02 to i64
  %5 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %p, i64 0, i64 0, i64 %4
  store i32 %rem13, i32* %5, align 4
  %call18 = call i32 @rand() #3
  %rem19 = srem i32 %call18, 100
  %6 = zext i32 %y.02 to i64
  %7 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %r, i64 0, i64 0, i64 %6
  store i32 %rem19, i32* %7, align 4
  br label %for.body26

for.body26:                                       ; preds = %for.body26, %for.body3
  %x.01 = phi i32 [ 0, %for.body3 ], [ %inc, %for.body26 ]
  %call27 = call i32 @rand() #3
  %rem28 = srem i32 %call27, 100
  %8 = zext i32 %y.02 to i64
  %9 = zext i32 %x.01 to i64
  %10 = getelementptr inbounds [1 x [30 x [30 x i32]]], [1 x [30 x [30 x i32]]]* %A, i64 0, i64 0, i64 %8, i64 %9
  store i32 %rem28, i32* %10, align 4
  %inc = add nuw nsw i32 %x.01, 1
  %cmp25 = icmp ult i32 %inc, 30
  br i1 %cmp25, label %for.body26, label %for.inc35

for.inc35:                                        ; preds = %for.body26
  %inc36 = add nuw nsw i32 %y.02, 1
  %cmp2 = icmp ult i32 %inc36, 30
  br i1 %cmp2, label %for.body3, label %for.inc38

for.inc38:                                        ; preds = %for.inc35
  br i1 false, label %for.body, label %for.end40

for.end40:                                        ; preds = %for.inc38
  %arraydecay = getelementptr inbounds [1 x [30 x [30 x i32]]], [1 x [30 x [30 x i32]]]* %A, i64 0, i64 0, i64 0
  %arraydecay46 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %s, i64 0, i64 0, i64 0
  %arraydecay49 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %q, i64 0, i64 0, i64 0
  %arraydecay52 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %p, i64 0, i64 0, i64 0
  %arraydecay55 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %r, i64 0, i64 0, i64 0
  %call56 = call i32 @_Z4bicgPA30_iPiS1_S1_S1_([30 x i32]* nonnull %arraydecay, i32* nonnull %arraydecay46, i32* nonnull %arraydecay49, i32* nonnull %arraydecay52, i32* nonnull %arraydecay55)
  ret i32 0
}

; Function Attrs: nounwind
declare i32 @rand() #2

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}
OptimizeBitwidth : Optimization of function _Z4bicgPA30_iPiS1_S1_S1_ finished in 2 iterations.
Printing stats (for more details on states for each individual value, use dumpInfos).
Saved bits during forward passes : 324
Saved bits during backward passes : 0
Saved bits in constants : 89
Used bits after OB : 773, vs. Originaly used bits : 1186
 => Reduction of used bits : 6.517706e+01


Done 
Write hdl
write_hdl  . ./reports/bicg

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/bicg.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|        brCst_block1|            Constant|         1|         1|
|         1|               cst_0|            Constant|         1|         1|
|         2|               phi_1|                 Mux|         3|         1|
|         3|              load_4|            Operator|         2|         2|
|         4|        brCst_block2|            Constant|         1|         1|
|         5|               phi_6|                 Mux|         3|         1|
|         6|               cst_1|            Constant|         1|         1|
|         7|               phi_7|                 Mux|         3|         1|
|         8|              zext_8|            Operator|         1|         1|
|         9|              zext_9|            Operator|         1|         1|
|        10|    getelementptr_10|            Operator|         3|         1|
|        11|             load_11|            Operator|         2|         2|
|        12|             load_14|            Operator|         2|         2|
|        13|             load_17|            Operator|         2|         2|
|        14|              mul_18|            Operator|         2|         1|
|        15|              add_19|            Operator|         2|         1|
|        16|             store_0|            Operator|         2|         2|
|        17|             load_24|            Operator|         2|         2|
|        18|              mul_25|            Operator|         2|         1|
|        19|              add_26|            Operator|         2|         1|
|        20|               cst_2|            Constant|         1|         1|
|        21|              add_27|            Operator|         2|         1|
|        22|               cst_3|            Constant|         1|         1|
|        23|             icmp_28|            Operator|         2|         1|
|        24|             store_1|            Operator|         2|         2|
|        25|               cst_4|            Constant|         1|         1|
|        26|              add_32|            Operator|         2|         1|
|        27|               cst_5|            Constant|         1|         1|
|        28|             icmp_33|            Operator|         2|         1|
|        29|               ret_0|            Operator|         1|         1|
|        30|               cst_6|            Constant|         1|         1|
|        31|              phi_n0|               Merge|         1|         1|
|        32|              phi_n1|               Merge|         1|         1|
|        33|              phi_n2|               Merge|         2|         1|
|        34|              phi_n3|               Merge|         1|         1|
|        35|              fork_0|                Fork|         1|         2|
|        36|              fork_1|                Fork|         1|         5|
|        37|              fork_2|                Fork|         1|         2|
|        38|              fork_4|                Fork|         1|         2|
|        39|              fork_5|                Fork|         1|         2|
|        40|              fork_6|                Fork|         1|         2|
|        41|              fork_7|                Fork|         1|         2|
|        42|              fork_8|                Fork|         1|         3|
|        43|            branch_0|              Branch|         2|         2|
|        44|            branch_1|              Branch|         2|         2|
|        45|            branch_2|              Branch|         2|         2|
|        46|            branch_3|              Branch|         2|         2|
|        47|             fork_10|                Fork|         1|         4|
|        48|            branch_4|              Branch|         2|         2|
|        49|            branch_5|              Branch|         2|         2|
|        50|            branch_6|              Branch|         2|         2|
|        51|             fork_11|                Fork|         1|         4|
|        52|            branch_7|              Branch|         2|         2|
|        53|            branch_8|              Branch|         2|         2|
|        54|             fork_12|                Fork|         1|         3|
|        55|               LSQ_s|                 LSQ|         4|         2|
|        56|                MC_q|                  MC|         4|         2|
|        57|                MC_A|                  MC|         4|         2|
|        58|                MC_r|                  MC|         4|         2|
|        59|                MC_p|                  MC|         4|         2|
|        60|               cst_7|            Constant|         1|         1|
|        61|               end_0|                Exit|         6|         1|
|        62|             start_0|               Entry|         1|         1|
|        63|            forkC_14|                Fork|         1|         3|
|        64|           branchC_9|              Branch|         2|         2|
|        65|             fork_15|                Fork|         1|         2|
|        66|              phiC_4|          CntrlMerge|         2|         2|
|        67|            forkC_16|                Fork|         1|         3|
|        68|          branchC_10|              Branch|         2|         2|
|        69|              phiC_5|          CntrlMerge|         2|         2|
|        70|            forkC_17|                Fork|         1|         2|
|        71|          branchC_11|              Branch|         2|         2|
|        72|              phiC_6|               Merge|         1|         1|
|        73|            forkC_18|                Fork|         1|         2|
|        74|          branchC_12|              Branch|         2|         2|
|        75|              phiC_7|               Merge|         1|         1|
|        76|              sink_0|                Sink|         1|         0|
|        77|              sink_1|                Sink|         1|         0|
|        78|              sink_2|                Sink|         1|         0|
|        79|              sink_3|                Sink|         1|         0|
|        80|              sink_4|                Sink|         1|         0|
|        81|              sink_5|                Sink|         1|         0|
|        82|              sink_6|                Sink|         1|         0|
|        83|              sink_7|                Sink|         1|         0|
|        84|              sink_8|                Sink|         1|         0|
|        85|              sink_9|                Sink|         1|         0|
|        86|            source_0|              Source|         0|         1|
|        87|            source_1|              Source|         0|         1|
|        88|            source_2|              Source|         0|         1|
|        89|            source_3|              Source|         0|         1|
|        90|            source_4|              Source|         0|         1|
|        91|             buffI_0|              Buffer|         1|         1|
|        92|             buffI_1|              Buffer|         1|         1|
|        93|             buffI_2|              Buffer|         1|         1|
|        94|             buffI_3|              Buffer|         1|         1|
|        95|             buffA_4|              Buffer|         1|         1|
|        96|             buffA_5|              Buffer|         1|         1|
|        97|             fork_21|                Fork|         1|         2|
+--------------------------------------------------------------------------+
Generating ./reports/bicg.vhd
Generating LSQ 0 component...
lsq_generate ./reports/bicg_lsq0_configuration.json
[[35minfo[0m] [0.006] Elaborating design...
[[35minfo[0m] [7.666] Done elaborating.
Total FIRRTL Compile Time: 37079.0 ms

Done



Done 
Exit...
Goodbye!


examples/bicg
bicg
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter in_int_t A[30][30]
array length 900
[INFO  CAnalyzer] Parameter identified: A of type in_int_t[900].
[INFO  CAnalyzer] Parsing parameter inout_int_t s[30]
array length 30
[INFO  CAnalyzer] Parameter identified: s of type inout_int_t[30].
[INFO  CAnalyzer] Parsing parameter inout_int_t q[30]
array length 30
[INFO  CAnalyzer] Parameter identified: q of type inout_int_t[30].
[INFO  CAnalyzer] Parsing parameter in_int_t p[30]
array length 30
[INFO  CAnalyzer] Parameter identified: p of type in_int_t[30].
[INFO  CAnalyzer] Parsing parameter in_int_t r[30]
array length 30
[INFO  CAnalyzer] Parameter identified: r of type in_int_t[30].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "s" is "int" (32 bits).
i2
[INFO  CAnalyzer] Actual type of "q" is "int" (32 bits).
i3
[INFO  CAnalyzer] Actual type of "p" is "int" (32 bits).
i4
[INFO  CAnalyzer] Actual type of "r" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_bicg.c -I../C_SRC -o ../C_SRC/hls_verify_bicg.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_bicg.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity bicg
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:24 on Apr 20,2023
# vlog -work work /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/LSQ_s.v 
# -- Compiling module STORE_QUEUE_LSQ_s
# -- Compiling module LOAD_QUEUE_LSQ_s
# -- Compiling module GROUP_ALLOCATOR_LSQ_s
# -- Compiling module LOAD_PORT_LSQ_s
# -- Compiling module STORE_DATA_PORT_LSQ_s
# -- Compiling module LSQ_s
# 
# Top level modules:
# 	LSQ_s
# End time: 04:43:25 on Apr 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of LSQ_s.v was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:25 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(13): VHDL Compiler exiting
# End time: 04:43:25 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:25 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 04:43:25 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:25 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 04:43:25 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:25 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 04:43:25 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:26 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 04:43:26 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:26 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 04:43:26 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:26 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 04:43:26 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:26 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 04:43:26 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:26 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 04:43:26 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:26 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 04:43:27 on Apr 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:27 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity Const
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# ** Error: (vcom-11) Could not find work.zext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2170): (vcom-1195) Cannot find expanded name "work.zext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2170): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.zext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2182): (vcom-1195) Cannot find expanded name "work.zext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2182): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.getelementptr_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2194): (vcom-1195) Cannot find expanded name "work.getelementptr_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2194): Unknown expanded name.
# -- Loading entity lsq_load_op
# -- Loading entity mul_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2281): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2281): Unknown expanded name.
# -- Loading entity lsq_store_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2347): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2347): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2374): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2374): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2401): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2401): Unknown expanded name.
# -- Loading entity mc_store_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2446): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2446): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2473): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2473): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.ret_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2488): (vcom-1195) Cannot find expanded name "work.ret_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(2488): Unknown expanded name.
# -- Loading entity merge
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity start_node
# -- Loading entity cntrlMerge
# -- Loading entity sink
# -- Loading entity source
# -- Loading entity elasticBuffer
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd(3548): VHDL Compiler exiting
# End time: 04:43:27 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 31, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:27 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
# End time: 04:43:27 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:27 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity bicg_tb
# -- Compiling architecture behav of bicg_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(128): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity bicg
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 04:43:27 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_bicg_tb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:27 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 04:43:28 on Apr 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:28 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 04:43:28 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:28 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 04:43:28 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:28 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity Const
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# -- Loading entity zext_op
# -- Loading entity getelementptr_op
# -- Loading entity lsq_load_op
# -- Loading entity mul_op
# -- Loading entity add_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity mc_store_op
# -- Loading entity ret_op
# -- Loading entity merge
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity start_node
# -- Loading entity cntrlMerge
# -- Loading entity sink
# -- Loading entity source
# -- Loading entity elasticBuffer
# End time: 04:43:28 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of bicg.vhd was successful.
# All compile dependencies have been resolved.vlog -work work -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/LSQ_s.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module STORE_QUEUE_LSQ_s
# -- Compiling module LOAD_QUEUE_LSQ_s
# -- Compiling module GROUP_ALLOCATOR_LSQ_s
# -- Compiling module LOAD_PORT_LSQ_s
# -- Compiling module STORE_DATA_PORT_LSQ_s
# -- Compiling module LSQ_s
# 
# Top level modules:
# 	LSQ_s
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity bicg_tb
# -- Compiling architecture behav of bicg_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(128): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity bicg
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity Const
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# -- Loading entity zext_op
# -- Loading entity getelementptr_op
# -- Loading entity lsq_load_op
# -- Loading entity mul_op
# -- Loading entity add_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity mc_store_op
# -- Loading entity ret_op
# -- Loading entity merge
# -- Loading entity fork
# -- Loading entity branch
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity start_node
# -- Loading entity cntrlMerge
# -- Loading entity sink
# -- Loading entity source
# -- Loading entity elasticBuffer
ModelSim> # 13 compiles, 0 failed with no errors.
# vsim bicg_tb 
# Start time: 04:43:32 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.bicg_tb(behav)
# Loading ieee.math_real(body)
# Loading work.bicg(behavioral)
# Loading work.const(arch)
# Loading work.mux(arch)
# Loading work.tehb(arch)
# Loading work.mc_load_op(arch)
# Loading work.zext_op(arch)
# Loading work.getelementptr_op(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.lsq_load_op(arch)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.oehb(arch)
# Loading work.add_op(arch)
# Loading work.lsq_store_op(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.mc_store_op(arch)
# Loading work.ret_op(arch)
# Loading work.merge(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.branch(arch)
# Loading work.branchsimple(arch)
# Loading work.LSQ_s
# Loading work.STORE_QUEUE_LSQ_s
# Loading work.LOAD_QUEUE_LSQ_s
# Loading work.GROUP_ALLOCATOR_LSQ_s
# Loading work.LOAD_PORT_LSQ_s
# Loading work.STORE_DATA_PORT_LSQ_s
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.end_node(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.cntrlmerge(arch)
# Loading work.merge_notehb(arch)
# Loading work.sink(arch)
# Loading work.source(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 29309 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/end_0/eReadyArray(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/end_0/eReadyArray(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/end_0/eReadyArray(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/phiC_4/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/phiC_5/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/source_0/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/source_1/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/source_2/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/source_3/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/source_4/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/s_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/s_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/q_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/q_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/A_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/A_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/r_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/r_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/p_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/p_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/icmp_33
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/icmp_28
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /bicg_tb/duv/icmp_33
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /bicg_tb/duv/icmp_28
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/icmp_33
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/icmp_28
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_7
# ** Note: simulation done!
#    Time: 21654 ns  Iteration: 1  Instance: /bicg_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 21654 ns  Iteration: 1  Process: /bicg_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd line 440
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd line 440
# End time: 04:45:17 on Apr 20,2023, Elapsed time: 0:01:45
# Errors: 0, Warnings: 74

--- Comparison Results ---

Comparison of [end] : Pass
output_end.dat
output_q.dat
output_s.dat
****Executing test case examples/bicg optimized ****
filename examples/bicg optimized
/home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg


******************************************************************
******Dynamic High-Level Synthesis Compiler***********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Version 2.0 - Build 1.0 ************************************
******************************************************************

synthesis_optimized.tcl
Done 
set input file: bicg.cpp
current input filename: ./src/bicg.cpp
Done 
Synthesize
compile bicg.cpp . Andrea: arg1:  bicg.cpp arg2: . arg3 arg4
/home/dynamatic/Dynamatic/etc/llvm-6.0/bin/clang -emit-llvm -S   -c src/bicg.cpp -o .bicg.cpp.ll
rm: cannot remove '*.s': No such file or directory
0Time elapsed: 1e-06s.
; ModuleID = '.bicg.cpp_mem2reg_constprop_simplifycfg_die.ll'
source_filename = "src/bicg.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind uwtable
define i32 @_Z4bicgPA30_iPiS1_S1_S1_([30 x i32]* %A, i32* %s, i32* %q, i32* %p, i32* %r) #0 {
block1:
  br label %block2

block2:                                           ; preds = %block4, %block1
  %i.03 = phi i32 [ 0, %block1 ], [ %inc21, %block4 ]
  %"2" = zext i32 %i.03 to i64
  %arrayidx = getelementptr inbounds i32, i32* %q, i64 %"2"
  %"3" = load i32, i32* %arrayidx, align 4
  br label %block3

block3:                                           ; preds = %block3, %block2
  %tmp_q.12 = phi i32 [ %"3", %block2 ], [ %add17, %block3 ]
  %j.01 = phi i32 [ 0, %block2 ], [ %inc, %block3 ]
  %"5" = zext i32 %i.03 to i64
  %"6" = zext i32 %j.01 to i64
  %arrayidx7 = getelementptr inbounds [30 x i32], [30 x i32]* %A, i64 %"5", i64 %"6"
  %"7" = load i32, i32* %arrayidx7, align 4
  %"8" = zext i32 %j.01 to i64
  %arrayidx9 = getelementptr inbounds i32, i32* %s, i64 %"8"
  %"9" = load i32, i32* %arrayidx9, align 4
  %"10" = zext i32 %i.03 to i64
  %arrayidx11 = getelementptr inbounds i32, i32* %r, i64 %"10"
  %"11" = load i32, i32* %arrayidx11, align 4
  %mul = mul nsw i32 %"11", %"7"
  %add = add nsw i32 %"9", %mul
  %"12" = zext i32 %j.01 to i64
  %arrayidx13 = getelementptr inbounds i32, i32* %s, i64 %"12"
  store i32 %add, i32* %arrayidx13, align 4
  %"13" = zext i32 %j.01 to i64
  %arrayidx15 = getelementptr inbounds i32, i32* %p, i64 %"13"
  %"14" = load i32, i32* %arrayidx15, align 4
  %mul16 = mul nsw i32 %"7", %"14"
  %add17 = add nsw i32 %tmp_q.12, %mul16
  %inc = add nuw nsw i32 %j.01, 1
  %cmp2 = icmp ult i32 %inc, 30
  br i1 %cmp2, label %block3, label %block4

block4:                                           ; preds = %block3
  %"16" = zext i32 %i.03 to i64
  %arrayidx19 = getelementptr inbounds i32, i32* %q, i64 %"16"
  store i32 %add17, i32* %arrayidx19, align 4
  %inc21 = add nuw nsw i32 %i.03, 1
  %cmp = icmp ult i32 %inc21, 30
  br i1 %cmp, label %block2, label %block5

block5:                                           ; preds = %block4
  ret i32 %add17
}

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @main() #1 {
entry:
  %A = alloca [1 x [30 x [30 x i32]]], align 16
  %s = alloca [1 x [30 x i32]], align 16
  %q = alloca [1 x [30 x i32]], align 16
  %p = alloca [1 x [30 x i32]], align 16
  %r = alloca [1 x [30 x i32]], align 16
  br label %for.body

for.body:                                         ; preds = %for.inc38, %entry
  br label %for.body3

for.body3:                                        ; preds = %for.inc35, %for.body
  %y.02 = phi i32 [ 0, %for.body ], [ %inc36, %for.inc35 ]
  %call = call i32 @rand() #3
  %rem = srem i32 %call, 100
  %0 = zext i32 %y.02 to i64
  %1 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %s, i64 0, i64 0, i64 %0
  store i32 %rem, i32* %1, align 4
  %call6 = call i32 @rand() #3
  %rem7 = srem i32 %call6, 100
  %2 = zext i32 %y.02 to i64
  %3 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %q, i64 0, i64 0, i64 %2
  store i32 %rem7, i32* %3, align 4
  %call12 = call i32 @rand() #3
  %rem13 = srem i32 %call12, 100
  %4 = zext i32 %y.02 to i64
  %5 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %p, i64 0, i64 0, i64 %4
  store i32 %rem13, i32* %5, align 4
  %call18 = call i32 @rand() #3
  %rem19 = srem i32 %call18, 100
  %6 = zext i32 %y.02 to i64
  %7 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %r, i64 0, i64 0, i64 %6
  store i32 %rem19, i32* %7, align 4
  br label %for.body26

for.body26:                                       ; preds = %for.body26, %for.body3
  %x.01 = phi i32 [ 0, %for.body3 ], [ %inc, %for.body26 ]
  %call27 = call i32 @rand() #3
  %rem28 = srem i32 %call27, 100
  %8 = zext i32 %y.02 to i64
  %9 = zext i32 %x.01 to i64
  %10 = getelementptr inbounds [1 x [30 x [30 x i32]]], [1 x [30 x [30 x i32]]]* %A, i64 0, i64 0, i64 %8, i64 %9
  store i32 %rem28, i32* %10, align 4
  %inc = add nuw nsw i32 %x.01, 1
  %cmp25 = icmp ult i32 %inc, 30
  br i1 %cmp25, label %for.body26, label %for.inc35

for.inc35:                                        ; preds = %for.body26
  %inc36 = add nuw nsw i32 %y.02, 1
  %cmp2 = icmp ult i32 %inc36, 30
  br i1 %cmp2, label %for.body3, label %for.inc38

for.inc38:                                        ; preds = %for.inc35
  br i1 false, label %for.body, label %for.end40

for.end40:                                        ; preds = %for.inc38
  %arraydecay = getelementptr inbounds [1 x [30 x [30 x i32]]], [1 x [30 x [30 x i32]]]* %A, i64 0, i64 0, i64 0
  %arraydecay46 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %s, i64 0, i64 0, i64 0
  %arraydecay49 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %q, i64 0, i64 0, i64 0
  %arraydecay52 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %p, i64 0, i64 0, i64 0
  %arraydecay55 = getelementptr inbounds [1 x [30 x i32]], [1 x [30 x i32]]* %r, i64 0, i64 0, i64 0
  %call56 = call i32 @_Z4bicgPA30_iPiS1_S1_S1_([30 x i32]* nonnull %arraydecay, i32* nonnull %arraydecay46, i32* nonnull %arraydecay49, i32* nonnull %arraydecay52, i32* nonnull %arraydecay55)
  ret i32 0
}

; Function Attrs: nounwind
declare i32 @rand() #2

attributes #0 = { noinline nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 6.0.1 (http://llvm.org/git/clang.git 2f27999df400d17b33cdd412fdd606a88208dfcc) (http://llvm.org/git/llvm.git 5136df4d089a086b70d452160ad5451861269498)"}
OptimizeBitwidth : Optimization of function _Z4bicgPA30_iPiS1_S1_S1_ finished in 2 iterations.
Printing stats (for more details on states for each individual value, use dumpInfos).
Saved bits during forward passes : 324
Saved bits during backward passes : 0
Saved bits in constants : 89
Used bits after OB : 773, vs. Originaly used bits : 1186
 => Reduction of used bits : 6.517706e+01


Done 
Done 
Optimize
buffers buffers -filename=./reports/bicg -period=4 ****************************************
dataflow graph name: ./reports/bicg
milp solver: cbc
delay: 0, period: 4
timeout: 180
set optimization: true
first MG optimization: false
****************************************
===================
READING BB DOT FILE
===================
Reading graph name...
Reading set of nodes...
Reading set of edges between nodes...
Setting entry and exit BB...
	Entry: BB1, Exit: BB5
Setting BB frequencies...
BB1 : 1
BB2 : 30
BB3 : 900
BB4 : 30
BB5 : 1

Adding elastic buffers with period=4 and buffer_delay=0

======================
ADDING ELASTIC BUFFERS
======================
Extracting marked graphs
--------------------------
Iteration 1
ILP time: [ms] 147 
Arcs in the CFDFC:
	3->3:870
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 2
ILP time: [ms] 30 
Arcs in the CFDFC:
	2->3:30
	3->4:30
	4->2:29
Updating frequencies...
Storing CFDFC and corresponding Marked Graph...
--------------------------
Iteration 3
ILP time: [ms] 35 
Arcs in the CFDFC:
No new MG can be extracted to increase coverage.

*******************
Covered Frequency = 957, Total Frequency = 961, Coverage = 0.995838
*******************

determining buffer from/to MC_LSQ units to/from loads.
----------------------
buffers on MG borders
----------------------
Adding buffer in branch_0:out1 -> phi_1:in2 | slots: 1, trans: 0 | BB1 -> BB2
Adding buffer in branch_8:out2 -> phi_n3:in1 | slots: 1, trans: 0 | BB4 -> BB5
Adding buffer in branchC_9:out1 -> phiC_4:in1 | slots: 1, trans: 0 | BB1 -> BB2
Adding buffer in branchC_12:out2 -> phiC_7:in1 | slots: 1, trans: 0 | BB4 -> BB5

Calculating disjoint sets of CFDFCs...
	initialize
	union
	get set of unique dsu numbers
	merge and get sub-components
Total number of Extracted Disjoint CFDFCs: 1
Adding Marked Graphs from CFDFCs...

-------------------------------
Initiating MILP for MG number 0
-------------------------------
 creating throughput vars for sub_mg0
 creating throughput vars for sub_mg1
Solving MILP for elastic buffers: MG 0
Milp time for MG 0: [ms] 36644 

************************
*** Throughput for MG 0 in disjoint MG 0: 1.00 ***
************************
************************
*** Throughput for MG 1 in disjoint MG 0: 0.50 ***
************************
Adding buffer in phi_1:out1 -> fork_0:in1 | slots: 1, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in phi_6:out1 -> add_26:in1 | slots: 3, trans: 0 | BB3 -> BB3 (inner)
Adding buffer in load_14:out1 -> add_19:in1 | slots: 1, trans: 1 | BB3 -> BB3 (inner)
Adding buffer in icmp_28:out1 -> fork_11:in1 | slots: 2, trans: 0 | BB3 -> BB3 (inner)
Adding buffer in fork_4:out2 -> branch_5:in1 | slots: 2, trans: 0 | BB3 -> BB3 (inner)
Adding buffer in fork_7:out1 -> store_1:in2 | slots: 3, trans: 1 | BB4 -> BB4 (inner)
Adding buffer in fork_8:out3 -> branch_6:in1 | slots: 2, trans: 0 | BB3 -> BB3 (inner)
Adding buffer in fork_10:out3 -> branch_1:in2 | slots: 1, trans: 1 | BB2 -> BB2 (inner)
Adding buffer in fork_11:out3 -> branch_4:in2 | slots: 5, trans: 1 | BB3 -> BB3 (inner)
Adding buffer in fork_12:out1 -> branch_8:in2 | slots: 3, trans: 1 | BB4 -> BB4 (inner)
Adding buffer in phiC_4:out1 -> forkC_16:in1 | slots: 1, trans: 0 | BB2 -> BB2 (inner)
Adding buffer in forkC_17:out2 -> branchC_11:in1 | slots: 2, trans: 0 | BB3 -> BB3 (inner)
Adding buffer in fork_21:out1 -> phi_6:in1 | slots: 5, trans: 1 | BB3 -> BB3 (inner)

*** Throughput achieved in sub MG 0: 1.00 ***


*** Throughput achieved in sub MG 1: 0.50 ***

--------------------------------------
Initiating MILP for remaining channels
--------------------------------------
Solving MILP for channels not covered by MGs
Milp time for remaining channels: [ms] 60 

***************************
Total MILP time: [ms] 36704
***************************
INSTANTIATE
Done 
Write hdl
write_hdl  . ./reports/bicg_optimized

******************************************************************
******Dynamic High-Level Synthesis Compiler **********************
******Andrea Guerrieri - Lana Josipovic - EPFL-LAP 2019 **********
******Dot to VHDL Generator***************************************
******************************************************************
Parsing ./reports/bicg_optimized.dot

Report Modules 
+--------------------------------------------------------------------------+
|   Node_ID|                Name|         Module_type|    Inputs|   Outputs|
+--------------------------------------------------------------------------+
|         0|        brCst_block1|            Constant|         1|         1|
|         1|               cst_0|            Constant|         1|         1|
|         2|            branch_0|              Branch|         2|         2|
|         3|             start_0|               Entry|         1|         1|
|         4|            forkC_14|                Fork|         1|         3|
|         5|           branchC_9|              Branch|         2|         2|
|         6|             fork_15|                Fork|         1|         2|
|         7|            Buffer_8|              Buffer|         1|         1|
|         8|           Buffer_13|              Buffer|         1|         1|
|         9|               phi_1|                 Mux|         3|         1|
|        10|              load_4|            Operator|         2|         2|
|        11|        brCst_block2|            Constant|         1|         1|
|        12|               cst_1|            Constant|         1|         1|
|        13|              fork_0|                Fork|         1|         2|
|        14|            branch_1|              Branch|         2|         2|
|        15|            branch_2|              Branch|         2|         2|
|        16|            branch_3|              Branch|         2|         2|
|        17|             fork_10|                Fork|         1|         4|
|        18|              phiC_4|          CntrlMerge|         2|         2|
|        19|            forkC_16|                Fork|         1|         3|
|        20|          branchC_10|              Branch|         2|         2|
|        21|            Buffer_1|              Buffer|         1|         1|
|        22|            Buffer_9|                TEHB|         1|         1|
|        23|           Buffer_14|              Buffer|         1|         1|
|        24|               phi_6|                 Mux|         3|         1|
|        25|               phi_7|                 Mux|         3|         1|
|        26|              zext_8|            Operator|         1|         1|
|        27|              zext_9|            Operator|         1|         1|
|        28|    getelementptr_10|            Operator|         3|         1|
|        29|             load_11|            Operator|         2|         2|
|        30|             load_14|            Operator|         2|         2|
|        31|             load_17|            Operator|         2|         2|
|        32|              mul_18|            Operator|         2|         1|
|        33|              add_19|            Operator|         2|         1|
|        34|             store_0|            Operator|         2|         2|
|        35|             load_24|            Operator|         2|         2|
|        36|              mul_25|            Operator|         2|         1|
|        37|              add_26|            Operator|         2|         1|
|        38|               cst_2|            Constant|         1|         1|
|        39|              add_27|            Operator|         2|         1|
|        40|               cst_3|            Constant|         1|         1|
|        41|             icmp_28|            Operator|         2|         1|
|        42|               cst_6|            Constant|         1|         1|
|        43|              phi_n2|               Merge|         2|         1|
|        44|              fork_1|                Fork|         1|         5|
|        45|              fork_2|                Fork|         1|         2|
|        46|              fork_4|                Fork|         1|         2|
|        47|              fork_8|                Fork|         1|         3|
|        48|            branch_4|              Branch|         2|         2|
|        49|            branch_5|              Branch|         2|         2|
|        50|            branch_6|              Branch|         2|         2|
|        51|             fork_11|                Fork|         1|         4|
|        52|              phiC_5|          CntrlMerge|         2|         2|
|        53|            forkC_17|                Fork|         1|         2|
|        54|          branchC_11|              Branch|         2|         2|
|        55|            source_0|              Source|         0|         1|
|        56|            source_1|              Source|         0|         1|
|        57|            source_4|              Source|         0|         1|
|        58|             fork_21|                Fork|         1|         2|
|        59|            Buffer_2|               nFifo|         1|         1|
|        60|            Buffer_3|                TEHB|         1|         1|
|        61|            Buffer_4|              Buffer|         1|         1|
|        62|            Buffer_5|              Buffer|         1|         1|
|        63|            Buffer_7|              Buffer|         1|         1|
|        64|           Buffer_10|               tFifo|         1|         1|
|        65|           Buffer_15|              Buffer|         1|         1|
|        66|           Buffer_17|               tFifo|         1|         1|
|        67|             store_1|            Operator|         2|         2|
|        68|               cst_4|            Constant|         1|         1|
|        69|              add_32|            Operator|         2|         1|
|        70|               cst_5|            Constant|         1|         1|
|        71|             icmp_33|            Operator|         2|         1|
|        72|              phi_n0|               Merge|         1|         1|
|        73|              phi_n1|               Merge|         1|         1|
|        74|              fork_5|                Fork|         1|         2|
|        75|              fork_6|                Fork|         1|         2|
|        76|              fork_7|                Fork|         1|         2|
|        77|            branch_7|              Branch|         2|         2|
|        78|            branch_8|              Branch|         2|         2|
|        79|             fork_12|                Fork|         1|         3|
|        80|               cst_7|            Constant|         1|         1|
|        81|              phiC_6|               Merge|         1|         1|
|        82|            forkC_18|                Fork|         1|         2|
|        83|          branchC_12|              Branch|         2|         2|
|        84|            source_2|              Source|         0|         1|
|        85|            source_3|              Source|         0|         1|
|        86|            Buffer_6|               tFifo|         1|         1|
|        87|           Buffer_11|              Buffer|         1|         1|
|        88|           Buffer_12|               tFifo|         1|         1|
|        89|           Buffer_16|              Buffer|         1|         1|
|        90|               ret_0|            Operator|         1|         1|
|        91|              phi_n3|               Merge|         1|         1|
|        92|              phiC_7|               Merge|         1|         1|
|        93|               LSQ_s|                 LSQ|         4|         2|
|        94|                MC_q|                  MC|         4|         2|
|        95|                MC_A|                  MC|         4|         2|
|        96|                MC_r|                  MC|         4|         2|
|        97|                MC_p|                  MC|         4|         2|
|        98|               end_0|                Exit|         6|         1|
|        99|              sink_0|                Sink|         1|         0|
|       100|              sink_1|                Sink|         1|         0|
|       101|              sink_2|                Sink|         1|         0|
|       102|              sink_3|                Sink|         1|         0|
|       103|              sink_4|                Sink|         1|         0|
|       104|              sink_5|                Sink|         1|         0|
|       105|              sink_6|                Sink|         1|         0|
|       106|              sink_7|                Sink|         1|         0|
|       107|              sink_8|                Sink|         1|         0|
|       108|              sink_9|                Sink|         1|         0|
+--------------------------------------------------------------------------+
Generating ./reports/bicg_optimized.vhd
Generating LSQ 0 component...
lsq_generate ./reports/bicg_optimized_lsq0_configuration.json
[[35minfo[0m] [0.013] Elaborating design...
[[35minfo[0m] [6.620] Done elaborating.
Total FIRRTL Compile Time: 32740.0 ms

Done



Done 
Exit...
Goodbye!


examples/bicg
bicg
[INFO  CAnalyzer] Return identified: end of type int (return value).
[INFO  CAnalyzer] Parsing parameter in_int_t A[30][30]
array length 900
[INFO  CAnalyzer] Parameter identified: A of type in_int_t[900].
[INFO  CAnalyzer] Parsing parameter inout_int_t s[30]
array length 30
[INFO  CAnalyzer] Parameter identified: s of type inout_int_t[30].
[INFO  CAnalyzer] Parsing parameter inout_int_t q[30]
array length 30
[INFO  CAnalyzer] Parameter identified: q of type inout_int_t[30].
[INFO  CAnalyzer] Parsing parameter in_int_t p[30]
array length 30
[INFO  CAnalyzer] Parameter identified: p of type in_int_t[30].
[INFO  CAnalyzer] Parsing parameter in_int_t r[30]
array length 30
[INFO  CAnalyzer] Parameter identified: r of type in_int_t[30].
i0
[INFO  CAnalyzer] Actual type of "A" is "int" (32 bits).
i1
[INFO  CAnalyzer] Actual type of "s" is "int" (32 bits).
i2
[INFO  CAnalyzer] Actual type of "q" is "int" (32 bits).
i3
[INFO  CAnalyzer] Actual type of "p" is "int" (32 bits).
i4
[INFO  CAnalyzer] Actual type of "r" is "int" (32 bits).
[INFO  CVER] Compiling C files [gcc ../C_SRC/hls_verify_bicg.c -I../C_SRC -o ../C_SRC/hls_verify_bicg.out]
[INFO  CVER] Cleaning C output files [rm -rf ../C_OUT]
[INFO  CVER] Cleaning existing input files [rm -rf ../INPUT_VECTORS]
[INFO  CVER] Creating C output files directory [mkdir -p ../C_OUT]
[INFO  CVER] Creating input files directory [mkdir -p ../INPUT_VECTORS]
[INFO  CVER] Executing C test-bench [../C_SRC/hls_verify_bicg.out]
[INFO  CVER] C simulation finished. Outputs saved in directory ../C_OUT.
[INFO  VVER] Generating VHDL testbench for entity bicg
[INFO  VVER] Transaction number computed : 1
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_two_port_RAM.vhd ../VHDL_SRC/two_port_RAM.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_single_argument.vhd ../VHDL_SRC/single_argument.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/template_simpackage.vhd ../VHDL_SRC/simpackage.vhd]
[INFO  VVER] Copying supplementary files: [cp /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/hls_verifier/HlsVerifier/build/resources/modelsim.ini ./modelsim.ini]
[INFO  VVER] Cleaning VHDL output files [rm -rf ../VHDL_OUT]
[INFO  VVER] Creating VHDL output files directory [mkdir -p ../VHDL_OUT]
[INFO  VVER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 10.5b

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:55 on Apr 20,2023
# vlog -work work /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/LSQ_s.v 
# -- Compiling module STORE_QUEUE_LSQ_s
# -- Compiling module LOAD_QUEUE_LSQ_s
# -- Compiling module GROUP_ALLOCATOR_LSQ_s
# -- Compiling module LOAD_PORT_LSQ_s
# -- Compiling module STORE_DATA_PORT_LSQ_s
# -- Compiling module LSQ_s
# 
# Top level modules:
# 	LSQ_s
# End time: 04:46:56 on Apr 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of LSQ_s.v was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:56 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(9): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(13): VHDL Compiler exiting
# End time: 04:46:56 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:56 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 04:46:56 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:56 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 04:46:56 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:56 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 04:46:57 on Apr 20,2023, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:57 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 04:46:57 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:57 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# ** Error: (vcom-11) Could not find work.mul_4_stage.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/mul_wrapper.vhd(45): (vcom-1195) Cannot find expanded name "work.mul_4_stage".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/mul_wrapper.vhd(45): Unknown expanded name.
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/mul_wrapper.vhd(76): VHDL Compiler exiting
# End time: 04:46:57 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:57 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 04:46:57 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:57 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity Const
# -- Loading entity branch
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# -- Loading entity cntrlMerge
# -- Loading entity TEHB
# ** Error: (vcom-11) Could not find work.zext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2620): (vcom-1195) Cannot find expanded name "work.zext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2620): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.zext_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2632): (vcom-1195) Cannot find expanded name "work.zext_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2632): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.getelementptr_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2644): (vcom-1195) Cannot find expanded name "work.getelementptr_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2644): Unknown expanded name.
# -- Loading entity lsq_load_op
# -- Loading entity mul_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2731): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2731): Unknown expanded name.
# -- Loading entity lsq_store_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2797): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2797): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2824): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2824): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2851): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(2851): Unknown expanded name.
# -- Loading entity merge
# -- Loading entity source
# -- Loading entity nontranspFifo
# -- Loading entity transpFIFO
# -- Loading entity mc_store_op
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(3259): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(3259): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(3286): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(3286): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.ret_op.
# ** Error (suppressible): /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(3547): (vcom-1195) Cannot find expanded name "work.ret_op".
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(3547): Unknown expanded name.
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
# ** Error: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd(3845): VHDL Compiler exiting
# End time: 04:46:57 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 31, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:57 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 04:46:57 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:57 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 04:46:57 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:57 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 04:46:57 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:57 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
# End time: 04:46:57 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:57 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity bicg_tb
# -- Compiling architecture behav of bicg_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(128): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity bicg
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 04:46:58 on Apr 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Compile of hls_verify_bicg_tb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:58 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 04:46:58 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:58 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 04:46:58 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:58 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 04:46:58 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:46:58 on Apr 20,2023
# vcom -work work -2008 -explicit /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity Const
# -- Loading entity branch
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# -- Loading entity cntrlMerge
# -- Loading entity TEHB
# -- Loading entity zext_op
# -- Loading entity getelementptr_op
# -- Loading entity lsq_load_op
# -- Loading entity mul_op
# -- Loading entity add_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity merge
# -- Loading entity source
# -- Loading entity nontranspFifo
# -- Loading entity transpFIFO
# -- Loading entity mc_store_op
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
# End time: 04:46:58 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of bicg_optimized.vhd was successful.
# All compile dependencies have been resolved.vlog -work work -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/LSQ_s.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module STORE_QUEUE_LSQ_s
# -- Compiling module LOAD_QUEUE_LSQ_s
# -- Compiling module GROUP_ALLOCATOR_LSQ_s
# -- Compiling module LOAD_PORT_LSQ_s
# -- Compiling module STORE_DATA_PORT_LSQ_s
# -- Compiling module LSQ_s
# 
# Top level modules:
# 	LSQ_s
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/MemCont.vhd(840): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/single_argument.vhd(35): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity bicg_tb
# -- Compiling architecture behav of bicg_tb
# ** Warning: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd(128): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity bicg
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
ModelSim> # vcom -work work -2008 -explicit -stats=none /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/bicg_optimized.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity Const
# -- Loading entity branch
# -- Loading entity start_node
# -- Loading entity fork
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# -- Loading entity cntrlMerge
# -- Loading entity TEHB
# -- Loading entity zext_op
# -- Loading entity getelementptr_op
# -- Loading entity lsq_load_op
# -- Loading entity mul_op
# -- Loading entity add_op
# -- Loading entity lsq_store_op
# -- Loading entity icmp_ult_op
# -- Loading entity merge
# -- Loading entity source
# -- Loading entity nontranspFifo
# -- Loading entity transpFIFO
# -- Loading entity mc_store_op
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
ModelSim> # 13 compiles, 0 failed with no errors.
# vsim bicg_tb 
# Start time: 04:47:02 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.bicg_tb(behav)
# Loading ieee.math_real(body)
# Loading work.bicg(behavioral)
# Loading work.const(arch)
# Loading work.branch(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.branchsimple(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.mux(arch)
# Loading work.mc_load_op(arch)
# Loading work.cntrlmerge(arch)
# Loading work.merge_notehb(arch)
# Loading work.zext_op(arch)
# Loading work.getelementptr_op(arch)
# Loading work.lsq_load_op(arch)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.add_op(arch)
# Loading work.lsq_store_op(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.merge(arch)
# Loading work.source(arch)
# Loading work.nontranspfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.transpfifo(arch)
# Loading work.mc_store_op(arch)
# Loading work.ret_op(arch)
# Loading work.LSQ_s
# Loading work.STORE_QUEUE_LSQ_s
# Loading work.LOAD_QUEUE_LSQ_s
# Loading work.GROUP_ALLOCATOR_LSQ_s
# Loading work.LOAD_PORT_LSQ_s
# Loading work.STORE_DATA_PORT_LSQ_s
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.end_node(arch)
# Loading work.sink(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 31326 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/phiC_4/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/phiC_5/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/source_0/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/source_1/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/source_4/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/source_2/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/source_3/dataOutArray(0)(4 downto 0) has no driver.
# This port will contribute value (5'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/end_0/eReadyArray(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/end_0/eReadyArray(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/end_0/eReadyArray(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/end_0/eReadyArray(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/s_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/s_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/q_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/q_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/A_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/A_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/r_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/r_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/p_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bicg_tb/duv/p_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/icmp_33
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/icmp_28
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /bicg_tb/duv/phi_1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /bicg_tb/duv/icmp_33
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /bicg_tb/duv/icmp_28
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/icmp_33
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/icmp_28
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /bicg_tb/duv/phi_7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 6  Instance: /bicg_tb/duv/phi_6
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 8  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 8  Instance: /bicg_tb/duv/getelementptr_10
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 12  Instance: /bicg_tb/duv/getelementptr_10
# ** Note: simulation done!
#    Time: 5590 ns  Iteration: 1  Instance: /bicg_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 5590 ns  Iteration: 1  Process: /bicg_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd line 440
# Stopped at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/bicg/sim/VHDL_SRC/hls_verify_bicg_tb.vhd line 440
# End time: 04:48:17 on Apr 20,2023, Elapsed time: 0:01:15
# Errors: 0, Warnings: 81

--- Comparison Results ---

Comparison of [end] : Pass
output_end.dat
output_q.dat
output_s.dat
