// Seed: 3694874034
module module_0 (
    input  wand id_0,
    output wand id_1,
    output tri0 id_2,
    input  tri0 id_3,
    input  wire id_4
);
  assign id_1 = id_3;
  logic [-1 : -1] id_6;
  ;
  logic id_7;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1
    , id_23,
    input tri1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wor id_6,
    output supply1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output supply1 id_10,
    input uwire id_11,
    output supply0 id_12,
    output uwire id_13,
    output tri0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input supply1 id_17,
    input tri0 id_18,
    input tri1 id_19,
    output uwire id_20,
    output tri0 id_21
);
  assign id_21 = id_6;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_13,
      id_6,
      id_11
  );
endmodule
