{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679105246104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679105246148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 23:07:25 2023 " "Processing started: Fri Mar 17 23:07:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679105246148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105246148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sap_wr -c sap_wr " "Command: quartus_map --read_settings_files=on --write_settings_files=off sap_wr -c sap_wr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105246149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679105246926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679105246927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "celula_um_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file celula_um_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 celula_um_bit " "Found entity 1: celula_um_bit" {  } { { "celula_um_bit.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/celula_um_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS138.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS138.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS138 " "Found entity 1: ci_74LS138" {  } { { "ci_74LS138.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS138.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS153.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS153.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS153 " "Found entity 1: ci_74LS153" {  } { { "ci_74LS153.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS153.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS139.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS139.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS139 " "Found entity 1: ci_74LS139" {  } { { "ci_74LS139.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS139.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp_memoria_ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp_memoria_ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp_memoria_ram " "Found entity 1: cp_memoria_ram" {  } { { "cp_memoria_ram.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/cp_memoria_ram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74ls189.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74ls189.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74ls189 " "Found entity 1: ci_74ls189" {  } { { "ci_74ls189.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74ls189.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74ls04.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74ls04.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74ls04 " "Found entity 1: ci_74ls04" {  } { { "ci_74ls04.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74ls04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS157.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS157.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS157 " "Found entity 1: ci_74LS157" {  } { { "ci_74LS157.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS157.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp_program_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp_program_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp_program_counter " "Found entity 1: cp_program_counter" {  } { { "cp_program_counter.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/cp_program_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS161.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS161.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS161 " "Found entity 1: ci_74LS161" {  } { { "ci_74LS161.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS161.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp_b_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp_b_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp_b_register " "Found entity 1: cp_b_register" {  } { { "cp_b_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/cp_b_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS283_unidade_aritmetica.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS283_unidade_aritmetica.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS283_unidade_aritmetica " "Found entity 1: ci_74LS283_unidade_aritmetica" {  } { { "ci_74LS283_unidade_aritmetica.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS283_unidade_aritmetica.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS245_octal_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS245_octal_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS245_octal_bus " "Found entity 1: ci_74LS245_octal_bus" {  } { { "ci_74LS245_octal_bus.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS245_octal_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS173A.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS173A.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS173A " "Found entity 1: ci_74LS173A" {  } { { "ci_74LS173A.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS173A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp_acc_a_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp_acc_a_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp_acc_a_register " "Found entity 1: cp_acc_a_register" {  } { { "cp_acc_a_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/cp_acc_a_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp_instruction_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp_instruction_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp_instruction_register " "Found entity 1: cp_instruction_register" {  } { { "cp_instruction_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/cp_instruction_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "output_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/output_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105275158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105275158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "output_register " "Elaborating entity \"output_register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679105275356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ci_74LS173A ci_74LS173A:inst74ls " "Elaborating entity \"ci_74LS173A\" for hierarchy \"ci_74LS173A:inst74ls\"" {  } { { "output_register.bdf" "inst74ls" { Schematic "/home/wcs/Documents/sap_wr/output_register.bdf" { { 32 360 456 256 "inst74ls" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679105275370 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ci_74LS173A:inst74ls\|inst10 out_b7 " "Converted the fanout from the always-enabled tri-state buffer \"ci_74LS173A:inst74ls\|inst10\" to the node \"out_b7\" into a wire" {  } { { "ci_74LS173A.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS173A.bdf" { { 520 264 296 568 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1679105277053 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ci_74LS173A:inst74ls\|inst13 out_b6 " "Converted the fanout from the always-enabled tri-state buffer \"ci_74LS173A:inst74ls\|inst13\" to the node \"out_b6\" into a wire" {  } { { "ci_74LS173A.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS173A.bdf" { { 520 408 440 568 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1679105277053 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ci_74LS173A:inst74ls\|inst20 out_b5 " "Converted the fanout from the always-enabled tri-state buffer \"ci_74LS173A:inst74ls\|inst20\" to the node \"out_b5\" into a wire" {  } { { "ci_74LS173A.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS173A.bdf" { { 520 552 584 568 "inst20" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1679105277053 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ci_74LS173A:inst74ls\|inst27 out_b4 " "Converted the fanout from the always-enabled tri-state buffer \"ci_74LS173A:inst74ls\|inst27\" to the node \"out_b4\" into a wire" {  } { { "ci_74LS173A.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS173A.bdf" { { 520 696 728 568 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1679105277053 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ci_74LS173A:inst1\|inst10 out_b3 " "Converted the fanout from the always-enabled tri-state buffer \"ci_74LS173A:inst1\|inst10\" to the node \"out_b3\" into a wire" {  } { { "ci_74LS173A.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS173A.bdf" { { 520 264 296 568 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1679105277053 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ci_74LS173A:inst1\|inst13 out_b2 " "Converted the fanout from the always-enabled tri-state buffer \"ci_74LS173A:inst1\|inst13\" to the node \"out_b2\" into a wire" {  } { { "ci_74LS173A.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS173A.bdf" { { 520 408 440 568 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1679105277053 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ci_74LS173A:inst1\|inst20 out_b1 " "Converted the fanout from the always-enabled tri-state buffer \"ci_74LS173A:inst1\|inst20\" to the node \"out_b1\" into a wire" {  } { { "ci_74LS173A.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS173A.bdf" { { 520 552 584 568 "inst20" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1679105277053 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ci_74LS173A:inst1\|inst27 out_b0 " "Converted the fanout from the always-enabled tri-state buffer \"ci_74LS173A:inst1\|inst27\" to the node \"out_b0\" into a wire" {  } { { "ci_74LS173A.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS173A.bdf" { { 520 696 728 568 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1679105277053 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1679105277053 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679105277372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679105279121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679105279121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679105279215 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679105279215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679105279215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679105279215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679105279235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 23:07:59 2023 " "Processing ended: Fri Mar 17 23:07:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679105279235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679105279235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679105279235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105279235 ""}
