// Seed: 74012446
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  initial
    if (id_2) begin : LABEL_0
      assume (id_3);
    end
  assign module_1.id_6 = 0;
  wire id_4;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    output wire  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  wand  id_6,
    input  tri0  id_7,
    output tri0  id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
