// Seed: 1957691216
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wor id_8,
    output tri1 id_9,
    input supply0 id_10
);
  always force id_9 = 1;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri id_3,
    output logic id_4
    , id_14,
    input supply1 id_5,
    output wire id_6,
    input wire id_7,
    input uwire id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11,
    output uwire id_12
);
  initial if (1'b0) id_4 <= 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_5,
      id_12,
      id_5,
      id_9,
      id_11,
      id_12,
      id_11,
      id_3,
      id_5
  );
  assign modCall_1.type_6 = 0;
endmodule
