[hls]

clock=3.33
clock_uncertainty=0.90
flow_target=vivado
syn.file=dut.cpp
syn.file_cflags=dut.cpp,-I${XF_PROJ_ROOT}/L1/include/xf_fintech -I${XF_PROJ_ROOT}/L1/include/
syn.top=dut
tb.file=tb.cpp
tb.file_cflags=tb.cpp,-I${XF_PROJ_ROOT}/L1/include/xf_fintech -I${XF_PROJ_ROOT}/L1/include/





vivado.flow=${VIVADO_FLOW}
vivado.rtl=verilog


