Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  8 20:37:55 2020
| Host         : PC-21 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[12]/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[17]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 247 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.248        0.000                      0                  496        0.074        0.000                      0                  496        4.500        0.000                       0                   280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.248        0.000                      0                  496        0.074        0.000                      0                  496        4.500        0.000                       0                   280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 2.553ns (44.329%)  route 3.206ns (55.671%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.553     5.074    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.531     7.061    mouse_inst/MC1/x_overflow
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  mouse_inst/MC1/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.185    mouse_inst/MC1/x_pos[7]_i_5_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.735    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 f  mouse_inst/MC1/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.865     8.934    mouse_inst/MC1/plusOp6[9]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.237 r  mouse_inst/MC1/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.237    mouse_inst/MC1/gtOp_carry_i_4_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.694 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.810    10.505    mouse_inst/MC1/gtOp
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.329    10.834 r  mouse_inst/MC1/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.834    mouse_inst/MC1/x_pos[0]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  mouse_inst/MC1/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.437    14.778    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  mouse_inst/MC1/x_pos_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.079    15.082    mouse_inst/MC1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 2.553ns (45.560%)  route 3.051ns (54.440%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.553     5.074    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.531     7.061    mouse_inst/MC1/x_overflow
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  mouse_inst/MC1/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.185    mouse_inst/MC1/x_pos[7]_i_5_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.735    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 f  mouse_inst/MC1/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.865     8.934    mouse_inst/MC1/plusOp6[9]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.237 r  mouse_inst/MC1/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.237    mouse_inst/MC1/gtOp_carry_i_4_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.694 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.655    10.349    mouse_inst/MC1/gtOp
    SLICE_X40Y31         LUT5 (Prop_lut5_I3_O)        0.329    10.678 r  mouse_inst/MC1/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.678    mouse_inst/MC1/x_pos[2]_i_1_n_0
    SLICE_X40Y31         FDRE                                         r  mouse_inst/MC1/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.437    14.778    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  mouse_inst/MC1/x_pos_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)        0.029    15.032    mouse_inst/MC1/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 2.553ns (45.322%)  route 3.080ns (54.678%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.553     5.074    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.531     7.061    mouse_inst/MC1/x_overflow
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  mouse_inst/MC1/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.185    mouse_inst/MC1/x_pos[7]_i_5_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.735    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 f  mouse_inst/MC1/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.865     8.934    mouse_inst/MC1/plusOp6[9]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.237 r  mouse_inst/MC1/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.237    mouse_inst/MC1/gtOp_carry_i_4_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.694 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.684    10.378    mouse_inst/MC1/gtOp
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.329    10.707 r  mouse_inst/MC1/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.707    mouse_inst/MC1/x_pos[1]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  mouse_inst/MC1/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.437    14.778    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  mouse_inst/MC1/x_pos_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.077    15.080    mouse_inst/MC1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 2.553ns (45.347%)  route 3.077ns (54.653%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.553     5.074    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.531     7.061    mouse_inst/MC1/x_overflow
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  mouse_inst/MC1/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.185    mouse_inst/MC1/x_pos[7]_i_5_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.735    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 f  mouse_inst/MC1/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.865     8.934    mouse_inst/MC1/plusOp6[9]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.237 r  mouse_inst/MC1/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.237    mouse_inst/MC1/gtOp_carry_i_4_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.694 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.681    10.375    mouse_inst/MC1/gtOp
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.329    10.704 r  mouse_inst/MC1/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.704    mouse_inst/MC1/x_pos[3]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  mouse_inst/MC1/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.437    14.778    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  mouse_inst/MC1/x_pos_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.081    15.084    mouse_inst/MC1/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 2.553ns (46.554%)  route 2.931ns (53.446%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.553     5.074    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.531     7.061    mouse_inst/MC1/x_overflow
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  mouse_inst/MC1/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.185    mouse_inst/MC1/x_pos[7]_i_5_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.735    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 f  mouse_inst/MC1/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.865     8.934    mouse_inst/MC1/plusOp6[9]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.237 r  mouse_inst/MC1/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.237    mouse_inst/MC1/gtOp_carry_i_4_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.694 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.535    10.229    mouse_inst/MC1/gtOp
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.329    10.558 r  mouse_inst/MC1/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.558    mouse_inst/MC1/x_pos[4]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  mouse_inst/MC1/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.439    14.780    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  mouse_inst/MC1/x_pos_reg[4]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.077    15.082    mouse_inst/MC1/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 2.553ns (46.979%)  route 2.881ns (53.021%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.553     5.074    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.531     7.061    mouse_inst/MC1/x_overflow
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  mouse_inst/MC1/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.185    mouse_inst/MC1/x_pos[7]_i_5_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.735    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 f  mouse_inst/MC1/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.865     8.934    mouse_inst/MC1/plusOp6[9]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.237 r  mouse_inst/MC1/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.237    mouse_inst/MC1/gtOp_carry_i_4_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.694 f  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.486    10.180    mouse_inst/MC1/gtOp
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.329    10.509 r  mouse_inst/MC1/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.509    mouse_inst/MC1/x_pos[11]_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  mouse_inst/MC1/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.439    14.780    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  mouse_inst/MC1/x_pos_reg[11]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)        0.029    15.034    mouse_inst/MC1/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 2.553ns (46.580%)  route 2.928ns (53.420%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.553     5.074    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.531     7.061    mouse_inst/MC1/x_overflow
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  mouse_inst/MC1/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.185    mouse_inst/MC1/x_pos[7]_i_5_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.735    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 f  mouse_inst/MC1/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.865     8.934    mouse_inst/MC1/plusOp6[9]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.237 r  mouse_inst/MC1/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.237    mouse_inst/MC1/gtOp_carry_i_4_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.694 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.532    10.226    mouse_inst/MC1/gtOp
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.329    10.555 r  mouse_inst/MC1/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.555    mouse_inst/MC1/x_pos[5]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  mouse_inst/MC1/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.439    14.780    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  mouse_inst/MC1/x_pos_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.081    15.086    mouse_inst/MC1/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 2.553ns (46.995%)  route 2.879ns (53.005%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.553     5.074    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.531     7.061    mouse_inst/MC1/x_overflow
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  mouse_inst/MC1/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.185    mouse_inst/MC1/x_pos[7]_i_5_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.735    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 f  mouse_inst/MC1/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.865     8.934    mouse_inst/MC1/plusOp6[9]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.237 r  mouse_inst/MC1/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.237    mouse_inst/MC1/gtOp_carry_i_4_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.694 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.484    10.178    mouse_inst/MC1/gtOp
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.329    10.507 r  mouse_inst/MC1/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.507    mouse_inst/MC1/x_pos[7]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  mouse_inst/MC1/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.439    14.780    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  mouse_inst/MC1/x_pos_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.079    15.084    mouse_inst/MC1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 2.553ns (47.030%)  route 2.875ns (52.970%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.553     5.074    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.531     7.061    mouse_inst/MC1/x_overflow
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  mouse_inst/MC1/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.185    mouse_inst/MC1/x_pos[7]_i_5_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.735    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 f  mouse_inst/MC1/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.865     8.934    mouse_inst/MC1/plusOp6[9]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.303     9.237 r  mouse_inst/MC1/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     9.237    mouse_inst/MC1/gtOp_carry_i_4_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.694 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.480    10.174    mouse_inst/MC1/gtOp
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.329    10.503 r  mouse_inst/MC1/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.503    mouse_inst/MC1/x_pos[6]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  mouse_inst/MC1/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.439    14.780    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  mouse_inst/MC1/x_pos_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.079    15.084    mouse_inst/MC1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/periodic_check_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 1.517ns (28.234%)  route 3.856ns (71.766%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.556     5.077    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X46Y31         FDRE                                         r  mouse_inst/MC1/periodic_check_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.478     5.555 f  mouse_inst/MC1/periodic_check_cnt_reg[1]/Q
                         net (fo=2, routed)           0.966     6.521    mouse_inst/MC1/periodic_check_cnt[1]
    SLICE_X45Y34         LUT4 (Prop_lut4_I0_O)        0.295     6.816 r  mouse_inst/MC1/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.290     7.106    mouse_inst/MC1/FSM_onehot_state[34]_i_6_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.230 r  mouse_inst/MC1/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.473     7.703    mouse_inst/MC1/FSM_onehot_state[34]_i_3_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.827 r  mouse_inst/MC1/FSM_onehot_state[34]_i_2/O
                         net (fo=32, routed)          0.765     8.593    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[31]_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_8/O
                         net (fo=1, routed)           0.263     8.980    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_8_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.104 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_5/O
                         net (fo=1, routed)           0.418     9.522    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_5_n_0
    SLICE_X46Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.646 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.680    10.326    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_3_n_0
    SLICE_X46Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.450 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.450    mouse_inst/MC1/Inst_Ps2Interface_n_24
    SLICE_X46Y27         FDRE                                         r  mouse_inst/MC1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.434    14.775    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  mouse_inst/MC1/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.077    15.091    mouse_inst/MC1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  4.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.246ns (53.877%)  route 0.211ns (46.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.550     1.433    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.211     1.792    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[8]
    SLICE_X38Y23         LUT6 (Prop_lut6_I3_O)        0.098     1.890 r  mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.890    mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_h_inv_i_1_n_0
    SLICE_X38Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.817     1.944    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.121     1.816    mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.918%)  route 0.292ns (61.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.551     1.434    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=15, routed)          0.292     1.867    mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s
    SLICE_X37Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.912 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.912    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[6]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.817     1.944    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.092     1.787    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.243ns (47.595%)  route 0.268ns (52.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.550     1.433    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.268     1.849    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[8]
    SLICE_X37Y23         LUT4 (Prop_lut4_I0_O)        0.095     1.944 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000     1.944    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[9]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.817     1.944    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.107     1.802    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/err_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.184ns (31.949%)  route 0.392ns (68.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.551     1.434    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=15, routed)          0.392     1.967    mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s
    SLICE_X38Y23         LUT4 (Prop_lut4_I3_O)        0.043     2.010 r  mouse_inst/MC1/Inst_Ps2Interface/err_i_1/O
                         net (fo=1, routed)           0.000     2.010    mouse_inst/MC1/Inst_Ps2Interface/err_i_1_n_0
    SLICE_X38Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.817     1.944    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/err_reg/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.131     1.826    mouse_inst/MC1/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.116%)  route 0.151ns (44.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.551     1.434    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  mouse_inst/MC1/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mouse_inst/MC1/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.151     1.727    mouse_inst/MC1/FSM_onehot_state_reg_n_0_[10]
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.045     1.772 r  mouse_inst/MC1/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.772    mouse_inst/MC1/tx_data[2]_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  mouse_inst/MC1/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.817     1.944    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  mouse_inst/MC1/tx_data_reg[2]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.120     1.586    mouse_inst/MC1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/FSM_onehot_state_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.554     1.437    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  mouse_inst/MC1/FSM_onehot_state_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  mouse_inst/MC1/FSM_onehot_state_reg[29]/Q
                         net (fo=6, routed)           0.110     1.688    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[29]_1
    SLICE_X45Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.733 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     1.733    mouse_inst/MC1/Inst_Ps2Interface_n_32
    SLICE_X45Y27         FDRE                                         r  mouse_inst/MC1/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.821     1.948    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  mouse_inst/MC1/FSM_onehot_state_reg[34]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X45Y27         FDRE (Hold_fdre_C_D)         0.092     1.542    mouse_inst/MC1/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.293%)  route 0.113ns (37.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.550     1.433    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  mouse_inst/MC1/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  mouse_inst/MC1/tx_data_reg[5]/Q
                         net (fo=2, routed)           0.113     1.687    mouse_inst/MC1/Inst_Ps2Interface/Q[5]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.732 r  mouse_inst/MC1/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.732    mouse_inst/MC1/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X40Y25         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.817     1.944    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism             -0.498     1.446    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.091     1.537    mouse_inst/MC1/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.356%)  route 0.389ns (67.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.551     1.434    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=15, routed)          0.389     1.964    mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s
    SLICE_X38Y24         LUT6 (Prop_lut6_I0_O)        0.045     2.009 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.009    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X38Y24         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.816     1.943    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.120     1.814    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.185%)  route 0.392ns (67.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.551     1.434    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=15, routed)          0.392     1.967    mouse_inst/MC1/Inst_Ps2Interface/ps2_clk_s
    SLICE_X38Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.012 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.012    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_1_n_0
    SLICE_X38Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.817     1.944    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.120     1.815    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/y_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/y_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.778%)  route 0.166ns (47.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.554     1.437    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mouse_inst/MC1/y_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  mouse_inst/MC1/y_sign_reg/Q
                         net (fo=11, routed)          0.166     1.745    mouse_inst/MC1/y_sign
    SLICE_X42Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  mouse_inst/MC1/y_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     1.790    mouse_inst/MC1/y_pos[7]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  mouse_inst/MC1/y_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.820     1.947    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  mouse_inst/MC1/y_pos_reg[7]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.121     1.590    mouse_inst/MC1/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y25   mouse_inst/MC1/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y25   mouse_inst/MC1/FSM_onehot_state_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y26   mouse_inst/MC1/FSM_onehot_state_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y25   mouse_inst/MC1/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   mouse_inst/MC1/FSM_onehot_state_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y25   mouse_inst/MC1/FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y25   mouse_inst/MC1/FSM_onehot_state_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   mouse_inst/MC1/FSM_onehot_state_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y27   mouse_inst/MC1/FSM_onehot_state_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   mouse_inst/MC1/FSM_onehot_state_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   mouse_inst/MC1/FSM_onehot_state_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   mouse_inst/MC1/Inst_Ps2Interface/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   mouse_inst/MC1/Inst_Ps2Interface/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   mouse_inst/MC1/Inst_Ps2Interface/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   mouse_inst/MC1/Inst_Ps2Interface/clk_count_reg[1]/C



