AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE     1


MACRO ASSEMBLER AX51 V3.07c
OBJECT MODULE PLACED IN .\busreq.obj
ASSEMBLER INVOKED BY: E:\Keil_4_9.06\C51\BIN\AX51.EXE ..\src\swdma\busreq.asm MOD_CONT INCDIR(..\SRC\cpu\;..\SRC\etherne
                      t\;..\SRC\swdma\;..\SRC\mstimer\;..\SRC\uart\;..\SRC\uip\;..\SRC\main\;..\SRC\tcpip\;..\SRC\hsur\;
                      ..\SRC\gs2e\;..\SRC\debug\;..\SRC\dhcp\;..\SRC\dns\;..\SRC\adapter\;..\SRC\pppoe\) SET(LARGE) DEBU
                      G PRINT(.\busreq.lst) OBJECT(.\busreq.obj) EP

LOC    OBJ             LINE     SOURCE

                          1     
                          2     
                          3     
                          4     
                          5     
                          6     
                          7     
                          8     
                          9     
                         10     
                         11     
                         12     
                         13     
                         14     
                         15     
                         16     
                         17     
                         18     
                         19     
                         20     
                         21     
                         22     
                         23     
                         24     
                         25     
                         26     $nomod51 
                         27     
                         28     ;#include <REG80390.H>
                    +1   29     
                    +1   30     
                    +1   31     
                    +1   32     
                    +1   33     
                    +1   34     
                    +1   35     
                    +1   36     
                    +1   37     
                    +1   38     
                    +1   39     
                    +1   40     
                    +1   41     
                    +1   42     
                    +1   43     
                    +1   44     
  0080              +1   45     sfr     P0                      = 0x80;// Port 0
  0081              +1   46     sfr     SP                      = 0x81;// Stack Pointer
  0082              +1   47     sfr     DPL0            = 0x82;// Data Pointer 0 Low Byte
  0083              +1   48     sfr     DPH0            = 0x83;// Data Pointer 0 High Byte
  0082              +1   49     sfr     DPL                     = 0x82;// Data Pointer 0 Low Byte
  0083              +1   50     sfr     DPH                     = 0x83;// Data Pointer 0 High Byte
  0084              +1   51     sfr     DPL1            = 0x84;// Data Pointer 1 Low Byte
  0085              +1   52     sfr     DPH1            = 0x85;// Data Pointer 1 High Byte
  0086              +1   53     sfr     DPS                     = 0x86;// Data Pointers Select Register
  0087              +1   54     sfr     PCON            = 0x87;// Power Configuration Register
  0088              +1   55     sfr TCON                = 0x88;// Timer 0,1 Configuration Register
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE     2

  0089              +1   56     sfr TMOD                = 0x89;// Timer 0,1 Control Mode Register
  008A              +1   57     sfr TL0                 = 0x8A;// Timer 0 Low Byte Counter
  008B              +1   58     sfr TL1                 = 0x8B;// Timer 1 Low Byte Counter
  008C              +1   59     sfr TH0                 = 0x8C;// Timer 0 High Byte Counter
  008D              +1   60     sfr TH1                 = 0x8D;// Timer 1 High Byte Counter
  008E              +1   61     sfr CKCON               = 0x8E;// Clock Control Register
  008F              +1   62     sfr CSREPR              = 0x8F;// Software Reset and External Program RAM Select Registe
                               r
                    +1   63     
  0090              +1   64     sfr P1                  = 0x90;// Port 1
  0091              +1   65     sfr EIF                 = 0x91;// Extended Interrupt Flag Register
  0092              +1   66     sfr WTST                = 0x92;// Program Wait States Register
  0093              +1   67     sfr DPX0                = 0x93;// Data Pointer Extended Register 0
  0093              +1   68     sfr DPX                 = 0x93;// Data Pointer Extended Register 0
  0094              +1   69     sfr     SDSTSR          = 0x94;// Software Timer and Software DMA complete interrupt sta
                               tus
  0095              +1   70     sfr DPX1                = 0x95;// Data Pointer Extended Register 1
  0096              +1   71     sfr I2CCIR              = 0x96;// I2C Command Index Register
  0097              +1   72     sfr I2CDR               = 0x97;// I2C Data Register
  0098              +1   73     sfr SCON0               = 0x98;// UART 0 Configuration Register
  0099              +1   74     sfr SBUF0               = 0x99;// UART 0 Buffer Register
  009A              +1   75     sfr DBAR                = 0x9A;// DMA Bus Arbitration Register
  009B              +1   76     sfr DCIR                = 0x9B;// DMA Command Index Register
  009C              +1   77     sfr DDR                 = 0x9C;// DMA Data Register
  009D              +1   78     sfr ACON                = 0x9D;// Address Control Register
  009E              +1   79     sfr PISSR1              = 0x9E;// Peripheral Interrupt Status Summary Register 1
  009F              +1   80     sfr PISSR2              = 0x9F;// Peripheral Interrupt Status Summary Register 2
                    +1   81     
  00A0              +1   82     sfr P2                  = 0xA0;// Port 2
                    +1   83     
  00A1              +1   84     sfr LMSR                = 0xA1;// Local Bus Mode Setup Register
  00A2              +1   85     sfr LCR                 = 0xA2;// Local Bus Command Register
  00A3              +1   86     sfr LSR                 = 0xA3;// Local Bus Status Register
  00A4              +1   87     sfr LDALR               = 0xA4;// Local Bus Device Address Low Register
  00A5              +1   88     sfr LDAHR               = 0xA5;// Local Bus Device Address High Register
  00A6              +1   89     sfr LDCSR               = 0xA6;// Local Bus Device Chip Select Register
                    +1   90     
  00A1              +1   91     sfr LSAIER              = 0xA1;// Local Bus Slave mode Action and Interrupt Enable Regis
                               ter
  00A2              +1   92     sfr LSCR                = 0xA2;// Local Bus Slave mode Command Register
  00A3              +1   93     sfr LSSR                = 0xA3;// Local Bus Slave mode Status Register
  00A4              +1   94     sfr XMWLR               = 0xA4;// External Master Write-read Low Register
  00A5              +1   95     sfr XMWHR               = 0xA5;// External Master Write-read High Register
  00A6              +1   96     sfr XMRLR               = 0xA6;// External Master Read-only Low Register
  00A7              +1   97     sfr XMRHR               = 0xA7;// External Master Read-only High Register
                    +1   98     
  00A8              +1   99     sfr IE                  = 0xA8;// Interrupt Enable register
  00A9              +1  100     sfr LDLR                = 0xA9;// Local Bus Data Low Register
  00AA              +1  101     sfr LDHR                = 0xAA;// Local Bus Data High Register
  00AB              +1  102     sfr DMALR               = 0xAB;// Local Bus DMA Address Low Register
  00AC              +1  103     sfr DMAMR               = 0xAC;// Local Bus DMA Address Medium Register
  00AD              +1  104     sfr DMAHR               = 0xAD;// Local Bus DMA Address High Register
  00AE              +1  105     sfr TCIR                = 0xAE;// TOE Command Index Register
  00AF              +1  106     sfr     TDR                     = 0xAF;// TOE Data Register
                    +1  107     
  00B0              +1  108     sfr P3                  = 0xB0;// Port 3
  00B1              +1  109     sfr CCAPL0      = 0xB1;// PCA Module 0 Compare/Capture Low Byte Register
  00B2              +1  110     sfr CCAPL1      = 0xB2;// PCA Module 1 Compare/Capture Low Byte Register
  00B3              +1  111     sfr CCAPL2      = 0xB3;// PCA Module 2 Compare/Capture Low Byte Register
  00B4              +1  112     sfr CCAPL3      = 0xB4;// PCA Module 3 Compare/Capture Low Byte Register
  00B5              +1  113     sfr CCAPL4      = 0xB5;// PCA Module 4 Compare/Capture Low Byte Register
  00B6              +1  114     sfr MCIR                = 0xB6;// MAC Command Index Register
  00B7              +1  115     sfr MDR                 = 0xB7;// MAC Data Register
  00B8              +1  116     sfr IP                  = 0xB8;// Interrupt Priority Register
  00B9              +1  117     sfr CCAPH0      = 0xB9;// PCA Module 0 Compare/Capture High Byte Register
  00BA              +1  118     sfr CCAPH1      = 0xBA;// PCA Module 1 Compare/Capture High Byte Register
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE     3

  00BB              +1  119     sfr CCAPH2      = 0xBB;// PCA Module 2 Compare/Capture High Byte Register
  00BC              +1  120     sfr CCAPH3      = 0xBC;// PCA Module 3 Compare/Capture High Byte Register
  00BD              +1  121     sfr CCAPH4      = 0xBD;// PCA Module 4 Compare/Capture High Byte Register
  00BE              +1  122     sfr EPCR                = 0xBE;// Ethernet PHY Command Index Register
  00BF              +1  123     sfr EPDR                = 0xBF;// Ethernet PHY Data Register
                    +1  124     
  00C0              +1  125     sfr SCON1               = 0xC0;// UART 1 Configuration Register
  00C1              +1  126     sfr SBUF1               = 0xC1;// UART 1 Buffer Register
  00C2              +1  127     sfr CMOD                = 0xC2;// PCA Timer/Counter Mode Register
  00C3              +1  128     sfr CCON                = 0xC3;// PCA Timer/Counter Control Register
  00C4              +1  129     sfr CL                  = 0xC4;// PCA Timer/Counter Low
  00C5              +1  130     sfr CH                  = 0xC5;// PCA Timer/Counter High
  00C8              +1  131     sfr T2CON               = 0xC8;// Timer 2 Configuration Register
  00C9              +1  132     sfr T2IF                = 0xC9;// Timer 2 Interrupt Flags
  00CA              +1  133     sfr RLDL                = 0xCA;// Timer 2 Reload Low Byte
  00CB              +1  134     sfr RLDH                = 0xCB;// Timer 2 Reload High Byte
  00CC              +1  135     sfr TL2                 = 0xCC;// Timer 2 Low Byte Counter
  00CD              +1  136     sfr TH2                 = 0xCD;// Timer 2 High Byte Counter
  00CE              +1  137     sfr SPICIR              = 0xCE;// SPI Command Index Register
  00CF              +1  138     sfr SPIDR               = 0xCF;// SPI Data Register
                    +1  139     
  00D0              +1  140     sfr PSW                 = 0xD0;// Program Status Word
  00D1              +1  141     sfr CCAPM0              = 0xD1;// PCA Compare/Capture Module Mode Register 0
  00D2              +1  142     sfr CCAPM1              = 0xD2;// PCA Compare/Capture Module Mode Register 1
  00D3              +1  143     sfr CCAPM2              = 0xD3;// PCA Compare/Capture Module Mode Register 2
  00D4              +1  144     sfr CCAPM3              = 0xD4;// PCA Compare/Capture Module Mode Register 3
  00D5              +1  145     sfr CCAPM4              = 0xD5;// PCA Compare/Capture Module Mode Register 4
  00D6              +1  146     sfr OWCIR               = 0xD6;// OneWire Command Index Register
  00D7              +1  147     sfr OWDR                = 0xD7;// OneWire Data Register
  00D8              +1  148     sfr WDCON               = 0xD8;// Watchdog Configuration
  00DE              +1  149     sfr CANCIR              = 0xDE;// CAN Bus Command Index Register
  00DF              +1  150     sfr CANDR               = 0xDF;// CAN Bus Data Register
                    +1  151     
  00E0              +1  152     sfr ACC                 = 0xE0;// Accumulator
                    +1  153     
                    +1  154     
  00E1              +1  155     sfr     UR2_DLL         = 0xE1;// High Speed UART2 Divisor Latch Low Register
  00E1              +1  156     sfr     UR2_THR         = 0xE1;// High Speed UART2 Transmit Holding Register for Writing
  00E1              +1  157     sfr     UR2_RBR         = 0xE1;// High Speed UART2 Receive Buffer Register for Reading
  00E2              +1  158     sfr     UR2_DLH         = 0xE2;// High Speed UART2 Divisor Latch High Register
  00E2              +1  159     sfr     UR2_IER         = 0xE2;// High Speed UART2 Interrupt Enable Register
  00E3              +1  160     sfr     UR2_FCR         = 0xE3;// High Speed UART2 FIFO Control Register for Writing
  00E3              +1  161     sfr     UR2_IIR         = 0xE3;// High Speed UART2 Interrupt Identification Register for
                                Reading
  00E4              +1  162     sfr     UR2_LCR         = 0xE4;// High Speed UART2 Line Control Register
  00E5              +1  163     sfr     UR2_MCR         = 0xE5;// High Speed UART2 Modem Control Register
  00E6              +1  164     sfr     UR2_LSR         = 0xE6;// High Speed UART2 Line Status Register
  00E7              +1  165     sfr     UR2_MSR         = 0xE7;// High Speed UART2 Modem Status Register
                    +1  166     
  00E8              +1  167     sfr EIE                 = 0xE8;// External Interrupt Enable
  00E9              +1  168     sfr STATUS              = 0xE9;// Status Register
  00EA              +1  169     sfr MXAX                = 0xEA;// MOVX @Ri Extended Register
  00EB              +1  170     sfr TA                  = 0xEB;// Timed Access Protection
                    +1  171     
  00F0              +1  172     sfr B                   = 0xF0;// B Working Register
  00F8              +1  173     sfr EIP                 = 0xF8;// Extended Interrupt Priority Register
  00F9              +1  174     sfr MD0                 = 0xF9;// MDU Data 0
  00FA              +1  175     sfr MD1                 = 0xFA;// MDU Data 1
  00FB              +1  176     sfr MD2                 = 0xFB;// MDU Data 2
  00FC              +1  177     sfr MD3                 = 0xFC;// MDU Data 3
  00FD              +1  178     sfr MD4                 = 0xFD;// MDU Data 4
  00FE              +1  179     sfr MD5                 = 0xFE;// MDU Data 5
  00FF              +1  180     sfr ARCON               = 0xFF;// MDU Control Register
                    +1  181     
                    +1  182     
                    +1  183     
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE     4

                    +1  184     
                    +1  185     
0080.0              +1  186     sbit P0_0               = 0x80;
0080.1              +1  187     sbit P0_1               = 0x81;
0080.2              +1  188     sbit P0_2               = 0x82;
0080.3              +1  189     sbit P0_3               = 0x83;
0080.4              +1  190     sbit P0_4               = 0x84;
0080.5              +1  191     sbit P0_5               = 0x85;
0080.6              +1  192     sbit P0_6               = 0x86;
0080.7              +1  193     sbit P0_7               = 0x87;
                    +1  194     
                    +1  195     
                    +1  196     
                    +1  197     
                    +1  198     
                    +1  199     
                    +1  200     
                    +1  201     
                    +1  202     
                    +1  203     
                    +1  204     
                    +1  205     
                    +1  206     
                    +1  207     
                    +1  208     
                    +1  209     
                    +1  210     
                    +1  211     
                    +1  212     
                    +1  213     
                    +1  214     
                    +1  215     
0088.0              +1  216     sbit    IT0             = 0x88;
0088.1              +1  217     sbit    IE0             = 0x89;
0088.2              +1  218     sbit    IT1             = 0x8A;
0088.3              +1  219     sbit    IE1             = 0x8B;
0088.4              +1  220     sbit    TR0             = 0x8C;
0088.5              +1  221     sbit    TF0             = 0x8D;
0088.6              +1  222     sbit    TR1             = 0x8E;
0088.7              +1  223     sbit    TF1             = 0x8F;
                    +1  224     
                    +1  225     
                    +1  226     
                    +1  227     
                    +1  228     
                    +1  229     
                    +1  230     
                    +1  231     
                    +1  232     
                    +1  233     
                    +1  234     
                    +1  235     
                    +1  236     
                    +1  237     
                    +1  238     
                    +1  239     
                    +1  240     
                    +1  241     
                    +1  242     
                    +1  243     
                    +1  244     
                    +1  245     
                    +1  246     
                    +1  247     
                    +1  248     
                    +1  249     
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE     5

                    +1  250     
                    +1  251     
                    +1  252     
                    +1  253     
                    +1  254     
                    +1  255     
                    +1  256     
                    +1  257     
                    +1  258     
                    +1  259     
                    +1  260     
                    +1  261     
                    +1  262     
                    +1  263     
                    +1  264     
                    +1  265     
                    +1  266     
                    +1  267     
0090.0              +1  268     sbit P1_0               = 0x90;
0090.1              +1  269     sbit P1_1               = 0x91;
0090.2              +1  270     sbit P1_2               = 0x92;
0090.3              +1  271     sbit P1_3               = 0x93;
0090.4              +1  272     sbit P1_4               = 0x94;
0090.5              +1  273     sbit P1_5               = 0x95;
0090.6              +1  274     sbit P1_6               = 0x96;
0090.7              +1  275     sbit P1_7               = 0x97;
                    +1  276     
                    +1  277     
                    +1  278     
                    +1  279     
                    +1  280     
                    +1  281     
                    +1  282     
                    +1  283     
                    +1  284     
                    +1  285     
                    +1  286     
                    +1  287     
                    +1  288     
0098.0              +1  289     sbit RI0                        = 0x98;
0098.1              +1  290     sbit TI0                        = 0x99;
0098.2              +1  291     sbit RB08                       = 0x9A;
0098.3              +1  292     sbit TB08                       = 0x9B;
0098.4              +1  293     sbit REN0                       = 0x9C;
0098.5              +1  294     sbit SM02                       = 0x9D;
0098.6              +1  295     sbit SM01                       = 0x9E;
0098.7              +1  296     sbit SM00                       = 0x9F;
                    +1  297     
                    +1  298     
                    +1  299     
                    +1  300     
                    +1  301     
                    +1  302     
                    +1  303     
                    +1  304     
                    +1  305     
                    +1  306     
                    +1  307     
                    +1  308     
                    +1  309     
                    +1  310     
                    +1  311     
                    +1  312     
                    +1  313     
                    +1  314     
                    +1  315     
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE     6

                    +1  316     
                    +1  317     
                    +1  318     
                    +1  319     
                    +1  320     
                    +1  321     
                    +1  322     
                    +1  323     
                    +1  324     
                    +1  325     
                    +1  326     
                    +1  327     
                    +1  328     
                    +1  329     
00A0.0              +1  330     sbit P2_0               = 0xA0;
00A0.1              +1  331     sbit P2_1               = 0xA1;
00A0.2              +1  332     sbit P2_2               = 0xA2;
00A0.3              +1  333     sbit P2_3               = 0xA3;
00A0.4              +1  334     sbit P2_4               = 0xA4;
00A0.5              +1  335     sbit P2_5               = 0xA5;
00A0.6              +1  336     sbit P2_6               = 0xA6;
00A0.7              +1  337     sbit P2_7               = 0xA7;
                    +1  338     
                    +1  339     
                    +1  340     
                    +1  341     
00A8.0              +1  342     sbit EX0                = 0xA8;       /* 1=Enable External interrupt 0 */
00A8.1              +1  343     sbit ET0                = 0xA9;       /* 1=Enable Timer 0 interrupt */
00A8.2              +1  344     sbit EX1                = 0xAA;       /* 1=Enable External interrupt 1 */
00A8.3              +1  345     sbit ET1                = 0xAB;       /* 1=Enable Timer 1 interrupt */
00A8.4              +1  346     sbit ES0                = 0xAC;       /* 1=Enable Serial port 0 interrupt */
00A8.5              +1  347     sbit ET2                = 0xAD;       /* 1=Enable Timer 2 interrupt */
00A8.6              +1  348     sbit ES1                = 0xAE;       /* 1=Enable Serial port 1 interrupt */
00A8.7              +1  349     sbit EA                 = 0xAF;       /* 0=Disable all interrupts */
                    +1  350     
                    +1  351     
                    +1  352     
                    +1  353     
00B0.0              +1  354     sbit P3_0               = 0xB0;
00B0.1              +1  355     sbit P3_1               = 0xB1;
00B0.2              +1  356     sbit P3_2               = 0xB2;
00B0.3              +1  357     sbit P3_3               = 0xB3;
00B0.4              +1  358     sbit P3_4               = 0xB4;
00B0.5              +1  359     sbit P3_5               = 0xB5;
00B0.6              +1  360     sbit P3_6               = 0xB6;
00B0.7              +1  361     sbit P3_7               = 0xB7;
                    +1  362     
00B0.0              +1  363     sbit RXD                = 0xB0;       /* Serial data input */
00B0.1              +1  364     sbit TXD                = 0xB1;       /* Serial data output */
00B0.2              +1  365     sbit INT0               = 0xB2;       /* External interrupt 0 */
00B0.3              +1  366     sbit INT1               = 0xB3;       /* External interrupt 1 */
00B0.4              +1  367     sbit T0                 = 0xB4;       /* Timer 0 external input */
00B0.5              +1  368     sbit T1                 = 0xB5;       /* Timer 1 external input */
00B0.6              +1  369     sbit WR                 = 0xB6;       /* External data memory write strobe */
00B0.7              +1  370     sbit RD                 = 0xB7;       /* External data memory read strobe */
                    +1  371     
                    +1  372     
                    +1  373     
                    +1  374     
00B8.0              +1  375     sbit PX0                = 0xB8;
00B8.1              +1  376     sbit PT0                = 0xB9;
00B8.2              +1  377     sbit PX1                = 0xBA;
00B8.3              +1  378     sbit PT1                = 0xBB;
00B8.4              +1  379     sbit PS0                = 0xBC;
00B8.5              +1  380     sbit PT2                = 0xBD;
00B8.6              +1  381     sbit PS1                = 0xBE;
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE     7

                    +1  382     
                    +1  383     
                    +1  384     
                    +1  385     
00C0.0              +1  386     sbit RI1                = 0xC0;
00C0.1              +1  387     sbit TI1                = 0xC1;
00C0.2              +1  388     sbit RB18               = 0xC2;
00C0.3              +1  389     sbit TB18               = 0xC3;
00C0.4              +1  390     sbit REN1               = 0xC4;
00C0.5              +1  391     sbit SM12               = 0xC5;
00C0.6              +1  392     sbit SM11               = 0xC6;
00C0.7              +1  393     sbit SM10               = 0xC7;
                    +1  394     
                    +1  395     
                    +1  396     
                    +1  397     
                    +1  398     
                    +1  399     
                    +1  400     
                    +1  401     
                    +1  402     
                    +1  403     
                    +1  404     
                    +1  405     
                    +1  406     
                    +1  407     
                    +1  408     
                    +1  409     
                    +1  410     
                    +1  411     
                    +1  412     
                    +1  413     
                    +1  414     
                    +1  415     
                    +1  416     
00C8.0              +1  417     sbit CPRL2              = 0xC8;
00C8.1              +1  418     sbit CT2                = 0xC9;
00C8.2              +1  419     sbit TR2                = 0xCA;
00C8.3              +1  420     sbit EXEN2              = 0xCB;
00C8.4              +1  421     sbit TCLK               = 0xCC;
00C8.5              +1  422     sbit RCLK               = 0xCD;
00C8.6              +1  423     sbit EXF2               = 0xCE;
00C8.7              +1  424     sbit TF2                = 0xCF;
                    +1  425     
                    +1  426     
                    +1  427     
                    +1  428     
00D0.0              +1  429     sbit P                  = 0xD0;
00D0.1              +1  430     sbit F1                 = 0xD1;
00D0.2              +1  431     sbit OV                 = 0xD2;
00D0.3              +1  432     sbit RS0                = 0xD3;
00D0.4              +1  433     sbit RS1                = 0xD4;
00D0.5              +1  434     sbit F0                 = 0xD5;
00D0.6              +1  435     sbit AC                 = 0xD6;
00D0.7              +1  436     sbit CY                 = 0xD7;
                    +1  437     
                    +1  438     
                    +1  439     
                    +1  440     
                    +1  441     
                    +1  442     
                    +1  443     
                    +1  444     
                    +1  445     
                    +1  446     
                    +1  447     
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE     8

                    +1  448     
                    +1  449     
                    +1  450     
                    +1  451     
                    +1  452     
00D8.0              +1  453     sbit RWT                = 0xD8;
00D8.1              +1  454     sbit EWT                = 0xD9;
00D8.2              +1  455     sbit WTRF               = 0xDA;
00D8.3              +1  456     sbit WDIF               = 0xDB;
                    +1  457     
                    +1  458     
                    +1  459     
                    +1  460     
                    +1  461     
                    +1  462     
                    +1  463     
                    +1  464     
                    +1  465     
                    +1  466     
                    +1  467     
                    +1  468     
                    +1  469     
                    +1  470     
                    +1  471     
                    +1  472     
                    +1  473     
                    +1  474     
                    +1  475     
                    +1  476     
                    +1  477     
                    +1  478     
                    +1  479     
                    +1  480     
                    +1  481     
                    +1  482     
                    +1  483     
                    +1  484     
                    +1  485     
                    +1  486     
                    +1  487     
                    +1  488     
                    +1  489     
                    +1  490     
                    +1  491     
                    +1  492     
                    +1  493     
                    +1  494     
                    +1  495     
                    +1  496     
                    +1  497     
                    +1  498     
                    +1  499     
                    +1  500     
                    +1  501     
                    +1  502     
                    +1  503     
                    +1  504     
                    +1  505     
                    +1  506     
                    +1  507     
                    +1  508     
                    +1  509     
                    +1  510     
                    +1  511     
                    +1  512     
                    +1  513     
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE     9

                    +1  514     
                    +1  515     
                    +1  516     
                    +1  517     
                    +1  518     
                    +1  519     
                    +1  520     
                    +1  521     
                    +1  522     
                    +1  523     
                    +1  524     
                    +1  525     
                    +1  526     
                    +1  527     
                    +1  528     
                    +1  529     
                    +1  530     
                    +1  531     
                    +1  532     
                    +1  533     
                    +1  534     
                    +1  535     
                    +1  536     
                    +1  537     
                    +1  538     
                    +1  539     
                    +1  540     
                    +1  541     
                    +1  542     
                    +1  543     
                    +1  544     
                    +1  545     
                    +1  546     
                    +1  547     
                    +1  548     
                    +1  549     
00E8.0              +1  550     sbit EINT2              = 0xE8;
00E8.1              +1  551     sbit EINT3              = 0xE9;
00E8.2              +1  552     sbit EINT4              = 0xEA;
00E8.3              +1  553     sbit EINT5              = 0xEB;
00E8.4              +1  554     sbit EINT6              = 0xEC;
00E8.5              +1  555     sbit EWDI               = 0xED;
                    +1  556     
                    +1  557     
                    +1  558     
                    +1  559     
00F8.0              +1  560     sbit PINT2              = 0xF8;
00F8.1              +1  561     sbit PINT3              = 0xF9;
00F8.2              +1  562     sbit PINT4              = 0xFA;
00F8.3              +1  563     sbit PINT5              = 0xFB;
00F8.4              +1  564     sbit PINT6              = 0xFC;
00F8.5              +1  565     sbit PWDI               = 0xFD;
                    +1  566     
                    +1  567     
                    +1  568     
                    +1  569     
                        570     
                        571     
                        572     NAME    BUSREQ
                        573     
003000                  574     ?PR?BusReqISR?BUSREQ SEGMENT CODE      AT 3000H
                        575             PUBLIC  BusReqISR
                        576             PUBLIC  CheckBusReq
                        577     ; /***
                        578     ; BusReqISR : Handle bus request interrupt at INT2
                        579     ; ***/
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE    10

00003B                  580     CSEG    AT      0003BH
00003B 02000000   F     581             LJMP    BusReqISR
------                  582             RSEG    ?PR?BusReqISR?BUSREQ
                        583             USING   0
003000                  584     BusReqISR:
003000 C0E0             585             PUSH     ACC
                        586             
003002 439A80           587             ORL     DBAR,#80H
003005                  588     CheckBusReq:
                        589             
003005 E59A             590             MOV     A, DBAR
003007 20E0FB           591             JB      0xE0.0, CheckBusReq
00300A D0E0             592             POP     ACC
00300C 32               593             RETI
                        594     
                        595             END
                        596     
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE    11

SYMBOL TABLE LISTING
------ ----- -------


N A M E                               T Y P E  V A L U E     ATTRIBUTES

?PR?BUSREQISR?BUSREQ . . . . . . . .  C  SEG   00300DH       REL=ABS, ALN=BYTE
AC . . . . . . . . . . . . . . . . .  B  ADDR  00D0H.6   A   
ACC. . . . . . . . . . . . . . . . .  D  ADDR  00E0H     A   
ACON . . . . . . . . . . . . . . . .  D  ADDR  009DH     A   
ARCON. . . . . . . . . . . . . . . .  D  ADDR  00FFH     A   
B. . . . . . . . . . . . . . . . . .  D  ADDR  00F0H     A   
BUSREQ . . . . . . . . . . . . . . .  -- ----  -------       
BUSREQISR. . . . . . . . . . . . . .  C  ADDR  3000H     R   SEG=?PR?BUSREQISR?BUSREQ
CANCIR . . . . . . . . . . . . . . .  D  ADDR  00DEH     A   
CANDR. . . . . . . . . . . . . . . .  D  ADDR  00DFH     A   
CCAPH0 . . . . . . . . . . . . . . .  D  ADDR  00B9H     A   
CCAPH1 . . . . . . . . . . . . . . .  D  ADDR  00BAH     A   
CCAPH2 . . . . . . . . . . . . . . .  D  ADDR  00BBH     A   
CCAPH3 . . . . . . . . . . . . . . .  D  ADDR  00BCH     A   
CCAPH4 . . . . . . . . . . . . . . .  D  ADDR  00BDH     A   
CCAPL0 . . . . . . . . . . . . . . .  D  ADDR  00B1H     A   
CCAPL1 . . . . . . . . . . . . . . .  D  ADDR  00B2H     A   
CCAPL2 . . . . . . . . . . . . . . .  D  ADDR  00B3H     A   
CCAPL3 . . . . . . . . . . . . . . .  D  ADDR  00B4H     A   
CCAPL4 . . . . . . . . . . . . . . .  D  ADDR  00B5H     A   
CCAPM0 . . . . . . . . . . . . . . .  D  ADDR  00D1H     A   
CCAPM1 . . . . . . . . . . . . . . .  D  ADDR  00D2H     A   
CCAPM2 . . . . . . . . . . . . . . .  D  ADDR  00D3H     A   
CCAPM3 . . . . . . . . . . . . . . .  D  ADDR  00D4H     A   
CCAPM4 . . . . . . . . . . . . . . .  D  ADDR  00D5H     A   
CCON . . . . . . . . . . . . . . . .  D  ADDR  00C3H     A   
CH . . . . . . . . . . . . . . . . .  D  ADDR  00C5H     A   
CHECKBUSREQ. . . . . . . . . . . . .  C  ADDR  3005H     R   SEG=?PR?BUSREQISR?BUSREQ
CKCON. . . . . . . . . . . . . . . .  D  ADDR  008EH     A   
CL . . . . . . . . . . . . . . . . .  D  ADDR  00C4H     A   
CMOD . . . . . . . . . . . . . . . .  D  ADDR  00C2H     A   
CPRL2. . . . . . . . . . . . . . . .  B  ADDR  00C8H.0   A   
CSREPR . . . . . . . . . . . . . . .  D  ADDR  008FH     A   
CT2. . . . . . . . . . . . . . . . .  B  ADDR  00C8H.1   A   
CY . . . . . . . . . . . . . . . . .  B  ADDR  00D0H.7   A   
DBAR . . . . . . . . . . . . . . . .  D  ADDR  009AH     A   
DCIR . . . . . . . . . . . . . . . .  D  ADDR  009BH     A   
DDR. . . . . . . . . . . . . . . . .  D  ADDR  009CH     A   
DMAHR. . . . . . . . . . . . . . . .  D  ADDR  00ADH     A   
DMALR. . . . . . . . . . . . . . . .  D  ADDR  00ABH     A   
DMAMR. . . . . . . . . . . . . . . .  D  ADDR  00ACH     A   
DPH. . . . . . . . . . . . . . . . .  D  ADDR  0083H     A   
DPH0 . . . . . . . . . . . . . . . .  D  ADDR  0083H     A   
DPH1 . . . . . . . . . . . . . . . .  D  ADDR  0085H     A   
DPL. . . . . . . . . . . . . . . . .  D  ADDR  0082H     A   
DPL0 . . . . . . . . . . . . . . . .  D  ADDR  0082H     A   
DPL1 . . . . . . . . . . . . . . . .  D  ADDR  0084H     A   
DPS. . . . . . . . . . . . . . . . .  D  ADDR  0086H     A   
DPX. . . . . . . . . . . . . . . . .  D  ADDR  0093H     A   
DPX0 . . . . . . . . . . . . . . . .  D  ADDR  0093H     A   
DPX1 . . . . . . . . . . . . . . . .  D  ADDR  0095H     A   
EA . . . . . . . . . . . . . . . . .  B  ADDR  00A8H.7   A   
EIE. . . . . . . . . . . . . . . . .  D  ADDR  00E8H     A   
EIF. . . . . . . . . . . . . . . . .  D  ADDR  0091H     A   
EINT2. . . . . . . . . . . . . . . .  B  ADDR  00E8H.0   A   
EINT3. . . . . . . . . . . . . . . .  B  ADDR  00E8H.1   A   
EINT4. . . . . . . . . . . . . . . .  B  ADDR  00E8H.2   A   
EINT5. . . . . . . . . . . . . . . .  B  ADDR  00E8H.3   A   
EINT6. . . . . . . . . . . . . . . .  B  ADDR  00E8H.4   A   
EIP. . . . . . . . . . . . . . . . .  D  ADDR  00F8H     A   
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE    12

EPCR . . . . . . . . . . . . . . . .  D  ADDR  00BEH     A   
EPDR . . . . . . . . . . . . . . . .  D  ADDR  00BFH     A   
ES0. . . . . . . . . . . . . . . . .  B  ADDR  00A8H.4   A   
ES1. . . . . . . . . . . . . . . . .  B  ADDR  00A8H.6   A   
ET0. . . . . . . . . . . . . . . . .  B  ADDR  00A8H.1   A   
ET1. . . . . . . . . . . . . . . . .  B  ADDR  00A8H.3   A   
ET2. . . . . . . . . . . . . . . . .  B  ADDR  00A8H.5   A   
EWDI . . . . . . . . . . . . . . . .  B  ADDR  00E8H.5   A   
EWT. . . . . . . . . . . . . . . . .  B  ADDR  00D8H.1   A   
EX0. . . . . . . . . . . . . . . . .  B  ADDR  00A8H.0   A   
EX1. . . . . . . . . . . . . . . . .  B  ADDR  00A8H.2   A   
EXEN2. . . . . . . . . . . . . . . .  B  ADDR  00C8H.3   A   
EXF2 . . . . . . . . . . . . . . . .  B  ADDR  00C8H.6   A   
F0 . . . . . . . . . . . . . . . . .  B  ADDR  00D0H.5   A   
F1 . . . . . . . . . . . . . . . . .  B  ADDR  00D0H.1   A   
I2CCIR . . . . . . . . . . . . . . .  D  ADDR  0096H     A   
I2CDR. . . . . . . . . . . . . . . .  D  ADDR  0097H     A   
IE . . . . . . . . . . . . . . . . .  D  ADDR  00A8H     A   
IE0. . . . . . . . . . . . . . . . .  B  ADDR  0088H.1   A   
IE1. . . . . . . . . . . . . . . . .  B  ADDR  0088H.3   A   
INT0 . . . . . . . . . . . . . . . .  B  ADDR  00B0H.2   A   
INT1 . . . . . . . . . . . . . . . .  B  ADDR  00B0H.3   A   
IP . . . . . . . . . . . . . . . . .  D  ADDR  00B8H     A   
IT0. . . . . . . . . . . . . . . . .  B  ADDR  0088H.0   A   
IT1. . . . . . . . . . . . . . . . .  B  ADDR  0088H.2   A   
LCR. . . . . . . . . . . . . . . . .  D  ADDR  00A2H     A   
LDAHR. . . . . . . . . . . . . . . .  D  ADDR  00A5H     A   
LDALR. . . . . . . . . . . . . . . .  D  ADDR  00A4H     A   
LDCSR. . . . . . . . . . . . . . . .  D  ADDR  00A6H     A   
LDHR . . . . . . . . . . . . . . . .  D  ADDR  00AAH     A   
LDLR . . . . . . . . . . . . . . . .  D  ADDR  00A9H     A   
LMSR . . . . . . . . . . . . . . . .  D  ADDR  00A1H     A   
LSAIER . . . . . . . . . . . . . . .  D  ADDR  00A1H     A   
LSCR . . . . . . . . . . . . . . . .  D  ADDR  00A2H     A   
LSR. . . . . . . . . . . . . . . . .  D  ADDR  00A3H     A   
LSSR . . . . . . . . . . . . . . . .  D  ADDR  00A3H     A   
MCIR . . . . . . . . . . . . . . . .  D  ADDR  00B6H     A   
MD0. . . . . . . . . . . . . . . . .  D  ADDR  00F9H     A   
MD1. . . . . . . . . . . . . . . . .  D  ADDR  00FAH     A   
MD2. . . . . . . . . . . . . . . . .  D  ADDR  00FBH     A   
MD3. . . . . . . . . . . . . . . . .  D  ADDR  00FCH     A   
MD4. . . . . . . . . . . . . . . . .  D  ADDR  00FDH     A   
MD5. . . . . . . . . . . . . . . . .  D  ADDR  00FEH     A   
MDR. . . . . . . . . . . . . . . . .  D  ADDR  00B7H     A   
MXAX . . . . . . . . . . . . . . . .  D  ADDR  00EAH     A   
OV . . . . . . . . . . . . . . . . .  B  ADDR  00D0H.2   A   
OWCIR. . . . . . . . . . . . . . . .  D  ADDR  00D6H     A   
OWDR . . . . . . . . . . . . . . . .  D  ADDR  00D7H     A   
P. . . . . . . . . . . . . . . . . .  B  ADDR  00D0H.0   A   
P0 . . . . . . . . . . . . . . . . .  D  ADDR  0080H     A   
P0_0 . . . . . . . . . . . . . . . .  B  ADDR  0080H.0   A   
P0_1 . . . . . . . . . . . . . . . .  B  ADDR  0080H.1   A   
P0_2 . . . . . . . . . . . . . . . .  B  ADDR  0080H.2   A   
P0_3 . . . . . . . . . . . . . . . .  B  ADDR  0080H.3   A   
P0_4 . . . . . . . . . . . . . . . .  B  ADDR  0080H.4   A   
P0_5 . . . . . . . . . . . . . . . .  B  ADDR  0080H.5   A   
P0_6 . . . . . . . . . . . . . . . .  B  ADDR  0080H.6   A   
P0_7 . . . . . . . . . . . . . . . .  B  ADDR  0080H.7   A   
P1 . . . . . . . . . . . . . . . . .  D  ADDR  0090H     A   
P1_0 . . . . . . . . . . . . . . . .  B  ADDR  0090H.0   A   
P1_1 . . . . . . . . . . . . . . . .  B  ADDR  0090H.1   A   
P1_2 . . . . . . . . . . . . . . . .  B  ADDR  0090H.2   A   
P1_3 . . . . . . . . . . . . . . . .  B  ADDR  0090H.3   A   
P1_4 . . . . . . . . . . . . . . . .  B  ADDR  0090H.4   A   
P1_5 . . . . . . . . . . . . . . . .  B  ADDR  0090H.5   A   
P1_6 . . . . . . . . . . . . . . . .  B  ADDR  0090H.6   A   
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE    13

P1_7 . . . . . . . . . . . . . . . .  B  ADDR  0090H.7   A   
P2 . . . . . . . . . . . . . . . . .  D  ADDR  00A0H     A   
P2_0 . . . . . . . . . . . . . . . .  B  ADDR  00A0H.0   A   
P2_1 . . . . . . . . . . . . . . . .  B  ADDR  00A0H.1   A   
P2_2 . . . . . . . . . . . . . . . .  B  ADDR  00A0H.2   A   
P2_3 . . . . . . . . . . . . . . . .  B  ADDR  00A0H.3   A   
P2_4 . . . . . . . . . . . . . . . .  B  ADDR  00A0H.4   A   
P2_5 . . . . . . . . . . . . . . . .  B  ADDR  00A0H.5   A   
P2_6 . . . . . . . . . . . . . . . .  B  ADDR  00A0H.6   A   
P2_7 . . . . . . . . . . . . . . . .  B  ADDR  00A0H.7   A   
P3 . . . . . . . . . . . . . . . . .  D  ADDR  00B0H     A   
P3_0 . . . . . . . . . . . . . . . .  B  ADDR  00B0H.0   A   
P3_1 . . . . . . . . . . . . . . . .  B  ADDR  00B0H.1   A   
P3_2 . . . . . . . . . . . . . . . .  B  ADDR  00B0H.2   A   
P3_3 . . . . . . . . . . . . . . . .  B  ADDR  00B0H.3   A   
P3_4 . . . . . . . . . . . . . . . .  B  ADDR  00B0H.4   A   
P3_5 . . . . . . . . . . . . . . . .  B  ADDR  00B0H.5   A   
P3_6 . . . . . . . . . . . . . . . .  B  ADDR  00B0H.6   A   
P3_7 . . . . . . . . . . . . . . . .  B  ADDR  00B0H.7   A   
PCON . . . . . . . . . . . . . . . .  D  ADDR  0087H     A   
PINT2. . . . . . . . . . . . . . . .  B  ADDR  00F8H.0   A   
PINT3. . . . . . . . . . . . . . . .  B  ADDR  00F8H.1   A   
PINT4. . . . . . . . . . . . . . . .  B  ADDR  00F8H.2   A   
PINT5. . . . . . . . . . . . . . . .  B  ADDR  00F8H.3   A   
PINT6. . . . . . . . . . . . . . . .  B  ADDR  00F8H.4   A   
PISSR1 . . . . . . . . . . . . . . .  D  ADDR  009EH     A   
PISSR2 . . . . . . . . . . . . . . .  D  ADDR  009FH     A   
PS0. . . . . . . . . . . . . . . . .  B  ADDR  00B8H.4   A   
PS1. . . . . . . . . . . . . . . . .  B  ADDR  00B8H.6   A   
PSW. . . . . . . . . . . . . . . . .  D  ADDR  00D0H     A   
PT0. . . . . . . . . . . . . . . . .  B  ADDR  00B8H.1   A   
PT1. . . . . . . . . . . . . . . . .  B  ADDR  00B8H.3   A   
PT2. . . . . . . . . . . . . . . . .  B  ADDR  00B8H.5   A   
PWDI . . . . . . . . . . . . . . . .  B  ADDR  00F8H.5   A   
PX0. . . . . . . . . . . . . . . . .  B  ADDR  00B8H.0   A   
PX1. . . . . . . . . . . . . . . . .  B  ADDR  00B8H.2   A   
RB08 . . . . . . . . . . . . . . . .  B  ADDR  0098H.2   A   
RB18 . . . . . . . . . . . . . . . .  B  ADDR  00C0H.2   A   
RCLK . . . . . . . . . . . . . . . .  B  ADDR  00C8H.5   A   
RD . . . . . . . . . . . . . . . . .  B  ADDR  00B0H.7   A   
REN0 . . . . . . . . . . . . . . . .  B  ADDR  0098H.4   A   
REN1 . . . . . . . . . . . . . . . .  B  ADDR  00C0H.4   A   
RI0. . . . . . . . . . . . . . . . .  B  ADDR  0098H.0   A   
RI1. . . . . . . . . . . . . . . . .  B  ADDR  00C0H.0   A   
RLDH . . . . . . . . . . . . . . . .  D  ADDR  00CBH     A   
RLDL . . . . . . . . . . . . . . . .  D  ADDR  00CAH     A   
RS0. . . . . . . . . . . . . . . . .  B  ADDR  00D0H.3   A   
RS1. . . . . . . . . . . . . . . . .  B  ADDR  00D0H.4   A   
RWT. . . . . . . . . . . . . . . . .  B  ADDR  00D8H.0   A   
RXD. . . . . . . . . . . . . . . . .  B  ADDR  00B0H.0   A   
SBUF0. . . . . . . . . . . . . . . .  D  ADDR  0099H     A   
SBUF1. . . . . . . . . . . . . . . .  D  ADDR  00C1H     A   
SCON0. . . . . . . . . . . . . . . .  D  ADDR  0098H     A   
SCON1. . . . . . . . . . . . . . . .  D  ADDR  00C0H     A   
SDSTSR . . . . . . . . . . . . . . .  D  ADDR  0094H     A   
SM00 . . . . . . . . . . . . . . . .  B  ADDR  0098H.7   A   
SM01 . . . . . . . . . . . . . . . .  B  ADDR  0098H.6   A   
SM02 . . . . . . . . . . . . . . . .  B  ADDR  0098H.5   A   
SM10 . . . . . . . . . . . . . . . .  B  ADDR  00C0H.7   A   
SM11 . . . . . . . . . . . . . . . .  B  ADDR  00C0H.6   A   
SM12 . . . . . . . . . . . . . . . .  B  ADDR  00C0H.5   A   
SP . . . . . . . . . . . . . . . . .  D  ADDR  0081H     A   
SPICIR . . . . . . . . . . . . . . .  D  ADDR  00CEH     A   
SPIDR. . . . . . . . . . . . . . . .  D  ADDR  00CFH     A   
STATUS . . . . . . . . . . . . . . .  D  ADDR  00E9H     A   
T0 . . . . . . . . . . . . . . . . .  B  ADDR  00B0H.4   A   
AX51 MACRO ASSEMBLER  BUSREQ                                                                05/20/13 14:16:26 PAGE    14

T1 . . . . . . . . . . . . . . . . .  B  ADDR  00B0H.5   A   
T2CON. . . . . . . . . . . . . . . .  D  ADDR  00C8H     A   
T2IF . . . . . . . . . . . . . . . .  D  ADDR  00C9H     A   
TA . . . . . . . . . . . . . . . . .  D  ADDR  00EBH     A   
TB08 . . . . . . . . . . . . . . . .  B  ADDR  0098H.3   A   
TB18 . . . . . . . . . . . . . . . .  B  ADDR  00C0H.3   A   
TCIR . . . . . . . . . . . . . . . .  D  ADDR  00AEH     A   
TCLK . . . . . . . . . . . . . . . .  B  ADDR  00C8H.4   A   
TCON . . . . . . . . . . . . . . . .  D  ADDR  0088H     A   
TDR. . . . . . . . . . . . . . . . .  D  ADDR  00AFH     A   
TF0. . . . . . . . . . . . . . . . .  B  ADDR  0088H.5   A   
TF1. . . . . . . . . . . . . . . . .  B  ADDR  0088H.7   A   
TF2. . . . . . . . . . . . . . . . .  B  ADDR  00C8H.7   A   
TH0. . . . . . . . . . . . . . . . .  D  ADDR  008CH     A   
TH1. . . . . . . . . . . . . . . . .  D  ADDR  008DH     A   
TH2. . . . . . . . . . . . . . . . .  D  ADDR  00CDH     A   
TI0. . . . . . . . . . . . . . . . .  B  ADDR  0098H.1   A   
TI1. . . . . . . . . . . . . . . . .  B  ADDR  00C0H.1   A   
TL0. . . . . . . . . . . . . . . . .  D  ADDR  008AH     A   
TL1. . . . . . . . . . . . . . . . .  D  ADDR  008BH     A   
TL2. . . . . . . . . . . . . . . . .  D  ADDR  00CCH     A   
TMOD . . . . . . . . . . . . . . . .  D  ADDR  0089H     A   
TR0. . . . . . . . . . . . . . . . .  B  ADDR  0088H.4   A   
TR1. . . . . . . . . . . . . . . . .  B  ADDR  0088H.6   A   
TR2. . . . . . . . . . . . . . . . .  B  ADDR  00C8H.2   A   
TXD. . . . . . . . . . . . . . . . .  B  ADDR  00B0H.1   A   
UR2_DLH. . . . . . . . . . . . . . .  D  ADDR  00E2H     A   
UR2_DLL. . . . . . . . . . . . . . .  D  ADDR  00E1H     A   
UR2_FCR. . . . . . . . . . . . . . .  D  ADDR  00E3H     A   
UR2_IER. . . . . . . . . . . . . . .  D  ADDR  00E2H     A   
UR2_IIR. . . . . . . . . . . . . . .  D  ADDR  00E3H     A   
UR2_LCR. . . . . . . . . . . . . . .  D  ADDR  00E4H     A   
UR2_LSR. . . . . . . . . . . . . . .  D  ADDR  00E6H     A   
UR2_MCR. . . . . . . . . . . . . . .  D  ADDR  00E5H     A   
UR2_MSR. . . . . . . . . . . . . . .  D  ADDR  00E7H     A   
UR2_RBR. . . . . . . . . . . . . . .  D  ADDR  00E1H     A   
UR2_THR. . . . . . . . . . . . . . .  D  ADDR  00E1H     A   
WDCON. . . . . . . . . . . . . . . .  D  ADDR  00D8H     A   
WDIF . . . . . . . . . . . . . . . .  B  ADDR  00D8H.3   A   
WR . . . . . . . . . . . . . . . . .  B  ADDR  00B0H.6   A   
WTRF . . . . . . . . . . . . . . . .  B  ADDR  00D8H.2   A   
WTST . . . . . . . . . . . . . . . .  D  ADDR  0092H     A   
XMRHR. . . . . . . . . . . . . . . .  D  ADDR  00A7H     A   
XMRLR. . . . . . . . . . . . . . . .  D  ADDR  00A6H     A   
XMWHR. . . . . . . . . . . . . . . .  D  ADDR  00A5H     A   
XMWLR. . . . . . . . . . . . . . . .  D  ADDR  00A4H     A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S).
