## ğŸŒŸ RISC-V SoC Tapeout â€“ Week-1: RTL Design Logic and Sysnthesis Using Sky130 PDK's

This repository covers **Week 1** of the RISC-V SoC Tapeout journey, focusing on **Verilog RTL design, simulation, waveform visualization, and logic synthesis**.

---

# ğŸ¯ Day 1 â€“ Learning Objectives
- ğŸ“ Write **synthesizable Verilog RTL designs**  
- ğŸ§ª Verify designs using **Icarus Verilog + GTKWave**  
- ğŸ—ï¸ Understand **testbench structure** and simulation workflow  
- âš¡ Perform **logic synthesis using Yosys** with Sky130 PDK  
- ğŸ“š Learn the role of **standard-cell libraries (.lib)** in timing and gate-level mapping  

---

# ğŸ“’ Day 1 â€“ Focus Areas
- ğŸ’» **Introduction to Verilog RTL**: role in digital systems  
- ğŸ–¥ï¸ **Simulation workflow**: Icarus Verilog for simulation, GTKWave for waveform visualization  
- ğŸ§© **Testbench components**:  
  - **Stimulus Generator**: provides input signals to the design  
  - **Unit Under Test (UUT)**: the RTL module being verified  
  - **Stimulus Observer**: monitors outputs of the design  
- ğŸ”§ **Logic synthesis using Yosys**: converts RTL into gate-level netlists  
- ğŸ­ **Standard-cell libraries (.lib)**: impact on timing, power, and area optimization  

---

# ğŸ§  Key Learnings
- ğŸ–Šï¸ **RTL Design** describes circuits at the register and logic level and is synthesizable  
- ğŸ§ª **Simulation** ensures correct design behavior before hardware implementation  
- ğŸ“¦ **Testbenches**: no primary inputs/outputs, drive and observe the design internally  
- âš¡ **Logic Synthesis**: maps behavioral Verilog to gates using standard cells  
- ğŸï¸ **Cell Flavors**:  
  - âš¡ Fast cells â†’ low delay, higher area/power  
  - ğŸ¢ Slow cells â†’ prevent hold violations, may limit maximum frequency  
- â±ï¸ **Timing Awareness**: setup and hold checks ensure reliable operation across different cell types  

---

âœ¨ **Summary Insight**  
Day-1 built the **foundation of RTL design, simulation, and synthesis**, introducing the role of testbenches, functional verification, and standard-cell libraries. It emphasized **timing-aware design** and understanding cell trade-offs, forming the basis for more advanced synthesis and timing optimization in subsequent days.

---

# ğŸ¯ Day 2 â€“ Learning Objectives
- ğŸ“‚ Understand the role and structure of **Liberty (.lib) timing libraries**  
- ğŸ”„ Compare **hierarchical vs flat synthesis** flows using Yosys + Sky130 PDK  
- ğŸ§© Practice **submodule synthesis** for IP reuse  
- â±ï¸ Explore **flip-flop coding styles** (sync vs async reset, set, enable)  
- âš¡ Learn **optimizations** (e.g., multiplications by powers of 2 â†’ shift logic)  

---

# ğŸ“’ Day 2 â€“ Focus Areas
- ğŸ“˜ **Liberty (.lib) basics**: timing arcs, setup/hold, clkâ†’Q, leakage/dynamic power, area, PVT corners  
- ğŸ—ï¸ **Hierarchical synthesis**: preserve module boundaries â†’ IP reuse, faster incremental builds  
- ğŸ­ **Flat synthesis**: global optimization â†’ better timing/area at cost of readability  
- ğŸ”§ **Submodule synthesis**: compile leaf blocks independently â†’ divide & conquer large designs  
- â° **Flip-flop fundamentals**: stability, glitch elimination, clocked storage, reset/set behavior  
- ğŸŒ€ **Interesting optimization**: multiplication by 2, 4, 8 synthesized as shift-left wiring  

---

# ğŸ§  Key Learnings
- ğŸ“š `.lib` = the *timing/power/area truth* for synthesis/STA; `.v` = functional model  
- ğŸŒ¡ï¸ PVT corners + multiple drive strengths â†’ trade speed vs power/area  
- âš–ï¸ **Hier vs Flat**:  
  - âœ… Hier â†’ readable, reusable, incremental  
  - âœ… Flat â†’ globally optimized, but heavier to debug  
- â³ Flops = predictable operation: sample only on clock edges, block glitches, enable pipelining  
- ğŸ” **Resets/sets**:  
  - â© Async â†’ immediate, clock-independent  
  - â³ Sync â†’ controlled, clock-dependent  
- ğŸ§® Synthesis optimizes power-of-two multiplications into **bit shifts**, saving hardware  

---

âœ¨ **Summary Insight**  
Day-2 strengthened timing awareness by exploring **.lib files**, highlighted **hierarchical vs flat design trade-offs**, and deepened understanding of **flops + RTL optimizations**, paving the way toward efficient and reliable SoC designs.

---

## ğŸ™Œ Acknowledgements

- Kunal Ghosh â€“ VSD SoC Program
- Open-source tools
  
---

ğŸ‘‰ **Week-0 Repository Link:** https://github.com/CHITTESH-S/Week-0_RISC-V_SoC_TapeOut

ğŸ‘‰ **Week-1 Repository Link:** https://github.com/CHITTESH-S/Week-1_RISC-V_SoC_TapeOut

ğŸ‘‰ **Main Repository Link:** https://github.com/CHITTESH-S/RISC-V_SoC_TapeOut_VSD

ğŸ‘¨â€ğŸ’» **Contributor:** Chittesh S
