INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'kuh4bd' on host 'ece-embsys16' (Windows NT_amd64 version 6.2) on Thu Apr 17 13:43:12 -0400 2025
INFO: [HLS 200-10] In directory 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS'
Sourcing Tcl script 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/export.tcl'
INFO: [HLS 200-1510] Running: open_project aes_full 
INFO: [HLS 200-10] Opening project 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full'.
INFO: [HLS 200-1510] Running: set_top AES_Full 
INFO: [HLS 200-1510] Running: add_files source/AEStables.h 
INFO: [HLS 200-10] Adding design file 'source/AEStables.h' to the project
INFO: [HLS 200-1510] Running: add_files source/AESfunctions.h 
INFO: [HLS 200-10] Adding design file 'source/AESfunctions.h' to the project
INFO: [HLS 200-1510] Running: add_files source/AESfunctions.cpp 
INFO: [HLS 200-10] Adding design file 'source/AESfunctions.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb source/test_AES_full.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'source/test_AES_full.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution full -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full AES_Full 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 13:43:27 2025...
INFO: [HLS 200-802] Generated output file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.347 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.024 seconds; peak allocated memory: 1.255 GB.
