 
****************************************
Report : timing
        -path full_clock_expanded
        -delay max
        -max_paths 50
        -sort_by slack
Design : Booth2SmallArea
Version: L-2016.03-SP1
Date   : Thu Dec 16 23:55:46 2021
****************************************

Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
Wire Load Model Mode: segmented

  Startpoint: shiftReg_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[14]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_15_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  shiftReg_reg_15_/Q (DFCNQD1BWP7T35P140)                 0.37       2.37 r
  io_dout[14] (out)                                       0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[12]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_13_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  shiftReg_reg_13_/Q (DFCNQD1BWP7T35P140)                 0.37       2.37 r
  io_dout[12] (out)                                       0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[10]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_11_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  shiftReg_reg_11_/Q (DFCNQD1BWP7T35P140)                 0.37       2.37 r
  io_dout[10] (out)                                       0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[8] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_9_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_9_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  io_dout[8] (out)                                        0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[0] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  io_dout[0] (out)                                        0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[15]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_16_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  shiftReg_reg_16_/Q (DFCNQD1BWP7T35P140)                 0.37       2.37 r
  io_dout[15] (out)                                       0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[13]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_14_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  shiftReg_reg_14_/Q (DFCNQD1BWP7T35P140)                 0.37       2.37 r
  io_dout[13] (out)                                       0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[11]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_12_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  shiftReg_reg_12_/Q (DFCNQD1BWP7T35P140)                 0.37       2.37 r
  io_dout[11] (out)                                       0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[9] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_10_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  shiftReg_reg_10_/Q (DFCNQD1BWP7T35P140)                 0.37       2.37 r
  io_dout[9] (out)                                        0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[7] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_8_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_8_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  io_dout[7] (out)                                        0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[6] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_7_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_7_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  io_dout[6] (out)                                        0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[5] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_6_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_6_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  io_dout[5] (out)                                        0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[4] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_5_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_5_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  io_dout[4] (out)                                        0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[3] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_4_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_4_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  io_dout[3] (out)                                        0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[2] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_3_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_3_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  io_dout[2] (out)                                        0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: shiftReg_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[1] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_2_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_2_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  io_dout[1] (out)                                        0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: cal_en_regNext_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout_vld
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cal_en_regNext_reg/CP (DFQD1BWP7T35P140)                0.00       2.00 r
  cal_en_regNext_reg/Q (DFQD1BWP7T35P140)                 0.13       2.13 r
  U62/ZN (INR2D2BWP7T35P140)                              0.23       2.36 r
  io_dout_vld (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: io_dinB[0] (input port clocked by clk)
  Endpoint: shiftReg_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinB[0] (in)                                         0.00       6.00 f
  U56/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U57/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U71/ZN (ND2D1BWP7T35P140)                               0.02       6.18 r
  U72/Z (XOR2D0BWP7T35P140)                               0.04       6.22 f
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       6.29 r
  U90/ZN (MAOI222D0BWP7T35P140)                           0.07       6.37 f
  U101/ZN (MAOI222D0BWP7T35P140)                          0.10       6.47 r
  U106/ZN (MAOI222D0BWP7T35P140)                          0.07       6.54 f
  U117/ZN (MAOI222D0BWP7T35P140)                          0.10       6.64 r
  U124/ZN (MAOI222D0BWP7T35P140)                          0.05       6.70 f
  U125/Z (XOR2D0BWP7T35P140)                              0.07       6.77 f
  U126/ZN (XNR2D0BWP7T35P140)                             0.09       6.85 f
  U127/ZN (MUX2ND1BWP7T35P140)                            0.05       6.90 f
  U129/ZN (MUX2ND1BWP7T35P140)                            0.06       6.96 r
  shiftReg_reg_16_/D (DFCNQD1BWP7T35P140)                 0.00       6.96 r
  data arrival time                                                  6.96

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_16_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.96
  --------------------------------------------------------------------------
  slack (MET)                                                        4.01


  Startpoint: io_dinB[0] (input port clocked by clk)
  Endpoint: shiftReg_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinB[0] (in)                                         0.00       6.00 f
  U56/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U57/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U71/ZN (ND2D1BWP7T35P140)                               0.02       6.18 r
  U72/Z (XOR2D0BWP7T35P140)                               0.04       6.22 f
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       6.29 r
  U90/ZN (MAOI222D0BWP7T35P140)                           0.07       6.37 f
  U101/ZN (MAOI222D0BWP7T35P140)                          0.10       6.47 r
  U106/ZN (MAOI222D0BWP7T35P140)                          0.07       6.54 f
  U117/ZN (MAOI222D0BWP7T35P140)                          0.10       6.64 r
  U124/ZN (MAOI222D0BWP7T35P140)                          0.05       6.70 f
  U125/Z (XOR2D0BWP7T35P140)                              0.07       6.77 f
  U126/ZN (XNR2D0BWP7T35P140)                             0.09       6.85 f
  U127/ZN (MUX2ND1BWP7T35P140)                            0.05       6.90 f
  U145/ZN (AOI22D1BWP7T35P140)                            0.04       6.94 r
  shiftReg_reg_15_/D (DFCNQD1BWP7T35P140)                 0.00       6.94 r
  data arrival time                                                  6.94

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_15_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.94
  --------------------------------------------------------------------------
  slack (MET)                                                        4.02


  Startpoint: io_dinB[0] (input port clocked by clk)
  Endpoint: shiftReg_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinB[0] (in)                                         0.00       6.00 f
  U56/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U57/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U71/ZN (ND2D1BWP7T35P140)                               0.02       6.18 r
  U72/Z (XOR2D0BWP7T35P140)                               0.06       6.24 r
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       6.31 f
  U90/ZN (MAOI222D0BWP7T35P140)                           0.09       6.40 r
  U101/ZN (MAOI222D0BWP7T35P140)                          0.08       6.48 f
  U106/ZN (MAOI222D0BWP7T35P140)                          0.09       6.57 r
  U117/ZN (MAOI222D0BWP7T35P140)                          0.08       6.65 f
  U119/ZN (AOI211D0BWP7T35P140)                           0.08       6.73 r
  U120/ZN (MUX2ND1BWP7T35P140)                            0.05       6.78 r
  shiftReg_reg_14_/D (DFCNQD1BWP7T35P140)                 0.00       6.78 r
  data arrival time                                                  6.78

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_14_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                        4.19


  Startpoint: io_dinB[0] (input port clocked by clk)
  Endpoint: shiftReg_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinB[0] (in)                                         0.00       6.00 f
  U56/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U57/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U71/ZN (ND2D1BWP7T35P140)                               0.02       6.18 r
  U72/Z (XOR2D0BWP7T35P140)                               0.06       6.24 r
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       6.31 f
  U90/ZN (MAOI222D0BWP7T35P140)                           0.09       6.40 r
  U101/ZN (MAOI222D0BWP7T35P140)                          0.08       6.48 f
  U106/ZN (MAOI222D0BWP7T35P140)                          0.09       6.57 r
  U110/ZN (NR2D1BWP7T35P140)                              0.01       6.58 f
  U111/ZN (AOI211D0BWP7T35P140)                           0.07       6.65 r
  U112/ZN (MUX2ND1BWP7T35P140)                            0.05       6.70 r
  shiftReg_reg_13_/D (DFCNQD1BWP7T35P140)                 0.00       6.70 r
  data arrival time                                                  6.70

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_13_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -6.70
  --------------------------------------------------------------------------
  slack (MET)                                                        4.27


  Startpoint: io_dinB[0] (input port clocked by clk)
  Endpoint: shiftReg_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinB[0] (in)                                         0.00       6.00 f
  U56/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U57/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U71/ZN (ND2D1BWP7T35P140)                               0.02       6.18 r
  U72/Z (XOR2D0BWP7T35P140)                               0.06       6.24 r
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       6.31 f
  U90/ZN (MAOI222D0BWP7T35P140)                           0.09       6.40 r
  U101/ZN (MAOI222D0BWP7T35P140)                          0.08       6.48 f
  U103/ZN (AOI211D0BWP7T35P140)                           0.08       6.56 r
  U104/ZN (MUX2ND1BWP7T35P140)                            0.05       6.61 r
  shiftReg_reg_12_/D (DFCNQD1BWP7T35P140)                 0.00       6.61 r
  data arrival time                                                  6.61

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_12_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -6.61
  --------------------------------------------------------------------------
  slack (MET)                                                        4.36


  Startpoint: io_dinB[0] (input port clocked by clk)
  Endpoint: shiftReg_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinB[0] (in)                                         0.00       6.00 f
  U56/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U57/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U71/ZN (ND2D1BWP7T35P140)                               0.02       6.18 r
  U72/Z (XOR2D0BWP7T35P140)                               0.06       6.24 r
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       6.31 f
  U90/ZN (MAOI222D0BWP7T35P140)                           0.09       6.40 r
  U94/ZN (NR2D1BWP7T35P140)                               0.01       6.41 f
  U95/ZN (AOI211D0BWP7T35P140)                            0.07       6.48 r
  U96/ZN (MUX2ND1BWP7T35P140)                             0.05       6.53 r
  shiftReg_reg_11_/D (DFCNQD1BWP7T35P140)                 0.00       6.53 r
  data arrival time                                                  6.53

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_11_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -6.53
  --------------------------------------------------------------------------
  slack (MET)                                                        4.44


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: clk_gate_cal_cnt_reg/latch
            (gating element for clock clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_din_vld (in)                                         0.00       6.00 f
  U58/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U59/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U63/ZN (INVD1BWP7T35P140)                               0.07       6.23 r
  U146/ZN (ND2D1BWP7T35P140)                              0.02       6.25 f
  clk_gate_cal_cnt_reg/EN (SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0)     0.00     6.25 f
  clk_gate_cal_cnt_reg/latch/E (CKLNQD1BWP7T35P140)       0.00       6.25 f
  data arrival time                                                  6.25

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  clk_gate_cal_cnt_reg/latch/CP (CKLNQD1BWP7T35P140)      0.00      11.00 r
  clock gating setup time                                -0.30      10.70
  data required time                                                10.70
  --------------------------------------------------------------------------
  data required time                                                10.70
  data arrival time                                                 -6.25
  --------------------------------------------------------------------------
  slack (MET)                                                        4.45


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: clk_gate_shiftReg_reg/latch
            (gating element for clock clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_din_vld (in)                                         0.00       6.00 f
  U58/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U59/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U79/ZN (NR2D1BWP7T35P140)                               0.03       6.19 r
  clk_gate_shiftReg_reg/EN (SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1)     0.00     6.19 r
  clk_gate_shiftReg_reg/latch/E (CKLNQD1BWP7T35P140)      0.00       6.19 r
  data arrival time                                                  6.19

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  clk_gate_shiftReg_reg/latch/CP (CKLNQD1BWP7T35P140)     0.00      11.00 r
  clock gating setup time                                -0.30      10.70
  data required time                                                10.70
  --------------------------------------------------------------------------
  data required time                                                10.70
  data arrival time                                                 -6.19
  --------------------------------------------------------------------------
  slack (MET)                                                        4.51


  Startpoint: io_dinB[0] (input port clocked by clk)
  Endpoint: shiftReg_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinB[0] (in)                                         0.00       6.00 f
  U56/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U57/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U71/ZN (ND2D1BWP7T35P140)                               0.02       6.18 r
  U72/Z (XOR2D0BWP7T35P140)                               0.06       6.24 r
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       6.31 f
  U87/ZN (AOI211D0BWP7T35P140)                            0.08       6.39 r
  U88/ZN (MUX2ND1BWP7T35P140)                             0.05       6.43 r
  shiftReg_reg_10_/D (DFCNQD1BWP7T35P140)                 0.00       6.43 r
  data arrival time                                                  6.43

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_10_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -6.43
  --------------------------------------------------------------------------
  slack (MET)                                                        4.53


  Startpoint: io_dinB[0] (input port clocked by clk)
  Endpoint: shiftReg_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinB[0] (in)                                         0.00       6.00 f
  U56/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U57/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U71/ZN (ND2D1BWP7T35P140)                               0.02       6.18 r
  U72/Z (XOR2D0BWP7T35P140)                               0.06       6.24 r
  U76/ZN (NR2D1BWP7T35P140)                               0.01       6.26 f
  U77/ZN (AOI211D0BWP7T35P140)                            0.06       6.32 r
  U78/ZN (MUX2ND1BWP7T35P140)                             0.05       6.37 r
  shiftReg_reg_9_/D (DFCNQD1BWP7T35P140)                  0.00       6.37 r
  data arrival time                                                  6.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_9_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -6.37
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: io_dinB[0] (input port clocked by clk)
  Endpoint: shiftReg_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinB[0] (in)                                         0.00       6.00 f
  U56/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U57/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U134/Z (AN2D0BWP7T35P140)                               0.04       6.20 f
  U136/ZN (AOI211D0BWP7T35P140)                           0.05       6.24 r
  U137/Z (AO21D1BWP7T35P140)                              0.04       6.28 r
  shiftReg_reg_8_/D (DFCNQD1BWP7T35P140)                  0.00       6.28 r
  data arrival time                                                  6.28

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_8_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.28
  --------------------------------------------------------------------------
  slack (MET)                                                        4.68


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: shiftReg_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_din_vld (in)                                         0.00       6.00 f
  U58/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U59/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U63/ZN (INVD1BWP7T35P140)                               0.07       6.23 r
  U138/Z (MUX2D1BWP7T35P140)                              0.05       6.27 r
  shiftReg_reg_7_/D (DFCNQD1BWP7T35P140)                  0.00       6.27 r
  data arrival time                                                  6.27

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_7_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.69


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: shiftReg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_din_vld (in)                                         0.00       6.00 f
  U58/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U59/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U63/ZN (INVD1BWP7T35P140)                               0.07       6.23 r
  U139/Z (MUX2D1BWP7T35P140)                              0.05       6.27 r
  shiftReg_reg_6_/D (DFCNQD1BWP7T35P140)                  0.00       6.27 r
  data arrival time                                                  6.27

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_6_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.69


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: shiftReg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_din_vld (in)                                         0.00       6.00 f
  U58/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U59/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U63/ZN (INVD1BWP7T35P140)                               0.07       6.23 r
  U140/Z (MUX2D1BWP7T35P140)                              0.05       6.27 r
  shiftReg_reg_5_/D (DFCNQD1BWP7T35P140)                  0.00       6.27 r
  data arrival time                                                  6.27

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_5_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.69


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: shiftReg_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_din_vld (in)                                         0.00       6.00 f
  U58/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U59/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U63/ZN (INVD1BWP7T35P140)                               0.07       6.23 r
  U141/Z (MUX2D1BWP7T35P140)                              0.05       6.27 r
  shiftReg_reg_4_/D (DFCNQD1BWP7T35P140)                  0.00       6.27 r
  data arrival time                                                  6.27

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_4_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.69


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: shiftReg_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_din_vld (in)                                         0.00       6.00 f
  U58/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U59/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U63/ZN (INVD1BWP7T35P140)                               0.07       6.23 r
  U142/Z (MUX2D1BWP7T35P140)                              0.05       6.27 r
  shiftReg_reg_3_/D (DFCNQD1BWP7T35P140)                  0.00       6.27 r
  data arrival time                                                  6.27

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_3_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.69


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: shiftReg_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_din_vld (in)                                         0.00       6.00 f
  U58/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U59/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U63/ZN (INVD1BWP7T35P140)                               0.07       6.23 r
  U143/Z (MUX2D1BWP7T35P140)                              0.05       6.27 r
  shiftReg_reg_2_/D (DFCNQD1BWP7T35P140)                  0.00       6.27 r
  data arrival time                                                  6.27

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_2_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.69


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: shiftReg_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_din_vld (in)                                         0.00       6.00 f
  U58/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U59/ZN (INVD1BWP7T35P140)                               0.04       6.16 f
  U63/ZN (INVD1BWP7T35P140)                               0.07       6.23 r
  U144/Z (MUX2D1BWP7T35P140)                              0.05       6.27 r
  shiftReg_reg_1_/D (DFCNQD1BWP7T35P140)                  0.00       6.27 r
  data arrival time                                                  6.27

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.69


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: cal_en_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  io_din_vld (in)                          0.00       6.00 f
  U58/ZN (INVD1BWP7T35P140)                0.12       6.12 r
  U59/ZN (INVD1BWP7T35P140)                0.04       6.16 f
  U63/ZN (INVD1BWP7T35P140)                0.07       6.23 r
  U67/ZN (IND2D1BWP7T35P140)               0.02       6.25 f
  cal_en_reg/D (DFCND1BWP7T35P140)         0.00       6.25 f
  data arrival time                                   6.25

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  cal_en_reg/CP (DFCND1BWP7T35P140)        0.00      11.00 r
  library setup time                       0.06      11.06
  data required time                                 11.06
  -----------------------------------------------------------
  data required time                                 11.06
  data arrival time                                  -6.25
  -----------------------------------------------------------
  slack (MET)                                         4.81


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  U69/ZN (INVD1BWP7T35P140)                               0.02       2.39 f
  U70/ZN (NR2D1BWP7T35P140)                               0.05       2.44 r
  U71/ZN (ND2D1BWP7T35P140)                               0.02       2.46 f
  U72/Z (XOR2D0BWP7T35P140)                               0.06       2.52 f
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       2.59 r
  U90/ZN (MAOI222D0BWP7T35P140)                           0.07       2.66 f
  U101/ZN (MAOI222D0BWP7T35P140)                          0.10       2.76 r
  U106/ZN (MAOI222D0BWP7T35P140)                          0.07       2.84 f
  U117/ZN (MAOI222D0BWP7T35P140)                          0.10       2.94 r
  U124/ZN (MAOI222D0BWP7T35P140)                          0.05       2.99 f
  U125/Z (XOR2D0BWP7T35P140)                              0.07       3.06 f
  U126/ZN (XNR2D0BWP7T35P140)                             0.09       3.15 f
  U127/ZN (MUX2ND1BWP7T35P140)                            0.05       3.20 f
  U129/ZN (MUX2ND1BWP7T35P140)                            0.06       3.26 r
  shiftReg_reg_16_/D (DFCNQD1BWP7T35P140)                 0.00       3.26 r
  data arrival time                                                  3.26

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_16_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                        7.71


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  U69/ZN (INVD1BWP7T35P140)                               0.02       2.39 f
  U70/ZN (NR2D1BWP7T35P140)                               0.05       2.44 r
  U71/ZN (ND2D1BWP7T35P140)                               0.02       2.46 f
  U72/Z (XOR2D0BWP7T35P140)                               0.06       2.52 f
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       2.59 r
  U90/ZN (MAOI222D0BWP7T35P140)                           0.07       2.66 f
  U101/ZN (MAOI222D0BWP7T35P140)                          0.10       2.76 r
  U106/ZN (MAOI222D0BWP7T35P140)                          0.07       2.84 f
  U117/ZN (MAOI222D0BWP7T35P140)                          0.10       2.94 r
  U124/ZN (MAOI222D0BWP7T35P140)                          0.05       2.99 f
  U125/Z (XOR2D0BWP7T35P140)                              0.07       3.06 f
  U126/ZN (XNR2D0BWP7T35P140)                             0.09       3.15 f
  U127/ZN (MUX2ND1BWP7T35P140)                            0.05       3.20 f
  U145/ZN (AOI22D1BWP7T35P140)                            0.04       3.24 r
  shiftReg_reg_15_/D (DFCNQD1BWP7T35P140)                 0.00       3.24 r
  data arrival time                                                  3.24

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_15_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                        7.73


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  U69/ZN (INVD1BWP7T35P140)                               0.02       2.39 f
  U70/ZN (NR2D1BWP7T35P140)                               0.05       2.44 r
  U71/ZN (ND2D1BWP7T35P140)                               0.02       2.46 f
  U72/Z (XOR2D0BWP7T35P140)                               0.06       2.52 f
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       2.59 r
  U90/ZN (MAOI222D0BWP7T35P140)                           0.07       2.66 f
  U101/ZN (MAOI222D0BWP7T35P140)                          0.10       2.76 r
  U106/ZN (MAOI222D0BWP7T35P140)                          0.07       2.84 f
  U117/ZN (MAOI222D0BWP7T35P140)                          0.10       2.94 r
  U118/ZN (NR2D1BWP7T35P140)                              0.02       2.96 f
  U119/ZN (AOI211D0BWP7T35P140)                           0.07       3.02 r
  U120/ZN (MUX2ND1BWP7T35P140)                            0.05       3.07 r
  shiftReg_reg_14_/D (DFCNQD1BWP7T35P140)                 0.00       3.07 r
  data arrival time                                                  3.07

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_14_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                        7.89


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.35       2.35 f
  U69/ZN (INVD1BWP7T35P140)                               0.07       2.42 r
  U70/ZN (NR2D1BWP7T35P140)                               0.03       2.45 f
  U71/ZN (ND2D1BWP7T35P140)                               0.02       2.47 r
  U72/Z (XOR2D0BWP7T35P140)                               0.06       2.53 r
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       2.60 f
  U90/ZN (MAOI222D0BWP7T35P140)                           0.09       2.68 r
  U101/ZN (MAOI222D0BWP7T35P140)                          0.08       2.76 f
  U106/ZN (MAOI222D0BWP7T35P140)                          0.09       2.86 r
  U110/ZN (NR2D1BWP7T35P140)                              0.01       2.87 f
  U111/ZN (AOI211D0BWP7T35P140)                           0.07       2.94 r
  U112/ZN (MUX2ND1BWP7T35P140)                            0.05       2.99 r
  shiftReg_reg_13_/D (DFCNQD1BWP7T35P140)                 0.00       2.99 r
  data arrival time                                                  2.99

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_13_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                        7.98


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  U69/ZN (INVD1BWP7T35P140)                               0.02       2.39 f
  U70/ZN (NR2D1BWP7T35P140)                               0.05       2.44 r
  U71/ZN (ND2D1BWP7T35P140)                               0.02       2.46 f
  U72/Z (XOR2D0BWP7T35P140)                               0.06       2.52 f
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       2.59 r
  U90/ZN (MAOI222D0BWP7T35P140)                           0.07       2.66 f
  U101/ZN (MAOI222D0BWP7T35P140)                          0.10       2.76 r
  U102/ZN (NR2D1BWP7T35P140)                              0.02       2.78 f
  U103/ZN (AOI211D0BWP7T35P140)                           0.07       2.85 r
  U104/ZN (MUX2ND1BWP7T35P140)                            0.05       2.90 r
  shiftReg_reg_12_/D (DFCNQD1BWP7T35P140)                 0.00       2.90 r
  data arrival time                                                  2.90

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_12_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        8.07


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.35       2.35 f
  U69/ZN (INVD1BWP7T35P140)                               0.07       2.42 r
  U70/ZN (NR2D1BWP7T35P140)                               0.03       2.45 f
  U71/ZN (ND2D1BWP7T35P140)                               0.02       2.47 r
  U72/Z (XOR2D0BWP7T35P140)                               0.06       2.53 r
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       2.60 f
  U90/ZN (MAOI222D0BWP7T35P140)                           0.09       2.68 r
  U94/ZN (NR2D1BWP7T35P140)                               0.01       2.70 f
  U95/ZN (AOI211D0BWP7T35P140)                            0.07       2.76 r
  U96/ZN (MUX2ND1BWP7T35P140)                             0.05       2.81 r
  shiftReg_reg_11_/D (DFCNQD1BWP7T35P140)                 0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_11_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        8.15


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  U69/ZN (INVD1BWP7T35P140)                               0.02       2.39 f
  U70/ZN (NR2D1BWP7T35P140)                               0.05       2.44 r
  U71/ZN (ND2D1BWP7T35P140)                               0.02       2.46 f
  U72/Z (XOR2D0BWP7T35P140)                               0.06       2.52 f
  U85/ZN (MAOI222D0BWP7T35P140)                           0.07       2.59 r
  U86/ZN (NR2D1BWP7T35P140)                               0.02       2.61 f
  U87/ZN (AOI211D0BWP7T35P140)                            0.07       2.67 r
  U88/ZN (MUX2ND1BWP7T35P140)                             0.05       2.72 r
  shiftReg_reg_10_/D (DFCNQD1BWP7T35P140)                 0.00       2.72 r
  data arrival time                                                  2.72

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_10_/CP (DFCNQD1BWP7T35P140)                0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                        8.24


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.35       2.35 f
  U69/ZN (INVD1BWP7T35P140)                               0.07       2.42 r
  U70/ZN (NR2D1BWP7T35P140)                               0.03       2.45 f
  U71/ZN (ND2D1BWP7T35P140)                               0.02       2.47 r
  U72/Z (XOR2D0BWP7T35P140)                               0.06       2.53 r
  U76/ZN (NR2D1BWP7T35P140)                               0.01       2.54 f
  U77/ZN (AOI211D0BWP7T35P140)                            0.06       2.61 r
  U78/ZN (MUX2ND1BWP7T35P140)                             0.05       2.66 r
  shiftReg_reg_9_/D (DFCNQD1BWP7T35P140)                  0.00       2.66 r
  data arrival time                                                  2.66

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_9_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        8.31


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  U69/ZN (INVD1BWP7T35P140)                               0.02       2.39 f
  U70/ZN (NR2D1BWP7T35P140)                               0.05       2.44 r
  U74/Z (AO21D1BWP7T35P140)                               0.04       2.48 r
  U134/Z (AN2D0BWP7T35P140)                               0.04       2.52 r
  U135/ZN (NR2D1BWP7T35P140)                              0.01       2.53 f
  U136/ZN (AOI211D0BWP7T35P140)                           0.07       2.60 r
  U137/Z (AO21D1BWP7T35P140)                              0.04       2.64 r
  shiftReg_reg_8_/D (DFCNQD1BWP7T35P140)                  0.00       2.64 r
  data arrival time                                                  2.64

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_8_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        8.33


  Startpoint: cal_en_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_gate_shiftReg_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cal_en_reg/CP (DFCND1BWP7T35P140)                       0.00       2.00 r
  cal_en_reg/QN (DFCND1BWP7T35P140)                       0.16       2.16 f
  U79/ZN (NR2D1BWP7T35P140)                               0.02       2.18 r
  clk_gate_shiftReg_reg/EN (SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1)     0.00     2.18 r
  clk_gate_shiftReg_reg/latch/E (CKLNQD1BWP7T35P140)      0.00       2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  clk_gate_shiftReg_reg/latch/CP (CKLNQD1BWP7T35P140)     0.00      11.00 r
  clock gating setup time                                -0.30      10.70
  data required time                                                10.70
  --------------------------------------------------------------------------
  data required time                                                10.70
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        8.52


  Startpoint: cal_en_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_gate_cal_cnt_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cal_en_reg/CP (DFCND1BWP7T35P140)                       0.00       2.00 r
  cal_en_reg/QN (DFCND1BWP7T35P140)                       0.16       2.16 f
  U146/ZN (ND2D1BWP7T35P140)                              0.02       2.18 r
  clk_gate_cal_cnt_reg/EN (SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0)     0.00     2.18 r
  clk_gate_cal_cnt_reg/latch/E (CKLNQD1BWP7T35P140)       0.00       2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  clk_gate_cal_cnt_reg/latch/CP (CKLNQD1BWP7T35P140)      0.00      11.00 r
  clock gating setup time                                -0.30      10.70
  data required time                                                10.70
  --------------------------------------------------------------------------
  data required time                                                10.70
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        8.52


  Startpoint: shiftReg_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_8_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_8_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  U138/Z (MUX2D1BWP7T35P140)                              0.06       2.42 r
  shiftReg_reg_7_/D (DFCNQD1BWP7T35P140)                  0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_7_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.54


  Startpoint: shiftReg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_7_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_7_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  U139/Z (MUX2D1BWP7T35P140)                              0.06       2.42 r
  shiftReg_reg_6_/D (DFCNQD1BWP7T35P140)                  0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_6_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.54


  Startpoint: shiftReg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_6_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_6_/Q (DFCNQD1BWP7T35P140)                  0.37       2.37 r
  U140/Z (MUX2D1BWP7T35P140)                              0.06       2.42 r
  shiftReg_reg_5_/D (DFCNQD1BWP7T35P140)                  0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  shiftReg_reg_5_/CP (DFCNQD1BWP7T35P140)                 0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.54


1
