

================================================================
== Vivado HLS Report for 'decision_function_65'
================================================================
* Date:           Mon Dec 11 23:06:40 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Final_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.408|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    145|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    457|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     81|    -|
|Register         |        -|      -|      12|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      12|    683|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |my_prj_acceleratobkb_x0_U74  |my_prj_acceleratobkb_x0  |        0|      0|  0|  457|    0|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |Total                        |                         |        0|      0|  0|  457|    0|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |and_ln73_163_fu_173_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_164_fu_183_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_165_fu_188_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_166_fu_198_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_167_fu_203_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_168_fu_213_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_169_fu_218_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_fu_169_p2         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1497_12_fu_163_p2   |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln1497_1_fu_133_p2    |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln1497_2_fu_145_p2    |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln1497_5_fu_151_p2    |   icmp   |      0|  0|  13|          12|          10|
    |icmp_ln1497_8_fu_157_p2    |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln1497_9_fu_139_p2    |   icmp   |      0|  0|  13|          12|          10|
    |icmp_ln1497_fu_127_p2      |   icmp   |      0|  0|  13|          12|           1|
    |or_ln88_73_fu_230_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln88_74_fu_235_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln88_75_fu_240_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln88_fu_224_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln89_121_fu_264_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln89_122_fu_276_p3  |  select  |      0|  0|   4|           1|           3|
    |select_ln89_123_fu_283_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln89_124_fu_291_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln89_fu_256_p3      |  select  |      0|  0|   3|           1|           2|
    |tmp_fu_307_p9              |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_49_fu_193_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_50_fu_208_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_fu_178_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln89_fu_246_p2         |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 145|         109|         103|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |x_V_address0             |  21|          4|    4|         16|
    |x_V_address1             |  21|          4|    4|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         16|   11|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |icmp_ln1497_12_reg_396       |  1|   0|    1|          0|
    |icmp_ln1497_1_reg_349        |  1|   0|    1|          0|
    |icmp_ln1497_2_reg_370        |  1|   0|    1|          0|
    |icmp_ln1497_5_reg_375        |  1|   0|    1|          0|
    |icmp_ln1497_8_reg_390        |  1|   0|    1|          0|
    |icmp_ln1497_9_reg_365        |  1|   0|    1|          0|
    |icmp_ln1497_reg_339          |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 12|   0|   12|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | decision_function.65 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | decision_function.65 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | decision_function.65 | return value |
|ap_done       | out |    1| ap_ctrl_hs | decision_function.65 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | decision_function.65 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | decision_function.65 | return value |
|ap_return     | out |   12| ap_ctrl_hs | decision_function.65 | return value |
|x_V_address0  | out |    4|  ap_memory |          x_V         |     array    |
|x_V_ce0       | out |    1|  ap_memory |          x_V         |     array    |
|x_V_q0        |  in |   12|  ap_memory |          x_V         |     array    |
|x_V_address1  | out |    4|  ap_memory |          x_V         |     array    |
|x_V_ce1       | out |    1|  ap_memory |          x_V         |     array    |
|x_V_q1        |  in |   12|  ap_memory |          x_V         |     array    |
+--------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [12 x i12]* %x_V, i64 0, i64 0" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 6 'getelementptr' 'x_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (2.32ns)   --->   "%x_V_load = load i12* %x_V_addr, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 7 'load' 'x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_V_addr_98 = getelementptr [12 x i12]* %x_V, i64 0, i64 3" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 8 'getelementptr' 'x_V_addr_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (2.32ns)   --->   "%x_V_load_1 = load i12* %x_V_addr_98, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 9 'load' 'x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 10 [1/2] (2.32ns)   --->   "%x_V_load = load i12* %x_V_addr, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 10 'load' 'x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 11 [1/1] (1.99ns)   --->   "%icmp_ln1497 = icmp slt i12 %x_V_load, 1" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 11 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/2] (2.32ns)   --->   "%x_V_load_1 = load i12* %x_V_addr_98, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 12 'load' 'x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 13 [1/1] (1.99ns)   --->   "%icmp_ln1497_1 = icmp slt i12 %x_V_load_1, 1537" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 13 'icmp' 'icmp_ln1497_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_addr_99 = getelementptr [12 x i12]* %x_V, i64 0, i64 4" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 14 'getelementptr' 'x_V_addr_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.32ns)   --->   "%x_V_load_2 = load i12* %x_V_addr_99, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 15 'load' 'x_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%x_V_addr_100 = getelementptr [12 x i12]* %x_V, i64 0, i64 9" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 16 'getelementptr' 'x_V_addr_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%x_V_load_5 = load i12* %x_V_addr_100, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 17 'load' 'x_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 18 [1/1] (1.99ns)   --->   "%icmp_ln1497_9 = icmp slt i12 %x_V_load_1, 513" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 18 'icmp' 'icmp_ln1497_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 19 [1/2] (2.32ns)   --->   "%x_V_load_2 = load i12* %x_V_addr_99, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 19 'load' 'x_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 20 [1/1] (1.99ns)   --->   "%icmp_ln1497_2 = icmp slt i12 %x_V_load_2, 1025" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 20 'icmp' 'icmp_ln1497_2' <Predicate = (icmp_ln1497)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%x_V_load_5 = load i12* %x_V_addr_100, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 21 'load' 'x_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 22 [1/1] (1.99ns)   --->   "%icmp_ln1497_5 = icmp slt i12 %x_V_load_5, -511" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 22 'icmp' 'icmp_ln1497_5' <Predicate = (icmp_ln1497)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%x_V_addr_101 = getelementptr [12 x i12]* %x_V, i64 0, i64 8" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 23 'getelementptr' 'x_V_addr_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (2.32ns)   --->   "%x_V_load_8 = load i12* %x_V_addr_101, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 24 'load' 'x_V_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%x_V_addr_102 = getelementptr [12 x i12]* %x_V, i64 0, i64 7" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 25 'getelementptr' 'x_V_addr_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (2.32ns)   --->   "%x_V_load_12 = load i12* %x_V_addr_102, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 26 'load' 'x_V_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 4.31>
ST_4 : Operation 27 [1/2] (2.32ns)   --->   "%x_V_load_8 = load i12* %x_V_addr_101, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 27 'load' 'x_V_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 28 [1/1] (1.99ns)   --->   "%icmp_ln1497_8 = icmp slt i12 %x_V_load_8, -639" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 28 'icmp' 'icmp_ln1497_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/2] (2.32ns)   --->   "%x_V_load_12 = load i12* %x_V_addr_102, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 29 'load' 'x_V_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 30 [1/1] (1.99ns)   --->   "%icmp_ln1497_12 = icmp slt i12 %x_V_load_12, 1921" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 30 'icmp' 'icmp_ln1497_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../my-conifer-prj/firmware/BDT.h:25]   --->   Operation 31 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln73 = and i1 %icmp_ln1497_1, %icmp_ln1497" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 32 'and' 'and_ln73' <Predicate = (icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_122)   --->   "%and_ln73_163 = and i1 %icmp_ln1497_2, %and_ln73" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 33 'and' 'and_ln73_163' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%xor_ln75 = xor i1 %icmp_ln1497_1, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 34 'xor' 'xor_ln75' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%and_ln73_164 = and i1 %icmp_ln1497_5, %xor_ln75" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 35 'and' 'and_ln73_164' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%and_ln73_165 = and i1 %and_ln73_164, %icmp_ln1497" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 36 'and' 'and_ln73_165' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.97ns)   --->   "%xor_ln75_49 = xor i1 %icmp_ln1497, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 37 'xor' 'xor_ln75_49' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.97ns)   --->   "%and_ln73_166 = and i1 %icmp_ln1497_8, %xor_ln75_49" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 38 'and' 'and_ln73_166' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_124)   --->   "%and_ln73_167 = and i1 %icmp_ln1497_9, %and_ln73_166" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 39 'and' 'and_ln73_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln75_50 = xor i1 %icmp_ln1497_8, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 40 'xor' 'xor_ln75_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln73_168 = and i1 %icmp_ln1497_12, %xor_ln75_49" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 41 'and' 'and_ln73_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln73_169 = and i1 %and_ln73_168, %xor_ln75_50" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 42 'and' 'and_ln73_169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln88 = or i1 %and_ln73, %and_ln73_165" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 43 'or' 'or_ln88' <Predicate = (icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_124)   --->   "%or_ln88_73 = or i1 %icmp_ln1497, %and_ln73_167" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 44 'or' 'or_ln88_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.97ns)   --->   "%or_ln88_74 = or i1 %icmp_ln1497, %and_ln73_166" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 45 'or' 'or_ln88_74' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln88_75 = or i1 %or_ln88_74, %and_ln73_169" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 46 'or' 'or_ln88_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_122)   --->   "%xor_ln89 = xor i1 %and_ln73_163, true" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 47 'xor' 'xor_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_122)   --->   "%zext_ln89 = zext i1 %xor_ln89 to i2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 48 'zext' 'zext_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_122)   --->   "%select_ln89 = select i1 %and_ln73, i2 %zext_ln89, i2 -2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 49 'select' 'select_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_122)   --->   "%select_ln89_121 = select i1 %or_ln88, i2 %select_ln89, i2 -1" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 50 'select' 'select_ln89_121' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_122)   --->   "%zext_ln89_19 = zext i2 %select_ln89_121 to i3" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 51 'zext' 'zext_ln89_19' <Predicate = (icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln89_122 = select i1 %icmp_ln1497, i3 %zext_ln89_19, i3 -4" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 52 'select' 'select_ln89_122' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_124)   --->   "%select_ln89_123 = select i1 %or_ln88_73, i3 %select_ln89_122, i3 -3" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 53 'select' 'select_ln89_123' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln89_124 = select i1 %or_ln88_74, i3 %select_ln89_123, i3 -2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 54 'select' 'select_ln89_124' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln89_125 = select i1 %or_ln88_75, i3 %select_ln89_124, i3 -1" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 55 'select' 'select_ln89_125' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp = call i12 @_ssdm_op_Mux.ap_auto.8i12.i3(i12 -36, i12 23, i12 -27, i12 -32, i12 -28, i12 -27, i12 23, i12 -47, i3 %select_ln89_125)" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 56 'mux' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 4.03> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "ret i12 %tmp" [../my-conifer-prj/firmware/BDT.h:93]   --->   Operation 57 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_addr          (getelementptr) [ 001000]
x_V_addr_98       (getelementptr) [ 001000]
x_V_load          (load         ) [ 000000]
icmp_ln1497       (icmp         ) [ 011111]
x_V_load_1        (load         ) [ 000000]
icmp_ln1497_1     (icmp         ) [ 011111]
x_V_addr_99       (getelementptr) [ 000100]
x_V_addr_100      (getelementptr) [ 000100]
icmp_ln1497_9     (icmp         ) [ 011111]
x_V_load_2        (load         ) [ 000000]
icmp_ln1497_2     (icmp         ) [ 011011]
x_V_load_5        (load         ) [ 000000]
icmp_ln1497_5     (icmp         ) [ 011011]
x_V_addr_101      (getelementptr) [ 010010]
x_V_addr_102      (getelementptr) [ 010010]
x_V_load_8        (load         ) [ 000000]
icmp_ln1497_8     (icmp         ) [ 001001]
x_V_load_12       (load         ) [ 000000]
icmp_ln1497_12    (icmp         ) [ 001001]
specpipeline_ln25 (specpipeline ) [ 000000]
and_ln73          (and          ) [ 000000]
and_ln73_163      (and          ) [ 000000]
xor_ln75          (xor          ) [ 000000]
and_ln73_164      (and          ) [ 000000]
and_ln73_165      (and          ) [ 000000]
xor_ln75_49       (xor          ) [ 000000]
and_ln73_166      (and          ) [ 000000]
and_ln73_167      (and          ) [ 000000]
xor_ln75_50       (xor          ) [ 000000]
and_ln73_168      (and          ) [ 000000]
and_ln73_169      (and          ) [ 000000]
or_ln88           (or           ) [ 000000]
or_ln88_73        (or           ) [ 000000]
or_ln88_74        (or           ) [ 000000]
or_ln88_75        (or           ) [ 000000]
xor_ln89          (xor          ) [ 000000]
zext_ln89         (zext         ) [ 000000]
select_ln89       (select       ) [ 000000]
select_ln89_121   (select       ) [ 000000]
zext_ln89_19      (zext         ) [ 000000]
select_ln89_122   (select       ) [ 000000]
select_ln89_123   (select       ) [ 000000]
select_ln89_124   (select       ) [ 000000]
select_ln89_125   (select       ) [ 000000]
tmp               (mux          ) [ 000000]
ret_ln93          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i12.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="x_V_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="12" slack="0"/>
<pin id="89" dir="1" index="7" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_load/1 x_V_load_1/1 x_V_load_2/2 x_V_load_5/2 x_V_load_8/3 x_V_load_12/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="x_V_addr_98_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="3" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_98/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="x_V_addr_99_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="12" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="4" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_99/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_V_addr_100_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="5" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_100/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="x_V_addr_101_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_101/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_V_addr_102_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_102/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln1497_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="0" index="1" bw="12" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln1497_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="0" index="1" bw="12" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln1497_9_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="0" index="1" bw="12" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_9/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln1497_2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="0" index="1" bw="12" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_2/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln1497_5_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="0" index="1" bw="12" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_5/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln1497_8_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="0"/>
<pin id="159" dir="0" index="1" bw="12" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_8/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln1497_12_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="12" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_12/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="and_ln73_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="3"/>
<pin id="171" dir="0" index="1" bw="1" slack="3"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="and_ln73_163_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="2"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_163/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="xor_ln75_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="3"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="and_ln73_164_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="2"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_164/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="and_ln73_165_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="3"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_165/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="xor_ln75_49_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="3"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_49/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="and_ln73_166_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_166/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="and_ln73_167_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="3"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_167/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="xor_ln75_50_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_50/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="and_ln73_168_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_168/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="and_ln73_169_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_169/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="or_ln88_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln88_73_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="3"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_73/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln88_74_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="3"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_74/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="or_ln88_75_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_75/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="xor_ln89_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln89_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln89_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="0" index="2" bw="2" slack="0"/>
<pin id="260" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln89_121_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="2" slack="0"/>
<pin id="267" dir="0" index="2" bw="2" slack="0"/>
<pin id="268" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_121/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln89_19_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_19/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln89_122_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="3"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="0" index="2" bw="3" slack="0"/>
<pin id="280" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_122/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln89_123_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="0" index="2" bw="3" slack="0"/>
<pin id="287" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_123/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln89_124_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_124/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln89_125_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="3" slack="0"/>
<pin id="302" dir="0" index="2" bw="3" slack="0"/>
<pin id="303" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_125/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="0" index="3" bw="6" slack="0"/>
<pin id="312" dir="0" index="4" bw="6" slack="0"/>
<pin id="313" dir="0" index="5" bw="6" slack="0"/>
<pin id="314" dir="0" index="6" bw="6" slack="0"/>
<pin id="315" dir="0" index="7" bw="6" slack="0"/>
<pin id="316" dir="0" index="8" bw="7" slack="0"/>
<pin id="317" dir="0" index="9" bw="3" slack="0"/>
<pin id="318" dir="1" index="10" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="329" class="1005" name="x_V_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="1"/>
<pin id="331" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="x_V_addr_98_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="1"/>
<pin id="336" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_98 "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln1497_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="349" class="1005" name="icmp_ln1497_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="3"/>
<pin id="351" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1497_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="x_V_addr_99_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="1"/>
<pin id="357" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_99 "/>
</bind>
</comp>

<comp id="360" class="1005" name="x_V_addr_100_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="1"/>
<pin id="362" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_100 "/>
</bind>
</comp>

<comp id="365" class="1005" name="icmp_ln1497_9_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="3"/>
<pin id="367" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1497_9 "/>
</bind>
</comp>

<comp id="370" class="1005" name="icmp_ln1497_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="2"/>
<pin id="372" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497_2 "/>
</bind>
</comp>

<comp id="375" class="1005" name="icmp_ln1497_5_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="2"/>
<pin id="377" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497_5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="x_V_addr_101_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="1"/>
<pin id="382" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_101 "/>
</bind>
</comp>

<comp id="385" class="1005" name="x_V_addr_102_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="1"/>
<pin id="387" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_102 "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln1497_8_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_8 "/>
</bind>
</comp>

<comp id="396" class="1005" name="icmp_ln1497_12_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="99"><net_src comp="91" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="108"><net_src comp="100" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="117"><net_src comp="109" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="126"><net_src comp="118" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="131"><net_src comp="72" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="72" pin="7"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="72" pin="7"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="72" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="72" pin="7"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="72" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="72" pin="7"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="177"><net_src comp="169" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="183" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="193" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="208" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="169" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="188" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="203" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="198" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="218" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="173" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="169" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="224" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="256" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="230" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="276" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="296"><net_src comp="235" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="283" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="240" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="291" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="321"><net_src comp="54" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="307" pin=4"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="307" pin=5"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="307" pin=6"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="307" pin=7"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="307" pin=8"/></net>

<net id="328"><net_src comp="299" pin="3"/><net_sink comp="307" pin=9"/></net>

<net id="332"><net_src comp="64" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="337"><net_src comp="78" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="342"><net_src comp="127" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="352"><net_src comp="133" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="358"><net_src comp="91" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="363"><net_src comp="100" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="368"><net_src comp="139" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="373"><net_src comp="145" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="378"><net_src comp="151" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="383"><net_src comp="109" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="388"><net_src comp="118" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="393"><net_src comp="157" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="399"><net_src comp="163" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
 - Input state : 
	Port: decision_function.65 : x_V | {1 2 3 4 }
  - Chain level:
	State 1
		x_V_load : 1
		x_V_load_1 : 1
	State 2
		icmp_ln1497 : 1
		icmp_ln1497_1 : 1
		x_V_load_2 : 1
		x_V_load_5 : 1
		icmp_ln1497_9 : 1
	State 3
		icmp_ln1497_2 : 1
		icmp_ln1497_5 : 1
		x_V_load_8 : 1
		x_V_load_12 : 1
	State 4
		icmp_ln1497_8 : 1
		icmp_ln1497_12 : 1
	State 5
		select_ln89 : 1
		select_ln89_121 : 2
		zext_ln89_19 : 3
		select_ln89_122 : 4
		select_ln89_123 : 5
		select_ln89_124 : 6
		select_ln89_125 : 7
		tmp : 8
		ret_ln93 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    mux   |       tmp_fu_307       |    0    |   457   |
|----------|------------------------|---------|---------|
|          |   icmp_ln1497_fu_127   |    0    |    13   |
|          |  icmp_ln1497_1_fu_133  |    0    |    13   |
|          |  icmp_ln1497_9_fu_139  |    0    |    13   |
|   icmp   |  icmp_ln1497_2_fu_145  |    0    |    13   |
|          |  icmp_ln1497_5_fu_151  |    0    |    13   |
|          |  icmp_ln1497_8_fu_157  |    0    |    13   |
|          |  icmp_ln1497_12_fu_163 |    0    |    13   |
|----------|------------------------|---------|---------|
|          |     and_ln73_fu_169    |    0    |    2    |
|          |   and_ln73_163_fu_173  |    0    |    2    |
|          |   and_ln73_164_fu_183  |    0    |    2    |
|    and   |   and_ln73_165_fu_188  |    0    |    2    |
|          |   and_ln73_166_fu_198  |    0    |    2    |
|          |   and_ln73_167_fu_203  |    0    |    2    |
|          |   and_ln73_168_fu_213  |    0    |    2    |
|          |   and_ln73_169_fu_218  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   select_ln89_fu_256   |    0    |    2    |
|          | select_ln89_121_fu_264 |    0    |    2    |
|  select  | select_ln89_122_fu_276 |    0    |    3    |
|          | select_ln89_123_fu_283 |    0    |    3    |
|          | select_ln89_124_fu_291 |    0    |    3    |
|          | select_ln89_125_fu_299 |    0    |    3    |
|----------|------------------------|---------|---------|
|          |     xor_ln75_fu_178    |    0    |    2    |
|    xor   |   xor_ln75_49_fu_193   |    0    |    2    |
|          |   xor_ln75_50_fu_208   |    0    |    2    |
|          |     xor_ln89_fu_246    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln88_fu_224     |    0    |    2    |
|    or    |    or_ln88_73_fu_230   |    0    |    2    |
|          |    or_ln88_74_fu_235   |    0    |    2    |
|          |    or_ln88_75_fu_240   |    0    |    2    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln89_fu_252    |    0    |    0    |
|          |   zext_ln89_19_fu_272  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   596   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|icmp_ln1497_12_reg_396|    1   |
| icmp_ln1497_1_reg_349|    1   |
| icmp_ln1497_2_reg_370|    1   |
| icmp_ln1497_5_reg_375|    1   |
| icmp_ln1497_8_reg_390|    1   |
| icmp_ln1497_9_reg_365|    1   |
|  icmp_ln1497_reg_339 |    1   |
| x_V_addr_100_reg_360 |    4   |
| x_V_addr_101_reg_380 |    4   |
| x_V_addr_102_reg_385 |    4   |
|  x_V_addr_98_reg_334 |    4   |
|  x_V_addr_99_reg_355 |    4   |
|   x_V_addr_reg_329   |    4   |
+----------------------+--------+
|         Total        |   31   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_72 |  p2  |   6  |   0  |    0   ||    33   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.904  ||    66   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   596  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   66   |
|  Register |    -   |   31   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   31   |   662  |
+-----------+--------+--------+--------+
