<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2022.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>7.104</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.104</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>7.104</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>2.896</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>2.896</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.896</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>2.896</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>40</BRAM>
      <CLB>0</CLB>
      <DSP>2</DSP>
      <FF>35085</FF>
      <LATCH>0</LATCH>
      <LUT>28376</LUT>
      <SRL>9</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="hdc_maxi" DISPNAME="inst" RTLNAME="hdc_maxi">
      <SubModules count="25">AM_U control_s_axi_U grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139 grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159 grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178 grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210 grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203 ngram_U regslice_both_AM_out_V_data_V_U regslice_both_IM_V_data_V_U regslice_both_test_data_V_data_V_U regslice_both_test_data_V_dest_V_U regslice_both_test_data_V_id_V_U regslice_both_test_data_V_keep_V_U regslice_both_test_data_V_last_V_U regslice_both_test_data_V_strb_V_U regslice_both_test_data_V_user_V_U regslice_both_test_label_out_V_data_V_U regslice_both_test_label_out_V_dest_V_U regslice_both_test_label_out_V_id_V_U regslice_both_test_label_out_V_keep_V_U regslice_both_test_label_out_V_last_V_U regslice_both_test_label_out_V_strb_V_U regslice_both_test_label_out_V_user_V_U test_data_d_U</SubModules>
      <Resources BRAM="40" DSP="2" FF="35085" LUT="28376"/>
      <LocalResources FF="347" LUT="43"/>
    </RtlModule>
    <RtlModule CELL="inst/AM_U" BINDMODULE="hdc_maxi_AM_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="AM_RAM_AUTO_1R1W" DISPNAME="AM_U" RTLNAME="hdc_maxi_AM_RAM_AUTO_1R1W">
      <Resources BRAM="16" LUT="106"/>
      <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="AM_U" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:20" URAM="0" VARIABLE="AM"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="hdc_maxi_control_s_axi" DEPTH="1" TYPE="rtl" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="hdc_maxi_control_s_axi">
      <Resources FF="27" LUT="28"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139" DEPTH="1" TYPE="function" MODULENAME="hdc_maxi_Pipeline_VITIS_LOOP_15_1" DISPNAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139" RTLNAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_42_8192_1_1_U1</SubModules>
      <Resources FF="32791" LUT="17758"/>
      <LocalResources FF="32789" LUT="523"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/flow_control_loop_pipe_sequential_init_U" BINDMODULE="hdc_maxi_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="hdc_maxi_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="9043"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/mux_42_8192_1_1_U1" BINDMODULE="hdc_maxi_mux_42_8192_1_1" DEPTH="2" TYPE="rtl" MODULENAME="mux_42_8192_1_1" DISPNAME="mux_42_8192_1_1_U1" RTLNAME="hdc_maxi_mux_42_8192_1_1">
      <Resources LUT="8192"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159" DEPTH="1" TYPE="function" MODULENAME="hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3" DISPNAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159" RTLNAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_3ns_8ns_8ns_11_4_1_U12</SubModules>
      <Resources DSP="1" FF="431" LUT="58"/>
      <LocalResources FF="429" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159/flow_control_loop_pipe_sequential_init_U" BINDMODULE="hdc_maxi_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="hdc_maxi_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="49"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159/mac_muladd_3ns_8ns_8ns_11_4_1_U12" BINDMODULE="hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_3ns_8ns_8ns_11_4_1" DISPNAME="mac_muladd_3ns_8ns_8ns_11_4_1_U12" RTLNAME="hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1">
      <Resources DSP="1" LUT="4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_8ns_11_4_1_U12" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:24" URAM="0" VARIABLE="mul_ln24"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_8ns_11_4_1_U12" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:24" URAM="0" VARIABLE="add_ln24"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178" DEPTH="1" TYPE="function" MODULENAME="hdc_maxi_Pipeline_VITIS_LOOP_40_5" DISPNAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178" RTLNAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="552" LUT="580"/>
      <LocalResources FF="550" LUT="520"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178/flow_control_loop_pipe_sequential_init_U" BINDMODULE="hdc_maxi_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="hdc_maxi_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="60"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210" DEPTH="1" TYPE="function" MODULENAME="hdc_maxi_Pipeline_VITIS_LOOP_51_8" DISPNAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210" RTLNAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="381" LUT="8918"/>
      <LocalResources FF="379" LUT="8886"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/flow_control_loop_pipe_sequential_init_U" BINDMODULE="hdc_maxi_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="hdc_maxi_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="32"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203" DEPTH="1" TYPE="function" MODULENAME="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" DISPNAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203" RTLNAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_3ns_8ns_7ns_11_4_1_U42</SubModules>
      <Resources DSP="1" FF="187" LUT="165"/>
      <LocalResources FF="185" LUT="114"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/flow_control_loop_pipe_sequential_init_U" BINDMODULE="hdc_maxi_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="hdc_maxi_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="39"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/mac_muladd_3ns_8ns_7ns_11_4_1_U42" BINDMODULE="hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_3ns_8ns_7ns_11_4_1" DISPNAME="mac_muladd_3ns_8ns_7ns_11_4_1_U42" RTLNAME="hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1">
      <Resources DSP="1" LUT="12"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_7ns_11_4_1_U42" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:74" URAM="0" VARIABLE="mul_ln74"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_7ns_11_4_1_U42" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:74" URAM="0" VARIABLE="add_ln74"/>
    </RtlModule>
    <RtlModule CELL="inst/ngram_U" BINDMODULE="hdc_maxi_ngram_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="ngram_RAM_AUTO_1R1W" DISPNAME="ngram_U" RTLNAME="hdc_maxi_ngram_RAM_AUTO_1R1W">
      <Resources BRAM="8" LUT="242"/>
      <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="ngram_U" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:33" URAM="0" VARIABLE="ngram"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_AM_out_V_data_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_AM_out_V_data_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="68" LUT="54"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_IM_V_data_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_IM_V_data_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="68" LUT="22"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_data_V_data_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_data_V_data_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="69" LUT="168"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_data_V_dest_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_data_V_dest_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="6" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_data_V_id_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_data_V_id_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="6" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_data_V_keep_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_data_V_keep_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="12" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_data_V_last_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_data_V_last_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="6" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_data_V_strb_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_data_V_strb_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="12" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_data_V_user_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_data_V_user_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="6" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_label_out_V_data_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_label_out_V_data_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="68" LUT="28"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_label_out_V_dest_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_label_out_V_dest_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="6" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_label_out_V_id_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_label_out_V_id_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="6" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_label_out_V_keep_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_label_out_V_keep_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="12" LUT="8"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_label_out_V_last_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_label_out_V_last_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="6" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_label_out_V_strb_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_label_out_V_strb_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="12" LUT="8"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_test_label_out_V_user_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_test_label_out_V_user_V_U" RTLNAME="hdc_maxi_regslice_both">
      <Resources FF="6" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/test_data_d_U" BINDMODULE="hdc_maxi_test_data_d_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="test_data_d_RAM_AUTO_1R1W" DISPNAME="test_data_d_U" RTLNAME="hdc_maxi_test_data_d_RAM_AUTO_1R1W">
      <Resources BRAM="16" LUT="128"/>
      <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="test_data_d_U" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:39" URAM="0" VARIABLE="test_data_d"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="7.097" DATAPATH_LOGIC_DELAY="2.270" DATAPATH_NET_DELAY="4.827" ENDPOINT_PIN="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]/D" LOGIC_LEVELS="8" MAX_FANOUT="3" SLACK="2.896" STARTPOINT_PIN="grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/C">
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="113"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3931" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="10"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_1666" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="10"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_534" PRIMITIVE_TYPE="MUXFX.others.MUXF8" LINE_NUMBER="10"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_197" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="10"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_55" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="10"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_13" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="10"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="405"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="405"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="263"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.097" DATAPATH_LOGIC_DELAY="2.270" DATAPATH_NET_DELAY="4.827" ENDPOINT_PIN="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]/D" LOGIC_LEVELS="8" MAX_FANOUT="3" SLACK="2.896" STARTPOINT_PIN="grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/C">
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="113"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_3931" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="10"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_1666" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="10"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_534" PRIMITIVE_TYPE="MUXFX.others.MUXF8" LINE_NUMBER="10"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_197" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="10"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_55" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="10"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_13" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="10"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/icmp_ln55_reg_446[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="407"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/icmp_ln55_reg_446[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="407"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="264"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.071" DATAPATH_LOGIC_DELAY="3.054" DATAPATH_NET_DELAY="4.017" ENDPOINT_PIN="grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[29]/D" LOGIC_LEVELS="12" MAX_FANOUT="31" SLACK="2.954" STARTPOINT_PIN="AM_U/genblk1[1].ram_reg_0/CLKARDCLK">
      <CELL NAME="AM_U/genblk1[1].ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="32"/>
      <CELL NAME="AM_U/dot_product_fu_60[0]_i_52" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60[0]_i_32" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60[0]_i_16" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60[0]_i_11" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="287"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[4]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[8]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[12]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[20]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[24]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[28]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[29]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="287"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.065" DATAPATH_LOGIC_DELAY="3.048" DATAPATH_NET_DELAY="4.017" ENDPOINT_PIN="grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]/D" LOGIC_LEVELS="12" MAX_FANOUT="31" SLACK="2.960" STARTPOINT_PIN="AM_U/genblk1[1].ram_reg_0/CLKARDCLK">
      <CELL NAME="AM_U/genblk1[1].ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="32"/>
      <CELL NAME="AM_U/dot_product_fu_60[0]_i_52" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60[0]_i_32" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60[0]_i_16" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60[0]_i_11" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="287"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[4]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[8]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[12]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[20]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[24]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[28]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="287"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.990" DATAPATH_LOGIC_DELAY="2.973" DATAPATH_NET_DELAY="4.017" ENDPOINT_PIN="grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[30]/D" LOGIC_LEVELS="12" MAX_FANOUT="31" SLACK="3.035" STARTPOINT_PIN="AM_U/genblk1[1].ram_reg_0/CLKARDCLK">
      <CELL NAME="AM_U/genblk1[1].ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="32"/>
      <CELL NAME="AM_U/dot_product_fu_60[0]_i_52" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60[0]_i_32" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60[0]_i_16" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60[0]_i_11" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="287"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[4]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[8]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[12]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[20]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[24]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="AM_U/dot_product_fu_60_reg[28]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
      <CELL NAME="grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[30]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="287"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/hdc_maxi_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/hdc_maxi_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/hdc_maxi_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/hdc_maxi_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/hdc_maxi_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/hdc_maxi_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Thu Jan 05 05:36:57 +0800 2023"/>
    <item NAME="Version" VALUE="2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)"/>
    <item NAME="Project" VALUE="AAHLS_Final_Project_deploy"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

