FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
/* bench 24559.1.0 d5f08bdcd871 */
/* bench 20826.1.0 aeea8f0f465c */
/* bench 20826.1.1 8941752768b0 */
/* bench 20826.1.2 8b33e3387d6f */
/* bench 20826.1.3 132f0d4b0a9c */
/* bench 20826.1.4 cca4590b2192 */
/* bench 20826.1.5 5a4cb9906546 */
/* bench 20826.1.6 2ccfb29a4ebc */
/* bench 20826.1.7 af0396d437e4 */
/* bench 20826.1.8 2ba896ac49e7 */
/* bench 20826.1.9 6b7ae69d7c3c */
/* bench 20826.1.10 cb5b2470a239 */
/* bench 20826.1.11 f65b8bc3f5cd */
/* bench 20826.1.12 13dfa523ab23 */
/* bench 20826.1.13 d534a204cd5c */
/* bench 20826.1.14 f76e550fb9df */
/* bench 20826.1.15 d33918c2efce */
 * Copyright (C) 2003 Paul Mundt
 */
#ifndef __ASM_SH_DREAMCAST_DMA_H
#define __ASM_SH_DREAMCAST_DMA_H

/* Number of DMA channels */
#define G2_NR_DMA_CHANNELS	4

/* Channels for cascading */
#define PVR2_CASCADE_CHAN	2
#define G2_CASCADE_CHAN		3

/* PVR2 DMA Registers */
#define PVR2_DMA_BASE		0xa05f6800
#define PVR2_DMA_ADDR		(PVR2_DMA_BASE + 0)
#define PVR2_DMA_COUNT		(PVR2_DMA_BASE + 4)
#define PVR2_DMA_MODE		(PVR2_DMA_BASE + 8)
#define PVR2_DMA_LMMODE0	(PVR2_DMA_BASE + 132)
#define PVR2_DMA_LMMODE1	(PVR2_DMA_BASE + 136)

/* G2 DMA Register */
#define G2_DMA_BASE		0xa05f7800

#endif /* __ASM_SH_DREAMCAST_DMA_H */

