#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov 12 02:12:06 2020
# Process ID: 4804
# Current directory: C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7872 C:\Users\Administrator\Desktop\VE370\Projects\project2\project_1\project_1.xpr
# Log file: C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/vivado.log
# Journal file: C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 738.891 ; gain = 29.117
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/singlecyclesim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/singlecycle_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singlecyclesim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj singlecyclesim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/Add_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ADD4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/branchunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/regmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/shiftleft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft2_26bit
INFO: [VRFC 10-311] analyzing module Shiftleft2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/singlecycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.srcs/sim_1/new/singlecyclesim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecyclesim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto dec2dfbfebf942f48a82959299d3f129 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singlecyclesim_behav xil_defaultlib.singlecyclesim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 32 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:47]
WARNING: [VRFC 10-1783] select index 33 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:48]
WARNING: [VRFC 10-1783] select index 34 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:49]
WARNING: [VRFC 10-1783] select index 35 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:50]
WARNING: [VRFC 10-1783] select index 36 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:51]
WARNING: [VRFC 10-1783] select index 37 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:52]
WARNING: [VRFC 10-1783] select index 38 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:53]
WARNING: [VRFC 10-1783] select index 39 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:54]
WARNING: [VRFC 10-1783] select index 40 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:55]
WARNING: [VRFC 10-1783] select index 41 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/singlecycle.v" Line 4. Module singlecycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC.v" Line 4. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v" Line 4. Module inst_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/control.v" Line 4. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/regfile.v" Line 4. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/regmux.v" Line 4. Module RegMux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/signextend.v" Line 4. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/alucontrol.v" Line 4. Module ALUcontrol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" Line 4. Module Mux32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/branchunit.v" Line 4. Module BranchUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/shiftleft2.v" Line 11. Module Shiftleft2_32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC_ADD.v" Line 4. Module PC_ADD4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/shiftleft2.v" Line 4. Module Shiftleft2_26bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/Add_ALU.v" Line 4. Module Add_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" Line 4. Module Mux32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" Line 4. Module Mux32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/datamemory.v" Line 4. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" Line 4. Module Mux32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/singlecyclesim_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 796.008 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/singlecyclesim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/singlecycle_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singlecyclesim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj singlecyclesim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/Add_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ADD4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/branchunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/regmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/shiftleft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft2_26bit
INFO: [VRFC 10-311] analyzing module Shiftleft2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/singlecycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.srcs/sim_1/new/singlecyclesim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecyclesim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto dec2dfbfebf942f48a82959299d3f129 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singlecyclesim_behav xil_defaultlib.singlecyclesim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] singlecycle expects 3 arguments [C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.srcs/sim_1/new/singlecyclesim.v:26]
WARNING: [VRFC 10-1783] select index 32 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:47]
WARNING: [VRFC 10-1783] select index 33 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:48]
WARNING: [VRFC 10-1783] select index 34 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:49]
WARNING: [VRFC 10-1783] select index 35 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:50]
WARNING: [VRFC 10-1783] select index 36 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:51]
WARNING: [VRFC 10-1783] select index 37 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:52]
WARNING: [VRFC 10-1783] select index 38 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:53]
WARNING: [VRFC 10-1783] select index 39 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:54]
WARNING: [VRFC 10-1783] select index 40 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:55]
WARNING: [VRFC 10-1783] select index 41 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/singlecyclesim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/singlecycle_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singlecyclesim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj singlecyclesim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/Add_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ADD4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/branchunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/regmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/shiftleft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft2_26bit
INFO: [VRFC 10-311] analyzing module Shiftleft2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/singlecycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.srcs/sim_1/new/singlecyclesim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecyclesim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto dec2dfbfebf942f48a82959299d3f129 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singlecyclesim_behav xil_defaultlib.singlecyclesim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 32 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:47]
WARNING: [VRFC 10-1783] select index 33 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:48]
WARNING: [VRFC 10-1783] select index 34 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:49]
WARNING: [VRFC 10-1783] select index 35 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:50]
WARNING: [VRFC 10-1783] select index 36 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:51]
WARNING: [VRFC 10-1783] select index 37 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:52]
WARNING: [VRFC 10-1783] select index 38 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:53]
WARNING: [VRFC 10-1783] select index 39 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:54]
WARNING: [VRFC 10-1783] select index 40 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:55]
WARNING: [VRFC 10-1783] select index 41 into mem is out of bounds [C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/singlecycle.v" Line 4. Module singlecycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC.v" Line 4. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v" Line 4. Module inst_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/control.v" Line 4. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/regfile.v" Line 4. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/regmux.v" Line 4. Module RegMux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/signextend.v" Line 4. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/alucontrol.v" Line 4. Module ALUcontrol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" Line 4. Module Mux32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/branchunit.v" Line 4. Module BranchUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/shiftleft2.v" Line 11. Module Shiftleft2_32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC_ADD.v" Line 4. Module PC_ADD4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/shiftleft2.v" Line 4. Module Shiftleft2_26bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/Add_ALU.v" Line 4. Module Add_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" Line 4. Module Mux32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" Line 4. Module Mux32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/datamemory.v" Line 4. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" Line 4. Module Mux32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/singlecyclesim_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 796.008 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/singlecyclesim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/singlecycle_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singlecyclesim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj singlecyclesim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/Add_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ADD4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/branchunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/regmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/shiftleft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftleft2_26bit
INFO: [VRFC 10-311] analyzing module Shiftleft2_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/singlecycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.srcs/sim_1/new/singlecyclesim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecyclesim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto dec2dfbfebf942f48a82959299d3f129 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singlecyclesim_behav xil_defaultlib.singlecyclesim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/singlecycle.v" Line 4. Module singlecycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC.v" Line 4. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/instruction_mem.v" Line 4. Module inst_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/control.v" Line 4. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/regfile.v" Line 4. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/regmux.v" Line 4. Module RegMux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/signextend.v" Line 4. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/alucontrol.v" Line 4. Module ALUcontrol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" Line 4. Module Mux32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/ALU.v" Line 4. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/branchunit.v" Line 4. Module BranchUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/shiftleft2.v" Line 11. Module Shiftleft2_32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/PC_ADD.v" Line 4. Module PC_ADD4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/shiftleft2.v" Line 4. Module Shiftleft2_26bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/Add_ALU.v" Line 4. Module Add_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" Line 4. Module Mux32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" Line 4. Module Mux32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/datamemory.v" Line 4. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/VE370/Projects/project2/mux32.v" Line 4. Module Mux32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/singlecyclesim_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/VE370/Projects/project2/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 798.445 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 12 02:23:50 2020...
