#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_000001a360219050 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a36022da30 .scope module, "tb_alu" "tb_alu" 3 3;
 .timescale -9 -12;
P_000001a36021b1f0 .param/l "DATA_W" 1 3 5, +C4<00000000000000000000000000100000>;
P_000001a36021b228 .param/l "OP_W" 1 3 7, +C4<00000000000000000000000000000011>;
P_000001a36021b260 .param/l "SHAMT_W" 1 3 6, +C4<00000000000000000000000000000101>;
v000001a3602272c0_0 .var "a", 31 0;
v000001a360226fa0_0 .var "b", 31 0;
v000001a360226960_0 .var "ext", 0 0;
v000001a360226e60_0 .var "s", 2 0;
v000001a360226b40_0 .net "y", 31 0, v000001a360226500_0;  1 drivers
S_000001a36022dbc0 .scope module, "uut" "alu" 3 19, 4 1 0, S_000001a36022da30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /INPUT 1 "ext";
    .port_info 4 /OUTPUT 32 "y";
P_000001a360219960 .param/l "DATA_W" 0 4 2, +C4<00000000000000000000000000100000>;
P_000001a360219998 .param/l "OP" 0 4 4, +C4<00000000000000000000000000000011>;
P_000001a3602199d0 .param/l "SHAMT_W" 0 4 3, +C4<00000000000000000000000000000101>;
v000001a3601d73b0_0 .net "a", 31 0, v000001a3602272c0_0;  1 drivers
v000001a360226dc0_0 .net "b", 31 0, v000001a360226fa0_0;  1 drivers
v000001a360226d20_0 .net "ext", 0 0, v000001a360226960_0;  1 drivers
v000001a3602268c0_0 .net "s", 2 0, v000001a360226e60_0;  1 drivers
v000001a3602263c0_0 .net "shamt", 4 0, L_000001a360227040;  1 drivers
v000001a360226500_0 .var "y", 31 0;
E_000001a36021d630/0 .event anyedge, v000001a3602268c0_0, v000001a360226d20_0, v000001a3601d73b0_0, v000001a360226dc0_0;
E_000001a36021d630/1 .event anyedge, v000001a3602263c0_0;
E_000001a36021d630 .event/or E_000001a36021d630/0, E_000001a36021d630/1;
L_000001a360227040 .part v000001a360226fa0_0, 0, 5;
    .scope S_000001a36022dbc0;
T_0 ;
    %wait E_000001a36021d630;
    %load/vec4 v000001a3602268c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a360226500_0, 0, 32;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v000001a360226d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %load/vec4 v000001a3601d73b0_0;
    %load/vec4 v000001a360226dc0_0;
    %sub;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v000001a3601d73b0_0;
    %load/vec4 v000001a360226dc0_0;
    %add;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v000001a360226500_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v000001a3601d73b0_0;
    %load/vec4 v000001a360226dc0_0;
    %and;
    %store/vec4 v000001a360226500_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000001a3601d73b0_0;
    %load/vec4 v000001a360226dc0_0;
    %or;
    %store/vec4 v000001a360226500_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v000001a3601d73b0_0;
    %load/vec4 v000001a360226dc0_0;
    %xor;
    %store/vec4 v000001a360226500_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000001a3601d73b0_0;
    %ix/getv 4, v000001a3602263c0_0;
    %shiftl 4;
    %store/vec4 v000001a360226500_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000001a360226d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v000001a3601d73b0_0;
    %ix/getv 4, v000001a3602263c0_0;
    %shiftr/s 4;
    %store/vec4 v000001a360226500_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000001a3601d73b0_0;
    %ix/getv 4, v000001a3602263c0_0;
    %shiftr 4;
    %store/vec4 v000001a360226500_0, 0, 32;
T_0.11 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a36022da30;
T_1 ;
    %vpi_call/w 3 29 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a36022da30 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001a36022da30;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a3602272c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a360226fa0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a360226e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a360226960_0, 0, 1;
    %delay 5000, 0;
    %vpi_call/w 3 39 "$display", "=== Test1: AND 6 & 3 ===" {0 0 0};
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001a3602272c0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001a360226fa0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001a360226e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a360226960_0, 0, 1;
    %delay 5000, 0;
    %vpi_call/w 3 45 "$display", "time %0t : y = %0d (Souteichi: 2)", $time, v000001a360226b40_0 {0 0 0};
    %vpi_call/w 3 48 "$display", "=== Test2: OR 2 | 1 ===" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001a3602272c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001a360226fa0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001a360226e60_0, 0, 3;
    %delay 5000, 0;
    %vpi_call/w 3 53 "$display", "time %0t : y = %0d (Souteichi: 3)", $time, v000001a360226b40_0 {0 0 0};
    %vpi_call/w 3 56 "$display", "=== Test3: XOR 4 ^ 1 ===" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001a3602272c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001a360226fa0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001a360226e60_0, 0, 3;
    %delay 5000, 0;
    %vpi_call/w 3 61 "$display", "time %0t : y = %0d (Souteichi: 5)", $time, v000001a360226b40_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "=== Test4: SLL 1 << 3 ===" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001a3602272c0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001a360226fa0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a360226e60_0, 0, 3;
    %delay 5000, 0;
    %vpi_call/w 3 69 "$display", "time %0t : y = %0d (Souteichi: 8)", $time, v000001a360226b40_0 {0 0 0};
    %vpi_call/w 3 72 "$display", "=== Test5: SRL 16 >> 2 ===" {0 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001a3602272c0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001a360226fa0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001a360226e60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a360226960_0, 0, 1;
    %delay 5000, 0;
    %vpi_call/w 3 78 "$display", "time %0t : y = %0d (Souteichi: 4)", $time, v000001a360226b40_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "=== alu test done ===" {0 0 0};
    %delay 10000, 0;
    %vpi_call/w 3 82 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_alu.v";
    "alu.v";
