

================================================================
== Vitis HLS Report for 'decoder_bit_Block_split148_proc3'
================================================================
* Date:           Mon Dec  5 17:43:06 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.567 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      521|      585|  10.420 us|  11.700 us|  521|  585|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                       |                                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                Instance                               |                           Module                           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751  |decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3  |      128|      128|  2.560 us|  2.560 us|  128|  128|       no|
        |grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758  |decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5  |       66|       66|  1.320 us|  1.320 us|   66|   66|       no|
        |grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765  |decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4  |       66|       66|  1.320 us|  1.320 us|   66|   66|       no|
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_136_1  |       64|       64|         1|          -|          -|    64|        no|
        |- VITIS_LOOP_166_2  |      320|      320|         5|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     343|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     207|     507|    -|
|Memory           |        3|     -|       8|       4|    0|
|Multiplexer      |        -|     -|       -|     662|    -|
|Register         |        -|     -|    2303|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     0|    2518|    1516|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                Instance                               |                           Module                           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751  |decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3  |        0|   0|  173|  342|    0|
    |grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765  |decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4  |        0|   0|   17|  102|    0|
    |grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758  |decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5  |        0|   0|   17|   63|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                  |                                                            |        0|   0|  207|  507|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |                        Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_trellis_metric_U  |decoder_bit_Block_split148_proc3_temp_trellis_metric  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |trellis_metric_U       |decoder_bit_Block_split148_proc3_trellis_metric       |        2|  0|   0|    0|    64|   32|     1|         2048|
    |trellis_table_0_0_U    |decoder_bit_Block_split148_proc3_trellis_table_0_0    |        0|  2|   1|    0|    64|    1|     1|           64|
    |trellis_table_0_1_U    |decoder_bit_Block_split148_proc3_trellis_table_0_0    |        0|  2|   1|    0|    64|    1|     1|           64|
    |trellis_table_1_0_U    |decoder_bit_Block_split148_proc3_trellis_table_0_0    |        0|  2|   1|    0|    64|    1|     1|           64|
    |trellis_table_1_1_U    |decoder_bit_Block_split148_proc3_trellis_table_0_0    |        0|  2|   1|    0|    64|    1|     1|           64|
    +-----------------------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                                      |        3|  8|   4|    0|   384|   68|     6|         4352|
    +-----------------------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln136_fu_795_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln166_fu_1008_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln168_fu_1026_p2              |         +|   0|  0|  14|           7|           2|
    |add_ln173_fu_1170_p2              |         +|   0|  0|   9|           2|           2|
    |add_ln174_fu_1186_p2              |         +|   0|  0|   9|           2|           2|
    |down_fu_1196_p2                   |         +|   0|  0|  39|          32|          32|
    |up_fu_1180_p2                     |         +|   0|  0|  39|          32|          32|
    |sub_ln168_1_fu_1056_p2            |         -|   0|  0|  13|           1|           6|
    |sub_ln168_fu_1040_p2              |         -|   0|  0|  14|           1|           7|
    |icmp_ln136_fu_789_p2              |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln137_fu_811_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln166_fu_1002_p2             |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln177_fu_1202_p2             |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln186_fu_1482_p2             |      icmp|   0|  0|  20|          32|          27|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op83_read_state2     |        or|   0|  0|   2|           1|           1|
    |normal_flag_1_fu_1488_p2          |        or|   0|  0|   2|           1|           1|
    |ns_1_fu_841_p2                    |        or|   0|  0|   6|           6|           1|
    |or_ln223_fu_1472_p2               |        or|   0|  0|  33|          33|           1|
    |p_pn13_v_fu_1121_p3               |    select|   0|  0|   6|           1|           6|
    |p_pn_v_fu_1108_p3                 |    select|   0|  0|   6|           1|           6|
    |select_ln168_fu_1072_p3           |    select|   0|  0|   6|           1|           6|
    |xor_ln148_1_fu_933_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln148_2_fu_939_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln148_fu_927_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln149_1_fu_953_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln149_2_fu_959_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln149_3_fu_965_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln149_fu_947_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln152_1_fu_913_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln152_2_fu_919_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln152_fu_907_p2               |       xor|   0|  0|   2|           1|           1|
    |xor_ln153_1_fu_893_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln153_2_fu_899_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln153_fu_887_p2               |       xor|   0|  0|   2|           1|           1|
    |xor_ln168_1_fu_1143_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln168_fu_1134_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln170_1_fu_1161_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln170_2_fu_1080_p2            |       xor|   0|  0|   7|           6|           7|
    |xor_ln170_fu_1152_p2              |       xor|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 343|         241|         212|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |UnifiedRetVal_i_i_reg_599         |  273|         64|   32|       2048|
    |ap_NS_fsm                         |   65|         13|    1|         13|
    |ap_done                           |    9|          2|    1|          2|
    |cmp227_pn_in_reg_742              |    9|          2|   32|         64|
    |i_1_fu_362                        |    9|          2|    7|         14|
    |i_fu_358                          |    9|          2|    7|         14|
    |normal_flag_reg_587               |    9|          2|    1|          2|
    |storemerge14_reg_732              |    9|          2|   33|         66|
    |temp_trellis_metric_address0      |   31|          6|    6|         36|
    |temp_trellis_metric_ce0           |   26|          5|    1|          5|
    |temp_trellis_metric_d0            |   14|          3|   32|         96|
    |temp_trellis_survivor_V_address0  |   14|          3|    6|         18|
    |temp_trellis_survivor_V_d0        |   14|          3|   33|         99|
    |trellis_metric_address0           |   31|          6|    6|         36|
    |trellis_metric_ce0                |   20|          4|    1|          4|
    |trellis_metric_d0                 |   26|          5|   32|        160|
    |trellis_metric_we0                |   20|          4|    1|          4|
    |trellis_table_0_0_address0        |   14|          3|    6|         18|
    |trellis_table_0_1_address0        |   14|          3|    6|         18|
    |trellis_table_1_0_address0        |   14|          3|    6|         18|
    |trellis_table_1_1_address0        |   14|          3|    6|         18|
    |y0300_blk_n                       |    9|          2|    1|          2|
    |y1301_blk_n                       |    9|          2|    1|          2|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  662|        144|  258|       2757|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                        | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |UnifiedRetVal_i_i_reg_599                                                           |  32|   0|   32|          0|
    |add_ln166_reg_1930                                                                  |   7|   0|    7|          0|
    |ap_CS_fsm                                                                           |  12|   0|   12|          0|
    |ap_done_reg                                                                         |   1|   0|    1|          0|
    |best_metric_reg_2207                                                                |  32|   0|   32|          0|
    |cmp227_pn_in_reg_742                                                                |  32|   0|   32|          0|
    |down_reg_1990                                                                       |  32|   0|   32|          0|
    |empty_26_reg_1935                                                                   |   6|   0|    6|          0|
    |grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_start_reg  |   1|   0|    1|          0|
    |grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_start_reg  |   1|   0|    1|          0|
    |grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_362                                                                          |   7|   0|    7|          0|
    |i_fu_358                                                                            |   7|   0|    7|          0|
    |icmp_ln177_reg_1996                                                                 |   1|   0|    1|          0|
    |normal_flag_1_reg_2202                                                              |   1|   0|    1|          0|
    |normal_flag_reg_587                                                                 |   1|   0|    1|          0|
    |storemerge14_reg_732                                                                |  33|   0|   33|          0|
    |t                                                                                   |   1|   0|    1|          0|
    |t_load_reg_1891                                                                     |   1|   0|    1|          0|
    |temp_trellis_metric_addr_1_reg_1969                                                 |   6|   0|    6|          0|
    |temp_trellis_survivor_V_addr_1_reg_1974                                             |   6|   0|    6|          0|
    |tmp_10_reg_1921                                                                     |   1|   0|    1|          0|
    |tmp_9_reg_1915                                                                      |   1|   0|    1|          0|
    |trellis_survivor_V_0                                                                |  32|   0|   32|          0|
    |trellis_survivor_V_1                                                                |  32|   0|   32|          0|
    |trellis_survivor_V_10                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_11                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_12                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_13                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_14                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_15                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_16                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_17                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_18                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_19                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_2                                                                |  32|   0|   32|          0|
    |trellis_survivor_V_20                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_21                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_22                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_23                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_24                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_25                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_26                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_27                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_28                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_29                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_3                                                                |  32|   0|   32|          0|
    |trellis_survivor_V_30                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_31                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_32                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_33                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_34                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_35                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_36                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_37                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_38                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_39                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_4                                                                |  32|   0|   32|          0|
    |trellis_survivor_V_40                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_41                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_42                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_43                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_44                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_45                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_46                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_47                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_48                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_49                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_5                                                                |  32|   0|   32|          0|
    |trellis_survivor_V_50                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_51                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_52                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_53                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_54                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_55                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_56                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_57                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_58                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_59                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_6                                                                |  32|   0|   32|          0|
    |trellis_survivor_V_60                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_61                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_62                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_63                                                               |  32|   0|   32|          0|
    |trellis_survivor_V_7                                                                |  32|   0|   32|          0|
    |trellis_survivor_V_8                                                                |  32|   0|   32|          0|
    |trellis_survivor_V_9                                                                |  32|   0|   32|          0|
    |up_reg_1984                                                                         |  32|   0|   32|          0|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                               |2303|   0| 2303|          0|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-----------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3|  return value|
|ap_return                         |  out|   32|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3|  return value|
|temp_trellis_survivor_V_address0  |  out|    6|   ap_memory|            temp_trellis_survivor_V|         array|
|temp_trellis_survivor_V_ce0       |  out|    1|   ap_memory|            temp_trellis_survivor_V|         array|
|temp_trellis_survivor_V_we0       |  out|    1|   ap_memory|            temp_trellis_survivor_V|         array|
|temp_trellis_survivor_V_d0        |  out|   33|   ap_memory|            temp_trellis_survivor_V|         array|
|y0300_dout                        |   in|    1|     ap_fifo|                              y0300|       pointer|
|y0300_empty_n                     |   in|    1|     ap_fifo|                              y0300|       pointer|
|y0300_read                        |  out|    1|     ap_fifo|                              y0300|       pointer|
|y1301_dout                        |   in|    1|     ap_fifo|                              y1301|       pointer|
|y1301_empty_n                     |   in|    1|     ap_fifo|                              y1301|       pointer|
|y1301_read                        |  out|    1|     ap_fifo|                              y1301|       pointer|
+----------------------------------+-----+-----+------------+-----------------------------------+--------------+

