// Design of RAM & ROM using verilog
