cd CSC258
# couldn't change working directory to "CSC258": no such file or directory
pwd
# /h/u10/c6/01/liuyufan/CSC258/finalProject/YASUHATI-
do testVolumn.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:58 on Nov 23,2017
# vlog -reportprogress 300 -timescale 1ns/1ns Signal_Analyser.v 
# -- Compiling module Signal_Analyser
# -- Compiling module pitch_counter
# -- Compiling module volumn
# ** Error: Signal_Analyser.v(84): (vlog-2110) Illegal reference to net "out".
# ** Error: Signal_Analyser.v(86): (vlog-2110) Illegal reference to net "out".
# -- Compiling module absolute_value
# End time: 00:10:58 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./testVolumn.do line 2
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns Signal_Analyser.v"
do testVolumn.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:53 on Nov 23,2017
# vlog -reportprogress 300 -timescale 1ns/1ns Signal_Analyser.v 
# -- Compiling module Signal_Analyser
# -- Compiling module pitch_counter
# -- Compiling module volumn
# -- Compiling module absolute_value
# 
# Top level modules:
# 	Signal_Analyser
# End time: 00:13:54 on Nov 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim volumn 
# Start time: 00:13:54 on Nov 23,2017
# Loading work.volumn
# Loading work.absolute_value
do testVolumn.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:31 on Nov 23,2017
# vlog -reportprogress 300 -timescale 1ns/1ns Signal_Analyser.v 
# -- Compiling module Signal_Analyser
# -- Compiling module pitch_counter
# -- Compiling module volumn
# -- Compiling module absolute_value
# 
# Top level modules:
# 	Signal_Analyser
# End time: 00:23:31 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:23:32 on Nov 23,2017, Elapsed time: 0:09:38
# Errors: 0, Warnings: 0
# vsim volumn 
# Start time: 00:23:32 on Nov 23,2017
# Loading work.volumn
# Loading work.absolute_value
do testVolumn.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:42 on Nov 23,2017
# vlog -reportprogress 300 -timescale 1ns/1ns Signal_Analyser.v 
# -- Compiling module Signal_Analyser
# -- Compiling module pitch_counter
# -- Compiling module volumn
# -- Compiling module absolute_value
# 
# Top level modules:
# 	Signal_Analyser
# End time: 00:24:42 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:24:43 on Nov 23,2017, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim volumn 
# Start time: 00:24:43 on Nov 23,2017
# Loading work.volumn
# Loading work.absolute_value
do testPitch.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:23 on Nov 23,2017
# vlog -reportprogress 300 -timescale 1ns/1ns Signal_Analyser.v 
# -- Compiling module Signal_Analyser
# -- Compiling module pitch_counter
# -- Compiling module volumn
# -- Compiling module absolute_value
# 
# Top level modules:
# 	Signal_Analyser
# End time: 00:25:24 on Nov 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:25:24 on Nov 23,2017, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
# vsim pitch_counter 
# Start time: 00:25:24 on Nov 23,2017
# Loading work.pitch_counter
# ** Error (suppressible): (vsim-4008) Object 'reset_n' not found.
# Error in macro ./testPitch.do line 8
# ** Error (suppressible): (vsim-4008) Object 'reset_n' not found.
# 
#     while executing
# "force {reset_n} 0 0, 1 4 -r 64"
do testPitch.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:22 on Nov 23,2017
# vlog -reportprogress 300 -timescale 1ns/1ns Signal_Analyser.v 
# -- Compiling module Signal_Analyser
# -- Compiling module pitch_counter
# -- Compiling module volumn
# -- Compiling module absolute_value
# 
# Top level modules:
# 	Signal_Analyser
# End time: 00:27:23 on Nov 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:27:24 on Nov 23,2017, Elapsed time: 0:02:00
# Errors: 1, Warnings: 0
# vsim pitch_counter 
# Start time: 00:27:24 on Nov 23,2017
# Loading work.pitch_counter
# ** Error (suppressible): (vsim-4008) Object 'reset_n' not found.
# Error in macro ./testPitch.do line 8
# ** Error (suppressible): (vsim-4008) Object 'reset_n' not found.
# 
#     while executing
# "force {reset_n} 0 0, 1 4 -r 64"
do testPitch.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:12 on Nov 23,2017
# vlog -reportprogress 300 -timescale 1ns/1ns Signal_Analyser.v 
# -- Compiling module Signal_Analyser
# -- Compiling module pitch_counter
# -- Compiling module volumn
# -- Compiling module absolute_value
# 
# Top level modules:
# 	Signal_Analyser
# End time: 00:28:13 on Nov 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:28:13 on Nov 23,2017, Elapsed time: 0:00:49
# Errors: 1, Warnings: 0
# vsim pitch_counter 
# Start time: 00:28:13 on Nov 23,2017
# Loading work.pitch_counter
do testPitch.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:09 on Nov 23,2017
# vlog -reportprogress 300 -timescale 1ns/1ns Signal_Analyser.v 
# -- Compiling module Signal_Analyser
# -- Compiling module pitch_counter
# -- Compiling module volumn
# -- Compiling module absolute_value
# 
# Top level modules:
# 	Signal_Analyser
# End time: 00:34:09 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:34:10 on Nov 23,2017, Elapsed time: 0:05:57
# Errors: 0, Warnings: 0
# vsim pitch_counter 
# Start time: 00:34:10 on Nov 23,2017
# Loading work.pitch_counter
# Break key hit
# End time: 02:49:37 on Nov 23,2017, Elapsed time: 2:15:27
# Errors: 0, Warnings: 0
