\doxysection{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Nested Vectored Interrupt Controller (NVIC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Control Block (SCB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Controls not in SCB (SCn\+SCB)}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (ITM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (DWT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Memory Protection Unit (MPU)}{\pageref{group___c_m_s_i_s___m_p_u}}{}
\item \contentsline{section}{Floating Point Unit (FPU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{CMSIS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{ITM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{ITM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS\+\_\+\+Device}{\pageref{group___c_m_s_i_s___device}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32l476xx}{\pageref{group__stm32l476xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS}{\pageref{group___c_m_s_i_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32l4xx}{\pageref{group__stm32l4xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Library\+\_\+configuration\+\_\+section}{\pageref{group___library__configuration__section}}{}
\item \contentsline{section}{Device\+\_\+\+Included}{\pageref{group___device___included}}{}
\item \contentsline{section}{Exported\+\_\+types}{\pageref{group___exported__types}}{}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32l4xx\+\_\+system}{\pageref{group__stm32l4xx__system}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{STM32\+L4xx\+\_\+\+System\+\_\+\+Includes}{\pageref{group___s_t_m32_l4xx___system___includes}}{}
\item \contentsline{section}{STM32\+L4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___s_t_m32_l4xx___system___exported___variables}}{}
\item \contentsline{section}{STM32\+L4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___s_t_m32_l4xx___system___exported___constants}}{}
\item \contentsline{section}{STM32\+L4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___s_t_m32_l4xx___system___exported___macros}}{}
\item \contentsline{section}{STM32\+L4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_t_m32_l4xx___system___exported___functions}}{}
\item \contentsline{section}{STM32\+L4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Includes}{\pageref{group___s_t_m32_l4xx___system___private___includes}}{}
\item \contentsline{section}{STM32\+L4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___s_t_m32_l4xx___system___private___types_definitions}}{}
\item \contentsline{section}{STM32\+L4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___s_t_m32_l4xx___system___private___defines}}{}
\item \contentsline{section}{STM32\+L4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___s_t_m32_l4xx___system___private___macros}}{}
\item \contentsline{section}{STM32\+L4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___s_t_m32_l4xx___system___private___variables}}{}
\item \contentsline{section}{STM32\+L4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___s_t_m32_l4xx___system___private___function_prototypes}}{}
\item \contentsline{section}{STM32\+L4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___s_t_m32_l4xx___system___private___functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
