Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e56ee4b31624fd09bc9d82b7539a4f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_key_filter_behav xil_defaultlib.tb_key_filter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter(CNT_MAX=20'b01010)
Compiling module xil_defaultlib.tb_key_filter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_key_filter_behav
