v 20130925 2
C 40000 40000 0 0 0 title-B.sym
T 50000 40700 9 10 1 0 0 0 1
Motor Driver
C 44500 41500 1 90 0 header20-1.sym
{
T 44750 41700 5 10 0 1 90 0 1
device=HEADER20
T 44600 42100 5 10 1 1 0 0 1
refdes=J1
T 44500 41500 5 10 0 0 0 0 1
footprint=HEADER20_1
}
C 42400 48700 1 0 0 input.sym
{
T 42400 49000 5 10 0 0 0 0 1
device=INPUT
T 42600 48900 5 10 1 1 180 0 1
netname=spi_mosi
}
C 43200 48600 1 180 0 output.sym
{
T 43100 48300 5 10 0 0 180 0 1
device=OUTPUT
T 42600 48600 5 10 1 1 180 0 1
netname=spi_miso
}
C 42400 49000 1 0 0 input.sym
{
T 42400 49300 5 10 0 0 0 0 1
device=INPUT
T 42600 49200 5 10 1 1 180 0 1
netname=spi_clk
}
C 42400 49300 1 0 0 input.sym
{
T 42400 49600 5 10 0 0 0 0 1
device=INPUT
T 42600 49500 5 10 1 1 180 0 1
netname=spi_cs
}
C 48700 49500 1 270 0 nc.sym
{
T 49200 49100 5 10 0 0 270 0 1
value=NoConnection
T 49400 49100 5 10 0 0 270 0 1
device=DRC_Directive
}
C 49000 49500 1 270 0 nc.sym
{
T 49500 49100 5 10 0 0 270 0 1
value=NoConnection
T 49700 49100 5 10 0 0 270 0 1
device=DRC_Directive
}
C 49300 49400 1 0 0 vss.sym
C 47500 45900 1 0 0 nc.sym
{
T 47500 46300 5 10 0 0 0 0 1
value=NoConnection
T 47500 46700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 47800 47200 1 90 0 vss.sym
C 47800 45500 1 90 0 vss.sym
N 53400 48600 53400 47400 4
N 53400 47100 53400 46200 4
N 50600 44800 51500 44800 4
N 49100 44800 50300 44800 4
N 53400 47500 55400 47500 4
N 53200 47100 55400 47100 4
N 55400 46700 54800 46700 4
N 54800 46700 54800 43400 4
N 54800 43400 50600 43400 4
N 54900 46300 54900 43300 4
N 50300 43300 54900 43300 4
N 49500 49400 50100 49400 4
C 51600 50500 1 0 0 vdd.sym
C 51600 49500 1 90 0 cap.sym
{
T 50900 49700 5 10 0 0 90 0 1
device=CAPACITOR
T 51450 49400 5 10 1 1 90 0 1
refdes=C11
T 50700 49700 5 10 0 0 90 0 1
symversion=0.1
T 51450 49850 5 10 1 1 90 0 1
value=100nF
T 51700 49950 5 10 1 1 90 0 1
value=16v
}
C 52900 50600 1 180 0 cap.sym
{
T 52700 49900 5 10 0 0 180 0 1
device=CAPACITOR
T 52200 50550 5 10 1 1 0 0 1
refdes=C12
T 52700 49700 5 10 0 0 180 0 1
symversion=0.1
T 52700 50550 5 10 1 1 0 0 1
value=100nF
T 52750 50300 5 10 1 1 0 0 1
value=50v
}
C 49800 49900 1 90 0 vss.sym
C 50500 50000 1 180 0 cap.sym
{
T 50300 49300 5 10 0 0 180 0 1
device=CAPACITOR
T 49900 49950 5 10 1 1 0 0 1
refdes=C9
T 50300 49100 5 10 0 0 180 0 1
symversion=0.1
T 50750 50100 5 10 1 1 180 0 1
value=100nF
}
N 50600 49900 50600 49200 4
C 53400 49500 1 180 0 vss.sym
C 52550 44700 1 180 0 resistor.sym
{
T 52250 44300 5 10 0 0 180 0 1
device=RESISTOR
T 52050 44700 5 10 1 1 0 0 1
refdes=R2
T 52250 44525 5 10 1 1 180 0 1
value=22
}
N 50600 43400 50600 45000 4
C 52500 43900 1 90 0 cap.sym
{
T 51800 44100 5 10 0 0 90 0 1
device=CAPACITOR
T 52800 44400 5 10 1 1 180 0 1
refdes=C15
T 51600 44100 5 10 0 0 90 0 1
symversion=0.1
T 52450 43950 5 10 1 1 0 0 1
value=10nF
}
C 52000 43800 1 90 0 resistor.sym
{
T 51600 44100 5 10 0 0 90 0 1
device=RESISTOR
T 51800 44100 5 10 1 1 180 0 1
refdes=R4
T 51825 44300 5 10 1 1 180 0 1
value=.075
T 52000 43800 5 10 0 1 90 0 1
description=1% 2W Thick Film
}
C 52350 43900 1 180 0 vss.sym
N 50300 43300 50300 45000 4
N 49100 45000 49100 44800 4
N 49400 45000 49400 44800 4
N 49700 45000 49700 44800 4
N 50000 45000 50000 44800 4
N 50900 45000 50900 44800 4
N 51200 45000 51200 44800 4
N 53200 48600 53400 48600 4
N 53200 48300 53400 48300 4
N 53200 48000 53400 48000 4
N 53400 47700 53200 47700 4
N 53200 47400 53400 47400 4
N 53200 46800 53400 46800 4
N 53200 46500 53400 46500 4
N 53200 46200 53400 46200 4
N 51500 49600 51500 49200 4
N 51800 49200 51800 50500 4
N 51500 50500 52400 50500 4
N 52800 50500 53200 50500 4
C 52900 50100 1 180 0 cap.sym
{
T 52700 49400 5 10 0 0 180 0 1
device=CAPACITOR
T 52200 50050 5 10 1 1 0 0 1
refdes=C13
T 52700 49200 5 10 0 0 180 0 1
symversion=0.1
T 52700 50050 5 10 1 1 0 0 1
value=10uF
T 52750 49800 5 10 1 1 0 0 1
value=50v
}
C 52900 49600 1 180 0 cap.sym
{
T 52700 48900 5 10 0 0 180 0 1
device=CAPACITOR
T 52200 49550 5 10 1 1 0 0 1
refdes=C14
T 52700 48700 5 10 0 0 180 0 1
symversion=0.1
T 52700 49550 5 10 1 1 0 0 1
value=10uF
T 52750 49300 5 10 1 1 0 0 1
value=50v
}
N 52400 49500 52400 49200 4
N 52100 49200 52100 50500 4
N 52100 50000 52400 50000 4
N 53200 50500 53200 49500 4
N 52800 49500 53200 49500 4
N 52800 50000 53200 50000 4
N 51000 49200 51000 50300 4
N 51000 50300 50400 50300 4
N 49800 50300 49800 49900 4
N 49800 49900 50000 49900 4
N 49800 50300 50000 50300 4
C 42900 48000 1 270 0 gnd.sym
C 43200 47800 1 0 0 Si8441.sym
{
T 44800 50300 5 10 1 1 0 0 1
refdes=U1
T 44500 48695 5 10 1 1 90 0 1
footprint=SOIC16
}
C 42000 49800 1 270 0 gnd.sym
C 42100 50300 1 0 0 3.3V-plus.sym
C 42900 48100 1 0 0 nc.sym
{
T 42900 48500 5 10 0 0 0 0 1
value=NoConnection
T 42900 48900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 50800 50300 1 0 0 5V-plus.sym
C 46000 50300 1 0 0 5V-plus.sym
C 45700 48300 1 180 0 nc.sym
{
T 45600 47800 5 10 0 0 180 0 1
value=NoConnection
T 45600 47600 5 10 0 0 180 0 1
device=DRC_Directive
}
C 42400 45600 1 0 0 input.sym
{
T 42400 45900 5 10 0 0 0 0 1
device=INPUT
T 42600 45800 5 10 1 1 180 0 1
netname=step
}
C 43200 45500 1 180 0 output.sym
{
T 43100 45200 5 10 0 0 180 0 1
device=OUTPUT
T 42600 45500 5 10 1 1 180 0 1
netname=fault
}
C 42400 45900 1 0 0 input.sym
{
T 42400 46200 5 10 0 0 0 0 1
device=INPUT
T 42600 46100 5 10 1 1 180 0 1
netname=dir
}
C 42400 46200 1 0 0 input.sym
{
T 42400 46500 5 10 0 0 0 0 1
device=INPUT
T 42600 46400 5 10 1 1 180 0 1
netname=enable
}
C 42900 44900 1 270 0 gnd.sym
C 43200 44700 1 0 0 Si8441.sym
{
T 44800 47200 5 10 1 1 0 0 1
refdes=U2
T 44500 45595 5 10 1 1 90 0 1
footprint=SOIC16
}
C 42900 45000 1 0 0 nc.sym
{
T 42900 45400 5 10 0 0 0 0 1
value=NoConnection
T 42900 45800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 45700 45200 1 180 0 nc.sym
{
T 45600 44700 5 10 0 0 180 0 1
value=NoConnection
T 45600 44500 5 10 0 0 180 0 1
device=DRC_Directive
}
N 45400 46300 47000 46300 4
N 47000 46300 47000 47100 4
N 47000 47100 47800 47100 4
N 45400 46000 47100 46000 4
N 47100 46000 47100 46700 4
N 47100 46700 47800 46700 4
N 45400 45700 47200 45700 4
N 47200 45700 47200 46400 4
N 47200 46400 47800 46400 4
N 45400 45400 47800 45400 4
N 45400 48500 47000 48500 4
N 47000 48500 47000 47800 4
N 47000 47800 47800 47800 4
N 45400 48800 47100 48800 4
N 47100 48800 47100 48100 4
N 47100 48100 47800 48100 4
N 45400 49100 47200 49100 4
N 47200 49100 47200 48400 4
N 47200 48400 47800 48400 4
N 45400 49400 47300 49400 4
N 47300 49400 47300 48700 4
T 53900 40100 9 10 1 0 0 0 1
Joseph Coffland
T 53800 40400 9 10 1 0 0 0 1
1.0
T 50000 40100 9 10 1 0 0 0 1
1
T 51500 40100 9 10 1 0 0 0 1
1
N 50400 49900 51000 49900 4
N 51500 45000 51500 44800 4
N 47300 48700 47800 48700 4
C 47500 42400 1 270 0 led.sym
{
T 48100 41600 5 10 0 0 270 0 1
device=LED
T 48300 41600 5 10 0 0 270 0 1
symversion=0.1
T 47000 41900 5 10 1 1 0 0 1
refdes=LED1
T 47500 42400 5 10 0 0 0 0 1
model=LG R971-KN-1
T 47500 42400 5 10 0 0 0 0 1
footprint=0805
T 47500 42400 5 10 0 0 0 0 1
description=green
}
C 47500 43000 1 270 0 resistor.sym
{
T 47900 42700 5 10 0 0 270 0 1
device=RESISTOR
T 47200 42500 5 10 1 1 0 0 1
refdes=R1
T 47700 42500 5 10 1 1 0 0 1
value=150
}
C 47400 42800 1 0 0 5V-plus.sym
C 45700 49700 1 90 0 cap.sym
{
T 45000 49900 5 10 0 0 90 0 1
device=CAPACITOR
T 45900 50200 5 10 1 1 180 0 1
refdes=C4
T 44800 49900 5 10 0 0 90 0 1
symversion=0.1
T 45650 49800 5 10 1 1 0 0 1
value=1uF
}
N 45400 49700 46200 49700 4
N 45400 50000 45400 50300 4
N 45400 50300 46200 50300 4
C 45700 46600 1 90 0 cap.sym
{
T 45000 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 45950 47100 5 10 1 1 180 0 1
refdes=C8
T 44800 46800 5 10 0 0 90 0 1
symversion=0.1
T 45700 46700 5 10 1 1 0 0 1
value=1uF
}
C 46000 47200 1 0 0 5V-plus.sym
N 45400 46600 46200 46600 4
N 45400 46900 45400 47200 4
N 45400 47200 46200 47200 4
C 43100 49700 1 90 0 cap.sym
{
T 42400 49900 5 10 0 0 90 0 1
device=CAPACITOR
T 42200 49900 5 10 0 0 90 0 1
symversion=0.1
T 42850 50250 5 10 1 1 180 0 1
refdes=C2
T 42550 49850 5 10 1 1 0 0 1
value=1uF
}
N 42300 49700 43200 49700 4
N 43200 50000 43200 50300 4
N 42300 50300 43200 50300 4
C 47800 45000 1 0 0 TMC2660.sym
{
T 50195 46995 5 10 1 1 0 0 1
footprint=QFP44
T 52595 48995 5 10 1 1 0 0 1
refdes=U3
}
C 42400 49700 1 90 0 cap.sym
{
T 41700 49900 5 10 0 0 90 0 1
device=CAPACITOR
T 41500 49900 5 10 0 0 90 0 1
symversion=0.1
T 42150 50250 5 10 1 1 180 0 1
refdes=C1
T 41650 49850 5 10 1 1 0 0 1
value=100nF
}
C 46300 49700 1 90 0 cap.sym
{
T 45600 49900 5 10 0 0 90 0 1
device=CAPACITOR
T 46600 50300 5 10 1 1 180 0 1
refdes=C6
T 45400 49900 5 10 0 0 90 0 1
symversion=0.1
T 46350 49900 5 10 1 1 0 0 1
value=100nF
}
C 46300 46600 1 90 0 cap.sym
{
T 45600 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 46700 47250 5 10 1 1 180 0 1
refdes=C10
T 45400 46800 5 10 0 0 90 0 1
symversion=0.1
T 46850 47050 5 10 1 1 180 0 1
value=100nF
}
C 56400 47900 1 180 0 DB9.sym
{
T 55400 45000 5 10 0 0 180 0 1
device=DB9
T 56000 48200 5 10 1 1 180 0 1
refdes=J2
}
C 55100 47600 1 0 0 nc.sym
{
T 55100 48000 5 10 0 0 0 0 1
value=NoConnection
T 55100 48400 5 10 0 0 0 0 1
device=DRC_Directive
}
C 55100 47200 1 0 0 nc.sym
{
T 55100 47600 5 10 0 0 0 0 1
value=NoConnection
T 55100 48000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 55100 46800 1 0 0 nc.sym
{
T 55100 47200 5 10 0 0 0 0 1
value=NoConnection
T 55100 47600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 55100 46400 1 0 0 nc.sym
{
T 55100 46800 5 10 0 0 0 0 1
value=NoConnection
T 55100 47200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 55100 46000 1 0 0 nc.sym
{
T 55100 46400 5 10 0 0 0 0 1
value=NoConnection
T 55100 46800 5 10 0 0 0 0 1
device=DRC_Directive
}
N 54900 46300 55400 46300 4
N 49500 49400 49500 49200 4
N 49800 49400 49800 49200 4
N 50100 49400 50100 49200 4
N 52400 49500 52100 49500 4
N 51500 50000 51500 50500 4
C 41800 41500 1 270 0 output.sym
{
T 42100 41400 5 10 0 0 270 0 1
device=OUTPUT
T 42000 40650 5 10 1 1 90 0 1
netname=dir
}
C 42200 41500 1 270 0 output.sym
{
T 42500 41400 5 10 0 0 270 0 1
device=OUTPUT
T 42400 40500 5 10 1 1 90 0 1
netname=step
}
C 42800 40700 1 90 0 input.sym
{
T 42500 40700 5 10 0 0 90 0 1
device=INPUT
T 42800 40500 5 10 1 1 90 0 1
netname=fault
}
C 41400 41500 1 270 0 output.sym
{
T 41700 41400 5 10 0 0 270 0 1
device=OUTPUT
T 41600 40300 5 10 1 1 90 0 1
netname=enable
}
C 42000 42900 1 90 0 output.sym
{
T 41700 43000 5 10 0 0 90 0 1
device=OUTPUT
T 42000 43500 5 10 1 1 90 0 1
netname=spi_clk
}
C 42400 42900 1 90 0 output.sym
{
T 42100 43000 5 10 0 0 90 0 1
device=OUTPUT
T 42400 43500 5 10 1 1 90 0 1
netname=spi_mosi
}
C 42600 43700 1 270 0 input.sym
{
T 42900 43700 5 10 0 0 270 0 1
device=INPUT
T 42800 43500 5 10 1 1 90 0 1
netname=spi_miso
}
C 44100 42900 1 0 0 vss.sym
C 43700 42900 1 0 0 vss.sym
C 43300 42900 1 0 0 vss.sym
C 44500 41500 1 180 0 vdd.sym
C 44100 41500 1 180 0 vdd.sym
C 43700 41500 1 180 0 vdd.sym
C 40800 43200 1 180 0 gnd.sym
C 40900 41500 1 180 0 3.3V-plus.sym
C 41600 42900 1 90 0 output.sym
{
T 41300 43000 5 10 0 0 90 0 1
device=OUTPUT
T 41600 43500 5 10 1 1 90 0 1
netname=spi_cs
}
C 41200 43200 1 180 0 gnd.sym
C 43200 43200 1 180 0 gnd.sym
C 43000 41200 1 0 0 gnd.sym
C 41200 41200 1 90 0 nc.sym
{
T 40600 41200 5 10 0 0 90 0 1
value=NoConnection
T 40200 41200 5 10 0 0 90 0 1
device=DRC_Directive
}
C 46200 49900 1 270 0 vss.sym
C 45400 48100 1 270 0 vss.sym
C 46200 46800 1 270 0 vss.sym
C 45400 45000 1 270 0 vss.sym
C 47800 41900 1 180 0 vss.sym
C 49900 50200 1 0 0 cap.sym
{
T 49900 50800 5 10 0 0 0 0 1
device=CAPACITOR
T 49900 50350 5 10 1 1 0 0 1
refdes=C7
T 49900 51000 5 10 0 0 0 0 1
symversion=0.1
T 50300 50350 5 10 1 1 0 0 1
value=470nF
}
N 42300 49800 42300 49700 4
N 43000 49800 43000 49700 4
N 43000 50200 43000 50300 4
N 42300 50300 42300 50200 4
C 42000 46700 1 270 0 gnd.sym
C 42100 47200 1 0 0 3.3V-plus.sym
C 43100 46600 1 90 0 cap.sym
{
T 42400 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 42200 46800 5 10 0 0 90 0 1
symversion=0.1
T 42850 47150 5 10 1 1 180 0 1
refdes=C5
T 42550 46750 5 10 1 1 0 0 1
value=1uF
}
N 42300 46600 43200 46600 4
N 43200 46900 43200 47200 4
N 42300 47200 43200 47200 4
C 42400 46600 1 90 0 cap.sym
{
T 41700 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 41500 46800 5 10 0 0 90 0 1
symversion=0.1
T 42150 47150 5 10 1 1 180 0 1
refdes=C3
T 41650 46750 5 10 1 1 0 0 1
value=100nF
}
N 42300 46700 42300 46600 4
N 43000 46700 43000 46600 4
N 43000 47100 43000 47200 4
N 42300 47200 42300 47100 4
N 46200 50300 46200 50200 4
N 45600 50200 45600 50300 4
N 45600 49800 45600 49700 4
N 46200 49800 46200 49700 4
N 46200 47100 46200 47200 4
N 45600 47100 45600 47200 4
N 45600 46700 45600 46600 4
N 46200 46700 46200 46600 4
N 52000 45000 51900 45000 4
N 51900 45000 51900 44400 4
N 52300 45000 52400 45000 4
N 52400 45000 52400 44400 4
N 51900 44600 51950 44600 4
N 52350 44600 52400 44600 4
N 51900 43900 52400 43900 4
C 53500 45950 1 270 0 resistor.sym
{
T 53900 45650 5 10 0 0 270 0 1
device=RESISTOR
T 53500 45650 5 10 1 1 180 0 1
refdes=R3
T 53900 45650 5 10 1 1 180 0 1
value=22
}
C 54300 45900 1 180 0 cap.sym
{
T 54100 45200 5 10 0 0 180 0 1
device=CAPACITOR
T 54100 45000 5 10 0 0 180 0 1
symversion=0.1
T 53600 45875 5 10 1 1 0 0 1
refdes=C16
T 54450 46000 5 10 1 1 180 0 1
value=10nF
}
C 54400 45400 1 180 0 resistor.sym
{
T 54100 45000 5 10 0 0 180 0 1
device=RESISTOR
T 54400 45400 5 10 0 1 180 0 1
description=1% 2W Thick Film
T 53700 45100 5 10 1 1 0 0 1
refdes=R5
T 54025 45100 5 10 1 1 0 0 1
value=.075
}
C 54300 45750 1 270 0 vss.sym
N 53200 45400 53200 45300 4
N 53200 45300 53800 45300 4
N 53200 45700 53200 45800 4
N 53200 45800 53800 45800 4
N 53600 45300 53600 45350 4
N 53600 45750 53600 45800 4
N 54300 45300 54300 45800 4
N 54200 45300 54300 45300 4
N 54200 45800 54300 45800 4
N 52400 43900 52400 44000 4
N 51900 43900 51900 44000 4
