/*
 * iaxxx-register-defs-stream-group.h
 *
 * Copyright (c) 2018 Knowles, inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/**********************************************************
 * This file is generated by running a format script
 * on header files shared by Firmware.
 *
 * DO NOT EDIT.
 *
 *********************************************************/

#ifndef __IAXXX_REGISTER_DEFS_STR_GRP_H__
#define __IAXXX_REGISTER_DEFS_STR_GRP_H__

/*** The base address for this set of registers ***/
#define IAXXX_STR_GRP_REGS_ADDR (0x0200000c)

/*** STR_GRP_STR_CTRL (0x0200000c) ***/
/*
 * Stream Control Register.
 */
#define IAXXX_STR_GRP_STR_CTRL_ADDR (0x0200000c)
#define IAXXX_STR_GRP_STR_CTRL_MASK_VAL 0x00003fff
#define IAXXX_STR_GRP_STR_CTRL_RMASK_VAL 0x00003fff
#define IAXXX_STR_GRP_STR_CTRL_WMASK_VAL 0x00003fff
#define IAXXX_STR_GRP_STR_CTRL_RESET_VAL 0x00000000

/*
 * 1 indicates that the Droop Compensation Filter.
 * Will be applied to the data of each Channel in the Stream.
 */
#define IAXXX_STR_GRP_STR_CTRL_DROOP_COMP_ENABLE_MASK 0x00000001
#define IAXXX_STR_GRP_STR_CTRL_DROOP_COMP_ENABLE_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_CTRL_DROOP_COMP_ENABLE_POS 0
#define IAXXX_STR_GRP_STR_CTRL_DROOP_COMP_ENABLE_SIZE 1

/*
 * 1 indicates that the DC Blocking Filter. Will be
 * applied to the data of each Channel in the Stream.
 */
#define IAXXX_STR_GRP_STR_CTRL_DC_BLOCK_ENABLE_MASK 0x00000002
#define IAXXX_STR_GRP_STR_CTRL_DC_BLOCK_ENABLE_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_CTRL_DC_BLOCK_ENABLE_POS 1
#define IAXXX_STR_GRP_STR_CTRL_DC_BLOCK_ENABLE_SIZE 1

/*
 * 1 indicates that the data will be replaced by a
 * reference Sine Wave (for diagnostic purposes)(Input streams only).
 */
#define IAXXX_STR_GRP_STR_CTRL_TONE_GEN_ENABLE_MASK 0x00000004
#define IAXXX_STR_GRP_STR_CTRL_TONE_GEN_ENABLE_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_CTRL_TONE_GEN_ENABLE_POS 2
#define IAXXX_STR_GRP_STR_CTRL_TONE_GEN_ENABLE_SIZE 1

/*
 * Sets the mode for the Asynchronous Sample Rate Converter.
 * 0 - Enabled
 * 1 - Disabled
 * 2 - Redbox 2-1
 * 3 - Redbox 1-2
 * 4-7 - Reserved
 */
#define IAXXX_STR_GRP_STR_CTRL_ASRC_MODE_MASK 0x00000038
#define IAXXX_STR_GRP_STR_CTRL_ASRC_MODE_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_CTRL_ASRC_MODE_POS 3
#define IAXXX_STR_GRP_STR_CTRL_ASRC_MODE_SIZE 3

/*
 * Sets the data transfer mode for Audio Fabric streams.
 * 0 - SSP
 * 1 - DMA
 * 2 - CPU
 * 3 - SSP Low Latency PT
 * 4-7 - Reserved
 */
#define IAXXX_STR_GRP_STR_CTRL_XFER_MODE_MASK 0x000001c0
#define IAXXX_STR_GRP_STR_CTRL_XFER_MODE_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_CTRL_XFER_MODE_POS 6
#define IAXXX_STR_GRP_STR_CTRL_XFER_MODE_SIZE 3

/*
 * Stream id of associate stream for low latency streams.
 * Valid only in low latency mode. Value is StreamId of
 * Rx channel for Tx stream and vice versa.
 */
#define IAXXX_STR_GRP_STR_CTRL_LOW_LATENCY_SRC_STR_ID_MASK 0x00003e00
#define IAXXX_STR_GRP_STR_CTRL_LOW_LATENCY_SRC_STR_ID_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_CTRL_LOW_LATENCY_SRC_STR_ID_POS 9
#define IAXXX_STR_GRP_STR_CTRL_LOW_LATENCY_SRC_STR_ID_SIZE 5

/*** STR_GRP_STR_STATUS (0x02000010) ***/
/*
 * Stream Status Register.
 */
#define IAXXX_STR_GRP_STR_STATUS_ADDR (0x02000010)
#define IAXXX_STR_GRP_STR_STATUS_MASK_VAL 0x0000ffff
#define IAXXX_STR_GRP_STR_STATUS_RMASK_VAL 0x0000ffff
#define IAXXX_STR_GRP_STR_STATUS_WMASK_VAL 0x00000000
#define IAXXX_STR_GRP_STR_STATUS_RESET_VAL 0x00000000

/*
 * Stream state given by the table below.
 * 0   -  Initialised
 * 1   -  Open
 * 2   -  Rate_Clock_Started
 * 3   -  Rate_Clock_Done
 * 4   -  Rate_lost
 * 5   -  Running
 * 6   -  Running in sync with the master stream
 * 20  -  Opening
 * 21  -  Started_Rate_Lock
 * 22  -  Starting
 * 23  -  Synchronizing with the master stream
 * 23  -  Stopping
 * 24  -  Closing
 * 25  -  Restarting
 */
#define IAXXX_STR_GRP_STR_STATUS_STR_STATE_MASK 0x000000ff
#define IAXXX_STR_GRP_STR_STATUS_STR_STATE_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_STATUS_STR_STATE_POS 0
#define IAXXX_STR_GRP_STR_STATUS_STR_STATE_SIZE 8

/*
 * Code indicating error in the stream.
 * 0 means no error. Auto-resets to zero when stream is disabled.
 * 0 - no error.
 * 1 to 255 - opaque error code.
 */
#define IAXXX_STR_GRP_STR_STATUS_ERROR_MASK 0x0000ff00
#define IAXXX_STR_GRP_STR_STATUS_ERROR_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_STATUS_ERROR_POS 8
#define IAXXX_STR_GRP_STR_STATUS_ERROR_SIZE 8

/*** STR_GRP_STR_FORMAT (0x02000014) ***/
/*
 * Stream Data Format Control.
 */
#define IAXXX_STR_GRP_STR_FORMAT_ADDR (0x02000014)
#define IAXXX_STR_GRP_STR_FORMAT_MASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_FORMAT_RMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_FORMAT_WMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_FORMAT_RESET_VAL 0x00000000

/*
 */
#define IAXXX_STR_GRP_STR_FORMAT_ENCODING_MASK 0x000000ff
#define IAXXX_STR_GRP_STR_FORMAT_ENCODING_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_FORMAT_ENCODING_POS 0
#define IAXXX_STR_GRP_STR_FORMAT_ENCODING_SIZE 8

/*
 * Sample rate of the data contained in the frame
 * buffer produce or consumed by the channels of the stream.
 */
#define IAXXX_STR_GRP_STR_FORMAT_SAMPLE_RATE_MASK 0x0000ff00
#define IAXXX_STR_GRP_STR_FORMAT_SAMPLE_RATE_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_FORMAT_SAMPLE_RATE_POS 8
#define IAXXX_STR_GRP_STR_FORMAT_SAMPLE_RATE_SIZE 8

/*
 * Number of bytes contained in the
 * frame buffer produced or consumed by the channels of the stream.
 */
#define IAXXX_STR_GRP_STR_FORMAT_LENGTH_MASK 0xffff0000
#define IAXXX_STR_GRP_STR_FORMAT_LENGTH_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_FORMAT_LENGTH_POS 16
#define IAXXX_STR_GRP_STR_FORMAT_LENGTH_SIZE 16

/*** STR_GRP_STR_PORT (0x02000018) ***/
/*
 * Stream Port Register.
 */
#define IAXXX_STR_GRP_STR_PORT_ADDR (0x02000018)
#define IAXXX_STR_GRP_STR_PORT_MASK_VAL 0x01ffffff
#define IAXXX_STR_GRP_STR_PORT_RMASK_VAL 0x01ffffff
#define IAXXX_STR_GRP_STR_PORT_WMASK_VAL 0x01ffffff
#define IAXXX_STR_GRP_STR_PORT_RESET_VAL 0x00000000

/*
 * The system id of the port to which the stream is attached. Must be unique
 * for each stream.
 */
#define IAXXX_STR_GRP_STR_PORT_PORT_MASK 0x0000ffff
#define IAXXX_STR_GRP_STR_PORT_PORT_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_PORT_PORT_POS 0
#define IAXXX_STR_GRP_STR_PORT_PORT_SIZE 16

/*
 * Encoding of the data coming/going from/to the port.
 * 15 - Q15
 * 16 - Q16
 * 17 - Q17
 * 18 - Q18
 * 19 - Q19
 * 20 - Q20
 * 21 - Q21
 * 22 - Q22
 * 23 - Q23
 * 24 - Q24
 * 25 - Q25
 * 26 - Q26
 * 27 - Q27
 * 28 - Q28
 * 29 - Q29
 * 30 - Q30
 * 31 - Q31
 */
#define IAXXX_STR_GRP_STR_PORT_PORT_ENCODING_MASK 0x00ff0000
#define IAXXX_STR_GRP_STR_PORT_PORT_ENCODING_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_PORT_PORT_ENCODING_POS 16
#define IAXXX_STR_GRP_STR_PORT_PORT_ENCODING_SIZE 8

/*
 * The direction of the stream. 0 - input, 1 - output
 */
#define IAXXX_STR_GRP_STR_PORT_DIR_MASK 0x01000000
#define IAXXX_STR_GRP_STR_PORT_DIR_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_PORT_DIR_POS 24
#define IAXXX_STR_GRP_STR_PORT_DIR_SIZE 1

/*** STR_GRP_STR_CHN (0x0200001c) ***/
/*
 * Stream Channel Register.
 */
#define IAXXX_STR_GRP_STR_CHN_ADDR (0x0200001c)
#define IAXXX_STR_GRP_STR_CHN_MASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_CHN_RMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_CHN_WMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_CHN_RESET_VAL 0x00000000

/*
 * The bit mask of the channels which are part of this stream. Must not
 * overlap with the CHN_MASK of any other stream.
 */
#define IAXXX_STR_GRP_STR_CHN_CHN_MASK_MASK 0xffffffff
#define IAXXX_STR_GRP_STR_CHN_CHN_MASK_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_CHN_CHN_MASK_POS 0
#define IAXXX_STR_GRP_STR_CHN_CHN_MASK_SIZE 32

/*** STR_GRP_STR_SYNC (0x02000020) ***/
/*
 * Stream Sync Register.
 */
#define IAXXX_STR_GRP_STR_SYNC_ADDR (0x02000020)
#define IAXXX_STR_GRP_STR_SYNC_MASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_SYNC_RMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_SYNC_WMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_SYNC_RESET_VAL 0x00000000

/*
 * The reference stream for this stream to sync with.
 * The channels belonging to the master stream must have same sample rate,
 * encoding format and frame size as that of the channels belonging to the
 * slave stream.
 */
#define IAXXX_STR_GRP_STR_SYNC_MASTER_STR_MASK 0x0000ffff
#define IAXXX_STR_GRP_STR_SYNC_MASTER_STR_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_SYNC_MASTER_STR_POS 0
#define IAXXX_STR_GRP_STR_SYNC_MASTER_STR_SIZE 16

/*
 * The number of micro seconds this stream is to be
 * delayed from the master stream (specified by by MASTER_STR field)
 */
#define IAXXX_STR_GRP_STR_SYNC_INTER_STR_DELAY_MASK 0xffff0000
#define IAXXX_STR_GRP_STR_SYNC_INTER_STR_DELAY_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_SYNC_INTER_STR_DELAY_POS 16
#define IAXXX_STR_GRP_STR_SYNC_INTER_STR_DELAY_SIZE 16

/*** STR_GRP_STR_AF_ERR_AFS_FIFO_OVERFLOW_CNT (0x02000024) ***/
/*
 * Audio Fabric Side Fifo Overflow error counter.
 */
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_OVERFLOW_CNT_ADDR (0x02000024)
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_OVERFLOW_CNT_MASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_OVERFLOW_CNT_RMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_OVERFLOW_CNT_WMASK_VAL 0x00000000
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_OVERFLOW_CNT_RESET_VAL 0x00000000

/*
 * Audio Fabric Side Fifo Overflow error counter
 */
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_OVERFLOW_CNT_REG_MASK 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_OVERFLOW_CNT_REG_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_OVERFLOW_CNT_REG_POS 0
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_OVERFLOW_CNT_REG_SIZE 32

/*** STR_GRP_STR_AF_ERR_AFS_FIFO_UNDERFLOW_CNT (0x02000028) ***/
/*
 * Audio Fabric Side Fifo Underflow error counter.
 */
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_UNDERFLOW_CNT_ADDR (0x02000028)
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_UNDERFLOW_CNT_MASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_UNDERFLOW_CNT_RMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_UNDERFLOW_CNT_WMASK_VAL 0x00000000
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_UNDERFLOW_CNT_RESET_VAL 0x00000000

/*
 * Audio Fabric Side Fifo Underflow error counter
 */
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_UNDERFLOW_CNT_REG_MASK 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_UNDERFLOW_CNT_REG_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_UNDERFLOW_CNT_REG_POS 0
#define IAXXX_STR_GRP_STR_AF_ERR_AFS_FIFO_UNDERFLOW_CNT_REG_SIZE 32

/*** STR_GRP_STR_AF_ERR_TUS_FIFO_OVERFLOW_CNT (0x0200002c) ***/
/*
 * Audio Fabric Transfer Unit Side Fifo Overflow error counter
 */
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_OVERFLOW_CNT_ADDR (0x0200002c)
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_OVERFLOW_CNT_MASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_OVERFLOW_CNT_RMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_OVERFLOW_CNT_WMASK_VAL 0x00000000
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_OVERFLOW_CNT_RESET_VAL 0x00000000

/*
 * Audio Fabric Transfer Unit Side Fifo Overflow error counter
 */
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_OVERFLOW_CNT_REG_MASK 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_OVERFLOW_CNT_REG_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_OVERFLOW_CNT_REG_POS 0
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_OVERFLOW_CNT_REG_SIZE 32

/*** STR_GRP_STR_AF_ERR_TUS_FIFO_UNDERFLOW_CNT (0x02000030) ***/
/*
 * Audio Fabric Transfer Unit Side Fifo Underflow error counter
 */
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_UNDERFLOW_CNT_ADDR (0x02000030)
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_UNDERFLOW_CNT_MASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_UNDERFLOW_CNT_RMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_UNDERFLOW_CNT_WMASK_VAL 0x00000000
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_UNDERFLOW_CNT_RESET_VAL 0x00000000

/*
 * Audio Fabric Transfer Unit Side Fifo Underflow error counter
 */
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_UNDERFLOW_CNT_REG_MASK 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_UNDERFLOW_CNT_REG_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_UNDERFLOW_CNT_REG_POS 0
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_UNDERFLOW_CNT_REG_SIZE 32

/*** STR_GRP_STR_AF_ERR_TUS_FIFO_COHERENCY_CNT (0x02000034) ***/
/*
 * Audio Fabric Transfer Unit Side Fifo Coherency error counter
 */
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_COHERENCY_CNT_ADDR (0x02000034)
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_COHERENCY_CNT_MASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_COHERENCY_CNT_RMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_COHERENCY_CNT_WMASK_VAL 0x00000000
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_COHERENCY_CNT_RESET_VAL 0x00000000

/*
 * Audio Fabric Transfer Unit Side Fifo Coherency error counter
 */
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_COHERENCY_CNT_REG_MASK 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_COHERENCY_CNT_REG_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_COHERENCY_CNT_REG_POS 0
#define IAXXX_STR_GRP_STR_AF_ERR_TUS_FIFO_COHERENCY_CNT_REG_SIZE 32

/*** STR_GRP_STR_AF_ERR_DEADLINE_CNT (0x02000038) ***/
/*
 * Audio Fabric Deadline scheduler error counter.
 */
#define IAXXX_STR_GRP_STR_AF_ERR_DEADLINE_CNT_ADDR (0x02000038)
#define IAXXX_STR_GRP_STR_AF_ERR_DEADLINE_CNT_MASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_DEADLINE_CNT_RMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_DEADLINE_CNT_WMASK_VAL 0x00000000
#define IAXXX_STR_GRP_STR_AF_ERR_DEADLINE_CNT_RESET_VAL 0x00000000

/*
 * Audio Fabric Deadline scheduler error counter.
 */
#define IAXXX_STR_GRP_STR_AF_ERR_DEADLINE_CNT_REG_MASK 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_DEADLINE_CNT_REG_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_AF_ERR_DEADLINE_CNT_REG_POS 0
#define IAXXX_STR_GRP_STR_AF_ERR_DEADLINE_CNT_REG_SIZE 32

/*** STR_GRP_STR_AF_ERR_PHY_CNT (0x0200003c) ***/
/*
 * Audio Fabric PHY error counter.
 */
#define IAXXX_STR_GRP_STR_AF_ERR_PHY_CNT_ADDR (0x0200003c)
#define IAXXX_STR_GRP_STR_AF_ERR_PHY_CNT_MASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_PHY_CNT_RMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_PHY_CNT_WMASK_VAL 0x00000000
#define IAXXX_STR_GRP_STR_AF_ERR_PHY_CNT_RESET_VAL 0x00000000

/*
 * Audio Fabric PHY error counter.
 */
#define IAXXX_STR_GRP_STR_AF_ERR_PHY_CNT_REG_MASK 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_PHY_CNT_REG_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_AF_ERR_PHY_CNT_REG_POS 0
#define IAXXX_STR_GRP_STR_AF_ERR_PHY_CNT_REG_SIZE 32

/*** STR_GRP_STR_AF_ERR_TIMEOUT_CNT (0x02000040) ***/
/*
 * Audio Fabric Timeout error counter.
 */
#define IAXXX_STR_GRP_STR_AF_ERR_TIMEOUT_CNT_ADDR (0x02000040)
#define IAXXX_STR_GRP_STR_AF_ERR_TIMEOUT_CNT_MASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_TIMEOUT_CNT_RMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_TIMEOUT_CNT_WMASK_VAL 0x00000000
#define IAXXX_STR_GRP_STR_AF_ERR_TIMEOUT_CNT_RESET_VAL 0x00000000

/*
 * Audio Fabric Timeout error counter.
 */
#define IAXXX_STR_GRP_STR_AF_ERR_TIMEOUT_CNT_REG_MASK 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_TIMEOUT_CNT_REG_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_AF_ERR_TIMEOUT_CNT_REG_POS 0
#define IAXXX_STR_GRP_STR_AF_ERR_TIMEOUT_CNT_REG_SIZE 32

/*** STR_GRP_STR_AF_ERR_ACCESS_CNT (0x02000044) ***/
/*
 * Audio Fabric Access error counter.
 */
#define IAXXX_STR_GRP_STR_AF_ERR_ACCESS_CNT_ADDR (0x02000044)
#define IAXXX_STR_GRP_STR_AF_ERR_ACCESS_CNT_MASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_ACCESS_CNT_RMASK_VAL 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_ACCESS_CNT_WMASK_VAL 0x00000000
#define IAXXX_STR_GRP_STR_AF_ERR_ACCESS_CNT_RESET_VAL 0x00000000

/*
 * Audio Fabric Access error counter.
 */
#define IAXXX_STR_GRP_STR_AF_ERR_ACCESS_CNT_REG_MASK 0xffffffff
#define IAXXX_STR_GRP_STR_AF_ERR_ACCESS_CNT_REG_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_AF_ERR_ACCESS_CNT_REG_POS 0
#define IAXXX_STR_GRP_STR_AF_ERR_ACCESS_CNT_REG_SIZE 32

/*** STR_GRP_STR_PHY_LOGICAL_CH_MAPPING (0x02000048) ***/
/*
 * Shows physical port channel mapping to stream logical channel mapping.
 * Supported only for Rx channels in low latency mode.
 */
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_ADDR (0x02000048)
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_MASK_VAL 0x00000fff
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_RMASK_VAL 0x00000fff
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_WMASK_VAL 0x00000fff
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_RESET_VAL 0x00000000

/*
 * Physical channel id mapped to logical CH0 in stream
 */
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_PHY_CH0_MASK 0x0000000f
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_PHY_CH0_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_PHY_CH0_POS 0
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_PHY_CH0_SIZE 4

/*
 * Physical channel id mapped to logical CH1 in stream
 */
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_PHY_CH1_MASK 0x000000f0
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_PHY_CH1_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_PHY_CH1_POS 4
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_PHY_CH1_SIZE 4

/*
 * Physical channel id mapped to logical CH2 in stream
 */
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_PHY_CH2_MASK 0x00000f00
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_PHY_CH2_RESET_VAL 0x0
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_PHY_CH2_POS 8
#define IAXXX_STR_GRP_STR_PHY_LOGICAL_CH_MAPPING_PHY_CH2_SIZE 4

/* Number of registers in the module */
#define IAXXX_STR_GRP_REG_NUM 16

#endif /* __IAXXX_REGISTER_DEFS_STR_GRP_H__ */
