Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Jun 23 20:18:28 2018
| Host         : DESKTOP-VFCAHNJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Uclk_divider/counter2_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Uclk_divider/counter2_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Uclk_divider/counter2_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Uclk_divider/counter2_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Uclk_divider/counter2_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Uclk_divider/counter2_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Uclk_divider/counter2_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Uclk_divider/counter2_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.775        0.000                      0                   73        0.200        0.000                      0                   73        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.775        0.000                      0                   73        0.200        0.000                      0                   73        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 Uclk_divider/counter1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.704ns (25.731%)  route 2.032ns (74.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.621     5.142    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y64          FDRE                                         r  Uclk_divider/counter1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  Uclk_divider/counter1_reg[13]/Q
                         net (fo=3, routed)           1.010     6.608    Uclk_divider/counter1_reg[13]
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  Uclk_divider/counter1[0]_i_3/O
                         net (fo=1, routed)           0.421     7.152    Uclk_divider/counter1[0]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.276 r  Uclk_divider/counter1[0]_i_1/O
                         net (fo=20, routed)          0.602     7.878    Uclk_divider/clear
    SLICE_X1Y63          FDRE                                         r  Uclk_divider/counter1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.504    14.845    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y63          FDRE                                         r  Uclk_divider/counter1_reg[10]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.429    14.653    Uclk_divider/counter1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 Uclk_divider/counter1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.704ns (25.731%)  route 2.032ns (74.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.621     5.142    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y64          FDRE                                         r  Uclk_divider/counter1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  Uclk_divider/counter1_reg[13]/Q
                         net (fo=3, routed)           1.010     6.608    Uclk_divider/counter1_reg[13]
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  Uclk_divider/counter1[0]_i_3/O
                         net (fo=1, routed)           0.421     7.152    Uclk_divider/counter1[0]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.276 r  Uclk_divider/counter1[0]_i_1/O
                         net (fo=20, routed)          0.602     7.878    Uclk_divider/clear
    SLICE_X1Y63          FDRE                                         r  Uclk_divider/counter1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.504    14.845    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y63          FDRE                                         r  Uclk_divider/counter1_reg[11]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.429    14.653    Uclk_divider/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 Uclk_divider/counter1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.704ns (25.731%)  route 2.032ns (74.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.621     5.142    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y64          FDRE                                         r  Uclk_divider/counter1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  Uclk_divider/counter1_reg[13]/Q
                         net (fo=3, routed)           1.010     6.608    Uclk_divider/counter1_reg[13]
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  Uclk_divider/counter1[0]_i_3/O
                         net (fo=1, routed)           0.421     7.152    Uclk_divider/counter1[0]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.276 r  Uclk_divider/counter1[0]_i_1/O
                         net (fo=20, routed)          0.602     7.878    Uclk_divider/clear
    SLICE_X1Y63          FDRE                                         r  Uclk_divider/counter1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.504    14.845    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y63          FDRE                                         r  Uclk_divider/counter1_reg[8]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.429    14.653    Uclk_divider/counter1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 Uclk_divider/counter1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.704ns (25.731%)  route 2.032ns (74.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.621     5.142    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y64          FDRE                                         r  Uclk_divider/counter1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  Uclk_divider/counter1_reg[13]/Q
                         net (fo=3, routed)           1.010     6.608    Uclk_divider/counter1_reg[13]
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  Uclk_divider/counter1[0]_i_3/O
                         net (fo=1, routed)           0.421     7.152    Uclk_divider/counter1[0]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.276 r  Uclk_divider/counter1[0]_i_1/O
                         net (fo=20, routed)          0.602     7.878    Uclk_divider/clear
    SLICE_X1Y63          FDRE                                         r  Uclk_divider/counter1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.504    14.845    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y63          FDRE                                         r  Uclk_divider/counter1_reg[9]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.429    14.653    Uclk_divider/counter1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 Uclk_divider/counter1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.704ns (26.104%)  route 1.993ns (73.896%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.621     5.142    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y64          FDRE                                         r  Uclk_divider/counter1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  Uclk_divider/counter1_reg[13]/Q
                         net (fo=3, routed)           1.010     6.608    Uclk_divider/counter1_reg[13]
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  Uclk_divider/counter1[0]_i_3/O
                         net (fo=1, routed)           0.421     7.152    Uclk_divider/counter1[0]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.276 r  Uclk_divider/counter1[0]_i_1/O
                         net (fo=20, routed)          0.562     7.839    Uclk_divider/clear
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.506    14.847    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[0]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y61          FDRE (Setup_fdre_C_R)       -0.429    14.655    Uclk_divider/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 Uclk_divider/counter1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.704ns (26.104%)  route 1.993ns (73.896%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.621     5.142    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y64          FDRE                                         r  Uclk_divider/counter1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  Uclk_divider/counter1_reg[13]/Q
                         net (fo=3, routed)           1.010     6.608    Uclk_divider/counter1_reg[13]
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  Uclk_divider/counter1[0]_i_3/O
                         net (fo=1, routed)           0.421     7.152    Uclk_divider/counter1[0]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.276 r  Uclk_divider/counter1[0]_i_1/O
                         net (fo=20, routed)          0.562     7.839    Uclk_divider/clear
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.506    14.847    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[1]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y61          FDRE (Setup_fdre_C_R)       -0.429    14.655    Uclk_divider/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 Uclk_divider/counter1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.704ns (26.104%)  route 1.993ns (73.896%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.621     5.142    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y64          FDRE                                         r  Uclk_divider/counter1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  Uclk_divider/counter1_reg[13]/Q
                         net (fo=3, routed)           1.010     6.608    Uclk_divider/counter1_reg[13]
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  Uclk_divider/counter1[0]_i_3/O
                         net (fo=1, routed)           0.421     7.152    Uclk_divider/counter1[0]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.276 r  Uclk_divider/counter1[0]_i_1/O
                         net (fo=20, routed)          0.562     7.839    Uclk_divider/clear
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.506    14.847    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[2]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y61          FDRE (Setup_fdre_C_R)       -0.429    14.655    Uclk_divider/counter1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 Uclk_divider/counter1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.704ns (26.104%)  route 1.993ns (73.896%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.621     5.142    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y64          FDRE                                         r  Uclk_divider/counter1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  Uclk_divider/counter1_reg[13]/Q
                         net (fo=3, routed)           1.010     6.608    Uclk_divider/counter1_reg[13]
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  Uclk_divider/counter1[0]_i_3/O
                         net (fo=1, routed)           0.421     7.152    Uclk_divider/counter1[0]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.276 r  Uclk_divider/counter1[0]_i_1/O
                         net (fo=20, routed)          0.562     7.839    Uclk_divider/clear
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.506    14.847    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[3]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y61          FDRE (Setup_fdre_C_R)       -0.429    14.655    Uclk_divider/counter1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 Uclk_divider/counter1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.704ns (26.606%)  route 1.942ns (73.394%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.621     5.142    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y64          FDRE                                         r  Uclk_divider/counter1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  Uclk_divider/counter1_reg[13]/Q
                         net (fo=3, routed)           1.010     6.608    Uclk_divider/counter1_reg[13]
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  Uclk_divider/counter1[0]_i_3/O
                         net (fo=1, routed)           0.421     7.152    Uclk_divider/counter1[0]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.276 r  Uclk_divider/counter1[0]_i_1/O
                         net (fo=20, routed)          0.512     7.788    Uclk_divider/clear
    SLICE_X1Y65          FDRE                                         r  Uclk_divider/counter1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.503    14.844    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y65          FDRE                                         r  Uclk_divider/counter1_reg[16]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    14.652    Uclk_divider/counter1_reg[16]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 Uclk_divider/counter1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.704ns (26.606%)  route 1.942ns (73.394%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.621     5.142    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y64          FDRE                                         r  Uclk_divider/counter1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  Uclk_divider/counter1_reg[13]/Q
                         net (fo=3, routed)           1.010     6.608    Uclk_divider/counter1_reg[13]
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  Uclk_divider/counter1[0]_i_3/O
                         net (fo=1, routed)           0.421     7.152    Uclk_divider/counter1[0]_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.276 r  Uclk_divider/counter1[0]_i_1/O
                         net (fo=20, routed)          0.512     7.788    Uclk_divider/clear
    SLICE_X1Y65          FDRE                                         r  Uclk_divider/counter1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          1.503    14.844    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y65          FDRE                                         r  Uclk_divider/counter1_reg[17]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    14.652    Uclk_divider/counter1_reg[17]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  6.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Uclk_divider/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.583     1.466    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y72          FDRE                                         r  Uclk_divider/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Uclk_divider/counter2_reg[1]/Q
                         net (fo=6, routed)           0.131     1.738    Uclk_divider/counter2_reg_n_0_[1]
    SLICE_X0Y72          LUT5 (Prop_lut5_I2_O)        0.048     1.786 r  Uclk_divider/counter2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.786    Uclk_divider/p_0_in[4]
    SLICE_X0Y72          FDRE                                         r  Uclk_divider/counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.850     1.978    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X0Y72          FDRE                                         r  Uclk_divider/counter2_reg[4]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.107     1.586    Uclk_divider/counter2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Uclk_divider/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.583     1.466    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y72          FDRE                                         r  Uclk_divider/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Uclk_divider/counter2_reg[1]/Q
                         net (fo=6, routed)           0.131     1.738    Uclk_divider/counter2_reg_n_0_[1]
    SLICE_X0Y72          LUT4 (Prop_lut4_I0_O)        0.045     1.783 r  Uclk_divider/counter2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    Uclk_divider/p_0_in[3]
    SLICE_X0Y72          FDRE                                         r  Uclk_divider/counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.850     1.978    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X0Y72          FDRE                                         r  Uclk_divider/counter2_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.091     1.570    Uclk_divider/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Uclk_divider/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.187ns (52.195%)  route 0.171ns (47.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.583     1.466    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X0Y72          FDRE                                         r  Uclk_divider/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Uclk_divider/counter2_reg[0]/Q
                         net (fo=7, routed)           0.171     1.778    Uclk_divider/counter2_reg_n_0_[0]
    SLICE_X1Y72          LUT3 (Prop_lut3_I0_O)        0.046     1.824 r  Uclk_divider/counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    Uclk_divider/p_0_in[2]
    SLICE_X1Y72          FDRE                                         r  Uclk_divider/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.850     1.978    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y72          FDRE                                         r  Uclk_divider/counter2_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.107     1.586    Uclk_divider/counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Uclk_divider/counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.591     1.474    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Uclk_divider/counter1_reg[3]/Q
                         net (fo=1, routed)           0.108     1.723    Uclk_divider/counter1_reg_n_0_[3]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  Uclk_divider/counter1_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.831    Uclk_divider/counter1_reg[0]_i_2_n_4
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.861     1.989    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.105     1.579    Uclk_divider/counter1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Uclk_divider/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.061%)  route 0.171ns (47.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.583     1.466    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X0Y72          FDRE                                         r  Uclk_divider/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Uclk_divider/counter2_reg[0]/Q
                         net (fo=7, routed)           0.171     1.778    Uclk_divider/counter2_reg_n_0_[0]
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  Uclk_divider/counter2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    Uclk_divider/p_0_in[1]
    SLICE_X1Y72          FDRE                                         r  Uclk_divider/counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.850     1.978    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y72          FDRE                                         r  Uclk_divider/counter2_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.091     1.570    Uclk_divider/counter2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Uwav/clk1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uwav/set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.589     1.472    Uwav/LED_OBUF_BUFG[4]
    SLICE_X0Y63          FDRE                                         r  Uwav/clk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  Uwav/clk1_reg/Q
                         net (fo=1, routed)           0.162     1.775    Uclk_divider/clk1
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  Uclk_divider/set_i_1/O
                         net (fo=1, routed)           0.000     1.820    Uwav/counter1_reg[19]
    SLICE_X0Y63          FDRE                                         r  Uwav/set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.858     1.986    Uwav/LED_OBUF_BUFG[4]
    SLICE_X0Y63          FDRE                                         r  Uwav/set_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.092     1.564    Uwav/set_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Uclk_divider/counter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.590     1.473    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y62          FDRE                                         r  Uclk_divider/counter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Uclk_divider/counter1_reg[4]/Q
                         net (fo=1, routed)           0.105     1.719    Uclk_divider/counter1_reg_n_0_[4]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  Uclk_divider/counter1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    Uclk_divider/counter1_reg[4]_i_1_n_7
    SLICE_X1Y62          FDRE                                         r  Uclk_divider/counter1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.859     1.987    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y62          FDRE                                         r  Uclk_divider/counter1_reg[4]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.105     1.578    Uclk_divider/counter1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Uclk_divider/counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.591     1.474    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Uclk_divider/counter1_reg[2]/Q
                         net (fo=1, routed)           0.109     1.725    Uclk_divider/counter1_reg_n_0_[2]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  Uclk_divider/counter1_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.836    Uclk_divider/counter1_reg[0]_i_2_n_5
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.861     1.989    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y61          FDRE                                         r  Uclk_divider/counter1_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.105     1.579    Uclk_divider/counter1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Uclk_divider/counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.589     1.472    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y65          FDRE                                         r  Uclk_divider/counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Uclk_divider/counter1_reg[19]/Q
                         net (fo=5, routed)           0.118     1.731    Uclk_divider/counter1_reg[19]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  Uclk_divider/counter1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    Uclk_divider/counter1_reg[16]_i_1_n_4
    SLICE_X1Y65          FDRE                                         r  Uclk_divider/counter1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.857     1.985    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y65          FDRE                                         r  Uclk_divider/counter1_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     1.577    Uclk_divider/counter1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Uclk_divider/counter1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_divider/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.589     1.472    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y63          FDRE                                         r  Uclk_divider/counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Uclk_divider/counter1_reg[11]/Q
                         net (fo=3, routed)           0.120     1.734    Uclk_divider/counter1_reg[11]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  Uclk_divider/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    Uclk_divider/counter1_reg[8]_i_1_n_4
    SLICE_X1Y63          FDRE                                         r  Uclk_divider/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    LED_OBUF[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  LED_OBUF_BUFG[4]_inst/O
                         net (fo=45, routed)          0.858     1.986    Uclk_divider/LED_OBUF_BUFG[4]
    SLICE_X1Y63          FDRE                                         r  Uclk_divider/counter1_reg[11]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     1.577    Uclk_divider/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  LED_OBUF_BUFG[4]_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y61    Uclk_divider/counter1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63    Uclk_divider/counter1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63    Uclk_divider/counter1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64    Uclk_divider/counter1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64    Uclk_divider/counter1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64    Uclk_divider/counter1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64    Uclk_divider/counter1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65    Uclk_divider/counter1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65    Uclk_divider/counter1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61    Uclk_divider/counter1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    Uclk_divider/counter1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    Uclk_divider/counter1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    Uclk_divider/counter1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    Uclk_divider/counter1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    Uclk_divider/counter1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    Uclk_divider/counter1_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61    Uclk_divider/counter1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61    Uclk_divider/counter1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61    Uclk_divider/counter1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61    Uclk_divider/counter1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    Uclk_divider/counter1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    Uclk_divider/counter1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    Uclk_divider/counter1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    Uclk_divider/counter1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    Uclk_divider/counter1_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    Uclk_divider/counter1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    Uclk_divider/counter1_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    Uclk_divider/counter1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    Uclk_divider/counter1_reg[17]/C



