{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747199135158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747199135158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 13:05:35 2025 " "Processing started: Wed May 14 13:05:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747199135158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199135158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi -c spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199135158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747199135770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747199135770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/spi_platform_designer.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/spi_platform_designer.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer " "Found entity 1: spi_platform_designer" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_irq_mapper " "Found entity 1: spi_platform_designer_irq_mapper" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_irq_mapper.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0 " "Found entity 1: spi_platform_designer_mm_interconnect_0" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: spi_platform_designer_mm_interconnect_0_avalon_st_adapter" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_rsp_mux_001 " "Found entity 1: spi_platform_designer_mm_interconnect_0_rsp_mux_001" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143178 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_rsp_mux " "Found entity 1: spi_platform_designer_mm_interconnect_0_rsp_mux" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_rsp_demux_002 " "Found entity 1: spi_platform_designer_mm_interconnect_0_rsp_demux_002" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_rsp_demux " "Found entity 1: spi_platform_designer_mm_interconnect_0_rsp_demux" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_cmd_mux_002 " "Found entity 1: spi_platform_designer_mm_interconnect_0_cmd_mux_002" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_cmd_mux " "Found entity 1: spi_platform_designer_mm_interconnect_0_cmd_mux" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_cmd_demux_001 " "Found entity 1: spi_platform_designer_mm_interconnect_0_cmd_demux_001" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_cmd_demux " "Found entity 1: spi_platform_designer_mm_interconnect_0_cmd_demux" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143209 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "spi_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "spi_platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747199143219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747199143219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_011_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_011_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143220 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router_011 " "Found entity 2: spi_platform_designer_mm_interconnect_0_router_011" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747199143222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747199143223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_004_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_004_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143223 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router_004 " "Found entity 2: spi_platform_designer_mm_interconnect_0_router_004" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747199143226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747199143226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_002_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_002_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143227 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router_002 " "Found entity 2: spi_platform_designer_mm_interconnect_0_router_002" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747199143229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747199143229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_001_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_001_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143230 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router_001 " "Found entity 2: spi_platform_designer_mm_interconnect_0_router_001" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747199143232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747199143233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143233 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router " "Found entity 2: spi_platform_designer_mm_interconnect_0_router" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_timer_0 " "Found entity 1: spi_platform_designer_timer_0" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_timer_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_SYSID " "Found entity 1: spi_platform_designer_SYSID" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_SYSID.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_SYSID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_RAM " "Found entity 1: spi_platform_designer_RAM" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS " "Found entity 1: spi_platform_designer_NIOS" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_ic_data_module " "Found entity 1: spi_platform_designer_NIOS_cpu_ic_data_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_NIOS_cpu_ic_tag_module " "Found entity 2: spi_platform_designer_NIOS_cpu_ic_tag_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "3 spi_platform_designer_NIOS_cpu_bht_module " "Found entity 3: spi_platform_designer_NIOS_cpu_bht_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_platform_designer_NIOS_cpu_register_bank_a_module " "Found entity 4: spi_platform_designer_NIOS_cpu_register_bank_a_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_platform_designer_NIOS_cpu_register_bank_b_module " "Found entity 5: spi_platform_designer_NIOS_cpu_register_bank_b_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "6 spi_platform_designer_NIOS_cpu_dc_tag_module " "Found entity 6: spi_platform_designer_NIOS_cpu_dc_tag_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "7 spi_platform_designer_NIOS_cpu_dc_data_module " "Found entity 7: spi_platform_designer_NIOS_cpu_dc_data_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "8 spi_platform_designer_NIOS_cpu_dc_victim_module " "Found entity 8: spi_platform_designer_NIOS_cpu_dc_victim_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "9 spi_platform_designer_NIOS_cpu_nios2_oci_debug " "Found entity 9: spi_platform_designer_NIOS_cpu_nios2_oci_debug" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "10 spi_platform_designer_NIOS_cpu_nios2_oci_break " "Found entity 10: spi_platform_designer_NIOS_cpu_nios2_oci_break" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "11 spi_platform_designer_NIOS_cpu_nios2_oci_xbrk " "Found entity 11: spi_platform_designer_NIOS_cpu_nios2_oci_xbrk" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "12 spi_platform_designer_NIOS_cpu_nios2_oci_dbrk " "Found entity 12: spi_platform_designer_NIOS_cpu_nios2_oci_dbrk" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "13 spi_platform_designer_NIOS_cpu_nios2_oci_itrace " "Found entity 13: spi_platform_designer_NIOS_cpu_nios2_oci_itrace" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "14 spi_platform_designer_NIOS_cpu_nios2_oci_td_mode " "Found entity 14: spi_platform_designer_NIOS_cpu_nios2_oci_td_mode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "15 spi_platform_designer_NIOS_cpu_nios2_oci_dtrace " "Found entity 15: spi_platform_designer_NIOS_cpu_nios2_oci_dtrace" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "16 spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "17 spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "18 spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "19 spi_platform_designer_NIOS_cpu_nios2_oci_fifo " "Found entity 19: spi_platform_designer_NIOS_cpu_nios2_oci_fifo" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "20 spi_platform_designer_NIOS_cpu_nios2_oci_pib " "Found entity 20: spi_platform_designer_NIOS_cpu_nios2_oci_pib" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "21 spi_platform_designer_NIOS_cpu_nios2_oci_im " "Found entity 21: spi_platform_designer_NIOS_cpu_nios2_oci_im" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "22 spi_platform_designer_NIOS_cpu_nios2_performance_monitors " "Found entity 22: spi_platform_designer_NIOS_cpu_nios2_performance_monitors" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "23 spi_platform_designer_NIOS_cpu_nios2_avalon_reg " "Found entity 23: spi_platform_designer_NIOS_cpu_nios2_avalon_reg" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "24 spi_platform_designer_NIOS_cpu_ociram_sp_ram_module " "Found entity 24: spi_platform_designer_NIOS_cpu_ociram_sp_ram_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "25 spi_platform_designer_NIOS_cpu_nios2_ocimem " "Found entity 25: spi_platform_designer_NIOS_cpu_nios2_ocimem" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "26 spi_platform_designer_NIOS_cpu_nios2_oci " "Found entity 26: spi_platform_designer_NIOS_cpu_nios2_oci" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""} { "Info" "ISGN_ENTITY_NAME" "27 spi_platform_designer_NIOS_cpu " "Found entity 27: spi_platform_designer_NIOS_cpu" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_debug_slave_sysclk " "Found entity 1: spi_platform_designer_NIOS_cpu_debug_slave_sysclk" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_debug_slave_tck " "Found entity 1: spi_platform_designer_NIOS_cpu_debug_slave_tck" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_tck.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_debug_slave_wrapper " "Found entity 1: spi_platform_designer_NIOS_cpu_debug_slave_wrapper" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_mult_cell " "Found entity 1: spi_platform_designer_NIOS_cpu_mult_cell" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_test_bench " "Found entity 1: spi_platform_designer_NIOS_cpu_test_bench" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_test_bench.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "spi_platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_led.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_LED " "Found entity 1: spi_platform_designer_LED" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_LED.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi_sint.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi_sint.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_ESC_SPI_SINT " "Found entity 1: spi_platform_designer_ESC_SPI_SINT" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_SINT.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_SINT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_ESC_SPI_CS " "Found entity 1: spi_platform_designer_ESC_SPI_CS" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_CS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_CS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_ESC_SPI " "Found entity 1: spi_platform_designer_ESC_SPI" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_eepdone_input.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_eepdone_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_ESC_EEPDONE_INPUT " "Found entity 1: spi_platform_designer_ESC_EEPDONE_INPUT" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_EEPDONE_INPUT.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_EEPDONE_INPUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_DEBUG_sim_scfifo_w " "Found entity 1: spi_platform_designer_DEBUG_sim_scfifo_w" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143441 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_DEBUG_scfifo_w " "Found entity 2: spi_platform_designer_DEBUG_scfifo_w" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143441 ""} { "Info" "ISGN_ENTITY_NAME" "3 spi_platform_designer_DEBUG_sim_scfifo_r " "Found entity 3: spi_platform_designer_DEBUG_sim_scfifo_r" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143441 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_platform_designer_DEBUG_scfifo_r " "Found entity 4: spi_platform_designer_DEBUG_scfifo_r" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143441 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_platform_designer_DEBUG " "Found entity 5: spi_platform_designer_DEBUG" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heartbeat_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file heartbeat_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 heartbeat_ip " "Found entity 1: heartbeat_ip" {  } { { "heartbeat_ip.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/heartbeat_ip.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi " "Elaborating entity \"spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747199143592 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "unused_pin_l6 spi.v(7) " "Output port \"unused_pin_l6\" at spi.v(7) has no driver" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747199143598 "|spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartbeat_ip heartbeat_ip:u0 " "Elaborating entity \"heartbeat_ip\" for hierarchy \"heartbeat_ip:u0\"" {  } { { "spi.v" "u0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199143623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer spi_platform_designer:u1 " "Elaborating entity \"spi_platform_designer\" for hierarchy \"spi_platform_designer:u1\"" {  } { { "spi.v" "u1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199143635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_DEBUG spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug " "Elaborating entity \"spi_platform_designer_DEBUG\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "debug" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199143658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_DEBUG_scfifo_w spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w " "Elaborating entity \"spi_platform_designer_DEBUG_scfifo_w\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "the_spi_platform_designer_DEBUG_scfifo_w" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199143673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "wfifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199143855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199143863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199143864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199143864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199143864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199143864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199143864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199143864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199143864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199143864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199143864 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199143864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/scfifo_cr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199143913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/a_dpfifo_e011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/scfifo_cr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199143933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199143951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/cntr_6o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199143989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199143989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199143990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_gio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199144038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199144038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/cntr_qnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199144083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199144083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/a_dpfifo_e011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_DEBUG_scfifo_r spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_r:the_spi_platform_designer_DEBUG_scfifo_r " "Elaborating entity \"spi_platform_designer_DEBUG_scfifo_r\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|spi_platform_designer_DEBUG_scfifo_r:the_spi_platform_designer_DEBUG_scfifo_r\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "the_spi_platform_designer_DEBUG_scfifo_r" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "spi_platform_designer_DEBUG_alt_jtag_atlantic" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199144305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199144305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199144305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199144305 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199144305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_DEBUG:debug\|alt_jtag_atlantic:spi_platform_designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_ESC_EEPDONE_INPUT spi_platform_designer:u1\|spi_platform_designer_ESC_EEPDONE_INPUT:esc_eepdone_input " "Elaborating entity \"spi_platform_designer_ESC_EEPDONE_INPUT\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_ESC_EEPDONE_INPUT:esc_eepdone_input\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "esc_eepdone_input" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_ESC_SPI spi_platform_designer:u1\|spi_platform_designer_ESC_SPI:esc_spi " "Elaborating entity \"spi_platform_designer_ESC_SPI\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_ESC_SPI:esc_spi\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "esc_spi" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_ESC_SPI_CS spi_platform_designer:u1\|spi_platform_designer_ESC_SPI_CS:esc_spi_cs " "Elaborating entity \"spi_platform_designer_ESC_SPI_CS\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_ESC_SPI_CS:esc_spi_cs\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "esc_spi_cs" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_ESC_SPI_SINT spi_platform_designer:u1\|spi_platform_designer_ESC_SPI_SINT:esc_spi_sint " "Elaborating entity \"spi_platform_designer_ESC_SPI_SINT\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_ESC_SPI_SINT:esc_spi_sint\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "esc_spi_sint" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_LED spi_platform_designer:u1\|spi_platform_designer_LED:led " "Elaborating entity \"spi_platform_designer_LED\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_LED:led\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "led" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS spi_platform_designer:u1\|spi_platform_designer_NIOS:nios " "Elaborating entity \"spi_platform_designer_NIOS\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "nios" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu " "Elaborating entity \"spi_platform_designer_NIOS_cpu\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS.v" "cpu" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199144951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_test_bench spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_test_bench:the_spi_platform_designer_NIOS_cpu_test_bench " "Elaborating entity \"spi_platform_designer_NIOS_cpu_test_bench\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_test_bench:the_spi_platform_designer_NIOS_cpu_test_bench\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_test_bench" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 5978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_ic_data_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data " "Elaborating entity \"spi_platform_designer_NIOS_cpu_ic_data_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_ic_data" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 6980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145288 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199145288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jd1 " "Found entity 1: altsyncram_5jd1" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_5jd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199145324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199145324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jd1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated " "Elaborating entity \"altsyncram_5jd1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_data_module:spi_platform_designer_NIOS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_ic_tag_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag " "Elaborating entity \"spi_platform_designer_NIOS_cpu_ic_tag_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_ic_tag" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 7046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145383 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199145383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ad1 " "Found entity 1: altsyncram_4ad1" {  } { { "db/altsyncram_4ad1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_4ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199145419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199145419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ad1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_4ad1:auto_generated " "Elaborating entity \"altsyncram_4ad1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_ic_tag_module:spi_platform_designer_NIOS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_4ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_bht_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht " "Elaborating entity \"spi_platform_designer_NIOS_cpu_bht_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_bht" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 7244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145459 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199145459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_27d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199145495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199145495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27d1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated " "Elaborating entity \"altsyncram_27d1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_bht_module:spi_platform_designer_NIOS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_register_bank_a_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a " "Elaborating entity \"spi_platform_designer_NIOS_cpu_register_bank_a_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_register_bank_a" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 8185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145533 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199145533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ic1 " "Found entity 1: altsyncram_8ic1" {  } { { "db/altsyncram_8ic1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_8ic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199145593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199145593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ic1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated " "Elaborating entity \"altsyncram_8ic1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_register_bank_b_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_b_module:spi_platform_designer_NIOS_cpu_register_bank_b " "Elaborating entity \"spi_platform_designer_NIOS_cpu_register_bank_b_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_b_module:spi_platform_designer_NIOS_cpu_register_bank_b\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_register_bank_b" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 8203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_mult_cell spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell " "Elaborating entity \"spi_platform_designer_NIOS_cpu_mult_cell\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_mult_cell" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 8660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONE10LP " "Parameter \"selected_device_family\" = \"CYCLONE10LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145681 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199145681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hkp2 " "Found entity 1: altera_mult_add_hkp2" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199145717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199145717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hkp2 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated " "Elaborating entity \"altera_mult_add_hkp2\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone 10 LP " "Parameter \"selected_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199145818 ""}  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199145818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145840 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145860 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145884 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145939 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145961 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145987 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199145997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146009 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146037 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146078 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146221 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146323 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146345 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_dc_tag_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag " "Elaborating entity \"spi_platform_designer_NIOS_cpu_dc_tag_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_dc_tag" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 9082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199146885 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199146885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cic1 " "Found entity 1: altsyncram_cic1" {  } { { "db/altsyncram_cic1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_cic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199146941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199146941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cic1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_cic1:auto_generated " "Elaborating entity \"altsyncram_cic1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_tag_module:spi_platform_designer_NIOS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_cic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_dc_data_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data " "Elaborating entity \"spi_platform_designer_NIOS_cpu_dc_data_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_dc_data" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 9148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199146977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147002 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199147002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddf1 " "Found entity 1: altsyncram_ddf1" {  } { { "db/altsyncram_ddf1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_ddf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199147048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199147048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddf1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated " "Elaborating entity \"altsyncram_ddf1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_data_module:spi_platform_designer_NIOS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_dc_victim_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim " "Elaborating entity \"spi_platform_designer_NIOS_cpu_dc_victim_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_dc_victim" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 9260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147114 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199147114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3d1 " "Found entity 1: altsyncram_k3d1" {  } { { "db/altsyncram_k3d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_k3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199147167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199147167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3d1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated " "Elaborating entity \"altsyncram_k3d1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_dc_victim_module:spi_platform_designer_NIOS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_nios2_rtl" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 9839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 10148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_debug spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_debug\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_debug" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 634 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147434 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 634 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199147434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_break spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_break:the_spi_platform_designer_NIOS_cpu_nios2_oci_break " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_break\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_break:the_spi_platform_designer_NIOS_cpu_nios2_oci_break\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_break" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_xbrk spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_xbrk:the_spi_platform_designer_NIOS_cpu_nios2_oci_xbrk " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_xbrk\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_xbrk:the_spi_platform_designer_NIOS_cpu_nios2_oci_xbrk\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_xbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_dbrk spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dbrk:the_spi_platform_designer_NIOS_cpu_nios2_oci_dbrk " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_dbrk\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dbrk:the_spi_platform_designer_NIOS_cpu_nios2_oci_dbrk\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_dbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_itrace spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_itrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_itrace\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_itrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_dtrace spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dtrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_dtrace\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dtrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_td_mode spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dtrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace\|spi_platform_designer_NIOS_cpu_nios2_oci_td_mode:spi_platform_designer_NIOS_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_td_mode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dtrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace\|spi_platform_designer_NIOS_cpu_nios2_oci_td_mode:spi_platform_designer_NIOS_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_fifo spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_fifo\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt:the_spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt:the_spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_pib spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_pib:the_spi_platform_designer_NIOS_cpu_nios2_oci_pib " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_pib\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_pib:the_spi_platform_designer_NIOS_cpu_nios2_oci_pib\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_pib" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_im spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_im:the_spi_platform_designer_NIOS_cpu_nios2_oci_im " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_im\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_im:the_spi_platform_designer_NIOS_cpu_nios2_oci_im\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_im" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_avalon_reg spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_avalon_reg:the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_avalon_reg\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_avalon_reg:the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_ocimem spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_ocimem\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_ocimem" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_ociram_sp_ram_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram " "Elaborating entity \"spi_platform_designer_NIOS_cpu_ociram_sp_ram_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_ociram_sp_ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199147802 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199147802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199147886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199147886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_debug_slave_wrapper spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper " "Elaborating entity \"spi_platform_designer_NIOS_cpu_debug_slave_wrapper\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_debug_slave_tck spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|spi_platform_designer_NIOS_cpu_debug_slave_tck:the_spi_platform_designer_NIOS_cpu_debug_slave_tck " "Elaborating entity \"spi_platform_designer_NIOS_cpu_debug_slave_tck\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|spi_platform_designer_NIOS_cpu_debug_slave_tck:the_spi_platform_designer_NIOS_cpu_debug_slave_tck\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "the_spi_platform_designer_NIOS_cpu_debug_slave_tck" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_debug_slave_sysclk spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|spi_platform_designer_NIOS_cpu_debug_slave_sysclk:the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk " "Elaborating entity \"spi_platform_designer_NIOS_cpu_debug_slave_sysclk\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|spi_platform_designer_NIOS_cpu_debug_slave_sysclk:the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199147967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "spi_platform_designer_NIOS_cpu_debug_slave_phy" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148041 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199148041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148045 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_RAM spi_platform_designer:u1\|spi_platform_designer_RAM:ram " "Elaborating entity \"spi_platform_designer_RAM\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex " "Parameter \"init_file\" = \"C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 20480 " "Parameter \"maximum_depth\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20480 " "Parameter \"numwords_a\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199148153 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199148153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mhs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mhs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mhs1 " "Found entity 1: altsyncram_mhs1" {  } { { "db/altsyncram_mhs1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_mhs1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199148223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199148223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mhs1 spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mhs1:auto_generated " "Elaborating entity \"altsyncram_mhs1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mhs1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148223 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "spi_platform_designer_RAM.hex 2560 10 " "Width of data items in \"spi_platform_designer_RAM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 2560 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 spi_platform_designer_RAM.hex " "Data at line (2) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747199148302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 spi_platform_designer_RAM.hex " "Data at line (3) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747199148302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 spi_platform_designer_RAM.hex " "Data at line (4) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747199148302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 spi_platform_designer_RAM.hex " "Data at line (5) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747199148302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 spi_platform_designer_RAM.hex " "Data at line (6) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747199148302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 spi_platform_designer_RAM.hex " "Data at line (7) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747199148302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 spi_platform_designer_RAM.hex " "Data at line (8) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747199148302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 spi_platform_designer_RAM.hex " "Data at line (9) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747199148302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 spi_platform_designer_RAM.hex " "Data at line (10) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747199148302 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 spi_platform_designer_RAM.hex " "Data at line (11) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1747199148302 ""}  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1747199148302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_esa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_esa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_esa " "Found entity 1: decode_esa" {  } { { "db/decode_esa.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/decode_esa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199148599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199148599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_esa spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mhs1:auto_generated\|decode_esa:decode3 " "Elaborating entity \"decode_esa\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mhs1:auto_generated\|decode_esa:decode3\"" {  } { { "db/altsyncram_mhs1.tdf" "decode3" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_mhs1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bob " "Found entity 1: mux_bob" {  } { { "db/mux_bob.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/mux_bob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199148691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199148691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bob spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mhs1:auto_generated\|mux_bob:mux2 " "Elaborating entity \"mux_bob\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mhs1:auto_generated\|mux_bob:mux2\"" {  } { { "db/altsyncram_mhs1.tdf" "mux2" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_mhs1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_SYSID spi_platform_designer:u1\|spi_platform_designer_SYSID:sysid " "Elaborating entity \"spi_platform_designer_SYSID\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_SYSID:sysid\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "sysid" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_timer_0 spi_platform_designer:u1\|spi_platform_designer_timer_0:timer_0 " "Elaborating entity \"spi_platform_designer_timer_0\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_timer_0:timer_0\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "timer_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "mm_interconnect_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199148781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "debug_avalon_jtag_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esc_spi_cs_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esc_spi_cs_s1_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "esc_spi_cs_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esc_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esc_spi_spi_control_port_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "esc_spi_spi_control_port_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_data_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router:router " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router:router\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router:router\|spi_platform_designer_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router:router\|spi_platform_designer_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_001 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_001\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_001:router_001\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_001_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_001:router_001\|spi_platform_designer_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_001_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_001:router_001\|spi_platform_designer_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_002 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_002\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_002:router_002\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_002_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_002:router_002\|spi_platform_designer_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_002_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_002:router_002\|spi_platform_designer_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_004 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_004\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_004:router_004\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router_004" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_004_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_004:router_004\|spi_platform_designer_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_004_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_004:router_004\|spi_platform_designer_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_011 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_011\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_011:router_011\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router_011" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_011_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_011:router_011\|spi_platform_designer_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_011_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_011:router_011\|spi_platform_designer_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_011.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios_data_master_limiter\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_data_master_limiter" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_cmd_demux spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_cmd_demux\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_cmd_demux_001 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_cmd_demux_001\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_cmd_mux spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_cmd_mux\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_cmd_mux_002 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_cmd_mux_002\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_rsp_demux spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_rsp_demux\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_rsp_demux_002 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_rsp_demux_002\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_rsp_mux spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_rsp_mux\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199149988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_rsp_mux_001 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_rsp_mux_001\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199150001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199150030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199150053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_avalon_st_adapter spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 3798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199150072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199150086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_irq_mapper spi_platform_designer:u1\|spi_platform_designer_irq_mapper:irq_mapper " "Elaborating entity \"spi_platform_designer_irq_mapper\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_irq_mapper:irq_mapper\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "irq_mapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199150156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller spi_platform_designer:u1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"spi_platform_designer:u1\|altera_reset_controller:rst_controller\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "rst_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199150168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer spi_platform_designer:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"spi_platform_designer:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199150181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer spi_platform_designer:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"spi_platform_designer:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199150193 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1747199152374 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.14.13:05:55 Progress: Loading sldb1edb0b4/alt_sld_fab_wrapper_hw.tcl " "2025.05.14.13:05:55 Progress: Loading sldb1edb0b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199155551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199159521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199159643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199164992 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199165120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199165223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199165389 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199165399 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199165400 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1747199166083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb1edb0b4/alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199166357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199166357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199166463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199166463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199166465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199166465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199166547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199166547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199166652 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199166652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199166652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199166734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199166734 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747199172030 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747199172030 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747199172030 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747199172030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199172124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172125 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199172125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cp01 " "Found entity 1: mult_cp01" {  } { { "db/mult_cp01.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/mult_cp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199172172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199172172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199172217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_mult_cell:the_spi_platform_designer_NIOS_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747199172217 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747199172217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c011 " "Found entity 1: mult_c011" {  } { { "db/mult_c011.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/mult_c011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747199172266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199172266 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747199173110 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 355 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 245 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 133 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_CS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_CS.v" 58 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 255 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 7650 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_DEBUG.v" 398 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2639 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 4053 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 5902 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 7659 -1 0 } } { "spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1747199173313 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1747199173314 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "unused_pin_l6 GND " "Pin \"unused_pin_l6\" is stuck at GND" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747199175169 "|spi|unused_pin_l6"} { "Warning" "WMLS_MLS_STUCK_PIN" "unused_pin_p1 VCC " "Pin \"unused_pin_p1\" is stuck at VCC" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747199175169 "|spi|unused_pin_p1"} { "Warning" "WMLS_MLS_STUCK_PIN" "unused_pin_r2 VCC " "Pin \"unused_pin_r2\" is stuck at VCC" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747199175169 "|spi|unused_pin_r2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747199175169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199175542 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747199178729 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1747199178990 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1747199178990 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199179121 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/output_files/spi.map.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/output_files/spi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199180332 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747199183646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747199183646 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reserved_reset_n " "No output dependent on input pin \"reserved_reset_n\"" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747199184168 "|spi|reserved_reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747199184168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4530 " "Implemented 4530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747199184169 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747199184169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4173 " "Implemented 4173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747199184169 ""} { "Info" "ICUT_CUT_TM_RAMS" "331 " "Implemented 331 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747199184169 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1747199184169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747199184169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747199184289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 13:06:24 2025 " "Processing ended: Wed May 14 13:06:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747199184289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747199184289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747199184289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747199184289 ""}
