Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb 15 14:44:28 2023
| Host         : DESKTOP-37A9H0N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MicroBlazeDemo1_wrapper_timing_summary_routed.rpt -pb MicroBlazeDemo1_wrapper_timing_summary_routed.pb -rpx MicroBlazeDemo1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlazeDemo1_wrapper
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/game_over_reg/Q (HIGH)

 There are 535 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/clk_slow_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/hcount_reg[1]_rep/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/hcount_reg[1]_rep__0/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/hcount_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/hcount_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/hcount_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/hcount_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/hcount_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/hcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/hcount_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/hcount_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/vcount_reg[0]_rep/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/vcount_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/vcount_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/vcount_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/vcount_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/vcount_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/vcount_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/vcount_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/vcount_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/vcount_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/sync/vga_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1643 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.318        0.000                      0                 6259        0.042        0.000                      0                 6259        3.000        0.000                       0                  2479  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                              ------------       ----------      --------------
MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk                                                                {0.000 5.000}      10.000          100.000         
  clk_out1_MicroBlazeDemo1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_MicroBlazeDemo1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.233        0.000                      0                  222        0.051        0.000                      0                  222       15.686        0.000                       0                   233  
MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.719        0.000                      0                   47        0.274        0.000                      0                   47       16.166        0.000                       0                    40  
clk                                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_MicroBlazeDemo1_clk_wiz_1_0                                   2.318        0.000                      0                 5760        0.042        0.000                      0                 5760        3.750        0.000                       0                  2202  
  clkfbout_MicroBlazeDemo1_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     clk_out1_MicroBlazeDemo1_clk_wiz_1_0  clk_out1_MicroBlazeDemo1_clk_wiz_1_0        3.059        0.000                      0                  230        0.681        0.000                      0                  230  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.233ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.704ns (22.814%)  route 2.382ns (77.186%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 19.834 - 16.667 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558     3.560    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X36Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     4.016 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           1.329     5.345    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[6]
    SLICE_X34Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.469 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.495     5.964    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.124     6.088 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.558     6.646    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X31Y14         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    19.834    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y14         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.282    20.116    
                         clock uncertainty           -0.035    20.081    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.202    19.879    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.879    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                 13.233    

Slack (MET) :             13.402ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.836ns  (logic 0.735ns (25.915%)  route 2.101ns (74.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 36.503 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y14         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    21.114    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.238 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.292    22.530    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y11         LUT5 (Prop_lut5_I4_O)        0.152    22.682 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.382    23.065    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X36Y11         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.503    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y11         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.282    36.785    
                         clock uncertainty           -0.035    36.750    
    SLICE_X36Y11         FDCE (Setup_fdce_C_D)       -0.283    36.467    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.467    
                         arrival time                         -23.065    
  -------------------------------------------------------------------
                         slack                                 13.402    

Slack (MET) :             13.453ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.793ns  (logic 0.735ns (26.318%)  route 2.058ns (73.682%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 36.503 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y14         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    21.114    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.238 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.285    22.523    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y11         LUT4 (Prop_lut4_I3_O)        0.152    22.675 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.346    23.021    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X36Y11         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.503    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y11         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.282    36.785    
                         clock uncertainty           -0.035    36.750    
    SLICE_X36Y11         FDCE (Setup_fdce_C_D)       -0.275    36.475    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.475    
                         arrival time                         -23.021    
  -------------------------------------------------------------------
                         slack                                 13.453    

Slack (MET) :             14.281ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.268ns  (logic 0.707ns (31.177%)  route 1.561ns (68.823%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 36.502 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y14         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    21.114    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.238 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.134    22.372    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    22.496 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.496    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X36Y12         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    36.502    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y12         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.282    36.784    
                         clock uncertainty           -0.035    36.749    
    SLICE_X36Y12         FDCE (Setup_fdce_C_D)        0.029    36.778    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.778    
                         arrival time                         -22.496    
  -------------------------------------------------------------------
                         slack                                 14.281    

Slack (MET) :             14.521ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.031ns  (logic 0.707ns (34.807%)  route 1.324ns (65.193%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 36.503 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y14         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    21.114    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.238 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.898    22.136    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y11         LUT2 (Prop_lut2_I0_O)        0.124    22.260 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.260    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X36Y11         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.503    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y11         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.282    36.785    
                         clock uncertainty           -0.035    36.750    
    SLICE_X36Y11         FDCE (Setup_fdce_C_D)        0.031    36.781    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.781    
                         arrival time                         -22.260    
  -------------------------------------------------------------------
                         slack                                 14.521    

Slack (MET) :             14.569ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.027ns  (logic 0.703ns (34.678%)  route 1.324ns (65.322%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 36.503 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y14         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    21.114    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.238 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.898    22.136    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y11         LUT3 (Prop_lut3_I2_O)        0.120    22.256 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.256    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X36Y11         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.503    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y11         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.282    36.785    
                         clock uncertainty           -0.035    36.750    
    SLICE_X36Y11         FDCE (Setup_fdce_C_D)        0.075    36.825    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.825    
                         arrival time                         -22.256    
  -------------------------------------------------------------------
                         slack                                 14.569    

Slack (MET) :             14.684ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.938ns  (logic 0.707ns (36.479%)  route 1.231ns (63.521%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 36.501 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y14         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    21.114    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.238 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.805    22.043    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X35Y12         LUT3 (Prop_lut3_I2_O)        0.124    22.167 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.167    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X35Y12         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.501    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y12         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.354    36.855    
                         clock uncertainty           -0.035    36.820    
    SLICE_X35Y12         FDCE (Setup_fdce_C_D)        0.031    36.851    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.851    
                         arrival time                         -22.167    
  -------------------------------------------------------------------
                         slack                                 14.684    

Slack (MET) :             14.837ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.847ns  (logic 0.707ns (38.276%)  route 1.140ns (61.724%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 36.502 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y14         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.522    21.210    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X31Y14         LUT6 (Prop_lut6_I4_O)        0.124    21.334 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.618    21.952    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X30Y12         LUT6 (Prop_lut6_I1_O)        0.124    22.076 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.076    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X30Y12         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    36.502    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y12         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.369    36.871    
                         clock uncertainty           -0.035    36.836    
    SLICE_X30Y12         FDCE (Setup_fdce_C_D)        0.077    36.913    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.913    
                         arrival time                         -22.076    
  -------------------------------------------------------------------
                         slack                                 14.837    

Slack (MET) :             14.857ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.832ns  (logic 0.707ns (38.599%)  route 1.125ns (61.401%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 36.502 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y14         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.522    21.210    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X31Y14         LUT6 (Prop_lut6_I4_O)        0.124    21.334 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.602    21.936    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X30Y12         LUT6 (Prop_lut6_I1_O)        0.124    22.060 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.060    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X30Y12         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    36.502    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y12         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.369    36.871    
                         clock uncertainty           -0.035    36.836    
    SLICE_X30Y12         FDCE (Setup_fdce_C_D)        0.081    36.917    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.917    
                         arrival time                         -22.060    
  -------------------------------------------------------------------
                         slack                                 14.857    

Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.700ns  (logic 0.707ns (41.585%)  route 0.993ns (58.415%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 36.501 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y14         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    21.114    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.238 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.567    21.805    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X35Y12         LUT3 (Prop_lut3_I2_O)        0.124    21.929 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.929    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X35Y12         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.501    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y12         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.354    36.855    
                         clock uncertainty           -0.035    36.820    
    SLICE_X35Y12         FDCE (Setup_fdce_C_D)        0.032    36.852    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.852    
                         arrival time                         -21.929    
  -------------------------------------------------------------------
                         slack                                 14.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.950%)  route 0.221ns (61.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.348    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y4          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141     1.489 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.221     1.710    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X37Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.740    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.128     1.612    
    SLICE_X37Y3          FDCE (Hold_fdce_C_D)         0.047     1.659    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.662%)  route 0.278ns (66.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.348    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y4          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141     1.489 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.278     1.767    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X36Y2          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.741    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y2          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                         clock pessimism             -0.128     1.613    
    SLICE_X36Y2          FDCE (Hold_fdce_C_D)         0.071     1.684    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.342    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y17         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.141     1.483 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.539    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X29Y17         FDPE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.733    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y17         FDPE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.391     1.342    
    SLICE_X29Y17         FDPE (Hold_fdpe_C_D)         0.075     1.417    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.343    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y16         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDCE (Prop_fdce_C_Q)         0.164     1.507 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.049     1.556    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][10]
    SLICE_X31Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.601 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.601    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X31Y16         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.733    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y16         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.377     1.356    
    SLICE_X31Y16         FDCE (Hold_fdce_C_D)         0.092     1.448    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.751%)  route 0.121ns (46.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.348    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y4          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141     1.489 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.121     1.610    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X28Y4          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.741    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y4          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.357     1.384    
    SLICE_X28Y4          FDCE (Hold_fdce_C_D)         0.070     1.454    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.341    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y18         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDCE (Prop_fdce_C_Q)         0.164     1.505 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.561    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X30Y18         FDPE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.731    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y18         FDPE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.390     1.341    
    SLICE_X30Y18         FDPE (Hold_fdpe_C_D)         0.060     1.401    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.245%)  route 0.129ns (47.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.348    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDCE (Prop_fdce_C_Q)         0.141     1.489 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.129     1.618    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X31Y4          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.740    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y4          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                         clock pessimism             -0.357     1.383    
    SLICE_X31Y4          FDCE (Hold_fdce_C_D)         0.070     1.453    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.684%)  route 0.127ns (47.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.348    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDCE (Prop_fdce_C_Q)         0.141     1.489 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.127     1.616    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X30Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.740    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.357     1.383    
    SLICE_X30Y3          FDCE (Hold_fdce_C_D)         0.059     1.442    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.341    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y18         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/Q
                         net (fo=1, routed)           0.116     1.598    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7_n_0
    SLICE_X28Y18         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.732    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X28Y18         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                         clock pessimism             -0.378     1.354    
    SLICE_X28Y18         FDCE (Hold_fdce_C_D)         0.070     1.424    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.344    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X32Y13         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.119     1.605    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X32Y12         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.736    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y12         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.376     1.360    
    SLICE_X32Y12         FDCE (Hold_fdce_C_D)         0.070     1.430    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X31Y14   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y15   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y15   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y16   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y16   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y16   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y14   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y14   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y14   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y7    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y8    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y9    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y15   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y15   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y13   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y15   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y15   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y15   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y13   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y15   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y13   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y11   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y11   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.683ns  (logic 0.712ns (19.334%)  route 2.971ns (80.666%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 34.800 - 33.333 ) 
    Source Clock Delay      (SCD):    1.532ns = ( 18.199 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.532    18.199    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.340    18.539 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.149    19.688    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.812 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.813    20.624    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.748 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.173    20.921    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.836    21.882    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X31Y5          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.467    34.800    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y5          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.134    34.934    
                         clock uncertainty           -0.035    34.899    
    SLICE_X31Y5          FDCE (Setup_fdce_C_CE)      -0.298    34.601    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.601    
                         arrival time                         -21.882    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.683ns  (logic 0.712ns (19.334%)  route 2.971ns (80.666%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 34.800 - 33.333 ) 
    Source Clock Delay      (SCD):    1.532ns = ( 18.199 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.532    18.199    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.340    18.539 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.149    19.688    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.812 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.813    20.624    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.748 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.173    20.921    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.836    21.882    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X31Y5          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.467    34.800    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y5          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.134    34.934    
                         clock uncertainty           -0.035    34.899    
    SLICE_X31Y5          FDCE (Setup_fdce_C_CE)      -0.298    34.601    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.601    
                         arrival time                         -21.882    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.886ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.359ns  (logic 0.740ns (22.027%)  route 2.619ns (77.973%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 34.342 - 33.333 ) 
    Source Clock Delay      (SCD):    1.532ns = ( 18.199 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.532    18.199    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.340    18.539 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.969    19.508    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.124    19.632 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_4/O
                         net (fo=7, routed)           0.823    20.455    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.579 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.828    21.406    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.152    21.558 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000    21.558    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X33Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.009    34.342    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism              0.155    34.497    
                         clock uncertainty           -0.035    34.462    
    SLICE_X33Y15         FDCE (Setup_fdce_C_D)       -0.018    34.444    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         34.444    
                         arrival time                         -21.558    
  -------------------------------------------------------------------
                         slack                                 12.886    

Slack (MET) :             13.000ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.404ns  (logic 0.712ns (20.914%)  route 2.692ns (79.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 34.800 - 33.333 ) 
    Source Clock Delay      (SCD):    1.532ns = ( 18.199 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.532    18.199    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.340    18.539 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.149    19.688    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.812 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.813    20.624    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.748 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.170    20.918    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.042 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.561    21.603    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y5          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.467    34.800    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y5          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.134    34.934    
                         clock uncertainty           -0.035    34.899    
    SLICE_X30Y5          FDCE (Setup_fdce_C_CE)      -0.295    34.604    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.604    
                         arrival time                         -21.603    
  -------------------------------------------------------------------
                         slack                                 13.000    

Slack (MET) :             13.046ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.707ns  (logic 0.712ns (19.205%)  route 2.995ns (80.795%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 35.152 - 33.333 ) 
    Source Clock Delay      (SCD):    1.532ns = ( 18.199 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.532    18.199    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.340    18.539 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.149    19.688    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.812 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.813    20.624    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.748 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.170    20.918    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.042 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.864    21.906    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y2          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.819    35.152    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y2          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.134    35.286    
                         clock uncertainty           -0.035    35.250    
    SLICE_X33Y2          FDCE (Setup_fdce_C_CE)      -0.298    34.952    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.952    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                 13.046    

Slack (MET) :             13.068ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.568ns  (logic 0.712ns (19.958%)  route 2.856ns (80.042%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 35.034 - 33.333 ) 
    Source Clock Delay      (SCD):    1.532ns = ( 18.199 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.532    18.199    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.340    18.539 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.149    19.688    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.812 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.813    20.624    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.748 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.170    20.918    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.042 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.724    21.766    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.701    35.034    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.134    35.168    
                         clock uncertainty           -0.035    35.133    
    SLICE_X32Y3          FDCE (Setup_fdce_C_CE)      -0.298    34.835    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.835    
                         arrival time                         -21.766    
  -------------------------------------------------------------------
                         slack                                 13.068    

Slack (MET) :             13.068ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.568ns  (logic 0.712ns (19.958%)  route 2.856ns (80.042%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 35.034 - 33.333 ) 
    Source Clock Delay      (SCD):    1.532ns = ( 18.199 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.532    18.199    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.340    18.539 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.149    19.688    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.812 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.813    20.624    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.748 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.170    20.918    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.042 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.724    21.766    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.701    35.034    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.134    35.168    
                         clock uncertainty           -0.035    35.133    
    SLICE_X32Y3          FDCE (Setup_fdce_C_CE)      -0.298    34.835    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.835    
                         arrival time                         -21.766    
  -------------------------------------------------------------------
                         slack                                 13.068    

Slack (MET) :             13.068ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.568ns  (logic 0.712ns (19.958%)  route 2.856ns (80.042%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 35.034 - 33.333 ) 
    Source Clock Delay      (SCD):    1.532ns = ( 18.199 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.532    18.199    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.340    18.539 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.149    19.688    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.812 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.813    20.624    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.748 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.170    20.918    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.042 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.724    21.766    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.701    35.034    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.134    35.168    
                         clock uncertainty           -0.035    35.133    
    SLICE_X32Y3          FDCE (Setup_fdce_C_CE)      -0.298    34.835    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.835    
                         arrival time                         -21.766    
  -------------------------------------------------------------------
                         slack                                 13.068    

Slack (MET) :             13.068ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.568ns  (logic 0.712ns (19.958%)  route 2.856ns (80.042%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 35.034 - 33.333 ) 
    Source Clock Delay      (SCD):    1.532ns = ( 18.199 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.532    18.199    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.340    18.539 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.149    19.688    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.812 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.813    20.624    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.748 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.170    20.918    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.042 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.724    21.766    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.701    35.034    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.134    35.168    
                         clock uncertainty           -0.035    35.133    
    SLICE_X32Y3          FDCE (Setup_fdce_C_CE)      -0.298    34.835    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.835    
                         arrival time                         -21.766    
  -------------------------------------------------------------------
                         slack                                 13.068    

Slack (MET) :             13.068ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.568ns  (logic 0.712ns (19.958%)  route 2.856ns (80.042%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 35.034 - 33.333 ) 
    Source Clock Delay      (SCD):    1.532ns = ( 18.199 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.532    18.199    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.340    18.539 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.149    19.688    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I2_O)        0.124    19.812 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.813    20.624    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.748 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.170    20.918    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.042 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.724    21.766    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.701    35.034    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y3          FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.134    35.168    
                         clock uncertainty           -0.035    35.133    
    SLICE_X32Y3          FDCE (Setup_fdce_C_CE)      -0.298    34.835    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.835    
                         arrival time                         -21.766    
  -------------------------------------------------------------------
                         slack                                 13.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.163ns (48.338%)  route 0.174ns (51.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.689ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.596     0.596    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y17         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDCE (Prop_fdce_C_Q)         0.118     0.714 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.174     0.888    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X34Y17         LUT3 (Prop_lut3_I2_O)        0.045     0.933 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     0.933    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X34Y17         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.689     0.689    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y17         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.093     0.596    
    SLICE_X34Y17         FDCE (Hold_fdce_C_D)         0.063     0.659    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.362ns  (logic 0.157ns (43.398%)  route 0.205ns (56.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 17.151 - 16.667 ) 
    Source Clock Delay      (SCD):    0.414ns = ( 17.080 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.414    17.080    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.112    17.192 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.205    17.397    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.045    17.442 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    17.442    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X31Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.485    17.151    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.071    17.080    
    SLICE_X31Y15         FDCE (Hold_fdce_C_D)         0.055    17.135    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.135    
                         arrival time                          17.442    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.157ns (43.064%)  route 0.208ns (56.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.477ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.477     0.477    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.112     0.589 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.208     0.797    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X33Y15         LUT3 (Prop_lut3_I2_O)        0.045     0.842 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     0.842    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X33Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.556     0.556    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.079     0.477    
    SLICE_X33Y15         FDCE (Hold_fdce_C_D)         0.055     0.532    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.197ns (39.768%)  route 0.298ns (60.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.477ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.477     0.477    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.099     0.576 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.298     0.875    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X33Y15         LUT3 (Prop_lut3_I2_O)        0.098     0.973 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     0.973    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X33Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.556     0.556    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.079     0.477    
    SLICE_X33Y15         FDCE (Hold_fdce_C_D)         0.071     0.548    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.576ns  (logic 0.157ns (27.246%)  route 0.419ns (72.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 17.372 - 16.667 ) 
    Source Clock Delay      (SCD):    0.712ns = ( 17.378 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.712    17.378    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y17         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.112    17.490 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.255    17.745    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.045    17.790 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.165    17.955    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.705    17.372    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.048    17.324    
    SLICE_X35Y15         FDCE (Hold_fdce_C_CE)       -0.075    17.249    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.249    
                         arrival time                          17.955    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.576ns  (logic 0.157ns (27.246%)  route 0.419ns (72.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 17.372 - 16.667 ) 
    Source Clock Delay      (SCD):    0.712ns = ( 17.378 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.712    17.378    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y17         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.112    17.490 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.255    17.745    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.045    17.790 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.165    17.955    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.705    17.372    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.048    17.324    
    SLICE_X35Y15         FDCE (Hold_fdce_C_CE)       -0.075    17.249    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.249    
                         arrival time                          17.955    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.576ns  (logic 0.157ns (27.246%)  route 0.419ns (72.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 17.372 - 16.667 ) 
    Source Clock Delay      (SCD):    0.712ns = ( 17.378 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.712    17.378    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y17         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.112    17.490 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.255    17.745    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.045    17.790 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.165    17.955    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.705    17.372    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.048    17.324    
    SLICE_X35Y15         FDCE (Hold_fdce_C_CE)       -0.075    17.249    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.249    
                         arrival time                          17.955    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.576ns  (logic 0.157ns (27.246%)  route 0.419ns (72.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 17.372 - 16.667 ) 
    Source Clock Delay      (SCD):    0.712ns = ( 17.378 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.712    17.378    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y17         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.112    17.490 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.255    17.745    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.045    17.790 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.165    17.955    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.705    17.372    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y15         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.048    17.324    
    SLICE_X35Y15         FDCE (Hold_fdce_C_CE)       -0.075    17.249    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.249    
                         arrival time                          17.955    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.634ns  (logic 0.157ns (24.759%)  route 0.477ns (75.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 17.304 - 16.667 ) 
    Source Clock Delay      (SCD):    0.712ns = ( 17.378 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.712    17.378    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y17         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.112    17.490 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.255    17.745    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.045    17.790 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.223    18.013    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y14         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.638    17.304    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y14         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.048    17.256    
    SLICE_X33Y14         FDCE (Hold_fdce_C_CE)       -0.075    17.181    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.181    
                         arrival time                          18.013    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.634ns  (logic 0.157ns (24.759%)  route 0.477ns (75.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 17.304 - 16.667 ) 
    Source Clock Delay      (SCD):    0.712ns = ( 17.378 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.712    17.378    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y17         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.112    17.490 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.255    17.745    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.045    17.790 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.223    18.013    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y14         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.638    17.304    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y14         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.048    17.256    
    SLICE_X33Y14         FDCE (Hold_fdce_C_CE)       -0.075    17.181    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.181    
                         arrival time                          18.013    
  -------------------------------------------------------------------
                         slack                                  0.831    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y17  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y14  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y14  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y14  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y2   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y12  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X34Y17  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X31Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X35Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X35Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y17  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y3   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y3   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y3   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y3   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y3   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y15  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X34Y17  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  To Clock:  clk_out1_MicroBlazeDemo1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.612ns (8.758%)  route 6.376ns (91.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.967     6.056    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top_n_0
    SLICE_X61Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.519     8.546    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X61Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X61Y2          FDRE (Setup_fdre_C_R)       -0.660     8.374    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                          8.374    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.612ns (8.758%)  route 6.376ns (91.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.967     6.056    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top_n_0
    SLICE_X61Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.519     8.546    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X61Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[12]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X61Y2          FDRE (Setup_fdre_C_R)       -0.660     8.374    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                          8.374    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.612ns (8.758%)  route 6.376ns (91.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.967     6.056    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top_n_0
    SLICE_X61Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.519     8.546    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X61Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[14]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X61Y2          FDRE (Setup_fdre_C_R)       -0.660     8.374    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                          8.374    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.612ns (8.758%)  route 6.376ns (91.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.967     6.056    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top_n_0
    SLICE_X61Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.519     8.546    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X61Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[15]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X61Y2          FDRE (Setup_fdre_C_R)       -0.660     8.374    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                          8.374    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 0.612ns (8.764%)  route 6.371ns (91.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.962     6.052    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top_n_0
    SLICE_X62Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.520     8.547    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X62Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism              0.563     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X62Y2          FDRE (Setup_fdre_C_R)       -0.660     8.375    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 0.612ns (8.764%)  route 6.371ns (91.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.962     6.052    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top_n_0
    SLICE_X62Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.520     8.547    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X62Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[11]/C
                         clock pessimism              0.563     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X62Y2          FDRE (Setup_fdre_C_R)       -0.660     8.375    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 0.612ns (8.764%)  route 6.371ns (91.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.962     6.052    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top_n_0
    SLICE_X62Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.520     8.547    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X62Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[12]/C
                         clock pessimism              0.563     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X62Y2          FDRE (Setup_fdre_C_R)       -0.660     8.375    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 0.612ns (8.764%)  route 6.371ns (91.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.962     6.052    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top_n_0
    SLICE_X62Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.520     8.547    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X62Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[13]/C
                         clock pessimism              0.563     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X62Y2          FDRE (Setup_fdre_C_R)       -0.660     8.375    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 0.612ns (8.764%)  route 6.371ns (91.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.962     6.052    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top_n_0
    SLICE_X62Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.520     8.547    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X62Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism              0.563     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X62Y2          FDRE (Setup_fdre_C_R)       -0.660     8.375    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 0.612ns (8.764%)  route 6.371ns (91.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.962     6.052    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top_n_0
    SLICE_X62Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.520     8.547    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X62Y2          FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[15]/C
                         clock pessimism              0.563     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X62Y2          FDRE (Setup_fdre_C_R)       -0.660     8.375    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  2.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.032%)  route 0.208ns (55.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.559    -0.603    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X38Y15         FDSE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDSE (Prop_fdse_C_Q)         0.164    -0.439 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/Q
                         net (fo=3, routed)           0.208    -0.230    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/MB_out
    SLICE_X35Y16         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.824    -0.845    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y16         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                         clock pessimism              0.502    -0.343    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.070    -0.273    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/FDRE_inst
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.561    -0.601    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X37Y10         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/Q
                         net (fo=1, routed)           0.239    -0.220    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1
    SLICE_X32Y11         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.830    -0.839    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X32Y11         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_1_reg/C
                         clock pessimism              0.502    -0.337    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.070    -0.267    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Read_Imm_Reg_1_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.428%)  route 0.242ns (56.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.564    -0.598    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X55Y10         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[9]/Q
                         net (fo=2, routed)           0.126    -0.331    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/MEM_DataBus_Write_Data_reg[0][22]
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.286 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/Data_Write[9]_INST_0/O
                         net (fo=2, routed)           0.117    -0.169    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.874    -0.794    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.273    -0.521    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.225    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_delayslot_Instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.437%)  route 0.252ns (60.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.562    -0.600    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X38Y8          FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_delayslot_Instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_delayslot_Instr_reg/Q
                         net (fo=1, routed)           0.252    -0.184    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_delayslot_Instr
    SLICE_X31Y8          FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.831    -0.838    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X31Y8          FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg/C
                         clock pessimism              0.502    -0.336    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.075    -0.261    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_delayslot_instr_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.474%)  route 0.268ns (65.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.562    -0.600    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y8          FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/Q
                         net (fo=1, routed)           0.268    -0.191    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_brki_hit
    SLICE_X31Y8          FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.831    -0.838    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y8          FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_brki_hit_reg/C
                         clock pessimism              0.502    -0.336    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.066    -0.270    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_brki_hit_reg
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.602%)  route 0.155ns (52.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.554    -0.608    MicroBlazeDemo1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y23         FDRE                                         r  MicroBlazeDemo1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  MicroBlazeDemo1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.155    -0.311    MicroBlazeDemo1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X54Y23         SRL16E                                       r  MicroBlazeDemo1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.822    -0.847    MicroBlazeDemo1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X54Y23         SRL16E                                       r  MicroBlazeDemo1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.273    -0.574    
    SLICE_X54Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.391    MicroBlazeDemo1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.585    -0.577    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X61Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.381    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1[3]
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.336 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/reg_data_out[3]
    SLICE_X60Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.853    -0.816    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X60Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.121    -0.443    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/snake_head_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/snake_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.187ns (39.473%)  route 0.287ns (60.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.553    -0.609    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/s0_axi_aclk
    SLICE_X37Y22         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/snake_head_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/snake_head_reg/Q
                         net (fo=2, routed)           0.287    -0.181    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/snake_head
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.046    -0.135 r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/snake_on_i_1/O
                         net (fo=1, routed)           0.000    -0.135    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/snake_on0
    SLICE_X35Y22         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/snake_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.818    -0.851    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/s0_axi_aclk
    SLICE_X35Y22         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/snake_on_reg/C
                         clock pessimism              0.502    -0.349    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.107    -0.242    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/snake_on_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.925%)  route 0.301ns (68.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.563    -0.599    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Clk
    SLICE_X35Y2          FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=42, routed)          0.301    -0.157    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_gpr_op3_rd_addr[1]
    SLICE_X39Y11         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.830    -0.839    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y11         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[1]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.070    -0.267    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_is_sleep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.178%)  route 0.314ns (62.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.561    -0.601    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y8          FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_is_sleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_is_sleep_reg/Q
                         net (fo=2, routed)           0.314    -0.145    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_is_sleep
    SLICE_X38Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.100 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_i_1/O
                         net (fo=1, routed)           0.000    -0.100    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.831    -0.838    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X38Y9          FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_reg/C
                         clock pessimism              0.502    -0.336    
    SLICE_X38Y9          FDRE (Hold_fdre_C_D)         0.121    -0.215    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlazeDemo1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y3      MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y3      MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y3      MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y3      MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y3      MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y3      MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y3      MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y3      MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y2      MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y2      MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y11     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y11     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y11     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y11     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y11     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y11     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y11     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y11     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y2      MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y2      MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlazeDemo1_clk_wiz_1_0
  To Clock:  clkfbout_MicroBlazeDemo1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlazeDemo1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    MicroBlazeDemo1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  To Clock:  clk_out1_MicroBlazeDemo1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.612ns (9.761%)  route 5.658ns (90.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.249     5.339    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/button_final_reg_0
    SLICE_X58Y47         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.519     8.546    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/s0_axi_aclk
    SLICE_X58Y47         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[24]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.636     8.398    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.612ns (9.761%)  route 5.658ns (90.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.249     5.339    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/button_final_reg_0
    SLICE_X58Y47         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.519     8.546    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/s0_axi_aclk
    SLICE_X58Y47         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[25]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.636     8.398    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.612ns (9.761%)  route 5.658ns (90.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.249     5.339    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/button_final_reg_0
    SLICE_X58Y47         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.519     8.546    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/s0_axi_aclk
    SLICE_X58Y47         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[26]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.636     8.398    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.612ns (9.761%)  route 5.658ns (90.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.249     5.339    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/button_final_reg_0
    SLICE_X58Y47         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.519     8.546    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/s0_axi_aclk
    SLICE_X58Y47         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[27]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.636     8.398    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 0.612ns (9.767%)  route 5.654ns (90.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.245     5.334    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/button_final_reg_0
    SLICE_X59Y47         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.519     8.546    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/s0_axi_aclk
    SLICE_X59Y47         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[24]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X59Y47         FDCE (Recov_fdce_C_CLR)     -0.636     8.398    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 0.612ns (9.767%)  route 5.654ns (90.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.245     5.334    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/button_final_reg_0
    SLICE_X59Y47         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.519     8.546    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/s0_axi_aclk
    SLICE_X59Y47         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[25]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X59Y47         FDCE (Recov_fdce_C_CLR)     -0.636     8.398    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 0.612ns (9.767%)  route 5.654ns (90.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.245     5.334    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/button_final_reg_0
    SLICE_X59Y47         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.519     8.546    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/s0_axi_aclk
    SLICE_X59Y47         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[26]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X59Y47         FDCE (Recov_fdce_C_CLR)     -0.636     8.398    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 0.612ns (9.767%)  route 5.654ns (90.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.245     5.334    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/button_final_reg_0
    SLICE_X59Y47         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.519     8.546    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/s0_axi_aclk
    SLICE_X59Y47         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[27]/C
                         clock pessimism              0.563     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X59Y47         FDCE (Recov_fdce_C_CLR)     -0.636     8.398    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter1/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.612ns (9.993%)  route 5.512ns (90.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 8.545 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.104     5.193    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/button_final_reg_0
    SLICE_X58Y46         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.518     8.545    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/s0_axi_aclk
    SLICE_X58Y46         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[20]/C
                         clock pessimism              0.563     9.107    
                         clock uncertainty           -0.074     9.033    
    SLICE_X58Y46         FDCE (Recov_fdce_C_CLR)     -0.636     8.397    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.612ns (9.993%)  route 5.512ns (90.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 8.545 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.559    -0.932    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.409     1.933    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/s0_axi_aresetn
    SLICE_X50Y35         LUT1 (Prop_lut1_I0_O)        0.156     2.089 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/new_clk/axi_awready_i_1/O
                         net (fo=866, routed)         3.104     5.193    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/button_final_reg_0
    SLICE_X58Y46         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        1.518     8.545    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/s0_axi_aclk
    SLICE_X58Y46         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[21]/C
                         clock pessimism              0.563     9.107    
                         clock uncertainty           -0.074     9.033    
    SLICE_X58Y46         FDCE (Recov_fdce_C_CLR)     -0.636     8.397    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/new_direction/jitter3/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  3.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.164ns (18.367%)  route 0.729ns (81.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.557    -0.605    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.441 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.729     0.288    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[31]_25[0]
    SLICE_X52Y50         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.835    -0.833    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/s0_axi_aclk
    SLICE_X52Y50         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[10]/C
                         clock pessimism              0.507    -0.326    
    SLICE_X52Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[10]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.164ns (18.367%)  route 0.729ns (81.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.557    -0.605    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.441 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.729     0.288    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[31]_25[0]
    SLICE_X52Y50         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.835    -0.833    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/s0_axi_aclk
    SLICE_X52Y50         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[11]/C
                         clock pessimism              0.507    -0.326    
    SLICE_X52Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[11]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.164ns (18.367%)  route 0.729ns (81.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.557    -0.605    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.441 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.729     0.288    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[31]_25[0]
    SLICE_X52Y50         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.835    -0.833    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/s0_axi_aclk
    SLICE_X52Y50         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[12]/C
                         clock pessimism              0.507    -0.326    
    SLICE_X52Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[12]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.164ns (18.367%)  route 0.729ns (81.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.557    -0.605    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.441 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.729     0.288    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[31]_25[0]
    SLICE_X52Y50         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.835    -0.833    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/s0_axi_aclk
    SLICE_X52Y50         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[9]/C
                         clock pessimism              0.507    -0.326    
    SLICE_X52Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.164ns (17.604%)  route 0.768ns (82.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.557    -0.605    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.441 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.768     0.327    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[31]_25[0]
    SLICE_X51Y50         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.835    -0.833    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/s0_axi_aclk
    SLICE_X51Y50         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[0]/C
                         clock pessimism              0.507    -0.326    
    SLICE_X51Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.164ns (16.959%)  route 0.803ns (83.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.557    -0.605    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.441 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.803     0.362    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[31]_25[0]
    SLICE_X52Y51         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.835    -0.833    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/s0_axi_aclk
    SLICE_X52Y51         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[13]/C
                         clock pessimism              0.507    -0.326    
    SLICE_X52Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[13]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.164ns (16.959%)  route 0.803ns (83.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.557    -0.605    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.441 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.803     0.362    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[31]_25[0]
    SLICE_X52Y51         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.835    -0.833    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/s0_axi_aclk
    SLICE_X52Y51         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[14]/C
                         clock pessimism              0.507    -0.326    
    SLICE_X52Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[14]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.164ns (16.959%)  route 0.803ns (83.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.557    -0.605    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.441 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.803     0.362    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[31]_25[0]
    SLICE_X52Y51         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.835    -0.833    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/s0_axi_aclk
    SLICE_X52Y51         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[15]/C
                         clock pessimism              0.507    -0.326    
    SLICE_X52Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[15]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.164ns (16.959%)  route 0.803ns (83.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.557    -0.605    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.441 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.803     0.362    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[31]_25[0]
    SLICE_X52Y51         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.835    -0.833    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/s0_axi_aclk
    SLICE_X52Y51         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[16]/C
                         clock pessimism              0.507    -0.326    
    SLICE_X52Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[16]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.164ns (15.917%)  route 0.866ns (84.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.557    -0.605    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y20         FDRE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.441 f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.866     0.426    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[31]_25[0]
    SLICE_X52Y52         FDCE                                         f  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2200, routed)        0.835    -0.833    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/s0_axi_aclk
    SLICE_X52Y52         FDCE                                         r  MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[17]/C
                         clock pessimism              0.507    -0.326    
    SLICE_X52Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    MicroBlazeDemo1_i/my_snake_game_ip_0/inst/my_snake_game_ip_v1_0_S0_AXI_inst/u_top/snake_graph/high_reg[17]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.818    





