verilog work "../SignExtender6to16.v"
verilog work "../SignExtender12to16.v"
verilog work "../RegisterFile.v"
verilog work "../PC.v"
verilog work "../OutputRegister.v"
verilog work "../Mux3in3b.v"
verilog work "../Mux3in16b.v"
verilog work "../Mux2in16b.v"
verilog work "../Memory.v"
verilog work "../InstructionRegister.v"
verilog work "../DataReg16b.v"
verilog work "../Control.v"
verilog work "../ALU_Control.v"
verilog work "../ALU.v"
verilog work "../TopLevel.v"
verilog work "../top_test.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
