Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Apr 26 18:02:18 2016
| Host             : philipp-ThinkPad-X250 running 64-bit Ubuntu 15.04
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.709 |
| Dynamic (W)              | 1.551 |
| Device Static (W)        | 0.158 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.3  |
| Junction Temperature (C) | 44.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     4168 |       --- |             --- |
|   LUT as Logic           |     0.003 |     1487 |     53200 |            2.80 |
|   CARRY4                 |    <0.001 |       90 |     13300 |            0.68 |
|   Register               |    <0.001 |     1827 |    106400 |            1.72 |
|   F7/F8 Muxes            |    <0.001 |       32 |     53200 |            0.06 |
|   LUT as Distributed RAM |    <0.001 |       22 |     17400 |            0.13 |
|   LUT as Shift Register  |    <0.001 |       64 |     17400 |            0.37 |
|   Others                 |     0.000 |      364 |       --- |             --- |
| Signals                  |     0.005 |     2832 |       --- |             --- |
| Block RAM                |     0.003 |        4 |       140 |            2.86 |
| DSPs                     |    <0.001 |        1 |       220 |            0.45 |
| PS7                      |     1.530 |        1 |       --- |             --- |
| Static Power             |     0.158 |          |           |                 |
| Total                    |     1.709 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.020 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.719 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                                       | Constraint (ns) |
+------------+----------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             9.8 |
+------------+----------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| top                                                                                       |     1.551 |
|   accel_wrapper                                                                           |    <0.001 |
|     VhdlComponent                                                                         |    <0.001 |
|       VhdlComponent                                                                       |    <0.001 |
|         ADDSUB_MACRO_inst                                                                 |    <0.001 |
|         validReg_ADD_int[0].validdffLeft_ADD.valid_dff                                    |    <0.001 |
|         validReg_ADD_int[1].dffOthers_ADD.valid_dff                                       |    <0.001 |
|         validReg_ADD_int[2].dffRight_ADD.valid_dff                                        |    <0.001 |
|   template_design_wrapper_i                                                               |     1.551 |
|     template_design_i                                                                     |     1.551 |
|       MINIMAL_DMA_0                                                                       |     0.002 |
|         U0                                                                                |     0.002 |
|           MINIMAL_DMA_v1_0_M_AXI_inst                                                     |     0.002 |
|             rd_last_gen_fifo                                                              |    <0.001 |
|               store_reg_0_1_0_0                                                           |    <0.001 |
|             wcnt_fifo                                                                     |    <0.001 |
|               store_reg_0_1_0_5                                                           |    <0.001 |
|               store_reg_0_1_6_7                                                           |    <0.001 |
|             wr_last_gen_fifo                                                              |    <0.001 |
|               store_reg_0_1_0_0                                                           |    <0.001 |
|       MINIMAL_DMA_CONTROL_0                                                               |     0.003 |
|         U0                                                                                |     0.003 |
|           MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst                                             |     0.003 |
|       axi_mem_intercon                                                                    |     0.003 |
|         s00_couplers                                                                      |     0.003 |
|           auto_pc                                                                         |     0.003 |
|             inst                                                                          |     0.003 |
|               gen_axi4_axi3.axi3_conv_inst                                                |     0.003 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                       |     0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                 |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.rfwft                                                 |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm                                                    |    <0.001 |
|                                   RAM_reg_0_31_0_0                                        |    <0.001 |
|                               rstblk                                                      |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                     |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                 |     0.001 |
|                   USE_BURSTS.cmd_queue                                                    |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.rfwft                                                 |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm                                                    |    <0.001 |
|                                   RAM_reg_0_31_0_4                                        |    <0.001 |
|                               rstblk                                                      |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                               |    <0.001 |
|                     inst                                                                  |    <0.001 |
|                       fifo_gen_inst                                                       |    <0.001 |
|                         inst_fifo_gen                                                     |    <0.001 |
|                           gconvfifo.rf                                                    |    <0.001 |
|                             grf.rf                                                        |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                 gr1.rfwft                                                 |    <0.001 |
|                                 grss.rsts                                                 |    <0.001 |
|                                 rpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                 gwss.wsts                                                 |    <0.001 |
|                                 wpntr                                                     |    <0.001 |
|                               gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                 gdm.dm                                                    |    <0.001 |
|                                   RAM_reg_0_31_0_4                                        |    <0.001 |
|                               rstblk                                                      |    <0.001 |
|                 USE_WRITE.write_data_inst                                                 |    <0.001 |
|       axis_data_fifo_0                                                                    |     0.002 |
|         inst                                                                              |     0.002 |
|           gen_fifo_generator.fifo_generator_inst                                          |     0.002 |
|             inst_fifo_gen                                                                 |     0.002 |
|               gaxis_fifo.gaxisf.axisf                                                     |     0.002 |
|                 grf.rf                                                                    |     0.002 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gdcf.dc                                                           |    <0.001 |
|                       dc                                                                  |    <0.001 |
|                     gr1.rfwft                                                             |    <0.001 |
|                     grss.rsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwss.wsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |     0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[0].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                             ramloop[1].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|       axis_data_fifo_1                                                                    |     0.003 |
|         inst                                                                              |     0.003 |
|           gen_fifo_generator.fifo_generator_inst                                          |     0.003 |
|             inst_fifo_gen                                                                 |     0.003 |
|               gaxis_fifo.gaxisf.axisf                                                     |     0.003 |
|                 grf.rf                                                                    |     0.003 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.rfwft                                                             |    <0.001 |
|                     grss.rsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwss.wsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |     0.003 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |     0.002 |
|                       inst_blk_mem_gen                                                    |     0.002 |
|                         gnativebmg.native_blk_mem_gen                                     |     0.002 |
|                           valid.cstr                                                      |     0.002 |
|                             ramloop[0].ram.r                                              |     0.001 |
|                               prim_noinit.ram                                             |     0.001 |
|                             ramloop[1].ram.r                                              |     0.001 |
|                               prim_noinit.ram                                             |     0.001 |
|                   rstblk                                                                  |    <0.001 |
|       axis_register_slice_0                                                               |    <0.001 |
|         inst                                                                              |    <0.001 |
|           axisc_register_slice_0                                                          |    <0.001 |
|       c_addsub_0                                                                          |    <0.001 |
|         U0                                                                                |    <0.001 |
|           xst_addsub                                                                      |    <0.001 |
|             i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|               pipelining.stages[1].slices[1].first.first_stage_adder                      |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                   i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|               pipelining.stages[1].slices[2].first.first_stage_adder                      |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                   i_q.i_simple.qreg                                                       |    <0.001 |
|                   i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|               pipelining.stages[1].slices[3].first.first_stage_adder                      |     0.000 |
|                 i_lut6.i_lut6_addsub                                                      |     0.000 |
|                   i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |     0.000 |
|               pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder         |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                      |    <0.001 |
|               pipelining.stages[2].slices[2].middlestages.diagonal.i_sub.subcarryregister |    <0.001 |
|               pipelining.stages[2].slices[3].middlestages.abovediagonal.carryregister     |    <0.001 |
|               pipelining.stages[3].slices[3].laststage.diagonal.carryregister             |    <0.001 |
|               pipelining.stages[3].slices[3].laststage.diagonal.diagonal_adder            |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                      |    <0.001 |
|       processing_system7_0                                                                |     1.531 |
|         inst                                                                              |     1.531 |
|       processing_system7_0_axi_periph                                                     |     0.006 |
|         s00_couplers                                                                      |     0.006 |
|           auto_pc                                                                         |     0.006 |
|             inst                                                                          |     0.006 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                        |     0.006 |
|                 RD.ar_channel_0                                                           |     0.001 |
|                   ar_cmd_fsm_0                                                            |    <0.001 |
|                   cmd_translator_0                                                        |    <0.001 |
|                     incr_cmd_0                                                            |    <0.001 |
|                     wrap_cmd_0                                                            |    <0.001 |
|                 RD.r_channel_0                                                            |     0.002 |
|                   rd_data_fifo_0                                                          |     0.001 |
|                   transaction_fifo_0                                                      |    <0.001 |
|                 SI_REG                                                                    |     0.002 |
|                   ar_pipe                                                                 |    <0.001 |
|                   aw_pipe                                                                 |    <0.001 |
|                   b_pipe                                                                  |    <0.001 |
|                   r_pipe                                                                  |    <0.001 |
|                 WR.aw_channel_0                                                           |     0.001 |
|                   aw_cmd_fsm_0                                                            |    <0.001 |
|                   cmd_translator_0                                                        |    <0.001 |
|                     incr_cmd_0                                                            |    <0.001 |
|                     wrap_cmd_0                                                            |    <0.001 |
|                 WR.b_channel_0                                                            |    <0.001 |
|                   bid_fifo_0                                                              |    <0.001 |
|                   bresp_fifo_0                                                            |    <0.001 |
|       rst_processing_system7_0_102M                                                       |    <0.001 |
|         U0                                                                                |    <0.001 |
|           EXT_LPF                                                                         |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                     |    <0.001 |
|           SEQ                                                                             |    <0.001 |
|             SEQ_COUNTER                                                                   |    <0.001 |
|       util_vector_logic_0                                                                 |     0.000 |
|       util_vector_logic_1                                                                 |    <0.001 |
+-------------------------------------------------------------------------------------------+-----------+


