
STM32_LL_basics.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e60  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08003f1c  08003f1c  00013f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004018  08004018  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08004018  08004018  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004018  08004018  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004018  08004018  00014018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800401c  0800401c  0001401c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004020  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  20000068  08004088  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  08004088  000203b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006da6  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019c7  00000000  00000000  00026e36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c8  00000000  00000000  00028800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007e0  00000000  00000000  000290c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001746b  00000000  00000000  000298a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007197  00000000  00000000  00040d13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007632f  00000000  00000000  00047eaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000be1d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002714  00000000  00000000  000be22c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000068 	.word	0x20000068
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003f04 	.word	0x08003f04

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000006c 	.word	0x2000006c
 8000100:	08003f04 	.word	0x08003f04

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b082      	sub	sp, #8
 8000234:	af00      	add	r7, sp, #0
 8000236:	0002      	movs	r2, r0
 8000238:	1dfb      	adds	r3, r7, #7
 800023a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800023c:	1dfb      	adds	r3, r7, #7
 800023e:	781b      	ldrb	r3, [r3, #0]
 8000240:	2b7f      	cmp	r3, #127	; 0x7f
 8000242:	d809      	bhi.n	8000258 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000244:	1dfb      	adds	r3, r7, #7
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	001a      	movs	r2, r3
 800024a:	231f      	movs	r3, #31
 800024c:	401a      	ands	r2, r3
 800024e:	4b04      	ldr	r3, [pc, #16]	; (8000260 <__NVIC_EnableIRQ+0x30>)
 8000250:	2101      	movs	r1, #1
 8000252:	4091      	lsls	r1, r2
 8000254:	000a      	movs	r2, r1
 8000256:	601a      	str	r2, [r3, #0]
  }
}
 8000258:	46c0      	nop			; (mov r8, r8)
 800025a:	46bd      	mov	sp, r7
 800025c:	b002      	add	sp, #8
 800025e:	bd80      	pop	{r7, pc}
 8000260:	e000e100 	.word	0xe000e100

08000264 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000264:	b590      	push	{r4, r7, lr}
 8000266:	b083      	sub	sp, #12
 8000268:	af00      	add	r7, sp, #0
 800026a:	0002      	movs	r2, r0
 800026c:	6039      	str	r1, [r7, #0]
 800026e:	1dfb      	adds	r3, r7, #7
 8000270:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000272:	1dfb      	adds	r3, r7, #7
 8000274:	781b      	ldrb	r3, [r3, #0]
 8000276:	2b7f      	cmp	r3, #127	; 0x7f
 8000278:	d828      	bhi.n	80002cc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800027a:	4a2f      	ldr	r2, [pc, #188]	; (8000338 <__NVIC_SetPriority+0xd4>)
 800027c:	1dfb      	adds	r3, r7, #7
 800027e:	781b      	ldrb	r3, [r3, #0]
 8000280:	b25b      	sxtb	r3, r3
 8000282:	089b      	lsrs	r3, r3, #2
 8000284:	33c0      	adds	r3, #192	; 0xc0
 8000286:	009b      	lsls	r3, r3, #2
 8000288:	589b      	ldr	r3, [r3, r2]
 800028a:	1dfa      	adds	r2, r7, #7
 800028c:	7812      	ldrb	r2, [r2, #0]
 800028e:	0011      	movs	r1, r2
 8000290:	2203      	movs	r2, #3
 8000292:	400a      	ands	r2, r1
 8000294:	00d2      	lsls	r2, r2, #3
 8000296:	21ff      	movs	r1, #255	; 0xff
 8000298:	4091      	lsls	r1, r2
 800029a:	000a      	movs	r2, r1
 800029c:	43d2      	mvns	r2, r2
 800029e:	401a      	ands	r2, r3
 80002a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002a2:	683b      	ldr	r3, [r7, #0]
 80002a4:	019b      	lsls	r3, r3, #6
 80002a6:	22ff      	movs	r2, #255	; 0xff
 80002a8:	401a      	ands	r2, r3
 80002aa:	1dfb      	adds	r3, r7, #7
 80002ac:	781b      	ldrb	r3, [r3, #0]
 80002ae:	0018      	movs	r0, r3
 80002b0:	2303      	movs	r3, #3
 80002b2:	4003      	ands	r3, r0
 80002b4:	00db      	lsls	r3, r3, #3
 80002b6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002b8:	481f      	ldr	r0, [pc, #124]	; (8000338 <__NVIC_SetPriority+0xd4>)
 80002ba:	1dfb      	adds	r3, r7, #7
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	b25b      	sxtb	r3, r3
 80002c0:	089b      	lsrs	r3, r3, #2
 80002c2:	430a      	orrs	r2, r1
 80002c4:	33c0      	adds	r3, #192	; 0xc0
 80002c6:	009b      	lsls	r3, r3, #2
 80002c8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002ca:	e031      	b.n	8000330 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002cc:	4a1b      	ldr	r2, [pc, #108]	; (800033c <__NVIC_SetPriority+0xd8>)
 80002ce:	1dfb      	adds	r3, r7, #7
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	0019      	movs	r1, r3
 80002d4:	230f      	movs	r3, #15
 80002d6:	400b      	ands	r3, r1
 80002d8:	3b08      	subs	r3, #8
 80002da:	089b      	lsrs	r3, r3, #2
 80002dc:	3306      	adds	r3, #6
 80002de:	009b      	lsls	r3, r3, #2
 80002e0:	18d3      	adds	r3, r2, r3
 80002e2:	3304      	adds	r3, #4
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	1dfa      	adds	r2, r7, #7
 80002e8:	7812      	ldrb	r2, [r2, #0]
 80002ea:	0011      	movs	r1, r2
 80002ec:	2203      	movs	r2, #3
 80002ee:	400a      	ands	r2, r1
 80002f0:	00d2      	lsls	r2, r2, #3
 80002f2:	21ff      	movs	r1, #255	; 0xff
 80002f4:	4091      	lsls	r1, r2
 80002f6:	000a      	movs	r2, r1
 80002f8:	43d2      	mvns	r2, r2
 80002fa:	401a      	ands	r2, r3
 80002fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002fe:	683b      	ldr	r3, [r7, #0]
 8000300:	019b      	lsls	r3, r3, #6
 8000302:	22ff      	movs	r2, #255	; 0xff
 8000304:	401a      	ands	r2, r3
 8000306:	1dfb      	adds	r3, r7, #7
 8000308:	781b      	ldrb	r3, [r3, #0]
 800030a:	0018      	movs	r0, r3
 800030c:	2303      	movs	r3, #3
 800030e:	4003      	ands	r3, r0
 8000310:	00db      	lsls	r3, r3, #3
 8000312:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000314:	4809      	ldr	r0, [pc, #36]	; (800033c <__NVIC_SetPriority+0xd8>)
 8000316:	1dfb      	adds	r3, r7, #7
 8000318:	781b      	ldrb	r3, [r3, #0]
 800031a:	001c      	movs	r4, r3
 800031c:	230f      	movs	r3, #15
 800031e:	4023      	ands	r3, r4
 8000320:	3b08      	subs	r3, #8
 8000322:	089b      	lsrs	r3, r3, #2
 8000324:	430a      	orrs	r2, r1
 8000326:	3306      	adds	r3, #6
 8000328:	009b      	lsls	r3, r3, #2
 800032a:	18c3      	adds	r3, r0, r3
 800032c:	3304      	adds	r3, #4
 800032e:	601a      	str	r2, [r3, #0]
}
 8000330:	46c0      	nop			; (mov r8, r8)
 8000332:	46bd      	mov	sp, r7
 8000334:	b003      	add	sp, #12
 8000336:	bd90      	pop	{r4, r7, pc}
 8000338:	e000e100 	.word	0xe000e100
 800033c:	e000ed00 	.word	0xe000ed00

08000340 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b084      	sub	sp, #16
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000348:	4b07      	ldr	r3, [pc, #28]	; (8000368 <LL_AHB1_GRP1_EnableClock+0x28>)
 800034a:	6959      	ldr	r1, [r3, #20]
 800034c:	4b06      	ldr	r3, [pc, #24]	; (8000368 <LL_AHB1_GRP1_EnableClock+0x28>)
 800034e:	687a      	ldr	r2, [r7, #4]
 8000350:	430a      	orrs	r2, r1
 8000352:	615a      	str	r2, [r3, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000354:	4b04      	ldr	r3, [pc, #16]	; (8000368 <LL_AHB1_GRP1_EnableClock+0x28>)
 8000356:	695b      	ldr	r3, [r3, #20]
 8000358:	687a      	ldr	r2, [r7, #4]
 800035a:	4013      	ands	r3, r2
 800035c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800035e:	68fb      	ldr	r3, [r7, #12]
}
 8000360:	46c0      	nop			; (mov r8, r8)
 8000362:	46bd      	mov	sp, r7
 8000364:	b004      	add	sp, #16
 8000366:	bd80      	pop	{r7, pc}
 8000368:	40021000 	.word	0x40021000

0800036c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800036c:	b590      	push	{r4, r7, lr}
 800036e:	b083      	sub	sp, #12
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
 8000374:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], SYSCFG_EXTICR1_EXTI0 << (Line >> 16), Port << (Line >> 16));
 8000376:	4a0f      	ldr	r2, [pc, #60]	; (80003b4 <LL_SYSCFG_SetEXTISource+0x48>)
 8000378:	683b      	ldr	r3, [r7, #0]
 800037a:	21ff      	movs	r1, #255	; 0xff
 800037c:	400b      	ands	r3, r1
 800037e:	3302      	adds	r3, #2
 8000380:	009b      	lsls	r3, r3, #2
 8000382:	589b      	ldr	r3, [r3, r2]
 8000384:	683a      	ldr	r2, [r7, #0]
 8000386:	0c12      	lsrs	r2, r2, #16
 8000388:	210f      	movs	r1, #15
 800038a:	4091      	lsls	r1, r2
 800038c:	000a      	movs	r2, r1
 800038e:	43d2      	mvns	r2, r2
 8000390:	401a      	ands	r2, r3
 8000392:	0011      	movs	r1, r2
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	0c1b      	lsrs	r3, r3, #16
 8000398:	687a      	ldr	r2, [r7, #4]
 800039a:	409a      	lsls	r2, r3
 800039c:	4805      	ldr	r0, [pc, #20]	; (80003b4 <LL_SYSCFG_SetEXTISource+0x48>)
 800039e:	683b      	ldr	r3, [r7, #0]
 80003a0:	24ff      	movs	r4, #255	; 0xff
 80003a2:	4023      	ands	r3, r4
 80003a4:	430a      	orrs	r2, r1
 80003a6:	3302      	adds	r3, #2
 80003a8:	009b      	lsls	r3, r3, #2
 80003aa:	501a      	str	r2, [r3, r0]
}
 80003ac:	46c0      	nop			; (mov r8, r8)
 80003ae:	46bd      	mov	sp, r7
 80003b0:	b003      	add	sp, #12
 80003b2:	bd90      	pop	{r4, r7, pc}
 80003b4:	40010000 	.word	0x40010000

080003b8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b084      	sub	sp, #16
 80003bc:	af00      	add	r7, sp, #0
 80003be:	60f8      	str	r0, [r7, #12]
 80003c0:	60b9      	str	r1, [r7, #8]
 80003c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	6819      	ldr	r1, [r3, #0]
 80003c8:	68bb      	ldr	r3, [r7, #8]
 80003ca:	435b      	muls	r3, r3
 80003cc:	001a      	movs	r2, r3
 80003ce:	0013      	movs	r3, r2
 80003d0:	005b      	lsls	r3, r3, #1
 80003d2:	189b      	adds	r3, r3, r2
 80003d4:	43db      	mvns	r3, r3
 80003d6:	400b      	ands	r3, r1
 80003d8:	001a      	movs	r2, r3
 80003da:	68bb      	ldr	r3, [r7, #8]
 80003dc:	435b      	muls	r3, r3
 80003de:	6879      	ldr	r1, [r7, #4]
 80003e0:	434b      	muls	r3, r1
 80003e2:	431a      	orrs	r2, r3
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	601a      	str	r2, [r3, #0]
}
 80003e8:	46c0      	nop			; (mov r8, r8)
 80003ea:	46bd      	mov	sp, r7
 80003ec:	b004      	add	sp, #16
 80003ee:	bd80      	pop	{r7, pc}

080003f0 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b084      	sub	sp, #16
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	60f8      	str	r0, [r7, #12]
 80003f8:	60b9      	str	r1, [r7, #8]
 80003fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	68d9      	ldr	r1, [r3, #12]
 8000400:	68bb      	ldr	r3, [r7, #8]
 8000402:	435b      	muls	r3, r3
 8000404:	001a      	movs	r2, r3
 8000406:	0013      	movs	r3, r2
 8000408:	005b      	lsls	r3, r3, #1
 800040a:	189b      	adds	r3, r3, r2
 800040c:	43db      	mvns	r3, r3
 800040e:	400b      	ands	r3, r1
 8000410:	001a      	movs	r2, r3
 8000412:	68bb      	ldr	r3, [r7, #8]
 8000414:	435b      	muls	r3, r3
 8000416:	6879      	ldr	r1, [r7, #4]
 8000418:	434b      	muls	r3, r1
 800041a:	431a      	orrs	r2, r3
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	60da      	str	r2, [r3, #12]
}
 8000420:	46c0      	nop			; (mov r8, r8)
 8000422:	46bd      	mov	sp, r7
 8000424:	b004      	add	sp, #16
 8000426:	bd80      	pop	{r7, pc}

08000428 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800042e:	003b      	movs	r3, r7
 8000430:	0018      	movs	r0, r3
 8000432:	2308      	movs	r3, #8
 8000434:	001a      	movs	r2, r3
 8000436:	2100      	movs	r1, #0
 8000438:	f002 fbce 	bl	8002bd8 <memset>

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800043c:	2380      	movs	r3, #128	; 0x80
 800043e:	031b      	lsls	r3, r3, #12
 8000440:	0018      	movs	r0, r3
 8000442:	f7ff ff7d 	bl	8000340 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 8000446:	2380      	movs	r3, #128	; 0x80
 8000448:	03db      	lsls	r3, r3, #15
 800044a:	0018      	movs	r0, r3
 800044c:	f7ff ff78 	bl	8000340 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000450:	2380      	movs	r3, #128	; 0x80
 8000452:	029b      	lsls	r3, r3, #10
 8000454:	0018      	movs	r0, r3
 8000456:	f7ff ff73 	bl	8000340 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 800045a:	4b17      	ldr	r3, [pc, #92]	; (80004b8 <MX_GPIO_Init+0x90>)
 800045c:	0019      	movs	r1, r3
 800045e:	2002      	movs	r0, #2
 8000460:	f7ff ff84 	bl	800036c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8000464:	2380      	movs	r3, #128	; 0x80
 8000466:	019b      	lsls	r3, r3, #6
 8000468:	4814      	ldr	r0, [pc, #80]	; (80004bc <MX_GPIO_Init+0x94>)
 800046a:	2200      	movs	r2, #0
 800046c:	0019      	movs	r1, r3
 800046e:	f7ff ffbf 	bl	80003f0 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8000472:	2380      	movs	r3, #128	; 0x80
 8000474:	019b      	lsls	r3, r3, #6
 8000476:	4811      	ldr	r0, [pc, #68]	; (80004bc <MX_GPIO_Init+0x94>)
 8000478:	2200      	movs	r2, #0
 800047a:	0019      	movs	r1, r3
 800047c:	f7ff ff9c 	bl	80003b8 <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8000480:	003b      	movs	r3, r7
 8000482:	2280      	movs	r2, #128	; 0x80
 8000484:	0192      	lsls	r2, r2, #6
 8000486:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000488:	003b      	movs	r3, r7
 800048a:	2201      	movs	r2, #1
 800048c:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800048e:	003b      	movs	r3, r7
 8000490:	2200      	movs	r2, #0
 8000492:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000494:	003b      	movs	r3, r7
 8000496:	2202      	movs	r2, #2
 8000498:	719a      	strb	r2, [r3, #6]
  LL_EXTI_Init(&EXTI_InitStruct);
 800049a:	003b      	movs	r3, r7
 800049c:	0018      	movs	r0, r3
 800049e:	f001 fb23 	bl	8001ae8 <LL_EXTI_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI4_15_IRQn, 0);
 80004a2:	2100      	movs	r1, #0
 80004a4:	2007      	movs	r0, #7
 80004a6:	f7ff fedd 	bl	8000264 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI4_15_IRQn);
 80004aa:	2007      	movs	r0, #7
 80004ac:	f7ff fec0 	bl	8000230 <__NVIC_EnableIRQ>

}
 80004b0:	46c0      	nop			; (mov r8, r8)
 80004b2:	46bd      	mov	sp, r7
 80004b4:	b002      	add	sp, #8
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	00040003 	.word	0x00040003
 80004bc:	48000800 	.word	0x48000800

080004c0 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80004c4:	4b04      	ldr	r3, [pc, #16]	; (80004d8 <LL_RCC_HSI_Enable+0x18>)
 80004c6:	681a      	ldr	r2, [r3, #0]
 80004c8:	4b03      	ldr	r3, [pc, #12]	; (80004d8 <LL_RCC_HSI_Enable+0x18>)
 80004ca:	2101      	movs	r1, #1
 80004cc:	430a      	orrs	r2, r1
 80004ce:	601a      	str	r2, [r3, #0]
}
 80004d0:	46c0      	nop			; (mov r8, r8)
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	40021000 	.word	0x40021000

080004dc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80004e0:	4b05      	ldr	r3, [pc, #20]	; (80004f8 <LL_RCC_HSI_IsReady+0x1c>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	2202      	movs	r2, #2
 80004e6:	4013      	ands	r3, r2
 80004e8:	3b02      	subs	r3, #2
 80004ea:	425a      	negs	r2, r3
 80004ec:	4153      	adcs	r3, r2
 80004ee:	b2db      	uxtb	r3, r3
}
 80004f0:	0018      	movs	r0, r3
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	46c0      	nop			; (mov r8, r8)
 80004f8:	40021000 	.word	0x40021000

080004fc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000504:	4b06      	ldr	r3, [pc, #24]	; (8000520 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	22f8      	movs	r2, #248	; 0xf8
 800050a:	4393      	bics	r3, r2
 800050c:	0019      	movs	r1, r3
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	00da      	lsls	r2, r3, #3
 8000512:	4b03      	ldr	r3, [pc, #12]	; (8000520 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000514:	430a      	orrs	r2, r1
 8000516:	601a      	str	r2, [r3, #0]
}
 8000518:	46c0      	nop			; (mov r8, r8)
 800051a:	46bd      	mov	sp, r7
 800051c:	b002      	add	sp, #8
 800051e:	bd80      	pop	{r7, pc}
 8000520:	40021000 	.word	0x40021000

08000524 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800052c:	4b06      	ldr	r3, [pc, #24]	; (8000548 <LL_RCC_SetSysClkSource+0x24>)
 800052e:	685b      	ldr	r3, [r3, #4]
 8000530:	2203      	movs	r2, #3
 8000532:	4393      	bics	r3, r2
 8000534:	0019      	movs	r1, r3
 8000536:	4b04      	ldr	r3, [pc, #16]	; (8000548 <LL_RCC_SetSysClkSource+0x24>)
 8000538:	687a      	ldr	r2, [r7, #4]
 800053a:	430a      	orrs	r2, r1
 800053c:	605a      	str	r2, [r3, #4]
}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	46bd      	mov	sp, r7
 8000542:	b002      	add	sp, #8
 8000544:	bd80      	pop	{r7, pc}
 8000546:	46c0      	nop			; (mov r8, r8)
 8000548:	40021000 	.word	0x40021000

0800054c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000550:	4b03      	ldr	r3, [pc, #12]	; (8000560 <LL_RCC_GetSysClkSource+0x14>)
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	220c      	movs	r2, #12
 8000556:	4013      	ands	r3, r2
}
 8000558:	0018      	movs	r0, r3
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	40021000 	.word	0x40021000

08000564 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800056c:	4b06      	ldr	r3, [pc, #24]	; (8000588 <LL_RCC_SetAHBPrescaler+0x24>)
 800056e:	685b      	ldr	r3, [r3, #4]
 8000570:	22f0      	movs	r2, #240	; 0xf0
 8000572:	4393      	bics	r3, r2
 8000574:	0019      	movs	r1, r3
 8000576:	4b04      	ldr	r3, [pc, #16]	; (8000588 <LL_RCC_SetAHBPrescaler+0x24>)
 8000578:	687a      	ldr	r2, [r7, #4]
 800057a:	430a      	orrs	r2, r1
 800057c:	605a      	str	r2, [r3, #4]
}
 800057e:	46c0      	nop			; (mov r8, r8)
 8000580:	46bd      	mov	sp, r7
 8000582:	b002      	add	sp, #8
 8000584:	bd80      	pop	{r7, pc}
 8000586:	46c0      	nop			; (mov r8, r8)
 8000588:	40021000 	.word	0x40021000

0800058c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 8000594:	4b06      	ldr	r3, [pc, #24]	; (80005b0 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	4a06      	ldr	r2, [pc, #24]	; (80005b4 <LL_RCC_SetAPB1Prescaler+0x28>)
 800059a:	4013      	ands	r3, r2
 800059c:	0019      	movs	r1, r3
 800059e:	4b04      	ldr	r3, [pc, #16]	; (80005b0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80005a0:	687a      	ldr	r2, [r7, #4]
 80005a2:	430a      	orrs	r2, r1
 80005a4:	605a      	str	r2, [r3, #4]
}
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	b002      	add	sp, #8
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	46c0      	nop			; (mov r8, r8)
 80005b0:	40021000 	.word	0x40021000
 80005b4:	fffff8ff 	.word	0xfffff8ff

080005b8 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource  & 0xFF000000U) >> 24U)), (USARTxSource & 0x00FFFFFFU));
 80005c0:	4b09      	ldr	r3, [pc, #36]	; (80005e8 <LL_RCC_SetUSARTClockSource+0x30>)
 80005c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c4:	687a      	ldr	r2, [r7, #4]
 80005c6:	0e12      	lsrs	r2, r2, #24
 80005c8:	2103      	movs	r1, #3
 80005ca:	4091      	lsls	r1, r2
 80005cc:	000a      	movs	r2, r1
 80005ce:	43d2      	mvns	r2, r2
 80005d0:	401a      	ands	r2, r3
 80005d2:	0011      	movs	r1, r2
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	021b      	lsls	r3, r3, #8
 80005d8:	0a1a      	lsrs	r2, r3, #8
 80005da:	4b03      	ldr	r3, [pc, #12]	; (80005e8 <LL_RCC_SetUSARTClockSource+0x30>)
 80005dc:	430a      	orrs	r2, r1
 80005de:	631a      	str	r2, [r3, #48]	; 0x30
}
 80005e0:	46c0      	nop			; (mov r8, r8)
 80005e2:	46bd      	mov	sp, r7
 80005e4:	b002      	add	sp, #8
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	40021000 	.word	0x40021000

080005ec <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80005f0:	4b04      	ldr	r3, [pc, #16]	; (8000604 <LL_RCC_PLL_Enable+0x18>)
 80005f2:	681a      	ldr	r2, [r3, #0]
 80005f4:	4b03      	ldr	r3, [pc, #12]	; (8000604 <LL_RCC_PLL_Enable+0x18>)
 80005f6:	2180      	movs	r1, #128	; 0x80
 80005f8:	0449      	lsls	r1, r1, #17
 80005fa:	430a      	orrs	r2, r1
 80005fc:	601a      	str	r2, [r3, #0]
}
 80005fe:	46c0      	nop			; (mov r8, r8)
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40021000 	.word	0x40021000

08000608 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800060c:	4b07      	ldr	r3, [pc, #28]	; (800062c <LL_RCC_PLL_IsReady+0x24>)
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	2380      	movs	r3, #128	; 0x80
 8000612:	049b      	lsls	r3, r3, #18
 8000614:	4013      	ands	r3, r2
 8000616:	22fe      	movs	r2, #254	; 0xfe
 8000618:	0612      	lsls	r2, r2, #24
 800061a:	4694      	mov	ip, r2
 800061c:	4463      	add	r3, ip
 800061e:	425a      	negs	r2, r3
 8000620:	4153      	adcs	r3, r2
 8000622:	b2db      	uxtb	r3, r3
}
 8000624:	0018      	movs	r0, r3
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	40021000 	.word	0x40021000

08000630 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, Source | PLLMul);
 800063c:	4b0b      	ldr	r3, [pc, #44]	; (800066c <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	4a0b      	ldr	r2, [pc, #44]	; (8000670 <LL_RCC_PLL_ConfigDomain_SYS+0x40>)
 8000642:	4013      	ands	r3, r2
 8000644:	0019      	movs	r1, r3
 8000646:	68fa      	ldr	r2, [r7, #12]
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	431a      	orrs	r2, r3
 800064c:	4b07      	ldr	r3, [pc, #28]	; (800066c <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 800064e:	430a      	orrs	r2, r1
 8000650:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, PLLDiv);
 8000652:	4b06      	ldr	r3, [pc, #24]	; (800066c <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000656:	220f      	movs	r2, #15
 8000658:	4393      	bics	r3, r2
 800065a:	0019      	movs	r1, r3
 800065c:	4b03      	ldr	r3, [pc, #12]	; (800066c <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 800065e:	687a      	ldr	r2, [r7, #4]
 8000660:	430a      	orrs	r2, r1
 8000662:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000664:	46c0      	nop			; (mov r8, r8)
 8000666:	46bd      	mov	sp, r7
 8000668:	b004      	add	sp, #16
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40021000 	.word	0x40021000
 8000670:	ffc27fff 	.word	0xffc27fff

08000674 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800067c:	4b07      	ldr	r3, [pc, #28]	; (800069c <LL_APB1_GRP1_EnableClock+0x28>)
 800067e:	69d9      	ldr	r1, [r3, #28]
 8000680:	4b06      	ldr	r3, [pc, #24]	; (800069c <LL_APB1_GRP1_EnableClock+0x28>)
 8000682:	687a      	ldr	r2, [r7, #4]
 8000684:	430a      	orrs	r2, r1
 8000686:	61da      	str	r2, [r3, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000688:	4b04      	ldr	r3, [pc, #16]	; (800069c <LL_APB1_GRP1_EnableClock+0x28>)
 800068a:	69db      	ldr	r3, [r3, #28]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	4013      	ands	r3, r2
 8000690:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000692:	68fb      	ldr	r3, [r7, #12]
}
 8000694:	46c0      	nop			; (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	b004      	add	sp, #16
 800069a:	bd80      	pop	{r7, pc}
 800069c:	40021000 	.word	0x40021000

080006a0 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80006a8:	4b07      	ldr	r3, [pc, #28]	; (80006c8 <LL_APB1_GRP2_EnableClock+0x28>)
 80006aa:	6999      	ldr	r1, [r3, #24]
 80006ac:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <LL_APB1_GRP2_EnableClock+0x28>)
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	430a      	orrs	r2, r1
 80006b2:	619a      	str	r2, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80006b4:	4b04      	ldr	r3, [pc, #16]	; (80006c8 <LL_APB1_GRP2_EnableClock+0x28>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	687a      	ldr	r2, [r7, #4]
 80006ba:	4013      	ands	r3, r2
 80006bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006be:	68fb      	ldr	r3, [r7, #12]
}
 80006c0:	46c0      	nop			; (mov r8, r8)
 80006c2:	46bd      	mov	sp, r7
 80006c4:	b004      	add	sp, #16
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	40021000 	.word	0x40021000

080006cc <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <LL_FLASH_SetLatency+0x24>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2201      	movs	r2, #1
 80006da:	4393      	bics	r3, r2
 80006dc:	0019      	movs	r1, r3
 80006de:	4b04      	ldr	r3, [pc, #16]	; (80006f0 <LL_FLASH_SetLatency+0x24>)
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	430a      	orrs	r2, r1
 80006e4:	601a      	str	r2, [r3, #0]
}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	46bd      	mov	sp, r7
 80006ea:	b002      	add	sp, #8
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	46c0      	nop			; (mov r8, r8)
 80006f0:	40022000 	.word	0x40022000

080006f4 <LL_FLASH_GetLatency>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80006f8:	4b03      	ldr	r3, [pc, #12]	; (8000708 <LL_FLASH_GetLatency+0x14>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	2201      	movs	r2, #1
 80006fe:	4013      	ands	r3, r2
}
 8000700:	0018      	movs	r0, r3
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	40022000 	.word	0x40022000

0800070c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_SYSCFG);
 8000710:	2001      	movs	r0, #1
 8000712:	f7ff ffc5 	bl	80006a0 <LL_APB1_GRP2_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000716:	2380      	movs	r3, #128	; 0x80
 8000718:	055b      	lsls	r3, r3, #21
 800071a:	0018      	movs	r0, r3
 800071c:	f7ff ffaa 	bl	8000674 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000720:	f000 f816 	bl	8000750 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000724:	f7ff fe80 	bl	8000428 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000728:	f000 fac1 	bl	8000cae <MX_TIM2_Init>
  MX_TIM6_Init();
 800072c:	f000 fb4e 	bl	8000dcc <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8000730:	f000 fe2e 	bl	8001390 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000734:	f000 feb2 	bl	800149c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uart_init();
 8000738:	f001 f81a 	bl	8001770 <uart_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("===== This is LL basic =====\r\n");
 800073c:	4b03      	ldr	r3, [pc, #12]	; (800074c <main+0x40>)
 800073e:	0018      	movs	r0, r3
 8000740:	f002 faf2 	bl	8002d28 <puts>
  while (1)
  {
	  uart_idle();
 8000744:	f000 ff8c 	bl	8001660 <uart_idle>
 8000748:	e7fc      	b.n	8000744 <main+0x38>
 800074a:	46c0      	nop			; (mov r8, r8)
 800074c:	08003f1c 	.word	0x08003f1c

08000750 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8000754:	2001      	movs	r0, #1
 8000756:	f7ff ffb9 	bl	80006cc <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1)
 800075a:	46c0      	nop			; (mov r8, r8)
 800075c:	f7ff ffca 	bl	80006f4 <LL_FLASH_GetLatency>
 8000760:	0003      	movs	r3, r0
 8000762:	2b01      	cmp	r3, #1
 8000764:	d1fa      	bne.n	800075c <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 8000766:	f7ff feab 	bl	80004c0 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	f7ff feb6 	bl	80004dc <LL_RCC_HSI_IsReady>
 8000770:	0003      	movs	r3, r0
 8000772:	2b01      	cmp	r3, #1
 8000774:	d1fa      	bne.n	800076c <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8000776:	2010      	movs	r0, #16
 8000778:	f7ff fec0 	bl	80004fc <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLL_MUL_12, LL_RCC_PREDIV_DIV_2);
 800077c:	23a0      	movs	r3, #160	; 0xa0
 800077e:	0399      	lsls	r1, r3, #14
 8000780:	2380      	movs	r3, #128	; 0x80
 8000782:	021b      	lsls	r3, r3, #8
 8000784:	2201      	movs	r2, #1
 8000786:	0018      	movs	r0, r3
 8000788:	f7ff ff52 	bl	8000630 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 800078c:	f7ff ff2e 	bl	80005ec <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000790:	46c0      	nop			; (mov r8, r8)
 8000792:	f7ff ff39 	bl	8000608 <LL_RCC_PLL_IsReady>
 8000796:	0003      	movs	r3, r0
 8000798:	2b01      	cmp	r3, #1
 800079a:	d1fa      	bne.n	8000792 <SystemClock_Config+0x42>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800079c:	2000      	movs	r0, #0
 800079e:	f7ff fee1 	bl	8000564 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80007a2:	2000      	movs	r0, #0
 80007a4:	f7ff fef2 	bl	800058c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80007a8:	2002      	movs	r0, #2
 80007aa:	f7ff febb 	bl	8000524 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	f7ff fecc 	bl	800054c <LL_RCC_GetSysClkSource>
 80007b4:	0003      	movs	r3, r0
 80007b6:	2b08      	cmp	r3, #8
 80007b8:	d1fa      	bne.n	80007b0 <SystemClock_Config+0x60>
  {

  }
  LL_Init1msTick(48000000);
 80007ba:	4b09      	ldr	r3, [pc, #36]	; (80007e0 <SystemClock_Config+0x90>)
 80007bc:	0018      	movs	r0, r3
 80007be:	f002 f9c3 	bl	8002b48 <LL_Init1msTick>
  LL_SetSystemCoreClock(48000000);
 80007c2:	4b07      	ldr	r3, [pc, #28]	; (80007e0 <SystemClock_Config+0x90>)
 80007c4:	0018      	movs	r0, r3
 80007c6:	f002 f9cf 	bl	8002b68 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK1);
 80007ca:	2000      	movs	r0, #0
 80007cc:	f7ff fef4 	bl	80005b8 <LL_RCC_SetUSARTClockSource>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 80007d0:	2380      	movs	r3, #128	; 0x80
 80007d2:	055b      	lsls	r3, r3, #21
 80007d4:	0018      	movs	r0, r3
 80007d6:	f7ff feef 	bl	80005b8 <LL_RCC_SetUSARTClockSource>
}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	02dc6c00 	.word	0x02dc6c00

080007e4 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 80007ec:	4b06      	ldr	r3, [pc, #24]	; (8000808 <LL_EXTI_IsActiveFlag_0_31+0x24>)
 80007ee:	695b      	ldr	r3, [r3, #20]
 80007f0:	687a      	ldr	r2, [r7, #4]
 80007f2:	4013      	ands	r3, r2
 80007f4:	687a      	ldr	r2, [r7, #4]
 80007f6:	1ad3      	subs	r3, r2, r3
 80007f8:	425a      	negs	r2, r3
 80007fa:	4153      	adcs	r3, r2
 80007fc:	b2db      	uxtb	r3, r3
}
 80007fe:	0018      	movs	r0, r3
 8000800:	46bd      	mov	sp, r7
 8000802:	b002      	add	sp, #8
 8000804:	bd80      	pop	{r7, pc}
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	40010400 	.word	0x40010400

0800080c <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8000814:	4b03      	ldr	r3, [pc, #12]	; (8000824 <LL_EXTI_ClearFlag_0_31+0x18>)
 8000816:	687a      	ldr	r2, [r7, #4]
 8000818:	615a      	str	r2, [r3, #20]
}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	46bd      	mov	sp, r7
 800081e:	b002      	add	sp, #8
 8000820:	bd80      	pop	{r7, pc}
 8000822:	46c0      	nop			; (mov r8, r8)
 8000824:	40010400 	.word	0x40010400

08000828 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800082c:	e7fe      	b.n	800082c <NMI_Handler+0x4>

0800082e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000832:	e7fe      	b.n	8000832 <HardFault_Handler+0x4>

08000834 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000838:	46c0      	nop			; (mov r8, r8)
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}

0800083e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800084c:	46c0      	nop			; (mov r8, r8)
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}

08000852 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000852:	b580      	push	{r7, lr}
 8000854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 8000856:	2380      	movs	r3, #128	; 0x80
 8000858:	019b      	lsls	r3, r3, #6
 800085a:	0018      	movs	r0, r3
 800085c:	f7ff ffc2 	bl	80007e4 <LL_EXTI_IsActiveFlag_0_31>
 8000860:	1e03      	subs	r3, r0, #0
 8000862:	d004      	beq.n	800086e <EXTI4_15_IRQHandler+0x1c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8000864:	2380      	movs	r3, #128	; 0x80
 8000866:	019b      	lsls	r3, r3, #6
 8000868:	0018      	movs	r0, r3
 800086a:	f7ff ffcf 	bl	800080c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}

08000874 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0

  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000878:	46c0      	nop			; (mov r8, r8)
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}

0800087e <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800087e:	b580      	push	{r7, lr}
 8000880:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}

08000888 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  uart_irq_rx_callback(USART1);
 800088c:	4b03      	ldr	r3, [pc, #12]	; (800089c <USART1_IRQHandler+0x14>)
 800088e:	0018      	movs	r0, r3
 8000890:	f000 ffc0 	bl	8001814 <uart_irq_rx_callback>
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000894:	46c0      	nop			; (mov r8, r8)
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	40013800 	.word	0x40013800

080008a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  uart_irq_rx_callback(USART2);
 80008a4:	4b03      	ldr	r3, [pc, #12]	; (80008b4 <USART2_IRQHandler+0x14>)
 80008a6:	0018      	movs	r0, r3
 80008a8:	f000 ffb4 	bl	8001814 <uart_irq_rx_callback>
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80008ac:	46c0      	nop			; (mov r8, r8)
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	40004400 	.word	0x40004400

080008b8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b086      	sub	sp, #24
 80008bc:	af00      	add	r7, sp, #0
 80008be:	60f8      	str	r0, [r7, #12]
 80008c0:	60b9      	str	r1, [r7, #8]
 80008c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008c4:	2300      	movs	r3, #0
 80008c6:	617b      	str	r3, [r7, #20]
 80008c8:	e00a      	b.n	80008e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80008ca:	e000      	b.n	80008ce <_read+0x16>
 80008cc:	bf00      	nop
 80008ce:	0001      	movs	r1, r0
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	1c5a      	adds	r2, r3, #1
 80008d4:	60ba      	str	r2, [r7, #8]
 80008d6:	b2ca      	uxtb	r2, r1
 80008d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	3301      	adds	r3, #1
 80008de:	617b      	str	r3, [r7, #20]
 80008e0:	697a      	ldr	r2, [r7, #20]
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	dbf0      	blt.n	80008ca <_read+0x12>
	}

return len;
 80008e8:	687b      	ldr	r3, [r7, #4]
}
 80008ea:	0018      	movs	r0, r3
 80008ec:	46bd      	mov	sp, r7
 80008ee:	b006      	add	sp, #24
 80008f0:	bd80      	pop	{r7, pc}

080008f2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80008f2:	b580      	push	{r7, lr}
 80008f4:	b082      	sub	sp, #8
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	6078      	str	r0, [r7, #4]
	return -1;
 80008fa:	2301      	movs	r3, #1
 80008fc:	425b      	negs	r3, r3
}
 80008fe:	0018      	movs	r0, r3
 8000900:	46bd      	mov	sp, r7
 8000902:	b002      	add	sp, #8
 8000904:	bd80      	pop	{r7, pc}

08000906 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000906:	b580      	push	{r7, lr}
 8000908:	b082      	sub	sp, #8
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
 800090e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	2280      	movs	r2, #128	; 0x80
 8000914:	0192      	lsls	r2, r2, #6
 8000916:	605a      	str	r2, [r3, #4]
	return 0;
 8000918:	2300      	movs	r3, #0
}
 800091a:	0018      	movs	r0, r3
 800091c:	46bd      	mov	sp, r7
 800091e:	b002      	add	sp, #8
 8000920:	bd80      	pop	{r7, pc}

08000922 <_isatty>:

int _isatty(int file)
{
 8000922:	b580      	push	{r7, lr}
 8000924:	b082      	sub	sp, #8
 8000926:	af00      	add	r7, sp, #0
 8000928:	6078      	str	r0, [r7, #4]
	return 1;
 800092a:	2301      	movs	r3, #1
}
 800092c:	0018      	movs	r0, r3
 800092e:	46bd      	mov	sp, r7
 8000930:	b002      	add	sp, #8
 8000932:	bd80      	pop	{r7, pc}

08000934 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
	return 0;
 8000940:	2300      	movs	r3, #0
}
 8000942:	0018      	movs	r0, r3
 8000944:	46bd      	mov	sp, r7
 8000946:	b004      	add	sp, #16
 8000948:	bd80      	pop	{r7, pc}
	...

0800094c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b086      	sub	sp, #24
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000954:	4a14      	ldr	r2, [pc, #80]	; (80009a8 <_sbrk+0x5c>)
 8000956:	4b15      	ldr	r3, [pc, #84]	; (80009ac <_sbrk+0x60>)
 8000958:	1ad3      	subs	r3, r2, r3
 800095a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000960:	4b13      	ldr	r3, [pc, #76]	; (80009b0 <_sbrk+0x64>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d102      	bne.n	800096e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000968:	4b11      	ldr	r3, [pc, #68]	; (80009b0 <_sbrk+0x64>)
 800096a:	4a12      	ldr	r2, [pc, #72]	; (80009b4 <_sbrk+0x68>)
 800096c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800096e:	4b10      	ldr	r3, [pc, #64]	; (80009b0 <_sbrk+0x64>)
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	18d3      	adds	r3, r2, r3
 8000976:	693a      	ldr	r2, [r7, #16]
 8000978:	429a      	cmp	r2, r3
 800097a:	d207      	bcs.n	800098c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800097c:	f002 f902 	bl	8002b84 <__errno>
 8000980:	0003      	movs	r3, r0
 8000982:	220c      	movs	r2, #12
 8000984:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000986:	2301      	movs	r3, #1
 8000988:	425b      	negs	r3, r3
 800098a:	e009      	b.n	80009a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800098c:	4b08      	ldr	r3, [pc, #32]	; (80009b0 <_sbrk+0x64>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000992:	4b07      	ldr	r3, [pc, #28]	; (80009b0 <_sbrk+0x64>)
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	18d2      	adds	r2, r2, r3
 800099a:	4b05      	ldr	r3, [pc, #20]	; (80009b0 <_sbrk+0x64>)
 800099c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800099e:	68fb      	ldr	r3, [r7, #12]
}
 80009a0:	0018      	movs	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	b006      	add	sp, #24
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20008000 	.word	0x20008000
 80009ac:	00000400 	.word	0x00000400
 80009b0:	20000084 	.word	0x20000084
 80009b4:	200003b0 	.word	0x200003b0

080009b8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80009bc:	46c0      	nop			; (mov r8, r8)
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
	...

080009c4 <__NVIC_EnableIRQ>:
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	0002      	movs	r2, r0
 80009cc:	1dfb      	adds	r3, r7, #7
 80009ce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009d0:	1dfb      	adds	r3, r7, #7
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	2b7f      	cmp	r3, #127	; 0x7f
 80009d6:	d809      	bhi.n	80009ec <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009d8:	1dfb      	adds	r3, r7, #7
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	001a      	movs	r2, r3
 80009de:	231f      	movs	r3, #31
 80009e0:	401a      	ands	r2, r3
 80009e2:	4b04      	ldr	r3, [pc, #16]	; (80009f4 <__NVIC_EnableIRQ+0x30>)
 80009e4:	2101      	movs	r1, #1
 80009e6:	4091      	lsls	r1, r2
 80009e8:	000a      	movs	r2, r1
 80009ea:	601a      	str	r2, [r3, #0]
}
 80009ec:	46c0      	nop			; (mov r8, r8)
 80009ee:	46bd      	mov	sp, r7
 80009f0:	b002      	add	sp, #8
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	e000e100 	.word	0xe000e100

080009f8 <__NVIC_SetPriority>:
{
 80009f8:	b590      	push	{r4, r7, lr}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	0002      	movs	r2, r0
 8000a00:	6039      	str	r1, [r7, #0]
 8000a02:	1dfb      	adds	r3, r7, #7
 8000a04:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a06:	1dfb      	adds	r3, r7, #7
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2b7f      	cmp	r3, #127	; 0x7f
 8000a0c:	d828      	bhi.n	8000a60 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a0e:	4a2f      	ldr	r2, [pc, #188]	; (8000acc <__NVIC_SetPriority+0xd4>)
 8000a10:	1dfb      	adds	r3, r7, #7
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	b25b      	sxtb	r3, r3
 8000a16:	089b      	lsrs	r3, r3, #2
 8000a18:	33c0      	adds	r3, #192	; 0xc0
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	589b      	ldr	r3, [r3, r2]
 8000a1e:	1dfa      	adds	r2, r7, #7
 8000a20:	7812      	ldrb	r2, [r2, #0]
 8000a22:	0011      	movs	r1, r2
 8000a24:	2203      	movs	r2, #3
 8000a26:	400a      	ands	r2, r1
 8000a28:	00d2      	lsls	r2, r2, #3
 8000a2a:	21ff      	movs	r1, #255	; 0xff
 8000a2c:	4091      	lsls	r1, r2
 8000a2e:	000a      	movs	r2, r1
 8000a30:	43d2      	mvns	r2, r2
 8000a32:	401a      	ands	r2, r3
 8000a34:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	019b      	lsls	r3, r3, #6
 8000a3a:	22ff      	movs	r2, #255	; 0xff
 8000a3c:	401a      	ands	r2, r3
 8000a3e:	1dfb      	adds	r3, r7, #7
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	0018      	movs	r0, r3
 8000a44:	2303      	movs	r3, #3
 8000a46:	4003      	ands	r3, r0
 8000a48:	00db      	lsls	r3, r3, #3
 8000a4a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a4c:	481f      	ldr	r0, [pc, #124]	; (8000acc <__NVIC_SetPriority+0xd4>)
 8000a4e:	1dfb      	adds	r3, r7, #7
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	b25b      	sxtb	r3, r3
 8000a54:	089b      	lsrs	r3, r3, #2
 8000a56:	430a      	orrs	r2, r1
 8000a58:	33c0      	adds	r3, #192	; 0xc0
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	501a      	str	r2, [r3, r0]
}
 8000a5e:	e031      	b.n	8000ac4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a60:	4a1b      	ldr	r2, [pc, #108]	; (8000ad0 <__NVIC_SetPriority+0xd8>)
 8000a62:	1dfb      	adds	r3, r7, #7
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	0019      	movs	r1, r3
 8000a68:	230f      	movs	r3, #15
 8000a6a:	400b      	ands	r3, r1
 8000a6c:	3b08      	subs	r3, #8
 8000a6e:	089b      	lsrs	r3, r3, #2
 8000a70:	3306      	adds	r3, #6
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	18d3      	adds	r3, r2, r3
 8000a76:	3304      	adds	r3, #4
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	1dfa      	adds	r2, r7, #7
 8000a7c:	7812      	ldrb	r2, [r2, #0]
 8000a7e:	0011      	movs	r1, r2
 8000a80:	2203      	movs	r2, #3
 8000a82:	400a      	ands	r2, r1
 8000a84:	00d2      	lsls	r2, r2, #3
 8000a86:	21ff      	movs	r1, #255	; 0xff
 8000a88:	4091      	lsls	r1, r2
 8000a8a:	000a      	movs	r2, r1
 8000a8c:	43d2      	mvns	r2, r2
 8000a8e:	401a      	ands	r2, r3
 8000a90:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	019b      	lsls	r3, r3, #6
 8000a96:	22ff      	movs	r2, #255	; 0xff
 8000a98:	401a      	ands	r2, r3
 8000a9a:	1dfb      	adds	r3, r7, #7
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	4003      	ands	r3, r0
 8000aa4:	00db      	lsls	r3, r3, #3
 8000aa6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aa8:	4809      	ldr	r0, [pc, #36]	; (8000ad0 <__NVIC_SetPriority+0xd8>)
 8000aaa:	1dfb      	adds	r3, r7, #7
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	001c      	movs	r4, r3
 8000ab0:	230f      	movs	r3, #15
 8000ab2:	4023      	ands	r3, r4
 8000ab4:	3b08      	subs	r3, #8
 8000ab6:	089b      	lsrs	r3, r3, #2
 8000ab8:	430a      	orrs	r2, r1
 8000aba:	3306      	adds	r3, #6
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	18c3      	adds	r3, r0, r3
 8000ac0:	3304      	adds	r3, #4
 8000ac2:	601a      	str	r2, [r3, #0]
}
 8000ac4:	46c0      	nop			; (mov r8, r8)
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	b003      	add	sp, #12
 8000aca:	bd90      	pop	{r4, r7, pc}
 8000acc:	e000e100 	.word	0xe000e100
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <LL_AHB1_GRP1_EnableClock>:
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b084      	sub	sp, #16
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000adc:	4b07      	ldr	r3, [pc, #28]	; (8000afc <LL_AHB1_GRP1_EnableClock+0x28>)
 8000ade:	6959      	ldr	r1, [r3, #20]
 8000ae0:	4b06      	ldr	r3, [pc, #24]	; (8000afc <LL_AHB1_GRP1_EnableClock+0x28>)
 8000ae2:	687a      	ldr	r2, [r7, #4]
 8000ae4:	430a      	orrs	r2, r1
 8000ae6:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000ae8:	4b04      	ldr	r3, [pc, #16]	; (8000afc <LL_AHB1_GRP1_EnableClock+0x28>)
 8000aea:	695b      	ldr	r3, [r3, #20]
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	4013      	ands	r3, r2
 8000af0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000af2:	68fb      	ldr	r3, [r7, #12]
}
 8000af4:	46c0      	nop			; (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b004      	add	sp, #16
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	40021000 	.word	0x40021000

08000b00 <LL_APB1_GRP1_EnableClock>:
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b084      	sub	sp, #16
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000b08:	4b07      	ldr	r3, [pc, #28]	; (8000b28 <LL_APB1_GRP1_EnableClock+0x28>)
 8000b0a:	69d9      	ldr	r1, [r3, #28]
 8000b0c:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <LL_APB1_GRP1_EnableClock+0x28>)
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	430a      	orrs	r2, r1
 8000b12:	61da      	str	r2, [r3, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000b14:	4b04      	ldr	r3, [pc, #16]	; (8000b28 <LL_APB1_GRP1_EnableClock+0x28>)
 8000b16:	69db      	ldr	r3, [r3, #28]
 8000b18:	687a      	ldr	r2, [r7, #4]
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
}
 8000b20:	46c0      	nop			; (mov r8, r8)
 8000b22:	46bd      	mov	sp, r7
 8000b24:	b004      	add	sp, #16
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	40021000 	.word	0x40021000

08000b2c <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2280      	movs	r2, #128	; 0x80
 8000b3a:	431a      	orrs	r2, r3
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	601a      	str	r2, [r3, #0]
}
 8000b40:	46c0      	nop			; (mov r8, r8)
 8000b42:	46bd      	mov	sp, r7
 8000b44:	b002      	add	sp, #8
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d01e      	beq.n	8000b96 <LL_TIM_OC_DisableFast+0x4e>
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	2b04      	cmp	r3, #4
 8000b5c:	d019      	beq.n	8000b92 <LL_TIM_OC_DisableFast+0x4a>
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	2b10      	cmp	r3, #16
 8000b62:	d014      	beq.n	8000b8e <LL_TIM_OC_DisableFast+0x46>
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	2b40      	cmp	r3, #64	; 0x40
 8000b68:	d00f      	beq.n	8000b8a <LL_TIM_OC_DisableFast+0x42>
 8000b6a:	683a      	ldr	r2, [r7, #0]
 8000b6c:	2380      	movs	r3, #128	; 0x80
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d008      	beq.n	8000b86 <LL_TIM_OC_DisableFast+0x3e>
 8000b74:	683a      	ldr	r2, [r7, #0]
 8000b76:	2380      	movs	r3, #128	; 0x80
 8000b78:	00db      	lsls	r3, r3, #3
 8000b7a:	429a      	cmp	r2, r3
 8000b7c:	d101      	bne.n	8000b82 <LL_TIM_OC_DisableFast+0x3a>
 8000b7e:	2305      	movs	r3, #5
 8000b80:	e00a      	b.n	8000b98 <LL_TIM_OC_DisableFast+0x50>
 8000b82:	2306      	movs	r3, #6
 8000b84:	e008      	b.n	8000b98 <LL_TIM_OC_DisableFast+0x50>
 8000b86:	2304      	movs	r3, #4
 8000b88:	e006      	b.n	8000b98 <LL_TIM_OC_DisableFast+0x50>
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	e004      	b.n	8000b98 <LL_TIM_OC_DisableFast+0x50>
 8000b8e:	2302      	movs	r3, #2
 8000b90:	e002      	b.n	8000b98 <LL_TIM_OC_DisableFast+0x50>
 8000b92:	2301      	movs	r3, #1
 8000b94:	e000      	b.n	8000b98 <LL_TIM_OC_DisableFast+0x50>
 8000b96:	2300      	movs	r3, #0
 8000b98:	200f      	movs	r0, #15
 8000b9a:	183a      	adds	r2, r7, r0
 8000b9c:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	3318      	adds	r3, #24
 8000ba2:	0019      	movs	r1, r3
 8000ba4:	183b      	adds	r3, r7, r0
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	4a0a      	ldr	r2, [pc, #40]	; (8000bd4 <LL_TIM_OC_DisableFast+0x8c>)
 8000baa:	5cd3      	ldrb	r3, [r2, r3]
 8000bac:	18cb      	adds	r3, r1, r3
 8000bae:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	183a      	adds	r2, r7, r0
 8000bb6:	7812      	ldrb	r2, [r2, #0]
 8000bb8:	4907      	ldr	r1, [pc, #28]	; (8000bd8 <LL_TIM_OC_DisableFast+0x90>)
 8000bba:	5c8a      	ldrb	r2, [r1, r2]
 8000bbc:	0011      	movs	r1, r2
 8000bbe:	2204      	movs	r2, #4
 8000bc0:	408a      	lsls	r2, r1
 8000bc2:	43d2      	mvns	r2, r2
 8000bc4:	401a      	ands	r2, r3
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	601a      	str	r2, [r3, #0]

}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	b004      	add	sp, #16
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	08003f70 	.word	0x08003f70
 8000bd8:	08003f78 	.word	0x08003f78

08000bdc <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	2b01      	cmp	r3, #1
 8000bea:	d01e      	beq.n	8000c2a <LL_TIM_OC_EnablePreload+0x4e>
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	2b04      	cmp	r3, #4
 8000bf0:	d019      	beq.n	8000c26 <LL_TIM_OC_EnablePreload+0x4a>
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	2b10      	cmp	r3, #16
 8000bf6:	d014      	beq.n	8000c22 <LL_TIM_OC_EnablePreload+0x46>
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	2b40      	cmp	r3, #64	; 0x40
 8000bfc:	d00f      	beq.n	8000c1e <LL_TIM_OC_EnablePreload+0x42>
 8000bfe:	683a      	ldr	r2, [r7, #0]
 8000c00:	2380      	movs	r3, #128	; 0x80
 8000c02:	005b      	lsls	r3, r3, #1
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d008      	beq.n	8000c1a <LL_TIM_OC_EnablePreload+0x3e>
 8000c08:	683a      	ldr	r2, [r7, #0]
 8000c0a:	2380      	movs	r3, #128	; 0x80
 8000c0c:	00db      	lsls	r3, r3, #3
 8000c0e:	429a      	cmp	r2, r3
 8000c10:	d101      	bne.n	8000c16 <LL_TIM_OC_EnablePreload+0x3a>
 8000c12:	2305      	movs	r3, #5
 8000c14:	e00a      	b.n	8000c2c <LL_TIM_OC_EnablePreload+0x50>
 8000c16:	2306      	movs	r3, #6
 8000c18:	e008      	b.n	8000c2c <LL_TIM_OC_EnablePreload+0x50>
 8000c1a:	2304      	movs	r3, #4
 8000c1c:	e006      	b.n	8000c2c <LL_TIM_OC_EnablePreload+0x50>
 8000c1e:	2303      	movs	r3, #3
 8000c20:	e004      	b.n	8000c2c <LL_TIM_OC_EnablePreload+0x50>
 8000c22:	2302      	movs	r3, #2
 8000c24:	e002      	b.n	8000c2c <LL_TIM_OC_EnablePreload+0x50>
 8000c26:	2301      	movs	r3, #1
 8000c28:	e000      	b.n	8000c2c <LL_TIM_OC_EnablePreload+0x50>
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	200f      	movs	r0, #15
 8000c2e:	183a      	adds	r2, r7, r0
 8000c30:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	3318      	adds	r3, #24
 8000c36:	0019      	movs	r1, r3
 8000c38:	183b      	adds	r3, r7, r0
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	4a09      	ldr	r2, [pc, #36]	; (8000c64 <LL_TIM_OC_EnablePreload+0x88>)
 8000c3e:	5cd3      	ldrb	r3, [r2, r3]
 8000c40:	18cb      	adds	r3, r1, r3
 8000c42:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	183b      	adds	r3, r7, r0
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	4906      	ldr	r1, [pc, #24]	; (8000c68 <LL_TIM_OC_EnablePreload+0x8c>)
 8000c4e:	5ccb      	ldrb	r3, [r1, r3]
 8000c50:	0019      	movs	r1, r3
 8000c52:	2308      	movs	r3, #8
 8000c54:	408b      	lsls	r3, r1
 8000c56:	431a      	orrs	r2, r3
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	601a      	str	r2, [r3, #0]
}
 8000c5c:	46c0      	nop			; (mov r8, r8)
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	b004      	add	sp, #16
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	08003f70 	.word	0x08003f70
 8000c68:	08003f78 	.word	0x08003f78

08000c6c <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	2270      	movs	r2, #112	; 0x70
 8000c7c:	4393      	bics	r3, r2
 8000c7e:	001a      	movs	r2, r3
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	431a      	orrs	r2, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	605a      	str	r2, [r3, #4]
}
 8000c88:	46c0      	nop			; (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	b002      	add	sp, #8
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	689b      	ldr	r3, [r3, #8]
 8000c9c:	2280      	movs	r2, #128	; 0x80
 8000c9e:	4393      	bics	r3, r2
 8000ca0:	001a      	movs	r2, r3
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	609a      	str	r2, [r3, #8]
}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	b002      	add	sp, #8
 8000cac:	bd80      	pop	{r7, pc}

08000cae <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000cae:	b5b0      	push	{r4, r5, r7, lr}
 8000cb0:	b094      	sub	sp, #80	; 0x50
 8000cb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000cb4:	253c      	movs	r5, #60	; 0x3c
 8000cb6:	197b      	adds	r3, r7, r5
 8000cb8:	0018      	movs	r0, r3
 8000cba:	2314      	movs	r3, #20
 8000cbc:	001a      	movs	r2, r3
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	f001 ff8a 	bl	8002bd8 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000cc4:	241c      	movs	r4, #28
 8000cc6:	193b      	adds	r3, r7, r4
 8000cc8:	0018      	movs	r0, r3
 8000cca:	2320      	movs	r3, #32
 8000ccc:	001a      	movs	r2, r3
 8000cce:	2100      	movs	r1, #0
 8000cd0:	f001 ff82 	bl	8002bd8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd4:	1d3b      	adds	r3, r7, #4
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	2318      	movs	r3, #24
 8000cda:	001a      	movs	r2, r3
 8000cdc:	2100      	movs	r1, #0
 8000cde:	f001 ff7b 	bl	8002bd8 <memset>
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	f7ff ff0c 	bl	8000b00 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, 0);
 8000ce8:	2100      	movs	r1, #0
 8000cea:	200f      	movs	r0, #15
 8000cec:	f7ff fe84 	bl	80009f8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8000cf0:	200f      	movs	r0, #15
 8000cf2:	f7ff fe67 	bl	80009c4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 48;
 8000cf6:	197b      	adds	r3, r7, r5
 8000cf8:	2230      	movs	r2, #48	; 0x30
 8000cfa:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000cfc:	197b      	adds	r3, r7, r5
 8000cfe:	2200      	movs	r2, #0
 8000d00:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 1000;
 8000d02:	197b      	adds	r3, r7, r5
 8000d04:	22fa      	movs	r2, #250	; 0xfa
 8000d06:	0092      	lsls	r2, r2, #2
 8000d08:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000d0a:	197b      	adds	r3, r7, r5
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8000d10:	197a      	adds	r2, r7, r5
 8000d12:	2380      	movs	r3, #128	; 0x80
 8000d14:	05db      	lsls	r3, r3, #23
 8000d16:	0011      	movs	r1, r2
 8000d18:	0018      	movs	r0, r3
 8000d1a:	f001 fae5 	bl	80022e8 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 8000d1e:	2380      	movs	r3, #128	; 0x80
 8000d20:	05db      	lsls	r3, r3, #23
 8000d22:	0018      	movs	r0, r3
 8000d24:	f7ff ff02 	bl	8000b2c <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 8000d28:	2380      	movs	r3, #128	; 0x80
 8000d2a:	05db      	lsls	r3, r3, #23
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f7ff ff54 	bl	8000bdc <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000d34:	0021      	movs	r1, r4
 8000d36:	187b      	adds	r3, r7, r1
 8000d38:	2260      	movs	r2, #96	; 0x60
 8000d3a:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8000d3c:	187b      	adds	r3, r7, r1
 8000d3e:	2200      	movs	r2, #0
 8000d40:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8000d42:	187b      	adds	r3, r7, r1
 8000d44:	2200      	movs	r2, #0
 8000d46:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct.CompareValue = 500;
 8000d48:	187b      	adds	r3, r7, r1
 8000d4a:	22fa      	movs	r2, #250	; 0xfa
 8000d4c:	0052      	lsls	r2, r2, #1
 8000d4e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	2200      	movs	r2, #0
 8000d54:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000d56:	187a      	adds	r2, r7, r1
 8000d58:	2380      	movs	r3, #128	; 0x80
 8000d5a:	05db      	lsls	r3, r3, #23
 8000d5c:	2101      	movs	r1, #1
 8000d5e:	0018      	movs	r0, r3
 8000d60:	f001 fb44 	bl	80023ec <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8000d64:	2380      	movs	r3, #128	; 0x80
 8000d66:	05db      	lsls	r3, r3, #23
 8000d68:	2101      	movs	r1, #1
 8000d6a:	0018      	movs	r0, r3
 8000d6c:	f7ff feec 	bl	8000b48 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8000d70:	2380      	movs	r3, #128	; 0x80
 8000d72:	05db      	lsls	r3, r3, #23
 8000d74:	2100      	movs	r1, #0
 8000d76:	0018      	movs	r0, r3
 8000d78:	f7ff ff78 	bl	8000c6c <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8000d7c:	2380      	movs	r3, #128	; 0x80
 8000d7e:	05db      	lsls	r3, r3, #23
 8000d80:	0018      	movs	r0, r3
 8000d82:	f7ff ff85 	bl	8000c90 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000d86:	2380      	movs	r3, #128	; 0x80
 8000d88:	029b      	lsls	r3, r3, #10
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f7ff fea2 	bl	8000ad4 <LL_AHB1_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8000d90:	1d3b      	adds	r3, r7, #4
 8000d92:	2220      	movs	r2, #32
 8000d94:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	2202      	movs	r2, #2
 8000d9a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	2200      	movs	r2, #0
 8000da6:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000da8:	1d3b      	adds	r3, r7, #4
 8000daa:	2200      	movs	r2, #0
 8000dac:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	2202      	movs	r2, #2
 8000db2:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db4:	1d3a      	adds	r2, r7, #4
 8000db6:	2390      	movs	r3, #144	; 0x90
 8000db8:	05db      	lsls	r3, r3, #23
 8000dba:	0011      	movs	r1, r2
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	f000 ffd5 	bl	8001d6c <LL_GPIO_Init>

}
 8000dc2:	46c0      	nop			; (mov r8, r8)
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	b014      	add	sp, #80	; 0x50
 8000dc8:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000dcc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b086      	sub	sp, #24
 8000dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	2314      	movs	r3, #20
 8000dd8:	001a      	movs	r2, r3
 8000dda:	2100      	movs	r1, #0
 8000ddc:	f001 fefc 	bl	8002bd8 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8000de0:	2010      	movs	r0, #16
 8000de2:	f7ff fe8d 	bl	8000b00 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, 0);
 8000de6:	2100      	movs	r1, #0
 8000de8:	2011      	movs	r0, #17
 8000dea:	f7ff fe05 	bl	80009f8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000dee:	2011      	movs	r0, #17
 8000df0:	f7ff fde8 	bl	80009c4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 48;
 8000df4:	1d3b      	adds	r3, r7, #4
 8000df6:	2230      	movs	r2, #48	; 0x30
 8000df8:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000dfa:	1d3b      	adds	r3, r7, #4
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 1000;
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	22fa      	movs	r2, #250	; 0xfa
 8000e04:	0092      	lsls	r2, r2, #2
 8000e06:	609a      	str	r2, [r3, #8]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8000e08:	1d3b      	adds	r3, r7, #4
 8000e0a:	4a0b      	ldr	r2, [pc, #44]	; (8000e38 <MX_TIM6_Init+0x6c>)
 8000e0c:	0019      	movs	r1, r3
 8000e0e:	0010      	movs	r0, r2
 8000e10:	f001 fa6a 	bl	80022e8 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM6);
 8000e14:	4b08      	ldr	r3, [pc, #32]	; (8000e38 <MX_TIM6_Init+0x6c>)
 8000e16:	0018      	movs	r0, r3
 8000e18:	f7ff fe88 	bl	8000b2c <LL_TIM_EnableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8000e1c:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <MX_TIM6_Init+0x6c>)
 8000e1e:	2100      	movs	r1, #0
 8000e20:	0018      	movs	r0, r3
 8000e22:	f7ff ff23 	bl	8000c6c <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8000e26:	4b04      	ldr	r3, [pc, #16]	; (8000e38 <MX_TIM6_Init+0x6c>)
 8000e28:	0018      	movs	r0, r3
 8000e2a:	f7ff ff31 	bl	8000c90 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000e2e:	46c0      	nop			; (mov r8, r8)
 8000e30:	46bd      	mov	sp, r7
 8000e32:	b006      	add	sp, #24
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	40001000 	.word	0x40001000

08000e3c <__NVIC_EnableIRQ>:
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	0002      	movs	r2, r0
 8000e44:	1dfb      	adds	r3, r7, #7
 8000e46:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e48:	1dfb      	adds	r3, r7, #7
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b7f      	cmp	r3, #127	; 0x7f
 8000e4e:	d809      	bhi.n	8000e64 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e50:	1dfb      	adds	r3, r7, #7
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	001a      	movs	r2, r3
 8000e56:	231f      	movs	r3, #31
 8000e58:	401a      	ands	r2, r3
 8000e5a:	4b04      	ldr	r3, [pc, #16]	; (8000e6c <__NVIC_EnableIRQ+0x30>)
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	4091      	lsls	r1, r2
 8000e60:	000a      	movs	r2, r1
 8000e62:	601a      	str	r2, [r3, #0]
}
 8000e64:	46c0      	nop			; (mov r8, r8)
 8000e66:	46bd      	mov	sp, r7
 8000e68:	b002      	add	sp, #8
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	e000e100 	.word	0xe000e100

08000e70 <__NVIC_SetPriority>:
{
 8000e70:	b590      	push	{r4, r7, lr}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	0002      	movs	r2, r0
 8000e78:	6039      	str	r1, [r7, #0]
 8000e7a:	1dfb      	adds	r3, r7, #7
 8000e7c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e7e:	1dfb      	adds	r3, r7, #7
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2b7f      	cmp	r3, #127	; 0x7f
 8000e84:	d828      	bhi.n	8000ed8 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e86:	4a2f      	ldr	r2, [pc, #188]	; (8000f44 <__NVIC_SetPriority+0xd4>)
 8000e88:	1dfb      	adds	r3, r7, #7
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	b25b      	sxtb	r3, r3
 8000e8e:	089b      	lsrs	r3, r3, #2
 8000e90:	33c0      	adds	r3, #192	; 0xc0
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	589b      	ldr	r3, [r3, r2]
 8000e96:	1dfa      	adds	r2, r7, #7
 8000e98:	7812      	ldrb	r2, [r2, #0]
 8000e9a:	0011      	movs	r1, r2
 8000e9c:	2203      	movs	r2, #3
 8000e9e:	400a      	ands	r2, r1
 8000ea0:	00d2      	lsls	r2, r2, #3
 8000ea2:	21ff      	movs	r1, #255	; 0xff
 8000ea4:	4091      	lsls	r1, r2
 8000ea6:	000a      	movs	r2, r1
 8000ea8:	43d2      	mvns	r2, r2
 8000eaa:	401a      	ands	r2, r3
 8000eac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	019b      	lsls	r3, r3, #6
 8000eb2:	22ff      	movs	r2, #255	; 0xff
 8000eb4:	401a      	ands	r2, r3
 8000eb6:	1dfb      	adds	r3, r7, #7
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	0018      	movs	r0, r3
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	4003      	ands	r3, r0
 8000ec0:	00db      	lsls	r3, r3, #3
 8000ec2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ec4:	481f      	ldr	r0, [pc, #124]	; (8000f44 <__NVIC_SetPriority+0xd4>)
 8000ec6:	1dfb      	adds	r3, r7, #7
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	b25b      	sxtb	r3, r3
 8000ecc:	089b      	lsrs	r3, r3, #2
 8000ece:	430a      	orrs	r2, r1
 8000ed0:	33c0      	adds	r3, #192	; 0xc0
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	501a      	str	r2, [r3, r0]
}
 8000ed6:	e031      	b.n	8000f3c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ed8:	4a1b      	ldr	r2, [pc, #108]	; (8000f48 <__NVIC_SetPriority+0xd8>)
 8000eda:	1dfb      	adds	r3, r7, #7
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	0019      	movs	r1, r3
 8000ee0:	230f      	movs	r3, #15
 8000ee2:	400b      	ands	r3, r1
 8000ee4:	3b08      	subs	r3, #8
 8000ee6:	089b      	lsrs	r3, r3, #2
 8000ee8:	3306      	adds	r3, #6
 8000eea:	009b      	lsls	r3, r3, #2
 8000eec:	18d3      	adds	r3, r2, r3
 8000eee:	3304      	adds	r3, #4
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	1dfa      	adds	r2, r7, #7
 8000ef4:	7812      	ldrb	r2, [r2, #0]
 8000ef6:	0011      	movs	r1, r2
 8000ef8:	2203      	movs	r2, #3
 8000efa:	400a      	ands	r2, r1
 8000efc:	00d2      	lsls	r2, r2, #3
 8000efe:	21ff      	movs	r1, #255	; 0xff
 8000f00:	4091      	lsls	r1, r2
 8000f02:	000a      	movs	r2, r1
 8000f04:	43d2      	mvns	r2, r2
 8000f06:	401a      	ands	r2, r3
 8000f08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	019b      	lsls	r3, r3, #6
 8000f0e:	22ff      	movs	r2, #255	; 0xff
 8000f10:	401a      	ands	r2, r3
 8000f12:	1dfb      	adds	r3, r7, #7
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	0018      	movs	r0, r3
 8000f18:	2303      	movs	r3, #3
 8000f1a:	4003      	ands	r3, r0
 8000f1c:	00db      	lsls	r3, r3, #3
 8000f1e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f20:	4809      	ldr	r0, [pc, #36]	; (8000f48 <__NVIC_SetPriority+0xd8>)
 8000f22:	1dfb      	adds	r3, r7, #7
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	001c      	movs	r4, r3
 8000f28:	230f      	movs	r3, #15
 8000f2a:	4023      	ands	r3, r4
 8000f2c:	3b08      	subs	r3, #8
 8000f2e:	089b      	lsrs	r3, r3, #2
 8000f30:	430a      	orrs	r2, r1
 8000f32:	3306      	adds	r3, #6
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	18c3      	adds	r3, r0, r3
 8000f38:	3304      	adds	r3, #4
 8000f3a:	601a      	str	r2, [r3, #0]
}
 8000f3c:	46c0      	nop			; (mov r8, r8)
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	b003      	add	sp, #12
 8000f42:	bd90      	pop	{r4, r7, pc}
 8000f44:	e000e100 	.word	0xe000e100
 8000f48:	e000ed00 	.word	0xe000ed00

08000f4c <LL_AHB1_GRP1_EnableClock>:
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000f54:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <LL_AHB1_GRP1_EnableClock+0x28>)
 8000f56:	6959      	ldr	r1, [r3, #20]
 8000f58:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <LL_AHB1_GRP1_EnableClock+0x28>)
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	615a      	str	r2, [r3, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000f60:	4b04      	ldr	r3, [pc, #16]	; (8000f74 <LL_AHB1_GRP1_EnableClock+0x28>)
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	687a      	ldr	r2, [r7, #4]
 8000f66:	4013      	ands	r3, r2
 8000f68:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
}
 8000f6c:	46c0      	nop			; (mov r8, r8)
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	b004      	add	sp, #16
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40021000 	.word	0x40021000

08000f78 <LL_APB1_GRP1_EnableClock>:
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000f80:	4b07      	ldr	r3, [pc, #28]	; (8000fa0 <LL_APB1_GRP1_EnableClock+0x28>)
 8000f82:	69d9      	ldr	r1, [r3, #28]
 8000f84:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <LL_APB1_GRP1_EnableClock+0x28>)
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	61da      	str	r2, [r3, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000f8c:	4b04      	ldr	r3, [pc, #16]	; (8000fa0 <LL_APB1_GRP1_EnableClock+0x28>)
 8000f8e:	69db      	ldr	r3, [r3, #28]
 8000f90:	687a      	ldr	r2, [r7, #4]
 8000f92:	4013      	ands	r3, r2
 8000f94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f96:	68fb      	ldr	r3, [r7, #12]
}
 8000f98:	46c0      	nop			; (mov r8, r8)
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	b004      	add	sp, #16
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <LL_APB1_GRP2_EnableClock>:
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000fac:	4b07      	ldr	r3, [pc, #28]	; (8000fcc <LL_APB1_GRP2_EnableClock+0x28>)
 8000fae:	6999      	ldr	r1, [r3, #24]
 8000fb0:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <LL_APB1_GRP2_EnableClock+0x28>)
 8000fb2:	687a      	ldr	r2, [r7, #4]
 8000fb4:	430a      	orrs	r2, r1
 8000fb6:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000fb8:	4b04      	ldr	r3, [pc, #16]	; (8000fcc <LL_APB1_GRP2_EnableClock+0x28>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	687a      	ldr	r2, [r7, #4]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fc2:	68fb      	ldr	r3, [r7, #12]
}
 8000fc4:	46c0      	nop			; (mov r8, r8)
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	b004      	add	sp, #16
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2201      	movs	r2, #1
 8000fde:	431a      	orrs	r2, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	601a      	str	r2, [r3, #0]
}
 8000fe4:	46c0      	nop			; (mov r8, r8)
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	b002      	add	sp, #8
 8000fea:	bd80      	pop	{r7, pc}

08000fec <LL_USART_Disable>:
  * @rmtoll CR1          UE            LL_USART_Disable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4393      	bics	r3, r2
 8000ffc:	001a      	movs	r2, r3
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	601a      	str	r2, [r3, #0]
}
 8001002:	46c0      	nop			; (mov r8, r8)
 8001004:	46bd      	mov	sp, r7
 8001006:	b002      	add	sp, #8
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  - LINEN (if LIN feature is supported), CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard feature is supported), IREN (if Irda feature is supported)
    and HDSEL bits in the USART_CR3 register.
  */
#if defined(USART_LIN_SUPPORT)
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	4a07      	ldr	r2, [pc, #28]	; (8001038 <LL_USART_ConfigAsyncMode+0x2c>)
 800101a:	401a      	ands	r2, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
#endif /* USART_LIN_SUPPORT */
#if defined(USART_SMARTCARD_SUPPORT)
#if defined(USART_IRDA_SUPPORT)
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	222a      	movs	r2, #42	; 0x2a
 8001026:	4393      	bics	r3, r2
 8001028:	001a      	movs	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL));
#else
  CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
#endif /* USART_IRDA_SUPPORT */
#endif /* USART_SMARTCARD_SUPPORT */
}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	46bd      	mov	sp, r7
 8001032:	b002      	add	sp, #8
 8001034:	bd80      	pop	{r7, pc}
 8001036:	46c0      	nop			; (mov r8, r8)
 8001038:	ffffb7ff 	.word	0xffffb7ff

0800103c <LL_USART_IsActiveFlag_FE>:
  * @rmtoll ISR          FE            LL_USART_IsActiveFlag_FE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	69db      	ldr	r3, [r3, #28]
 8001048:	2202      	movs	r2, #2
 800104a:	4013      	ands	r3, r2
 800104c:	2b02      	cmp	r3, #2
 800104e:	d101      	bne.n	8001054 <LL_USART_IsActiveFlag_FE+0x18>
 8001050:	2301      	movs	r3, #1
 8001052:	e000      	b.n	8001056 <LL_USART_IsActiveFlag_FE+0x1a>
 8001054:	2300      	movs	r3, #0
}
 8001056:	0018      	movs	r0, r3
 8001058:	46bd      	mov	sp, r7
 800105a:	b002      	add	sp, #8
 800105c:	bd80      	pop	{r7, pc}

0800105e <LL_USART_IsActiveFlag_NE>:
  * @rmtoll ISR          NE            LL_USART_IsActiveFlag_NE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b082      	sub	sp, #8
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	2204      	movs	r2, #4
 800106c:	4013      	ands	r3, r2
 800106e:	2b04      	cmp	r3, #4
 8001070:	d101      	bne.n	8001076 <LL_USART_IsActiveFlag_NE+0x18>
 8001072:	2301      	movs	r3, #1
 8001074:	e000      	b.n	8001078 <LL_USART_IsActiveFlag_NE+0x1a>
 8001076:	2300      	movs	r3, #0
}
 8001078:	0018      	movs	r0, r3
 800107a:	46bd      	mov	sp, r7
 800107c:	b002      	add	sp, #8
 800107e:	bd80      	pop	{r7, pc}

08001080 <LL_USART_IsActiveFlag_ORE>:
  * @rmtoll ISR          ORE           LL_USART_IsActiveFlag_ORE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	69db      	ldr	r3, [r3, #28]
 800108c:	2208      	movs	r2, #8
 800108e:	4013      	ands	r3, r2
 8001090:	2b08      	cmp	r3, #8
 8001092:	d101      	bne.n	8001098 <LL_USART_IsActiveFlag_ORE+0x18>
 8001094:	2301      	movs	r3, #1
 8001096:	e000      	b.n	800109a <LL_USART_IsActiveFlag_ORE+0x1a>
 8001098:	2300      	movs	r3, #0
}
 800109a:	0018      	movs	r0, r3
 800109c:	46bd      	mov	sp, r7
 800109e:	b002      	add	sp, #8
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b082      	sub	sp, #8
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	2210      	movs	r2, #16
 80010b0:	4013      	ands	r3, r2
 80010b2:	2b10      	cmp	r3, #16
 80010b4:	d101      	bne.n	80010ba <LL_USART_IsActiveFlag_IDLE+0x18>
 80010b6:	2301      	movs	r3, #1
 80010b8:	e000      	b.n	80010bc <LL_USART_IsActiveFlag_IDLE+0x1a>
 80010ba:	2300      	movs	r3, #0
}
 80010bc:	0018      	movs	r0, r3
 80010be:	46bd      	mov	sp, r7
 80010c0:	b002      	add	sp, #8
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	69db      	ldr	r3, [r3, #28]
 80010d0:	2220      	movs	r2, #32
 80010d2:	4013      	ands	r3, r2
 80010d4:	2b20      	cmp	r3, #32
 80010d6:	d101      	bne.n	80010dc <LL_USART_IsActiveFlag_RXNE+0x18>
 80010d8:	2301      	movs	r3, #1
 80010da:	e000      	b.n	80010de <LL_USART_IsActiveFlag_RXNE+0x1a>
 80010dc:	2300      	movs	r3, #0
}
 80010de:	0018      	movs	r0, r3
 80010e0:	46bd      	mov	sp, r7
 80010e2:	b002      	add	sp, #8
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b082      	sub	sp, #8
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	69db      	ldr	r3, [r3, #28]
 80010f2:	2240      	movs	r2, #64	; 0x40
 80010f4:	4013      	ands	r3, r2
 80010f6:	2b40      	cmp	r3, #64	; 0x40
 80010f8:	d101      	bne.n	80010fe <LL_USART_IsActiveFlag_TC+0x18>
 80010fa:	2301      	movs	r3, #1
 80010fc:	e000      	b.n	8001100 <LL_USART_IsActiveFlag_TC+0x1a>
 80010fe:	2300      	movs	r3, #0
}
 8001100:	0018      	movs	r0, r3
 8001102:	46bd      	mov	sp, r7
 8001104:	b002      	add	sp, #8
 8001106:	bd80      	pop	{r7, pc}

08001108 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	69db      	ldr	r3, [r3, #28]
 8001114:	2280      	movs	r2, #128	; 0x80
 8001116:	4013      	ands	r3, r2
 8001118:	2b80      	cmp	r3, #128	; 0x80
 800111a:	d101      	bne.n	8001120 <LL_USART_IsActiveFlag_TXE+0x18>
 800111c:	2301      	movs	r3, #1
 800111e:	e000      	b.n	8001122 <LL_USART_IsActiveFlag_TXE+0x1a>
 8001120:	2300      	movs	r3, #0
}
 8001122:	0018      	movs	r0, r3
 8001124:	46bd      	mov	sp, r7
 8001126:	b002      	add	sp, #8
 8001128:	bd80      	pop	{r7, pc}

0800112a <LL_USART_ClearFlag_FE>:
  * @rmtoll ICR          FECF          LL_USART_ClearFlag_FE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b082      	sub	sp, #8
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2202      	movs	r2, #2
 8001136:	621a      	str	r2, [r3, #32]
}
 8001138:	46c0      	nop			; (mov r8, r8)
 800113a:	46bd      	mov	sp, r7
 800113c:	b002      	add	sp, #8
 800113e:	bd80      	pop	{r7, pc}

08001140 <LL_USART_ClearFlag_NE>:
  * @rmtoll ICR          NCF           LL_USART_ClearFlag_NE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_NCF);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2204      	movs	r2, #4
 800114c:	621a      	str	r2, [r3, #32]
}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	46bd      	mov	sp, r7
 8001152:	b002      	add	sp, #8
 8001154:	bd80      	pop	{r7, pc}

08001156 <LL_USART_ClearFlag_ORE>:
  * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2208      	movs	r2, #8
 8001162:	621a      	str	r2, [r3, #32]
}
 8001164:	46c0      	nop			; (mov r8, r8)
 8001166:	46bd      	mov	sp, r7
 8001168:	b002      	add	sp, #8
 800116a:	bd80      	pop	{r7, pc}

0800116c <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2210      	movs	r2, #16
 8001178:	621a      	str	r2, [r3, #32]
}
 800117a:	46c0      	nop			; (mov r8, r8)
 800117c:	46bd      	mov	sp, r7
 800117e:	b002      	add	sp, #8
 8001180:	bd80      	pop	{r7, pc}

08001182 <LL_USART_ClearFlag_TC>:
  * @rmtoll ICR          TCCF          LL_USART_ClearFlag_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2240      	movs	r2, #64	; 0x40
 800118e:	621a      	str	r2, [r3, #32]
}
 8001190:	46c0      	nop			; (mov r8, r8)
 8001192:	46bd      	mov	sp, r7
 8001194:	b002      	add	sp, #8
 8001196:	bd80      	pop	{r7, pc}

08001198 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80011a0:	f3ef 8310 	mrs	r3, PRIMASK
 80011a4:	60bb      	str	r3, [r7, #8]
  return(result);
 80011a6:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80011a8:	617b      	str	r3, [r7, #20]
 80011aa:	2301      	movs	r3, #1
 80011ac:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	f383 8810 	msr	PRIMASK, r3
}
 80011b4:	46c0      	nop			; (mov r8, r8)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2210      	movs	r2, #16
 80011bc:	431a      	orrs	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	f383 8810 	msr	PRIMASK, r3
}
 80011cc:	46c0      	nop			; (mov r8, r8)
}
 80011ce:	46c0      	nop			; (mov r8, r8)
 80011d0:	46bd      	mov	sp, r7
 80011d2:	b006      	add	sp, #24
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b086      	sub	sp, #24
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80011de:	f3ef 8310 	mrs	r3, PRIMASK
 80011e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80011e4:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80011e6:	617b      	str	r3, [r7, #20]
 80011e8:	2301      	movs	r3, #1
 80011ea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f383 8810 	msr	PRIMASK, r3
}
 80011f2:	46c0      	nop			; (mov r8, r8)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2220      	movs	r2, #32
 80011fa:	431a      	orrs	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	f383 8810 	msr	PRIMASK, r3
}
 800120a:	46c0      	nop			; (mov r8, r8)
}
 800120c:	46c0      	nop			; (mov r8, r8)
 800120e:	46bd      	mov	sp, r7
 8001210:	b006      	add	sp, #24
 8001212:	bd80      	pop	{r7, pc}

08001214 <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800121c:	f3ef 8310 	mrs	r3, PRIMASK
 8001220:	60bb      	str	r3, [r7, #8]
  return(result);
 8001222:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8001224:	617b      	str	r3, [r7, #20]
 8001226:	2301      	movs	r3, #1
 8001228:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	f383 8810 	msr	PRIMASK, r3
}
 8001230:	46c0      	nop			; (mov r8, r8)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	2201      	movs	r2, #1
 8001238:	431a      	orrs	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	f383 8810 	msr	PRIMASK, r3
}
 8001248:	46c0      	nop			; (mov r8, r8)
}
 800124a:	46c0      	nop			; (mov r8, r8)
 800124c:	46bd      	mov	sp, r7
 800124e:	b006      	add	sp, #24
 8001250:	bd80      	pop	{r7, pc}

08001252 <LL_USART_DisableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_DisableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_IDLE(USART_TypeDef *USARTx)
{
 8001252:	b580      	push	{r7, lr}
 8001254:	b086      	sub	sp, #24
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800125a:	f3ef 8310 	mrs	r3, PRIMASK
 800125e:	60bb      	str	r3, [r7, #8]
  return(result);
 8001260:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8001262:	617b      	str	r3, [r7, #20]
 8001264:	2301      	movs	r3, #1
 8001266:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	f383 8810 	msr	PRIMASK, r3
}
 800126e:	46c0      	nop			; (mov r8, r8)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2210      	movs	r2, #16
 8001276:	4393      	bics	r3, r2
 8001278:	001a      	movs	r2, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	f383 8810 	msr	PRIMASK, r3
}
 8001288:	46c0      	nop			; (mov r8, r8)
}
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	46bd      	mov	sp, r7
 800128e:	b006      	add	sp, #24
 8001290:	bd80      	pop	{r7, pc}

08001292 <LL_USART_DisableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_DisableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b086      	sub	sp, #24
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800129a:	f3ef 8310 	mrs	r3, PRIMASK
 800129e:	60bb      	str	r3, [r7, #8]
  return(result);
 80012a0:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80012a2:	617b      	str	r3, [r7, #20]
 80012a4:	2301      	movs	r3, #1
 80012a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	f383 8810 	msr	PRIMASK, r3
}
 80012ae:	46c0      	nop			; (mov r8, r8)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2220      	movs	r2, #32
 80012b6:	4393      	bics	r3, r2
 80012b8:	001a      	movs	r2, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	f383 8810 	msr	PRIMASK, r3
}
 80012c8:	46c0      	nop			; (mov r8, r8)
}
 80012ca:	46c0      	nop			; (mov r8, r8)
 80012cc:	46bd      	mov	sp, r7
 80012ce:	b006      	add	sp, #24
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <LL_USART_DisableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_DisableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_ERROR(USART_TypeDef *USARTx)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b086      	sub	sp, #24
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012da:	f3ef 8310 	mrs	r3, PRIMASK
 80012de:	60bb      	str	r3, [r7, #8]
  return(result);
 80012e0:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	2301      	movs	r3, #1
 80012e6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f383 8810 	msr	PRIMASK, r3
}
 80012ee:	46c0      	nop			; (mov r8, r8)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	2201      	movs	r2, #1
 80012f6:	4393      	bics	r3, r2
 80012f8:	001a      	movs	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	609a      	str	r2, [r3, #8]
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	f383 8810 	msr	PRIMASK, r3
}
 8001308:	46c0      	nop			; (mov r8, r8)
}
 800130a:	46c0      	nop			; (mov r8, r8)
 800130c:	46bd      	mov	sp, r7
 800130e:	b006      	add	sp, #24
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800131c:	f3ef 8310 	mrs	r3, PRIMASK
 8001320:	60bb      	str	r3, [r7, #8]
  return(result);
 8001322:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8001324:	617b      	str	r3, [r7, #20]
 8001326:	2301      	movs	r3, #1
 8001328:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	f383 8810 	msr	PRIMASK, r3
}
 8001330:	46c0      	nop			; (mov r8, r8)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	4a07      	ldr	r2, [pc, #28]	; (8001354 <LL_USART_DisableIT_CTS+0x40>)
 8001338:	401a      	ands	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	f383 8810 	msr	PRIMASK, r3
}
 8001348:	46c0      	nop			; (mov r8, r8)
}
 800134a:	46c0      	nop			; (mov r8, r8)
 800134c:	46bd      	mov	sp, r7
 800134e:	b006      	add	sp, #24
 8001350:	bd80      	pop	{r7, pc}
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	fffffbff 	.word	0xfffffbff

08001358 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001364:	b29b      	uxth	r3, r3
 8001366:	b2db      	uxtb	r3, r3
}
 8001368:	0018      	movs	r0, r3
 800136a:	46bd      	mov	sp, r7
 800136c:	b002      	add	sp, #8
 800136e:	bd80      	pop	{r7, pc}

08001370 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	000a      	movs	r2, r1
 800137a:	1cfb      	adds	r3, r7, #3
 800137c:	701a      	strb	r2, [r3, #0]
  USARTx->TDR = Value;
 800137e:	1cfb      	adds	r3, r7, #3
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	b29a      	uxth	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8001388:	46c0      	nop			; (mov r8, r8)
 800138a:	46bd      	mov	sp, r7
 800138c:	b002      	add	sp, #8
 800138e:	bd80      	pop	{r7, pc}

08001390 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b08f      	sub	sp, #60	; 0x3c
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001396:	241c      	movs	r4, #28
 8001398:	193b      	adds	r3, r7, r4
 800139a:	0018      	movs	r0, r3
 800139c:	231c      	movs	r3, #28
 800139e:	001a      	movs	r2, r3
 80013a0:	2100      	movs	r1, #0
 80013a2:	f001 fc19 	bl	8002bd8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	0018      	movs	r0, r3
 80013aa:	2318      	movs	r3, #24
 80013ac:	001a      	movs	r2, r3
 80013ae:	2100      	movs	r1, #0
 80013b0:	f001 fc12 	bl	8002bd8 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_USART1);
 80013b4:	2380      	movs	r3, #128	; 0x80
 80013b6:	01db      	lsls	r3, r3, #7
 80013b8:	0018      	movs	r0, r3
 80013ba:	f7ff fdf3 	bl	8000fa4 <LL_APB1_GRP2_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80013be:	2380      	movs	r3, #128	; 0x80
 80013c0:	029b      	lsls	r3, r3, #10
 80013c2:	0018      	movs	r0, r3
 80013c4:	f7ff fdc2 	bl	8000f4c <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	2280      	movs	r2, #128	; 0x80
 80013cc:	0092      	lsls	r2, r2, #2
 80013ce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2202      	movs	r2, #2
 80013d4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80013d6:	1d3b      	adds	r3, r7, #4
 80013d8:	2203      	movs	r2, #3
 80013da:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	2200      	movs	r2, #0
 80013e0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	2200      	movs	r2, #0
 80013e6:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80013e8:	1d3b      	adds	r3, r7, #4
 80013ea:	2201      	movs	r2, #1
 80013ec:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ee:	1d3a      	adds	r2, r7, #4
 80013f0:	2390      	movs	r3, #144	; 0x90
 80013f2:	05db      	lsls	r3, r3, #23
 80013f4:	0011      	movs	r1, r2
 80013f6:	0018      	movs	r0, r3
 80013f8:	f000 fcb8 	bl	8001d6c <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80013fc:	1d3b      	adds	r3, r7, #4
 80013fe:	2280      	movs	r2, #128	; 0x80
 8001400:	00d2      	lsls	r2, r2, #3
 8001402:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	2202      	movs	r2, #2
 8001408:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	2203      	movs	r2, #3
 800140e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001410:	1d3b      	adds	r3, r7, #4
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	2201      	movs	r2, #1
 8001420:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001422:	1d3a      	adds	r2, r7, #4
 8001424:	2390      	movs	r3, #144	; 0x90
 8001426:	05db      	lsls	r3, r3, #23
 8001428:	0011      	movs	r1, r2
 800142a:	0018      	movs	r0, r3
 800142c:	f000 fc9e 	bl	8001d6c <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, 0);
 8001430:	2100      	movs	r1, #0
 8001432:	201b      	movs	r0, #27
 8001434:	f7ff fd1c 	bl	8000e70 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8001438:	201b      	movs	r0, #27
 800143a:	f7ff fcff 	bl	8000e3c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800143e:	193b      	adds	r3, r7, r4
 8001440:	22e1      	movs	r2, #225	; 0xe1
 8001442:	0252      	lsls	r2, r2, #9
 8001444:	601a      	str	r2, [r3, #0]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001446:	0021      	movs	r1, r4
 8001448:	187b      	adds	r3, r7, r1
 800144a:	2200      	movs	r2, #0
 800144c:	605a      	str	r2, [r3, #4]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800144e:	187b      	adds	r3, r7, r1
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001454:	187b      	adds	r3, r7, r1
 8001456:	2200      	movs	r2, #0
 8001458:	60da      	str	r2, [r3, #12]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800145a:	187b      	adds	r3, r7, r1
 800145c:	220c      	movs	r2, #12
 800145e:	611a      	str	r2, [r3, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001460:	187b      	adds	r3, r7, r1
 8001462:	2200      	movs	r2, #0
 8001464:	615a      	str	r2, [r3, #20]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001466:	187b      	adds	r3, r7, r1
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  LL_USART_Init(USART1, &USART_InitStruct);
 800146c:	187b      	adds	r3, r7, r1
 800146e:	4a0a      	ldr	r2, [pc, #40]	; (8001498 <MX_USART1_UART_Init+0x108>)
 8001470:	0019      	movs	r1, r3
 8001472:	0010      	movs	r0, r2
 8001474:	f001 fa92 	bl	800299c <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART1);
 8001478:	4b07      	ldr	r3, [pc, #28]	; (8001498 <MX_USART1_UART_Init+0x108>)
 800147a:	0018      	movs	r0, r3
 800147c:	f7ff ff4a 	bl	8001314 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART1);
 8001480:	4b05      	ldr	r3, [pc, #20]	; (8001498 <MX_USART1_UART_Init+0x108>)
 8001482:	0018      	movs	r0, r3
 8001484:	f7ff fdc2 	bl	800100c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8001488:	4b03      	ldr	r3, [pc, #12]	; (8001498 <MX_USART1_UART_Init+0x108>)
 800148a:	0018      	movs	r0, r3
 800148c:	f7ff fda0 	bl	8000fd0 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001490:	46c0      	nop			; (mov r8, r8)
 8001492:	46bd      	mov	sp, r7
 8001494:	b00f      	add	sp, #60	; 0x3c
 8001496:	bd90      	pop	{r4, r7, pc}
 8001498:	40013800 	.word	0x40013800

0800149c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800149c:	b590      	push	{r4, r7, lr}
 800149e:	b08f      	sub	sp, #60	; 0x3c
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80014a2:	241c      	movs	r4, #28
 80014a4:	193b      	adds	r3, r7, r4
 80014a6:	0018      	movs	r0, r3
 80014a8:	231c      	movs	r3, #28
 80014aa:	001a      	movs	r2, r3
 80014ac:	2100      	movs	r1, #0
 80014ae:	f001 fb93 	bl	8002bd8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	0018      	movs	r0, r3
 80014b6:	2318      	movs	r3, #24
 80014b8:	001a      	movs	r2, r3
 80014ba:	2100      	movs	r1, #0
 80014bc:	f001 fb8c 	bl	8002bd8 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80014c0:	2380      	movs	r3, #128	; 0x80
 80014c2:	029b      	lsls	r3, r3, #10
 80014c4:	0018      	movs	r0, r3
 80014c6:	f7ff fd57 	bl	8000f78 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80014ca:	2380      	movs	r3, #128	; 0x80
 80014cc:	029b      	lsls	r3, r3, #10
 80014ce:	0018      	movs	r0, r3
 80014d0:	f7ff fd3c 	bl	8000f4c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin;
 80014d4:	1d3b      	adds	r3, r7, #4
 80014d6:	2204      	movs	r2, #4
 80014d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80014da:	1d3b      	adds	r3, r7, #4
 80014dc:	2202      	movs	r2, #2
 80014de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80014e0:	1d3b      	adds	r3, r7, #4
 80014e2:	2200      	movs	r2, #0
 80014e4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80014e6:	1d3b      	adds	r3, r7, #4
 80014e8:	2200      	movs	r2, #0
 80014ea:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80014ec:	1d3b      	adds	r3, r7, #4
 80014ee:	2200      	movs	r2, #0
 80014f0:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	2201      	movs	r2, #1
 80014f6:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 80014f8:	1d3a      	adds	r2, r7, #4
 80014fa:	2390      	movs	r3, #144	; 0x90
 80014fc:	05db      	lsls	r3, r3, #23
 80014fe:	0011      	movs	r1, r2
 8001500:	0018      	movs	r0, r3
 8001502:	f000 fc33 	bl	8001d6c <LL_GPIO_Init>

  GPIO_InitStruct.Pin = USART_RX_Pin;
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	2208      	movs	r2, #8
 800150a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	2202      	movs	r2, #2
 8001510:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001512:	1d3b      	adds	r3, r7, #4
 8001514:	2200      	movs	r2, #0
 8001516:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	2200      	movs	r2, #0
 800151c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800151e:	1d3b      	adds	r3, r7, #4
 8001520:	2200      	movs	r2, #0
 8001522:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8001524:	1d3b      	adds	r3, r7, #4
 8001526:	2201      	movs	r2, #1
 8001528:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 800152a:	1d3a      	adds	r2, r7, #4
 800152c:	2390      	movs	r3, #144	; 0x90
 800152e:	05db      	lsls	r3, r3, #23
 8001530:	0011      	movs	r1, r2
 8001532:	0018      	movs	r0, r3
 8001534:	f000 fc1a 	bl	8001d6c <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8001538:	2100      	movs	r1, #0
 800153a:	201c      	movs	r0, #28
 800153c:	f7ff fc98 	bl	8000e70 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8001540:	201c      	movs	r0, #28
 8001542:	f7ff fc7b 	bl	8000e3c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001546:	193b      	adds	r3, r7, r4
 8001548:	22e1      	movs	r2, #225	; 0xe1
 800154a:	0252      	lsls	r2, r2, #9
 800154c:	601a      	str	r2, [r3, #0]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800154e:	0021      	movs	r1, r4
 8001550:	187b      	adds	r3, r7, r1
 8001552:	2200      	movs	r2, #0
 8001554:	605a      	str	r2, [r3, #4]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001556:	187b      	adds	r3, r7, r1
 8001558:	2200      	movs	r2, #0
 800155a:	609a      	str	r2, [r3, #8]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800155c:	187b      	adds	r3, r7, r1
 800155e:	2200      	movs	r2, #0
 8001560:	60da      	str	r2, [r3, #12]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001562:	187b      	adds	r3, r7, r1
 8001564:	220c      	movs	r2, #12
 8001566:	611a      	str	r2, [r3, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001568:	187b      	adds	r3, r7, r1
 800156a:	2200      	movs	r2, #0
 800156c:	615a      	str	r2, [r3, #20]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800156e:	187b      	adds	r3, r7, r1
 8001570:	2200      	movs	r2, #0
 8001572:	619a      	str	r2, [r3, #24]
  LL_USART_Init(USART2, &USART_InitStruct);
 8001574:	187b      	adds	r3, r7, r1
 8001576:	4a0a      	ldr	r2, [pc, #40]	; (80015a0 <MX_USART2_UART_Init+0x104>)
 8001578:	0019      	movs	r1, r3
 800157a:	0010      	movs	r0, r2
 800157c:	f001 fa0e 	bl	800299c <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART2);
 8001580:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <MX_USART2_UART_Init+0x104>)
 8001582:	0018      	movs	r0, r3
 8001584:	f7ff fec6 	bl	8001314 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART2);
 8001588:	4b05      	ldr	r3, [pc, #20]	; (80015a0 <MX_USART2_UART_Init+0x104>)
 800158a:	0018      	movs	r0, r3
 800158c:	f7ff fd3e 	bl	800100c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001590:	4b03      	ldr	r3, [pc, #12]	; (80015a0 <MX_USART2_UART_Init+0x104>)
 8001592:	0018      	movs	r0, r3
 8001594:	f7ff fd1c 	bl	8000fd0 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001598:	46c0      	nop			; (mov r8, r8)
 800159a:	46bd      	mov	sp, r7
 800159c:	b00f      	add	sp, #60	; 0x3c
 800159e:	bd90      	pop	{r4, r7, pc}
 80015a0:	40004400 	.word	0x40004400

080015a4 <process_cmd>:

/* USER CODE BEGIN 1 */
static bool process_cmd(uint8_t cmd_ch)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	0002      	movs	r2, r0
 80015ac:	1dfb      	adds	r3, r7, #7
 80015ae:	701a      	strb	r2, [r3, #0]
  /* check if valid character */
  if ((cmd_ch >= ' ') && (cmd_ch <= '~'))
 80015b0:	1dfb      	adds	r3, r7, #7
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b1f      	cmp	r3, #31
 80015b6:	d914      	bls.n	80015e2 <process_cmd+0x3e>
 80015b8:	1dfb      	adds	r3, r7, #7
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b7e      	cmp	r3, #126	; 0x7e
 80015be:	d810      	bhi.n	80015e2 <process_cmd+0x3e>
  {
      cmd[cmd_idx++] = cmd_ch;
 80015c0:	4b23      	ldr	r3, [pc, #140]	; (8001650 <process_cmd+0xac>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	1c5a      	adds	r2, r3, #1
 80015c8:	b2d1      	uxtb	r1, r2
 80015ca:	4a21      	ldr	r2, [pc, #132]	; (8001650 <process_cmd+0xac>)
 80015cc:	7011      	strb	r1, [r2, #0]
 80015ce:	0019      	movs	r1, r3
 80015d0:	4b20      	ldr	r3, [pc, #128]	; (8001654 <process_cmd+0xb0>)
 80015d2:	1dfa      	adds	r2, r7, #7
 80015d4:	7812      	ldrb	r2, [r2, #0]
 80015d6:	545a      	strb	r2, [r3, r1]
      printf("%c", cmd_ch);
 80015d8:	1dfb      	adds	r3, r7, #7
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	0018      	movs	r0, r3
 80015de:	f001 fb1d 	bl	8002c1c <putchar>
      // printf("a");
      // LL_USART_TransmitData8(DEBUG_USART, cmd_ch);
  }

  /* delete if back space is pressed */
  if (cmd_ch == '\b')
 80015e2:	1dfb      	adds	r3, r7, #7
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b08      	cmp	r3, #8
 80015e8:	d113      	bne.n	8001612 <process_cmd+0x6e>
  {
    if (cmd_idx)
 80015ea:	4b19      	ldr	r3, [pc, #100]	; (8001650 <process_cmd+0xac>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d00e      	beq.n	8001612 <process_cmd+0x6e>
    {
      cmd[--cmd_idx] = 0;
 80015f4:	4b16      	ldr	r3, [pc, #88]	; (8001650 <process_cmd+0xac>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	3b01      	subs	r3, #1
 80015fc:	b2da      	uxtb	r2, r3
 80015fe:	4b14      	ldr	r3, [pc, #80]	; (8001650 <process_cmd+0xac>)
 8001600:	1c11      	adds	r1, r2, #0
 8001602:	7019      	strb	r1, [r3, #0]
 8001604:	4b13      	ldr	r3, [pc, #76]	; (8001654 <process_cmd+0xb0>)
 8001606:	2100      	movs	r1, #0
 8001608:	5499      	strb	r1, [r3, r2]
      printf("\b\x1B[K");
 800160a:	4b13      	ldr	r3, [pc, #76]	; (8001658 <process_cmd+0xb4>)
 800160c:	0018      	movs	r0, r3
 800160e:	f001 faeb 	bl	8002be8 <iprintf>
    }
  }
  /* do parsing command if input is enter key */
  if ((cmd_ch == '\r') || (cmd_ch == '\n'))
 8001612:	1dfb      	adds	r3, r7, #7
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b0d      	cmp	r3, #13
 8001618:	d003      	beq.n	8001622 <process_cmd+0x7e>
 800161a:	1dfb      	adds	r3, r7, #7
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2b0a      	cmp	r3, #10
 8001620:	d111      	bne.n	8001646 <process_cmd+0xa2>
  {
    cmd[cmd_idx++] = cmd_ch;
 8001622:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <process_cmd+0xac>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	b2db      	uxtb	r3, r3
 8001628:	1c5a      	adds	r2, r3, #1
 800162a:	b2d1      	uxtb	r1, r2
 800162c:	4a08      	ldr	r2, [pc, #32]	; (8001650 <process_cmd+0xac>)
 800162e:	7011      	strb	r1, [r2, #0]
 8001630:	0019      	movs	r1, r3
 8001632:	4b08      	ldr	r3, [pc, #32]	; (8001654 <process_cmd+0xb0>)
 8001634:	1dfa      	adds	r2, r7, #7
 8001636:	7812      	ldrb	r2, [r2, #0]
 8001638:	545a      	strb	r2, [r3, r1]
    printf("\r\n");
 800163a:	4b08      	ldr	r3, [pc, #32]	; (800165c <process_cmd+0xb8>)
 800163c:	0018      	movs	r0, r3
 800163e:	f001 fb73 	bl	8002d28 <puts>
    return true;
 8001642:	2301      	movs	r3, #1
 8001644:	e000      	b.n	8001648 <process_cmd+0xa4>
  }

  return false;
 8001646:	2300      	movs	r3, #0
}
 8001648:	0018      	movs	r0, r3
 800164a:	46bd      	mov	sp, r7
 800164c:	b002      	add	sp, #8
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000294 	.word	0x20000294
 8001654:	20000194 	.word	0x20000194
 8001658:	08003f3c 	.word	0x08003f3c
 800165c:	08003f44 	.word	0x08003f44

08001660 <uart_idle>:


void uart_idle(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
	if (uart1_idle)
 8001664:	4b35      	ldr	r3, [pc, #212]	; (800173c <uart_idle+0xdc>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	b2db      	uxtb	r3, r3
 800166a:	2b00      	cmp	r3, #0
 800166c:	d036      	beq.n	80016dc <uart_idle+0x7c>
	{
		LL_USART_DisableIT_RXNE(USART1);
 800166e:	4b34      	ldr	r3, [pc, #208]	; (8001740 <uart_idle+0xe0>)
 8001670:	0018      	movs	r0, r3
 8001672:	f7ff fe0e 	bl	8001292 <LL_USART_DisableIT_RXNE>

    while (uart1_rx_idx != uart1_read_idx)
 8001676:	e024      	b.n	80016c2 <uart_idle+0x62>
    {
      if (process_cmd(uart1_rx_buf[uart1_read_idx++ & (UART_RX_BUF_SIZE-1)]))
 8001678:	4b32      	ldr	r3, [pc, #200]	; (8001744 <uart_idle+0xe4>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	1c59      	adds	r1, r3, #1
 800167e:	4a31      	ldr	r2, [pc, #196]	; (8001744 <uart_idle+0xe4>)
 8001680:	6011      	str	r1, [r2, #0]
 8001682:	22ff      	movs	r2, #255	; 0xff
 8001684:	4013      	ands	r3, r2
 8001686:	4a30      	ldr	r2, [pc, #192]	; (8001748 <uart_idle+0xe8>)
 8001688:	5cd3      	ldrb	r3, [r2, r3]
 800168a:	0018      	movs	r0, r3
 800168c:	f7ff ff8a 	bl	80015a4 <process_cmd>
 8001690:	1e03      	subs	r3, r0, #0
 8001692:	d016      	beq.n	80016c2 <uart_idle+0x62>
      {
        printf(" cmd : %s \r\n", cmd);
 8001694:	4a2d      	ldr	r2, [pc, #180]	; (800174c <uart_idle+0xec>)
 8001696:	4b2e      	ldr	r3, [pc, #184]	; (8001750 <uart_idle+0xf0>)
 8001698:	0011      	movs	r1, r2
 800169a:	0018      	movs	r0, r3
 800169c:	f001 faa4 	bl	8002be8 <iprintf>
        while (cmd_idx)
 80016a0:	e00a      	b.n	80016b8 <uart_idle+0x58>
        {
          cmd[--cmd_idx] = 0;
 80016a2:	4b2c      	ldr	r3, [pc, #176]	; (8001754 <uart_idle+0xf4>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	3b01      	subs	r3, #1
 80016aa:	b2da      	uxtb	r2, r3
 80016ac:	4b29      	ldr	r3, [pc, #164]	; (8001754 <uart_idle+0xf4>)
 80016ae:	1c11      	adds	r1, r2, #0
 80016b0:	7019      	strb	r1, [r3, #0]
 80016b2:	4b26      	ldr	r3, [pc, #152]	; (800174c <uart_idle+0xec>)
 80016b4:	2100      	movs	r1, #0
 80016b6:	5499      	strb	r1, [r3, r2]
        while (cmd_idx)
 80016b8:	4b26      	ldr	r3, [pc, #152]	; (8001754 <uart_idle+0xf4>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d1ef      	bne.n	80016a2 <uart_idle+0x42>
    while (uart1_rx_idx != uart1_read_idx)
 80016c2:	4b25      	ldr	r3, [pc, #148]	; (8001758 <uart_idle+0xf8>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	4b1f      	ldr	r3, [pc, #124]	; (8001744 <uart_idle+0xe4>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d1d4      	bne.n	8001678 <uart_idle+0x18>
        }
      }
    }      

    LL_USART_EnableIT_RXNE(USART1);
 80016ce:	4b1c      	ldr	r3, [pc, #112]	; (8001740 <uart_idle+0xe0>)
 80016d0:	0018      	movs	r0, r3
 80016d2:	f7ff fd80 	bl	80011d6 <LL_USART_EnableIT_RXNE>

		uart1_idle = 0;
 80016d6:	4b19      	ldr	r3, [pc, #100]	; (800173c <uart_idle+0xdc>)
 80016d8:	2200      	movs	r2, #0
 80016da:	701a      	strb	r2, [r3, #0]
	}

	if (uart2_idle)
 80016dc:	4b1f      	ldr	r3, [pc, #124]	; (800175c <uart_idle+0xfc>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d026      	beq.n	8001734 <uart_idle+0xd4>
	{
		LL_USART_DisableIT_RXNE(USART2);
 80016e6:	4b1e      	ldr	r3, [pc, #120]	; (8001760 <uart_idle+0x100>)
 80016e8:	0018      	movs	r0, r3
 80016ea:	f7ff fdd2 	bl	8001292 <LL_USART_DisableIT_RXNE>

		while (uart2_rx_idx != uart2_read_idx)
 80016ee:	e014      	b.n	800171a <uart_idle+0xba>
    {
      while(!LL_USART_IsActiveFlag_TXE(USART2));
 80016f0:	46c0      	nop			; (mov r8, r8)
 80016f2:	4b1b      	ldr	r3, [pc, #108]	; (8001760 <uart_idle+0x100>)
 80016f4:	0018      	movs	r0, r3
 80016f6:	f7ff fd07 	bl	8001108 <LL_USART_IsActiveFlag_TXE>
 80016fa:	1e03      	subs	r3, r0, #0
 80016fc:	d0f9      	beq.n	80016f2 <uart_idle+0x92>
      LL_USART_TransmitData8(USART2, uart2_rx_buf[uart2_read_idx++ & (UART_RX_BUF_SIZE-1)]);
 80016fe:	4b19      	ldr	r3, [pc, #100]	; (8001764 <uart_idle+0x104>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	1c59      	adds	r1, r3, #1
 8001704:	4a17      	ldr	r2, [pc, #92]	; (8001764 <uart_idle+0x104>)
 8001706:	6011      	str	r1, [r2, #0]
 8001708:	22ff      	movs	r2, #255	; 0xff
 800170a:	4013      	ands	r3, r2
 800170c:	4a16      	ldr	r2, [pc, #88]	; (8001768 <uart_idle+0x108>)
 800170e:	5cd3      	ldrb	r3, [r2, r3]
 8001710:	4a13      	ldr	r2, [pc, #76]	; (8001760 <uart_idle+0x100>)
 8001712:	0019      	movs	r1, r3
 8001714:	0010      	movs	r0, r2
 8001716:	f7ff fe2b 	bl	8001370 <LL_USART_TransmitData8>
		while (uart2_rx_idx != uart2_read_idx)
 800171a:	4b14      	ldr	r3, [pc, #80]	; (800176c <uart_idle+0x10c>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	4b11      	ldr	r3, [pc, #68]	; (8001764 <uart_idle+0x104>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	429a      	cmp	r2, r3
 8001724:	d1e4      	bne.n	80016f0 <uart_idle+0x90>
    }

    LL_USART_EnableIT_RXNE(USART2);
 8001726:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <uart_idle+0x100>)
 8001728:	0018      	movs	r0, r3
 800172a:	f7ff fd54 	bl	80011d6 <LL_USART_EnableIT_RXNE>

		uart2_idle = 0;
 800172e:	4b0b      	ldr	r3, [pc, #44]	; (800175c <uart_idle+0xfc>)
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]
	}
}
 8001734:	46c0      	nop			; (mov r8, r8)
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	46c0      	nop			; (mov r8, r8)
 800173c:	20000088 	.word	0x20000088
 8001740:	40013800 	.word	0x40013800
 8001744:	20000190 	.word	0x20000190
 8001748:	2000008c 	.word	0x2000008c
 800174c:	20000194 	.word	0x20000194
 8001750:	08003f48 	.word	0x08003f48
 8001754:	20000294 	.word	0x20000294
 8001758:	2000018c 	.word	0x2000018c
 800175c:	20000295 	.word	0x20000295
 8001760:	40004400 	.word	0x40004400
 8001764:	2000039c 	.word	0x2000039c
 8001768:	20000298 	.word	0x20000298
 800176c:	20000398 	.word	0x20000398

08001770 <uart_init>:

void uart_init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  LL_USART_EnableIT_RXNE(USART1);
 8001774:	4b10      	ldr	r3, [pc, #64]	; (80017b8 <uart_init+0x48>)
 8001776:	0018      	movs	r0, r3
 8001778:	f7ff fd2d 	bl	80011d6 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_IDLE(USART1);
 800177c:	4b0e      	ldr	r3, [pc, #56]	; (80017b8 <uart_init+0x48>)
 800177e:	0018      	movs	r0, r3
 8001780:	f7ff fd0a 	bl	8001198 <LL_USART_EnableIT_IDLE>
  LL_USART_EnableIT_ERROR(USART1);
 8001784:	4b0c      	ldr	r3, [pc, #48]	; (80017b8 <uart_init+0x48>)
 8001786:	0018      	movs	r0, r3
 8001788:	f7ff fd44 	bl	8001214 <LL_USART_EnableIT_ERROR>
  
  LL_USART_EnableIT_RXNE(USART2);
 800178c:	4b0b      	ldr	r3, [pc, #44]	; (80017bc <uart_init+0x4c>)
 800178e:	0018      	movs	r0, r3
 8001790:	f7ff fd21 	bl	80011d6 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_IDLE(USART2);
 8001794:	4b09      	ldr	r3, [pc, #36]	; (80017bc <uart_init+0x4c>)
 8001796:	0018      	movs	r0, r3
 8001798:	f7ff fcfe 	bl	8001198 <LL_USART_EnableIT_IDLE>
  LL_USART_EnableIT_ERROR(USART2);
 800179c:	4b07      	ldr	r3, [pc, #28]	; (80017bc <uart_init+0x4c>)
 800179e:	0018      	movs	r0, r3
 80017a0:	f7ff fd38 	bl	8001214 <LL_USART_EnableIT_ERROR>

  setbuf(stdout, NULL);
 80017a4:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <uart_init+0x50>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	2100      	movs	r1, #0
 80017ac:	0018      	movs	r0, r3
 80017ae:	f001 fac5 	bl	8002d3c <setbuf>
}
 80017b2:	46c0      	nop			; (mov r8, r8)
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	40013800 	.word	0x40013800
 80017bc:	40004400 	.word	0x40004400
 80017c0:	20000004 	.word	0x20000004

080017c4 <uart_error_callback>:


void uart_error_callback(USART_TypeDef *USARTx)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  LL_USART_DisableIT_RXNE(USARTx);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	0018      	movs	r0, r3
 80017d0:	f7ff fd5f 	bl	8001292 <LL_USART_DisableIT_RXNE>
  LL_USART_DisableIT_IDLE(USARTx);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	0018      	movs	r0, r3
 80017d8:	f7ff fd3b 	bl	8001252 <LL_USART_DisableIT_IDLE>
  LL_USART_DisableIT_ERROR(USARTx);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	0018      	movs	r0, r3
 80017e0:	f7ff fd77 	bl	80012d2 <LL_USART_DisableIT_ERROR>

  // LL_USART_ClearFlag_RXNE(USARTx);
  LL_USART_ClearFlag_IDLE(USARTx);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	0018      	movs	r0, r3
 80017e8:	f7ff fcc0 	bl	800116c <LL_USART_ClearFlag_IDLE>
  LL_USART_ClearFlag_FE(USARTx);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	0018      	movs	r0, r3
 80017f0:	f7ff fc9b 	bl	800112a <LL_USART_ClearFlag_FE>
  LL_USART_ClearFlag_ORE(USARTx);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	0018      	movs	r0, r3
 80017f8:	f7ff fcad 	bl	8001156 <LL_USART_ClearFlag_ORE>
  LL_USART_ClearFlag_NE(USARTx);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	0018      	movs	r0, r3
 8001800:	f7ff fc9e 	bl	8001140 <LL_USART_ClearFlag_NE>

  LL_USART_Disable(USARTx);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	0018      	movs	r0, r3
 8001808:	f7ff fbf0 	bl	8000fec <LL_USART_Disable>

  //add your error handling here
}
 800180c:	46c0      	nop			; (mov r8, r8)
 800180e:	46bd      	mov	sp, r7
 8001810:	b002      	add	sp, #8
 8001812:	bd80      	pop	{r7, pc}

08001814 <uart_irq_rx_callback>:

void uart_irq_rx_callback(USART_TypeDef *USARTx)
{
 8001814:	b590      	push	{r4, r7, lr}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  if (USARTx == USART1)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a38      	ldr	r2, [pc, #224]	; (8001900 <uart_irq_rx_callback+0xec>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d123      	bne.n	800186c <uart_irq_rx_callback+0x58>
  {
    //read data register not exmpty
    if(LL_USART_IsActiveFlag_RXNE(USART1))
 8001824:	4b36      	ldr	r3, [pc, #216]	; (8001900 <uart_irq_rx_callback+0xec>)
 8001826:	0018      	movs	r0, r3
 8001828:	f7ff fc4c 	bl	80010c4 <LL_USART_IsActiveFlag_RXNE>
 800182c:	1e03      	subs	r3, r0, #0
 800182e:	d00f      	beq.n	8001850 <uart_irq_rx_callback+0x3c>
    {
      uart1_rx_buf[uart1_rx_idx++ & (UART_RX_BUF_SIZE-1)] = LL_USART_ReceiveData8(USART1);
 8001830:	4b34      	ldr	r3, [pc, #208]	; (8001904 <uart_irq_rx_callback+0xf0>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	1c59      	adds	r1, r3, #1
 8001836:	4a33      	ldr	r2, [pc, #204]	; (8001904 <uart_irq_rx_callback+0xf0>)
 8001838:	6011      	str	r1, [r2, #0]
 800183a:	22ff      	movs	r2, #255	; 0xff
 800183c:	4013      	ands	r3, r2
 800183e:	001c      	movs	r4, r3
 8001840:	4b2f      	ldr	r3, [pc, #188]	; (8001900 <uart_irq_rx_callback+0xec>)
 8001842:	0018      	movs	r0, r3
 8001844:	f7ff fd88 	bl	8001358 <LL_USART_ReceiveData8>
 8001848:	0003      	movs	r3, r0
 800184a:	001a      	movs	r2, r3
 800184c:	4b2e      	ldr	r3, [pc, #184]	; (8001908 <uart_irq_rx_callback+0xf4>)
 800184e:	551a      	strb	r2, [r3, r4]
      // LL_USART_ClearFlag_RXNE(USART2);
    }

    //idle
    if(LL_USART_IsActiveFlag_IDLE(USART1))
 8001850:	4b2b      	ldr	r3, [pc, #172]	; (8001900 <uart_irq_rx_callback+0xec>)
 8001852:	0018      	movs	r0, r3
 8001854:	f7ff fc25 	bl	80010a2 <LL_USART_IsActiveFlag_IDLE>
 8001858:	1e03      	subs	r3, r0, #0
 800185a:	d02e      	beq.n	80018ba <uart_irq_rx_callback+0xa6>
    {
      uart1_idle = 1;
 800185c:	4b2b      	ldr	r3, [pc, #172]	; (800190c <uart_irq_rx_callback+0xf8>)
 800185e:	2201      	movs	r2, #1
 8001860:	701a      	strb	r2, [r3, #0]
      LL_USART_ClearFlag_IDLE(USART1);
 8001862:	4b27      	ldr	r3, [pc, #156]	; (8001900 <uart_irq_rx_callback+0xec>)
 8001864:	0018      	movs	r0, r3
 8001866:	f7ff fc81 	bl	800116c <LL_USART_ClearFlag_IDLE>
 800186a:	e026      	b.n	80018ba <uart_irq_rx_callback+0xa6>
    }
  }
  else if (USARTx == USART2)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4a28      	ldr	r2, [pc, #160]	; (8001910 <uart_irq_rx_callback+0xfc>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d122      	bne.n	80018ba <uart_irq_rx_callback+0xa6>
  {
    //read data register not exmpty
    if(LL_USART_IsActiveFlag_RXNE(USART2))
 8001874:	4b26      	ldr	r3, [pc, #152]	; (8001910 <uart_irq_rx_callback+0xfc>)
 8001876:	0018      	movs	r0, r3
 8001878:	f7ff fc24 	bl	80010c4 <LL_USART_IsActiveFlag_RXNE>
 800187c:	1e03      	subs	r3, r0, #0
 800187e:	d00f      	beq.n	80018a0 <uart_irq_rx_callback+0x8c>
    {
      uart2_rx_buf[uart2_rx_idx++ & (UART_RX_BUF_SIZE-1)] = LL_USART_ReceiveData8(USART2);
 8001880:	4b24      	ldr	r3, [pc, #144]	; (8001914 <uart_irq_rx_callback+0x100>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	1c59      	adds	r1, r3, #1
 8001886:	4a23      	ldr	r2, [pc, #140]	; (8001914 <uart_irq_rx_callback+0x100>)
 8001888:	6011      	str	r1, [r2, #0]
 800188a:	22ff      	movs	r2, #255	; 0xff
 800188c:	4013      	ands	r3, r2
 800188e:	001c      	movs	r4, r3
 8001890:	4b1f      	ldr	r3, [pc, #124]	; (8001910 <uart_irq_rx_callback+0xfc>)
 8001892:	0018      	movs	r0, r3
 8001894:	f7ff fd60 	bl	8001358 <LL_USART_ReceiveData8>
 8001898:	0003      	movs	r3, r0
 800189a:	001a      	movs	r2, r3
 800189c:	4b1e      	ldr	r3, [pc, #120]	; (8001918 <uart_irq_rx_callback+0x104>)
 800189e:	551a      	strb	r2, [r3, r4]
      // LL_USART_ClearFlag_RXNE(USART2);
    }

    //idle
    if(LL_USART_IsActiveFlag_IDLE(USART2))
 80018a0:	4b1b      	ldr	r3, [pc, #108]	; (8001910 <uart_irq_rx_callback+0xfc>)
 80018a2:	0018      	movs	r0, r3
 80018a4:	f7ff fbfd 	bl	80010a2 <LL_USART_IsActiveFlag_IDLE>
 80018a8:	1e03      	subs	r3, r0, #0
 80018aa:	d006      	beq.n	80018ba <uart_irq_rx_callback+0xa6>
    {
      uart2_idle = 1;
 80018ac:	4b1b      	ldr	r3, [pc, #108]	; (800191c <uart_irq_rx_callback+0x108>)
 80018ae:	2201      	movs	r2, #1
 80018b0:	701a      	strb	r2, [r3, #0]
      LL_USART_ClearFlag_IDLE(USART2);
 80018b2:	4b17      	ldr	r3, [pc, #92]	; (8001910 <uart_irq_rx_callback+0xfc>)
 80018b4:	0018      	movs	r0, r3
 80018b6:	f7ff fc59 	bl	800116c <LL_USART_ClearFlag_IDLE>
    }
  }


  // frame error
  if(LL_USART_IsActiveFlag_FE(USARTx))
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	0018      	movs	r0, r3
 80018be:	f7ff fbbd 	bl	800103c <LL_USART_IsActiveFlag_FE>
 80018c2:	1e03      	subs	r3, r0, #0
 80018c4:	d003      	beq.n	80018ce <uart_irq_rx_callback+0xba>
  {
    uart_error_callback(USARTx);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	0018      	movs	r0, r3
 80018ca:	f7ff ff7b 	bl	80017c4 <uart_error_callback>
  }

  // overrun error
  if(LL_USART_IsActiveFlag_ORE(USARTx))
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	0018      	movs	r0, r3
 80018d2:	f7ff fbd5 	bl	8001080 <LL_USART_IsActiveFlag_ORE>
 80018d6:	1e03      	subs	r3, r0, #0
 80018d8:	d003      	beq.n	80018e2 <uart_irq_rx_callback+0xce>
  {
    uart_error_callback(USARTx);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	0018      	movs	r0, r3
 80018de:	f7ff ff71 	bl	80017c4 <uart_error_callback>
  }

  // noise error
  if(LL_USART_IsActiveFlag_NE(USARTx))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	0018      	movs	r0, r3
 80018e6:	f7ff fbba 	bl	800105e <LL_USART_IsActiveFlag_NE>
 80018ea:	1e03      	subs	r3, r0, #0
 80018ec:	d003      	beq.n	80018f6 <uart_irq_rx_callback+0xe2>
  {
    uart_error_callback(USARTx);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	0018      	movs	r0, r3
 80018f2:	f7ff ff67 	bl	80017c4 <uart_error_callback>
  }
}
 80018f6:	46c0      	nop			; (mov r8, r8)
 80018f8:	46bd      	mov	sp, r7
 80018fa:	b003      	add	sp, #12
 80018fc:	bd90      	pop	{r4, r7, pc}
 80018fe:	46c0      	nop			; (mov r8, r8)
 8001900:	40013800 	.word	0x40013800
 8001904:	2000018c 	.word	0x2000018c
 8001908:	2000008c 	.word	0x2000008c
 800190c:	20000088 	.word	0x20000088
 8001910:	40004400 	.word	0x40004400
 8001914:	20000398 	.word	0x20000398
 8001918:	20000298 	.word	0x20000298
 800191c:	20000295 	.word	0x20000295

08001920 <_write>:



#if 1
int _write(int file, char* p, int len)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
  for (int i=0; i<len; i++)
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
 8001930:	e016      	b.n	8001960 <_write+0x40>
  {
    while(!LL_USART_IsActiveFlag_TXE(DEBUG_USART));
 8001932:	46c0      	nop			; (mov r8, r8)
 8001934:	4b12      	ldr	r3, [pc, #72]	; (8001980 <_write+0x60>)
 8001936:	0018      	movs	r0, r3
 8001938:	f7ff fbe6 	bl	8001108 <LL_USART_IsActiveFlag_TXE>
 800193c:	1e03      	subs	r3, r0, #0
 800193e:	d0f9      	beq.n	8001934 <_write+0x14>
    LL_USART_ClearFlag_TC(DEBUG_USART);
 8001940:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <_write+0x60>)
 8001942:	0018      	movs	r0, r3
 8001944:	f7ff fc1d 	bl	8001182 <LL_USART_ClearFlag_TC>
    LL_USART_TransmitData8(DEBUG_USART, *(p+i));
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	18d3      	adds	r3, r2, r3
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	4a0b      	ldr	r2, [pc, #44]	; (8001980 <_write+0x60>)
 8001952:	0019      	movs	r1, r3
 8001954:	0010      	movs	r0, r2
 8001956:	f7ff fd0b 	bl	8001370 <LL_USART_TransmitData8>
  for (int i=0; i<len; i++)
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	3301      	adds	r3, #1
 800195e:	617b      	str	r3, [r7, #20]
 8001960:	697a      	ldr	r2, [r7, #20]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	429a      	cmp	r2, r3
 8001966:	dbe4      	blt.n	8001932 <_write+0x12>
  }
  while (LL_USART_IsActiveFlag_TC(DEBUG_USART));
 8001968:	46c0      	nop			; (mov r8, r8)
 800196a:	4b05      	ldr	r3, [pc, #20]	; (8001980 <_write+0x60>)
 800196c:	0018      	movs	r0, r3
 800196e:	f7ff fbba 	bl	80010e6 <LL_USART_IsActiveFlag_TC>
 8001972:	1e03      	subs	r3, r0, #0
 8001974:	d1f9      	bne.n	800196a <_write+0x4a>

  return len;
 8001976:	687b      	ldr	r3, [r7, #4]
}
 8001978:	0018      	movs	r0, r3
 800197a:	46bd      	mov	sp, r7
 800197c:	b006      	add	sp, #24
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40013800 	.word	0x40013800

08001984 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001984:	480d      	ldr	r0, [pc, #52]	; (80019bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001986:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001988:	f7ff f816 	bl	80009b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800198c:	480c      	ldr	r0, [pc, #48]	; (80019c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800198e:	490d      	ldr	r1, [pc, #52]	; (80019c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001990:	4a0d      	ldr	r2, [pc, #52]	; (80019c8 <LoopForever+0xe>)
  movs r3, #0
 8001992:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001994:	e002      	b.n	800199c <LoopCopyDataInit>

08001996 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001996:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001998:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800199a:	3304      	adds	r3, #4

0800199c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800199c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800199e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019a0:	d3f9      	bcc.n	8001996 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019a2:	4a0a      	ldr	r2, [pc, #40]	; (80019cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80019a4:	4c0a      	ldr	r4, [pc, #40]	; (80019d0 <LoopForever+0x16>)
  movs r3, #0
 80019a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019a8:	e001      	b.n	80019ae <LoopFillZerobss>

080019aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019ac:	3204      	adds	r2, #4

080019ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019b0:	d3fb      	bcc.n	80019aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80019b2:	f001 f8ed 	bl	8002b90 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019b6:	f7fe fea9 	bl	800070c <main>

080019ba <LoopForever>:

LoopForever:
    b LoopForever
 80019ba:	e7fe      	b.n	80019ba <LoopForever>
  ldr   r0, =_estack
 80019bc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80019c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019c4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80019c8:	08004020 	.word	0x08004020
  ldr r2, =_sbss
 80019cc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80019d0:	200003b0 	.word	0x200003b0

080019d4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019d4:	e7fe      	b.n	80019d4 <ADC1_COMP_IRQHandler>
	...

080019d8 <LL_EXTI_EnableIT_0_31>:
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80019e0:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <LL_EXTI_EnableIT_0_31+0x1c>)
 80019e2:	6819      	ldr	r1, [r3, #0]
 80019e4:	4b03      	ldr	r3, [pc, #12]	; (80019f4 <LL_EXTI_EnableIT_0_31+0x1c>)
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	430a      	orrs	r2, r1
 80019ea:	601a      	str	r2, [r3, #0]
}
 80019ec:	46c0      	nop			; (mov r8, r8)
 80019ee:	46bd      	mov	sp, r7
 80019f0:	b002      	add	sp, #8
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40010400 	.word	0x40010400

080019f8 <LL_EXTI_DisableIT_0_31>:
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8001a00:	4b05      	ldr	r3, [pc, #20]	; (8001a18 <LL_EXTI_DisableIT_0_31+0x20>)
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	43d9      	mvns	r1, r3
 8001a08:	4b03      	ldr	r3, [pc, #12]	; (8001a18 <LL_EXTI_DisableIT_0_31+0x20>)
 8001a0a:	400a      	ands	r2, r1
 8001a0c:	601a      	str	r2, [r3, #0]
}
 8001a0e:	46c0      	nop			; (mov r8, r8)
 8001a10:	46bd      	mov	sp, r7
 8001a12:	b002      	add	sp, #8
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	46c0      	nop			; (mov r8, r8)
 8001a18:	40010400 	.word	0x40010400

08001a1c <LL_EXTI_EnableEvent_0_31>:
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8001a24:	4b04      	ldr	r3, [pc, #16]	; (8001a38 <LL_EXTI_EnableEvent_0_31+0x1c>)
 8001a26:	6859      	ldr	r1, [r3, #4]
 8001a28:	4b03      	ldr	r3, [pc, #12]	; (8001a38 <LL_EXTI_EnableEvent_0_31+0x1c>)
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	605a      	str	r2, [r3, #4]
}
 8001a30:	46c0      	nop			; (mov r8, r8)
 8001a32:	46bd      	mov	sp, r7
 8001a34:	b002      	add	sp, #8
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40010400 	.word	0x40010400

08001a3c <LL_EXTI_DisableEvent_0_31>:
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8001a44:	4b05      	ldr	r3, [pc, #20]	; (8001a5c <LL_EXTI_DisableEvent_0_31+0x20>)
 8001a46:	685a      	ldr	r2, [r3, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	43d9      	mvns	r1, r3
 8001a4c:	4b03      	ldr	r3, [pc, #12]	; (8001a5c <LL_EXTI_DisableEvent_0_31+0x20>)
 8001a4e:	400a      	ands	r2, r1
 8001a50:	605a      	str	r2, [r3, #4]
}
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	46bd      	mov	sp, r7
 8001a56:	b002      	add	sp, #8
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	46c0      	nop			; (mov r8, r8)
 8001a5c:	40010400 	.word	0x40010400

08001a60 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8001a68:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8001a6a:	6899      	ldr	r1, [r3, #8]
 8001a6c:	4b03      	ldr	r3, [pc, #12]	; (8001a7c <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	430a      	orrs	r2, r1
 8001a72:	609a      	str	r2, [r3, #8]
}
 8001a74:	46c0      	nop			; (mov r8, r8)
 8001a76:	46bd      	mov	sp, r7
 8001a78:	b002      	add	sp, #8
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40010400 	.word	0x40010400

08001a80 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001a88:	4b05      	ldr	r3, [pc, #20]	; (8001aa0 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8001a8a:	689a      	ldr	r2, [r3, #8]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	43d9      	mvns	r1, r3
 8001a90:	4b03      	ldr	r3, [pc, #12]	; (8001aa0 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8001a92:	400a      	ands	r2, r1
 8001a94:	609a      	str	r2, [r3, #8]
}
 8001a96:	46c0      	nop			; (mov r8, r8)
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	b002      	add	sp, #8
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	46c0      	nop			; (mov r8, r8)
 8001aa0:	40010400 	.word	0x40010400

08001aa4 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8001aac:	4b04      	ldr	r3, [pc, #16]	; (8001ac0 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8001aae:	68d9      	ldr	r1, [r3, #12]
 8001ab0:	4b03      	ldr	r3, [pc, #12]	; (8001ac0 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	60da      	str	r2, [r3, #12]
}
 8001ab8:	46c0      	nop			; (mov r8, r8)
 8001aba:	46bd      	mov	sp, r7
 8001abc:	b002      	add	sp, #8
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40010400 	.word	0x40010400

08001ac4 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8001acc:	4b05      	ldr	r3, [pc, #20]	; (8001ae4 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8001ace:	68da      	ldr	r2, [r3, #12]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	43d9      	mvns	r1, r3
 8001ad4:	4b03      	ldr	r3, [pc, #12]	; (8001ae4 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8001ad6:	400a      	ands	r2, r1
 8001ad8:	60da      	str	r2, [r3, #12]
}
 8001ada:	46c0      	nop			; (mov r8, r8)
 8001adc:	46bd      	mov	sp, r7
 8001ade:	b002      	add	sp, #8
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	46c0      	nop			; (mov r8, r8)
 8001ae4:	40010400 	.word	0x40010400

08001ae8 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8001af0:	230f      	movs	r3, #15
 8001af2:	18fb      	adds	r3, r7, r3
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	791b      	ldrb	r3, [r3, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d100      	bne.n	8001b02 <LL_EXTI_Init+0x1a>
 8001b00:	e068      	b.n	8001bd4 <LL_EXTI_Init+0xec>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d100      	bne.n	8001b0c <LL_EXTI_Init+0x24>
 8001b0a:	e06e      	b.n	8001bea <LL_EXTI_Init+0x102>
    {
      switch (EXTI_InitStruct->Mode)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	795b      	ldrb	r3, [r3, #5]
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d01b      	beq.n	8001b4c <LL_EXTI_Init+0x64>
 8001b14:	dc25      	bgt.n	8001b62 <LL_EXTI_Init+0x7a>
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d002      	beq.n	8001b20 <LL_EXTI_Init+0x38>
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d00b      	beq.n	8001b36 <LL_EXTI_Init+0x4e>
 8001b1e:	e020      	b.n	8001b62 <LL_EXTI_Init+0x7a>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	0018      	movs	r0, r3
 8001b26:	f7ff ff89 	bl	8001a3c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	0018      	movs	r0, r3
 8001b30:	f7ff ff52 	bl	80019d8 <LL_EXTI_EnableIT_0_31>
          break;
 8001b34:	e01a      	b.n	8001b6c <LL_EXTI_Init+0x84>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	0018      	movs	r0, r3
 8001b3c:	f7ff ff5c 	bl	80019f8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	0018      	movs	r0, r3
 8001b46:	f7ff ff69 	bl	8001a1c <LL_EXTI_EnableEvent_0_31>
          break;
 8001b4a:	e00f      	b.n	8001b6c <LL_EXTI_Init+0x84>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	0018      	movs	r0, r3
 8001b52:	f7ff ff41 	bl	80019d8 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	f7ff ff5e 	bl	8001a1c <LL_EXTI_EnableEvent_0_31>
          break;
 8001b60:	e004      	b.n	8001b6c <LL_EXTI_Init+0x84>
        default:
          status = ERROR;
 8001b62:	230f      	movs	r3, #15
 8001b64:	18fb      	adds	r3, r7, r3
 8001b66:	2201      	movs	r2, #1
 8001b68:	701a      	strb	r2, [r3, #0]
          break;
 8001b6a:	46c0      	nop			; (mov r8, r8)
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	799b      	ldrb	r3, [r3, #6]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d03a      	beq.n	8001bea <LL_EXTI_Init+0x102>
      {
        switch (EXTI_InitStruct->Trigger)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	799b      	ldrb	r3, [r3, #6]
 8001b78:	2b03      	cmp	r3, #3
 8001b7a:	d01b      	beq.n	8001bb4 <LL_EXTI_Init+0xcc>
 8001b7c:	dc25      	bgt.n	8001bca <LL_EXTI_Init+0xe2>
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d002      	beq.n	8001b88 <LL_EXTI_Init+0xa0>
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d00b      	beq.n	8001b9e <LL_EXTI_Init+0xb6>
 8001b86:	e020      	b.n	8001bca <LL_EXTI_Init+0xe2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	f7ff ff99 	bl	8001ac4 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	0018      	movs	r0, r3
 8001b98:	f7ff ff62 	bl	8001a60 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001b9c:	e026      	b.n	8001bec <LL_EXTI_Init+0x104>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	f7ff ff6c 	bl	8001a80 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	0018      	movs	r0, r3
 8001bae:	f7ff ff79 	bl	8001aa4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001bb2:	e01b      	b.n	8001bec <LL_EXTI_Init+0x104>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	0018      	movs	r0, r3
 8001bba:	f7ff ff51 	bl	8001a60 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	0018      	movs	r0, r3
 8001bc4:	f7ff ff6e 	bl	8001aa4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001bc8:	e010      	b.n	8001bec <LL_EXTI_Init+0x104>
          default:
            status = ERROR;
 8001bca:	230f      	movs	r3, #15
 8001bcc:	18fb      	adds	r3, r7, r3
 8001bce:	2201      	movs	r2, #1
 8001bd0:	701a      	strb	r2, [r3, #0]
            break;
 8001bd2:	e00b      	b.n	8001bec <LL_EXTI_Init+0x104>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	0018      	movs	r0, r3
 8001bda:	f7ff ff0d 	bl	80019f8 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	0018      	movs	r0, r3
 8001be4:	f7ff ff2a 	bl	8001a3c <LL_EXTI_DisableEvent_0_31>
 8001be8:	e000      	b.n	8001bec <LL_EXTI_Init+0x104>
      }
 8001bea:	46c0      	nop			; (mov r8, r8)
  }
  return status;
 8001bec:	230f      	movs	r3, #15
 8001bee:	18fb      	adds	r3, r7, r3
 8001bf0:	781b      	ldrb	r3, [r3, #0]
}
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	b004      	add	sp, #16
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <LL_GPIO_SetPinMode>:
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b084      	sub	sp, #16
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	6819      	ldr	r1, [r3, #0]
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	435b      	muls	r3, r3
 8001c0e:	001a      	movs	r2, r3
 8001c10:	0013      	movs	r3, r2
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	189b      	adds	r3, r3, r2
 8001c16:	43db      	mvns	r3, r3
 8001c18:	400b      	ands	r3, r1
 8001c1a:	001a      	movs	r2, r3
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	435b      	muls	r3, r3
 8001c20:	6879      	ldr	r1, [r7, #4]
 8001c22:	434b      	muls	r3, r1
 8001c24:	431a      	orrs	r2, r3
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	601a      	str	r2, [r3, #0]
}
 8001c2a:	46c0      	nop			; (mov r8, r8)
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	b004      	add	sp, #16
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <LL_GPIO_SetPinOutputType>:
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b084      	sub	sp, #16
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	60f8      	str	r0, [r7, #12]
 8001c3a:	60b9      	str	r1, [r7, #8]
 8001c3c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	43d2      	mvns	r2, r2
 8001c46:	401a      	ands	r2, r3
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	6879      	ldr	r1, [r7, #4]
 8001c4c:	434b      	muls	r3, r1
 8001c4e:	431a      	orrs	r2, r3
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	605a      	str	r2, [r3, #4]
}
 8001c54:	46c0      	nop			; (mov r8, r8)
 8001c56:	46bd      	mov	sp, r7
 8001c58:	b004      	add	sp, #16
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <LL_GPIO_SetPinSpeed>:
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6899      	ldr	r1, [r3, #8]
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	435b      	muls	r3, r3
 8001c70:	001a      	movs	r2, r3
 8001c72:	0013      	movs	r3, r2
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	189b      	adds	r3, r3, r2
 8001c78:	43db      	mvns	r3, r3
 8001c7a:	400b      	ands	r3, r1
 8001c7c:	001a      	movs	r2, r3
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	435b      	muls	r3, r3
 8001c82:	6879      	ldr	r1, [r7, #4]
 8001c84:	434b      	muls	r3, r1
 8001c86:	431a      	orrs	r2, r3
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	609a      	str	r2, [r3, #8]
}
 8001c8c:	46c0      	nop			; (mov r8, r8)
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	b004      	add	sp, #16
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <LL_GPIO_SetPinPull>:
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	68d9      	ldr	r1, [r3, #12]
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	435b      	muls	r3, r3
 8001ca8:	001a      	movs	r2, r3
 8001caa:	0013      	movs	r3, r2
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	189b      	adds	r3, r3, r2
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	400b      	ands	r3, r1
 8001cb4:	001a      	movs	r2, r3
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	435b      	muls	r3, r3
 8001cba:	6879      	ldr	r1, [r7, #4]
 8001cbc:	434b      	muls	r3, r1
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	60da      	str	r2, [r3, #12]
}
 8001cc4:	46c0      	nop			; (mov r8, r8)
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	b004      	add	sp, #16
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	6a19      	ldr	r1, [r3, #32]
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	435b      	muls	r3, r3
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	4353      	muls	r3, r2
 8001ce4:	68ba      	ldr	r2, [r7, #8]
 8001ce6:	435a      	muls	r2, r3
 8001ce8:	0013      	movs	r3, r2
 8001cea:	011b      	lsls	r3, r3, #4
 8001cec:	1a9b      	subs	r3, r3, r2
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	400b      	ands	r3, r1
 8001cf2:	001a      	movs	r2, r3
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	435b      	muls	r3, r3
 8001cf8:	68b9      	ldr	r1, [r7, #8]
 8001cfa:	434b      	muls	r3, r1
 8001cfc:	68b9      	ldr	r1, [r7, #8]
 8001cfe:	434b      	muls	r3, r1
 8001d00:	6879      	ldr	r1, [r7, #4]
 8001d02:	434b      	muls	r3, r1
 8001d04:	431a      	orrs	r2, r3
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 8001d0a:	46c0      	nop			; (mov r8, r8)
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	b004      	add	sp, #16
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b084      	sub	sp, #16
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	60f8      	str	r0, [r7, #12]
 8001d1a:	60b9      	str	r1, [r7, #8]
 8001d1c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	0a1b      	lsrs	r3, r3, #8
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	0a12      	lsrs	r2, r2, #8
 8001d2a:	4353      	muls	r3, r2
 8001d2c:	68ba      	ldr	r2, [r7, #8]
 8001d2e:	0a12      	lsrs	r2, r2, #8
 8001d30:	4353      	muls	r3, r2
 8001d32:	68ba      	ldr	r2, [r7, #8]
 8001d34:	0a12      	lsrs	r2, r2, #8
 8001d36:	435a      	muls	r2, r3
 8001d38:	0013      	movs	r3, r2
 8001d3a:	011b      	lsls	r3, r3, #4
 8001d3c:	1a9b      	subs	r3, r3, r2
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	400b      	ands	r3, r1
 8001d42:	001a      	movs	r2, r3
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	0a1b      	lsrs	r3, r3, #8
 8001d48:	68b9      	ldr	r1, [r7, #8]
 8001d4a:	0a09      	lsrs	r1, r1, #8
 8001d4c:	434b      	muls	r3, r1
 8001d4e:	68b9      	ldr	r1, [r7, #8]
 8001d50:	0a09      	lsrs	r1, r1, #8
 8001d52:	434b      	muls	r3, r1
 8001d54:	68b9      	ldr	r1, [r7, #8]
 8001d56:	0a09      	lsrs	r1, r1, #8
 8001d58:	434b      	muls	r3, r1
 8001d5a:	6879      	ldr	r1, [r7, #4]
 8001d5c:	434b      	muls	r3, r1
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	625a      	str	r2, [r3, #36]	; 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 8001d64:	46c0      	nop			; (mov r8, r8)
 8001d66:	46bd      	mov	sp, r7
 8001d68:	b004      	add	sp, #16
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001d7a:	e048      	b.n	8001e0e <LL_GPIO_Init+0xa2>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2101      	movs	r1, #1
 8001d82:	68fa      	ldr	r2, [r7, #12]
 8001d84:	4091      	lsls	r1, r2
 8001d86:	000a      	movs	r2, r1
 8001d88:	4013      	ands	r3, r2
 8001d8a:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d03a      	beq.n	8001e08 <LL_GPIO_Init+0x9c>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d003      	beq.n	8001da2 <LL_GPIO_Init+0x36>
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d10e      	bne.n	8001dc0 <LL_GPIO_Init+0x54>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	68b9      	ldr	r1, [r7, #8]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	0018      	movs	r0, r3
 8001dac:	f7ff ff56 	bl	8001c5c <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	6819      	ldr	r1, [r3, #0]
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	68da      	ldr	r2, [r3, #12]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	0018      	movs	r0, r3
 8001dbc:	f7ff ff39 	bl	8001c32 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	691a      	ldr	r2, [r3, #16]
 8001dc4:	68b9      	ldr	r1, [r7, #8]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	0018      	movs	r0, r3
 8001dca:	f7ff ff63 	bl	8001c94 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d111      	bne.n	8001dfa <LL_GPIO_Init+0x8e>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	2bff      	cmp	r3, #255	; 0xff
 8001dda:	d807      	bhi.n	8001dec <LL_GPIO_Init+0x80>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	695a      	ldr	r2, [r3, #20]
 8001de0:	68b9      	ldr	r1, [r7, #8]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	0018      	movs	r0, r3
 8001de6:	f7ff ff71 	bl	8001ccc <LL_GPIO_SetAFPin_0_7>
 8001dea:	e006      	b.n	8001dfa <LL_GPIO_Init+0x8e>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	695a      	ldr	r2, [r3, #20]
 8001df0:	68b9      	ldr	r1, [r7, #8]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	0018      	movs	r0, r3
 8001df6:	f7ff ff8c 	bl	8001d12 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	68b9      	ldr	r1, [r7, #8]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	0018      	movs	r0, r3
 8001e04:	f7ff fef9 	bl	8001bfa <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	40da      	lsrs	r2, r3
 8001e16:	1e13      	subs	r3, r2, #0
 8001e18:	d1b0      	bne.n	8001d7c <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	0018      	movs	r0, r3
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	b004      	add	sp, #16
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <LL_RCC_HSI_IsReady>:
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001e28:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <LL_RCC_HSI_IsReady+0x1c>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2202      	movs	r2, #2
 8001e2e:	4013      	ands	r3, r2
 8001e30:	3b02      	subs	r3, #2
 8001e32:	425a      	negs	r2, r3
 8001e34:	4153      	adcs	r3, r2
 8001e36:	b2db      	uxtb	r3, r3
}
 8001e38:	0018      	movs	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	46c0      	nop			; (mov r8, r8)
 8001e40:	40021000 	.word	0x40021000

08001e44 <LL_RCC_LSE_IsReady>:
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8001e48:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <LL_RCC_LSE_IsReady+0x1c>)
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	2202      	movs	r2, #2
 8001e4e:	4013      	ands	r3, r2
 8001e50:	3b02      	subs	r3, #2
 8001e52:	425a      	negs	r2, r3
 8001e54:	4153      	adcs	r3, r2
 8001e56:	b2db      	uxtb	r3, r3
}
 8001e58:	0018      	movs	r0, r3
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	46c0      	nop			; (mov r8, r8)
 8001e60:	40021000 	.word	0x40021000

08001e64 <LL_RCC_GetSysClkSource>:
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001e68:	4b03      	ldr	r3, [pc, #12]	; (8001e78 <LL_RCC_GetSysClkSource+0x14>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	220c      	movs	r2, #12
 8001e6e:	4013      	ands	r3, r2
}
 8001e70:	0018      	movs	r0, r3
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	46c0      	nop			; (mov r8, r8)
 8001e78:	40021000 	.word	0x40021000

08001e7c <LL_RCC_GetAHBPrescaler>:
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001e80:	4b03      	ldr	r3, [pc, #12]	; (8001e90 <LL_RCC_GetAHBPrescaler+0x14>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	22f0      	movs	r2, #240	; 0xf0
 8001e86:	4013      	ands	r3, r2
}
 8001e88:	0018      	movs	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	46c0      	nop			; (mov r8, r8)
 8001e90:	40021000 	.word	0x40021000

08001e94 <LL_RCC_GetAPB1Prescaler>:
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001e98:	4b03      	ldr	r3, [pc, #12]	; (8001ea8 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001e9a:	685a      	ldr	r2, [r3, #4]
 8001e9c:	23e0      	movs	r3, #224	; 0xe0
 8001e9e:	00db      	lsls	r3, r3, #3
 8001ea0:	4013      	ands	r3, r2
}
 8001ea2:	0018      	movs	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40021000 	.word	0x40021000

08001eac <LL_RCC_GetUSARTClockSource>:
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8001eb4:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <LL_RCC_GetUSARTClockSource+0x24>)
 8001eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb8:	2103      	movs	r1, #3
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	4091      	lsls	r1, r2
 8001ebe:	000a      	movs	r2, r1
 8001ec0:	401a      	ands	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	061b      	lsls	r3, r3, #24
 8001ec6:	4313      	orrs	r3, r2
}
 8001ec8:	0018      	movs	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	b002      	add	sp, #8
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	40021000 	.word	0x40021000

08001ed4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001ed8:	4b03      	ldr	r3, [pc, #12]	; (8001ee8 <LL_RCC_PLL_GetMainSource+0x14>)
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	23c0      	movs	r3, #192	; 0xc0
 8001ede:	025b      	lsls	r3, r3, #9
 8001ee0:	4013      	ands	r3, r2
}
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40021000 	.word	0x40021000

08001eec <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8001ef0:	4b03      	ldr	r3, [pc, #12]	; (8001f00 <LL_RCC_PLL_GetMultiplicator+0x14>)
 8001ef2:	685a      	ldr	r2, [r3, #4]
 8001ef4:	23f0      	movs	r3, #240	; 0xf0
 8001ef6:	039b      	lsls	r3, r3, #14
 8001ef8:	4013      	ands	r3, r2
}
 8001efa:	0018      	movs	r0, r3
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40021000 	.word	0x40021000

08001f04 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8001f08:	4b03      	ldr	r3, [pc, #12]	; (8001f18 <LL_RCC_PLL_GetPrediv+0x14>)
 8001f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0c:	220f      	movs	r2, #15
 8001f0e:	4013      	ands	r3, r2
}
 8001f10:	0018      	movs	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	40021000 	.word	0x40021000

08001f1c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001f24:	f000 f8de 	bl	80020e4 <RCC_GetSystemClockFreq>
 8001f28:	0002      	movs	r2, r0
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	0018      	movs	r0, r3
 8001f34:	f000 f904 	bl	8002140 <RCC_GetHCLKClockFreq>
 8001f38:	0002      	movs	r2, r0
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	0018      	movs	r0, r3
 8001f44:	f000 f912 	bl	800216c <RCC_GetPCLK1ClockFreq>
 8001f48:	0002      	movs	r2, r0
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	609a      	str	r2, [r3, #8]
}
 8001f4e:	46c0      	nop			; (mov r8, r8)
 8001f50:	46bd      	mov	sp, r7
 8001f52:	b002      	add	sp, #8
 8001f54:	bd80      	pop	{r7, pc}
	...

08001f58 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001f60:	2300      	movs	r3, #0
 8001f62:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d12d      	bne.n	8001fc6 <LL_RCC_GetUSARTClockFreq+0x6e>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	0018      	movs	r0, r3
 8001f6e:	f7ff ff9d 	bl	8001eac <LL_RCC_GetUSARTClockSource>
 8001f72:	0003      	movs	r3, r0
 8001f74:	2b03      	cmp	r3, #3
 8001f76:	d00a      	beq.n	8001f8e <LL_RCC_GetUSARTClockFreq+0x36>
 8001f78:	d818      	bhi.n	8001fac <LL_RCC_GetUSARTClockFreq+0x54>
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d002      	beq.n	8001f84 <LL_RCC_GetUSARTClockFreq+0x2c>
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d00c      	beq.n	8001f9c <LL_RCC_GetUSARTClockFreq+0x44>
 8001f82:	e013      	b.n	8001fac <LL_RCC_GetUSARTClockFreq+0x54>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001f84:	f000 f8ae 	bl	80020e4 <RCC_GetSystemClockFreq>
 8001f88:	0003      	movs	r3, r0
 8001f8a:	60fb      	str	r3, [r7, #12]
        break;
 8001f8c:	e020      	b.n	8001fd0 <LL_RCC_GetUSARTClockFreq+0x78>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8001f8e:	f7ff ff49 	bl	8001e24 <LL_RCC_HSI_IsReady>
 8001f92:	1e03      	subs	r3, r0, #0
 8001f94:	d019      	beq.n	8001fca <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = HSI_VALUE;
 8001f96:	4b4c      	ldr	r3, [pc, #304]	; (80020c8 <LL_RCC_GetUSARTClockFreq+0x170>)
 8001f98:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001f9a:	e016      	b.n	8001fca <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8001f9c:	f7ff ff52 	bl	8001e44 <LL_RCC_LSE_IsReady>
 8001fa0:	1e03      	subs	r3, r0, #0
 8001fa2:	d014      	beq.n	8001fce <LL_RCC_GetUSARTClockFreq+0x76>
        {
          usart_frequency = LSE_VALUE;
 8001fa4:	2380      	movs	r3, #128	; 0x80
 8001fa6:	021b      	lsls	r3, r3, #8
 8001fa8:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001faa:	e010      	b.n	8001fce <LL_RCC_GetUSARTClockFreq+0x76>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001fac:	f000 f89a 	bl	80020e4 <RCC_GetSystemClockFreq>
 8001fb0:	0003      	movs	r3, r0
 8001fb2:	0018      	movs	r0, r3
 8001fb4:	f000 f8c4 	bl	8002140 <RCC_GetHCLKClockFreq>
 8001fb8:	0003      	movs	r3, r0
 8001fba:	0018      	movs	r0, r3
 8001fbc:	f000 f8d6 	bl	800216c <RCC_GetPCLK1ClockFreq>
 8001fc0:	0003      	movs	r3, r0
 8001fc2:	60fb      	str	r3, [r7, #12]
        break;
 8001fc4:	e004      	b.n	8001fd0 <LL_RCC_GetUSARTClockFreq+0x78>
    }
  }
 8001fc6:	46c0      	nop			; (mov r8, r8)
 8001fc8:	e002      	b.n	8001fd0 <LL_RCC_GetUSARTClockFreq+0x78>
        break;
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	e000      	b.n	8001fd0 <LL_RCC_GetUSARTClockFreq+0x78>
        break;
 8001fce:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CFGR3_USART1SW  */

#if defined(RCC_CFGR3_USART2SW)
  if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b10      	cmp	r3, #16
 8001fd4:	d132      	bne.n	800203c <LL_RCC_GetUSARTClockFreq+0xe4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	0018      	movs	r0, r3
 8001fda:	f7ff ff67 	bl	8001eac <LL_RCC_GetUSARTClockSource>
 8001fde:	0003      	movs	r3, r0
 8001fe0:	4a3a      	ldr	r2, [pc, #232]	; (80020cc <LL_RCC_GetUSARTClockFreq+0x174>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d00e      	beq.n	8002004 <LL_RCC_GetUSARTClockFreq+0xac>
 8001fe6:	4a39      	ldr	r2, [pc, #228]	; (80020cc <LL_RCC_GetUSARTClockFreq+0x174>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d81a      	bhi.n	8002022 <LL_RCC_GetUSARTClockFreq+0xca>
 8001fec:	4a38      	ldr	r2, [pc, #224]	; (80020d0 <LL_RCC_GetUSARTClockFreq+0x178>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d003      	beq.n	8001ffa <LL_RCC_GetUSARTClockFreq+0xa2>
 8001ff2:	4a38      	ldr	r2, [pc, #224]	; (80020d4 <LL_RCC_GetUSARTClockFreq+0x17c>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d00c      	beq.n	8002012 <LL_RCC_GetUSARTClockFreq+0xba>
 8001ff8:	e013      	b.n	8002022 <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001ffa:	f000 f873 	bl	80020e4 <RCC_GetSystemClockFreq>
 8001ffe:	0003      	movs	r3, r0
 8002000:	60fb      	str	r3, [r7, #12]
        break;
 8002002:	e020      	b.n	8002046 <LL_RCC_GetUSARTClockFreq+0xee>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8002004:	f7ff ff0e 	bl	8001e24 <LL_RCC_HSI_IsReady>
 8002008:	1e03      	subs	r3, r0, #0
 800200a:	d019      	beq.n	8002040 <LL_RCC_GetUSARTClockFreq+0xe8>
        {
          usart_frequency = HSI_VALUE;
 800200c:	4b2e      	ldr	r3, [pc, #184]	; (80020c8 <LL_RCC_GetUSARTClockFreq+0x170>)
 800200e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002010:	e016      	b.n	8002040 <LL_RCC_GetUSARTClockFreq+0xe8>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8002012:	f7ff ff17 	bl	8001e44 <LL_RCC_LSE_IsReady>
 8002016:	1e03      	subs	r3, r0, #0
 8002018:	d014      	beq.n	8002044 <LL_RCC_GetUSARTClockFreq+0xec>
        {
          usart_frequency = LSE_VALUE;
 800201a:	2380      	movs	r3, #128	; 0x80
 800201c:	021b      	lsls	r3, r3, #8
 800201e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002020:	e010      	b.n	8002044 <LL_RCC_GetUSARTClockFreq+0xec>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002022:	f000 f85f 	bl	80020e4 <RCC_GetSystemClockFreq>
 8002026:	0003      	movs	r3, r0
 8002028:	0018      	movs	r0, r3
 800202a:	f000 f889 	bl	8002140 <RCC_GetHCLKClockFreq>
 800202e:	0003      	movs	r3, r0
 8002030:	0018      	movs	r0, r3
 8002032:	f000 f89b 	bl	800216c <RCC_GetPCLK1ClockFreq>
 8002036:	0003      	movs	r3, r0
 8002038:	60fb      	str	r3, [r7, #12]
        break;
 800203a:	e004      	b.n	8002046 <LL_RCC_GetUSARTClockFreq+0xee>
    }
  }
 800203c:	46c0      	nop			; (mov r8, r8)
 800203e:	e002      	b.n	8002046 <LL_RCC_GetUSARTClockFreq+0xee>
        break;
 8002040:	46c0      	nop			; (mov r8, r8)
 8002042:	e000      	b.n	8002046 <LL_RCC_GetUSARTClockFreq+0xee>
        break;
 8002044:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2b12      	cmp	r3, #18
 800204a:	d132      	bne.n	80020b2 <LL_RCC_GetUSARTClockFreq+0x15a>
  {
    /* USART3CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	0018      	movs	r0, r3
 8002050:	f7ff ff2c 	bl	8001eac <LL_RCC_GetUSARTClockSource>
 8002054:	0003      	movs	r3, r0
 8002056:	4a20      	ldr	r2, [pc, #128]	; (80020d8 <LL_RCC_GetUSARTClockFreq+0x180>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d00e      	beq.n	800207a <LL_RCC_GetUSARTClockFreq+0x122>
 800205c:	4a1e      	ldr	r2, [pc, #120]	; (80020d8 <LL_RCC_GetUSARTClockFreq+0x180>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d81a      	bhi.n	8002098 <LL_RCC_GetUSARTClockFreq+0x140>
 8002062:	4a1e      	ldr	r2, [pc, #120]	; (80020dc <LL_RCC_GetUSARTClockFreq+0x184>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d003      	beq.n	8002070 <LL_RCC_GetUSARTClockFreq+0x118>
 8002068:	4a1d      	ldr	r2, [pc, #116]	; (80020e0 <LL_RCC_GetUSARTClockFreq+0x188>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d00c      	beq.n	8002088 <LL_RCC_GetUSARTClockFreq+0x130>
 800206e:	e013      	b.n	8002098 <LL_RCC_GetUSARTClockFreq+0x140>
    {
      case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002070:	f000 f838 	bl	80020e4 <RCC_GetSystemClockFreq>
 8002074:	0003      	movs	r3, r0
 8002076:	60fb      	str	r3, [r7, #12]
        break;
 8002078:	e020      	b.n	80020bc <LL_RCC_GetUSARTClockFreq+0x164>

      case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800207a:	f7ff fed3 	bl	8001e24 <LL_RCC_HSI_IsReady>
 800207e:	1e03      	subs	r3, r0, #0
 8002080:	d019      	beq.n	80020b6 <LL_RCC_GetUSARTClockFreq+0x15e>
        {
          usart_frequency = HSI_VALUE;
 8002082:	4b11      	ldr	r3, [pc, #68]	; (80020c8 <LL_RCC_GetUSARTClockFreq+0x170>)
 8002084:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002086:	e016      	b.n	80020b6 <LL_RCC_GetUSARTClockFreq+0x15e>

      case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8002088:	f7ff fedc 	bl	8001e44 <LL_RCC_LSE_IsReady>
 800208c:	1e03      	subs	r3, r0, #0
 800208e:	d014      	beq.n	80020ba <LL_RCC_GetUSARTClockFreq+0x162>
        {
          usart_frequency = LSE_VALUE;
 8002090:	2380      	movs	r3, #128	; 0x80
 8002092:	021b      	lsls	r3, r3, #8
 8002094:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002096:	e010      	b.n	80020ba <LL_RCC_GetUSARTClockFreq+0x162>

      case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002098:	f000 f824 	bl	80020e4 <RCC_GetSystemClockFreq>
 800209c:	0003      	movs	r3, r0
 800209e:	0018      	movs	r0, r3
 80020a0:	f000 f84e 	bl	8002140 <RCC_GetHCLKClockFreq>
 80020a4:	0003      	movs	r3, r0
 80020a6:	0018      	movs	r0, r3
 80020a8:	f000 f860 	bl	800216c <RCC_GetPCLK1ClockFreq>
 80020ac:	0003      	movs	r3, r0
 80020ae:	60fb      	str	r3, [r7, #12]
        break;
 80020b0:	e004      	b.n	80020bc <LL_RCC_GetUSARTClockFreq+0x164>
    }
  }
 80020b2:	46c0      	nop			; (mov r8, r8)
 80020b4:	e002      	b.n	80020bc <LL_RCC_GetUSARTClockFreq+0x164>
        break;
 80020b6:	46c0      	nop			; (mov r8, r8)
 80020b8:	e000      	b.n	80020bc <LL_RCC_GetUSARTClockFreq+0x164>
        break;
 80020ba:	46c0      	nop			; (mov r8, r8)

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 80020bc:	68fb      	ldr	r3, [r7, #12]
}
 80020be:	0018      	movs	r0, r3
 80020c0:	46bd      	mov	sp, r7
 80020c2:	b004      	add	sp, #16
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	46c0      	nop			; (mov r8, r8)
 80020c8:	007a1200 	.word	0x007a1200
 80020cc:	10030000 	.word	0x10030000
 80020d0:	10010000 	.word	0x10010000
 80020d4:	10020000 	.word	0x10020000
 80020d8:	120c0000 	.word	0x120c0000
 80020dc:	12040000 	.word	0x12040000
 80020e0:	12080000 	.word	0x12080000

080020e4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80020ea:	2300      	movs	r3, #0
 80020ec:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80020ee:	f7ff feb9 	bl	8001e64 <LL_RCC_GetSysClkSource>
 80020f2:	0003      	movs	r3, r0
 80020f4:	2b0c      	cmp	r3, #12
 80020f6:	d013      	beq.n	8002120 <RCC_GetSystemClockFreq+0x3c>
 80020f8:	d815      	bhi.n	8002126 <RCC_GetSystemClockFreq+0x42>
 80020fa:	2b08      	cmp	r3, #8
 80020fc:	d00b      	beq.n	8002116 <RCC_GetSystemClockFreq+0x32>
 80020fe:	d812      	bhi.n	8002126 <RCC_GetSystemClockFreq+0x42>
 8002100:	2b00      	cmp	r3, #0
 8002102:	d002      	beq.n	800210a <RCC_GetSystemClockFreq+0x26>
 8002104:	2b04      	cmp	r3, #4
 8002106:	d003      	beq.n	8002110 <RCC_GetSystemClockFreq+0x2c>
 8002108:	e00d      	b.n	8002126 <RCC_GetSystemClockFreq+0x42>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800210a:	4b0b      	ldr	r3, [pc, #44]	; (8002138 <RCC_GetSystemClockFreq+0x54>)
 800210c:	607b      	str	r3, [r7, #4]
      break;
 800210e:	e00d      	b.n	800212c <RCC_GetSystemClockFreq+0x48>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002110:	4b09      	ldr	r3, [pc, #36]	; (8002138 <RCC_GetSystemClockFreq+0x54>)
 8002112:	607b      	str	r3, [r7, #4]
      break;
 8002114:	e00a      	b.n	800212c <RCC_GetSystemClockFreq+0x48>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8002116:	f000 f83d 	bl	8002194 <RCC_PLL_GetFreqDomain_SYS>
 800211a:	0003      	movs	r3, r0
 800211c:	607b      	str	r3, [r7, #4]
      break;
 800211e:	e005      	b.n	800212c <RCC_GetSystemClockFreq+0x48>

#if defined(RCC_HSI48_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI48:/* HSI48 used as system clock  source */
      frequency = HSI48_VALUE;
 8002120:	4b06      	ldr	r3, [pc, #24]	; (800213c <RCC_GetSystemClockFreq+0x58>)
 8002122:	607b      	str	r3, [r7, #4]
      break;
 8002124:	e002      	b.n	800212c <RCC_GetSystemClockFreq+0x48>
#endif /* RCC_HSI48_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002126:	4b04      	ldr	r3, [pc, #16]	; (8002138 <RCC_GetSystemClockFreq+0x54>)
 8002128:	607b      	str	r3, [r7, #4]
      break;
 800212a:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 800212c:	687b      	ldr	r3, [r7, #4]
}
 800212e:	0018      	movs	r0, r3
 8002130:	46bd      	mov	sp, r7
 8002132:	b002      	add	sp, #8
 8002134:	bd80      	pop	{r7, pc}
 8002136:	46c0      	nop			; (mov r8, r8)
 8002138:	007a1200 	.word	0x007a1200
 800213c:	02dc6c00 	.word	0x02dc6c00

08002140 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002148:	f7ff fe98 	bl	8001e7c <LL_RCC_GetAHBPrescaler>
 800214c:	0003      	movs	r3, r0
 800214e:	091b      	lsrs	r3, r3, #4
 8002150:	220f      	movs	r2, #15
 8002152:	4013      	ands	r3, r2
 8002154:	4a04      	ldr	r2, [pc, #16]	; (8002168 <RCC_GetHCLKClockFreq+0x28>)
 8002156:	5cd3      	ldrb	r3, [r2, r3]
 8002158:	001a      	movs	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	40d3      	lsrs	r3, r2
}
 800215e:	0018      	movs	r0, r3
 8002160:	46bd      	mov	sp, r7
 8002162:	b002      	add	sp, #8
 8002164:	bd80      	pop	{r7, pc}
 8002166:	46c0      	nop			; (mov r8, r8)
 8002168:	08003f58 	.word	0x08003f58

0800216c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002174:	f7ff fe8e 	bl	8001e94 <LL_RCC_GetAPB1Prescaler>
 8002178:	0003      	movs	r3, r0
 800217a:	0a1b      	lsrs	r3, r3, #8
 800217c:	4a04      	ldr	r2, [pc, #16]	; (8002190 <RCC_GetPCLK1ClockFreq+0x24>)
 800217e:	5cd3      	ldrb	r3, [r2, r3]
 8002180:	001a      	movs	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	40d3      	lsrs	r3, r2
}
 8002186:	0018      	movs	r0, r3
 8002188:	46bd      	mov	sp, r7
 800218a:	b002      	add	sp, #8
 800218c:	bd80      	pop	{r7, pc}
 800218e:	46c0      	nop			; (mov r8, r8)
 8002190:	08003f68 	.word	0x08003f68

08002194 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8002194:	b590      	push	{r4, r7, lr}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800219a:	2300      	movs	r3, #0
 800219c:	607b      	str	r3, [r7, #4]
 800219e:	2300      	movs	r3, #0
 80021a0:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80021a2:	f7ff fe97 	bl	8001ed4 <LL_RCC_PLL_GetMainSource>
 80021a6:	0003      	movs	r3, r0
 80021a8:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	23c0      	movs	r3, #192	; 0xc0
 80021ae:	025b      	lsls	r3, r3, #9
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d012      	beq.n	80021da <RCC_PLL_GetFreqDomain_SYS+0x46>
 80021b4:	683a      	ldr	r2, [r7, #0]
 80021b6:	23c0      	movs	r3, #192	; 0xc0
 80021b8:	025b      	lsls	r3, r3, #9
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d813      	bhi.n	80021e6 <RCC_PLL_GetFreqDomain_SYS+0x52>
 80021be:	683a      	ldr	r2, [r7, #0]
 80021c0:	2380      	movs	r3, #128	; 0x80
 80021c2:	021b      	lsls	r3, r3, #8
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d005      	beq.n	80021d4 <RCC_PLL_GetFreqDomain_SYS+0x40>
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	2380      	movs	r3, #128	; 0x80
 80021cc:	025b      	lsls	r3, r3, #9
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d006      	beq.n	80021e0 <RCC_PLL_GetFreqDomain_SYS+0x4c>
 80021d2:	e008      	b.n	80021e6 <RCC_PLL_GetFreqDomain_SYS+0x52>
  {
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80021d4:	4b11      	ldr	r3, [pc, #68]	; (800221c <RCC_PLL_GetFreqDomain_SYS+0x88>)
 80021d6:	607b      	str	r3, [r7, #4]
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 80021d8:	e008      	b.n	80021ec <RCC_PLL_GetFreqDomain_SYS+0x58>

#if defined(RCC_HSI48_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI48:     /* HSI48 used as PLL clock source */
      pllinputfreq = HSI48_VALUE;
 80021da:	4b11      	ldr	r3, [pc, #68]	; (8002220 <RCC_PLL_GetFreqDomain_SYS+0x8c>)
 80021dc:	607b      	str	r3, [r7, #4]
      break;
 80021de:	e005      	b.n	80021ec <RCC_PLL_GetFreqDomain_SYS+0x58>
#endif /* RCC_HSI48_SUPPORT */

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80021e0:	4b0e      	ldr	r3, [pc, #56]	; (800221c <RCC_PLL_GetFreqDomain_SYS+0x88>)
 80021e2:	607b      	str	r3, [r7, #4]
      break;
 80021e4:	e002      	b.n	80021ec <RCC_PLL_GetFreqDomain_SYS+0x58>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
 80021e6:	4b0d      	ldr	r3, [pc, #52]	; (800221c <RCC_PLL_GetFreqDomain_SYS+0x88>)
 80021e8:	607b      	str	r3, [r7, #4]
#else
      pllinputfreq = HSI_VALUE / 2U;
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 80021ea:	46c0      	nop			; (mov r8, r8)
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
 80021ec:	f7ff fe8a 	bl	8001f04 <LL_RCC_PLL_GetPrediv>
 80021f0:	0003      	movs	r3, r0
 80021f2:	220f      	movs	r2, #15
 80021f4:	4013      	ands	r3, r2
 80021f6:	3301      	adds	r3, #1
 80021f8:	0019      	movs	r1, r3
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7fd ff8c 	bl	8000118 <__udivsi3>
 8002200:	0003      	movs	r3, r0
 8002202:	001c      	movs	r4, r3
 8002204:	f7ff fe72 	bl	8001eec <LL_RCC_PLL_GetMultiplicator>
 8002208:	0003      	movs	r3, r0
 800220a:	0c9b      	lsrs	r3, r3, #18
 800220c:	220f      	movs	r2, #15
 800220e:	4013      	ands	r3, r2
 8002210:	3302      	adds	r3, #2
 8002212:	4363      	muls	r3, r4
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8002214:	0018      	movs	r0, r3
 8002216:	46bd      	mov	sp, r7
 8002218:	b003      	add	sp, #12
 800221a:	bd90      	pop	{r4, r7, pc}
 800221c:	007a1200 	.word	0x007a1200
 8002220:	02dc6c00 	.word	0x02dc6c00

08002224 <LL_TIM_SetPrescaler>:
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002234:	46c0      	nop			; (mov r8, r8)
 8002236:	46bd      	mov	sp, r7
 8002238:	b002      	add	sp, #8
 800223a:	bd80      	pop	{r7, pc}

0800223c <LL_TIM_SetAutoReload>:
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800224c:	46c0      	nop			; (mov r8, r8)
 800224e:	46bd      	mov	sp, r7
 8002250:	b002      	add	sp, #8
 8002252:	bd80      	pop	{r7, pc}

08002254 <LL_TIM_SetRepetitionCounter>:
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002264:	46c0      	nop			; (mov r8, r8)
 8002266:	46bd      	mov	sp, r7
 8002268:	b002      	add	sp, #8
 800226a:	bd80      	pop	{r7, pc}

0800226c <LL_TIM_OC_SetCompareCH1>:
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800227c:	46c0      	nop			; (mov r8, r8)
 800227e:	46bd      	mov	sp, r7
 8002280:	b002      	add	sp, #8
 8002282:	bd80      	pop	{r7, pc}

08002284 <LL_TIM_OC_SetCompareCH2>:
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	683a      	ldr	r2, [r7, #0]
 8002292:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002294:	46c0      	nop			; (mov r8, r8)
 8002296:	46bd      	mov	sp, r7
 8002298:	b002      	add	sp, #8
 800229a:	bd80      	pop	{r7, pc}

0800229c <LL_TIM_OC_SetCompareCH3>:
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80022ac:	46c0      	nop			; (mov r8, r8)
 80022ae:	46bd      	mov	sp, r7
 80022b0:	b002      	add	sp, #8
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <LL_TIM_OC_SetCompareCH4>:
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	683a      	ldr	r2, [r7, #0]
 80022c2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80022c4:	46c0      	nop			; (mov r8, r8)
 80022c6:	46bd      	mov	sp, r7
 80022c8:	b002      	add	sp, #8
 80022ca:	bd80      	pop	{r7, pc}

080022cc <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	2201      	movs	r2, #1
 80022da:	431a      	orrs	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	615a      	str	r2, [r3, #20]
}
 80022e0:	46c0      	nop			; (mov r8, r8)
 80022e2:	46bd      	mov	sp, r7
 80022e4:	b002      	add	sp, #8
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	4a35      	ldr	r2, [pc, #212]	; (80023d0 <LL_TIM_Init+0xe8>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d008      	beq.n	8002312 <LL_TIM_Init+0x2a>
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	2380      	movs	r3, #128	; 0x80
 8002304:	05db      	lsls	r3, r3, #23
 8002306:	429a      	cmp	r2, r3
 8002308:	d003      	beq.n	8002312 <LL_TIM_Init+0x2a>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a31      	ldr	r2, [pc, #196]	; (80023d4 <LL_TIM_Init+0xec>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d107      	bne.n	8002322 <LL_TIM_Init+0x3a>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2270      	movs	r2, #112	; 0x70
 8002316:	4393      	bics	r3, r2
 8002318:	001a      	movs	r2, r3
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	4313      	orrs	r3, r2
 8002320:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a2a      	ldr	r2, [pc, #168]	; (80023d0 <LL_TIM_Init+0xe8>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d018      	beq.n	800235c <LL_TIM_Init+0x74>
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	2380      	movs	r3, #128	; 0x80
 800232e:	05db      	lsls	r3, r3, #23
 8002330:	429a      	cmp	r2, r3
 8002332:	d013      	beq.n	800235c <LL_TIM_Init+0x74>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4a27      	ldr	r2, [pc, #156]	; (80023d4 <LL_TIM_Init+0xec>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d00f      	beq.n	800235c <LL_TIM_Init+0x74>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a26      	ldr	r2, [pc, #152]	; (80023d8 <LL_TIM_Init+0xf0>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d00b      	beq.n	800235c <LL_TIM_Init+0x74>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a25      	ldr	r2, [pc, #148]	; (80023dc <LL_TIM_Init+0xf4>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d007      	beq.n	800235c <LL_TIM_Init+0x74>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a24      	ldr	r2, [pc, #144]	; (80023e0 <LL_TIM_Init+0xf8>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d003      	beq.n	800235c <LL_TIM_Init+0x74>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a23      	ldr	r2, [pc, #140]	; (80023e4 <LL_TIM_Init+0xfc>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d106      	bne.n	800236a <LL_TIM_Init+0x82>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	4a22      	ldr	r2, [pc, #136]	; (80023e8 <LL_TIM_Init+0x100>)
 8002360:	401a      	ands	r2, r3
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	4313      	orrs	r3, r2
 8002368:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	0011      	movs	r1, r2
 8002378:	0018      	movs	r0, r3
 800237a:	f7ff ff5f 	bl	800223c <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	881b      	ldrh	r3, [r3, #0]
 8002382:	001a      	movs	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	0011      	movs	r1, r2
 8002388:	0018      	movs	r0, r3
 800238a:	f7ff ff4b 	bl	8002224 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a0f      	ldr	r2, [pc, #60]	; (80023d0 <LL_TIM_Init+0xe8>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d00b      	beq.n	80023ae <LL_TIM_Init+0xc6>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a10      	ldr	r2, [pc, #64]	; (80023dc <LL_TIM_Init+0xf4>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d007      	beq.n	80023ae <LL_TIM_Init+0xc6>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a0f      	ldr	r2, [pc, #60]	; (80023e0 <LL_TIM_Init+0xf8>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d003      	beq.n	80023ae <LL_TIM_Init+0xc6>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a0e      	ldr	r2, [pc, #56]	; (80023e4 <LL_TIM_Init+0xfc>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d106      	bne.n	80023bc <LL_TIM_Init+0xd4>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	691a      	ldr	r2, [r3, #16]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	0011      	movs	r1, r2
 80023b6:	0018      	movs	r0, r3
 80023b8:	f7ff ff4c 	bl	8002254 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	0018      	movs	r0, r3
 80023c0:	f7ff ff84 	bl	80022cc <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	0018      	movs	r0, r3
 80023c8:	46bd      	mov	sp, r7
 80023ca:	b004      	add	sp, #16
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	46c0      	nop			; (mov r8, r8)
 80023d0:	40012c00 	.word	0x40012c00
 80023d4:	40000400 	.word	0x40000400
 80023d8:	40002000 	.word	0x40002000
 80023dc:	40014000 	.word	0x40014000
 80023e0:	40014400 	.word	0x40014400
 80023e4:	40014800 	.word	0x40014800
 80023e8:	fffffcff 	.word	0xfffffcff

080023ec <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80023ec:	b590      	push	{r4, r7, lr}
 80023ee:	b087      	sub	sp, #28
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80023f8:	2317      	movs	r3, #23
 80023fa:	18fb      	adds	r3, r7, r3
 80023fc:	2201      	movs	r2, #1
 80023fe:	701a      	strb	r2, [r3, #0]

  switch (Channel)
 8002400:	68ba      	ldr	r2, [r7, #8]
 8002402:	2380      	movs	r3, #128	; 0x80
 8002404:	015b      	lsls	r3, r3, #5
 8002406:	429a      	cmp	r2, r3
 8002408:	d036      	beq.n	8002478 <LL_TIM_OC_Init+0x8c>
 800240a:	68ba      	ldr	r2, [r7, #8]
 800240c:	2380      	movs	r3, #128	; 0x80
 800240e:	015b      	lsls	r3, r3, #5
 8002410:	429a      	cmp	r2, r3
 8002412:	d83c      	bhi.n	800248e <LL_TIM_OC_Init+0xa2>
 8002414:	68ba      	ldr	r2, [r7, #8]
 8002416:	2380      	movs	r3, #128	; 0x80
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	429a      	cmp	r2, r3
 800241c:	d021      	beq.n	8002462 <LL_TIM_OC_Init+0x76>
 800241e:	68ba      	ldr	r2, [r7, #8]
 8002420:	2380      	movs	r3, #128	; 0x80
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	429a      	cmp	r2, r3
 8002426:	d832      	bhi.n	800248e <LL_TIM_OC_Init+0xa2>
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d003      	beq.n	8002436 <LL_TIM_OC_Init+0x4a>
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	2b10      	cmp	r3, #16
 8002432:	d00b      	beq.n	800244c <LL_TIM_OC_Init+0x60>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8002434:	e02b      	b.n	800248e <LL_TIM_OC_Init+0xa2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002436:	2317      	movs	r3, #23
 8002438:	18fc      	adds	r4, r7, r3
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	0011      	movs	r1, r2
 8002440:	0018      	movs	r0, r3
 8002442:	f000 f82d 	bl	80024a0 <OC1Config>
 8002446:	0003      	movs	r3, r0
 8002448:	7023      	strb	r3, [r4, #0]
      break;
 800244a:	e021      	b.n	8002490 <LL_TIM_OC_Init+0xa4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800244c:	2317      	movs	r3, #23
 800244e:	18fc      	adds	r4, r7, r3
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	0011      	movs	r1, r2
 8002456:	0018      	movs	r0, r3
 8002458:	f000 f8a6 	bl	80025a8 <OC2Config>
 800245c:	0003      	movs	r3, r0
 800245e:	7023      	strb	r3, [r4, #0]
      break;
 8002460:	e016      	b.n	8002490 <LL_TIM_OC_Init+0xa4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8002462:	2317      	movs	r3, #23
 8002464:	18fc      	adds	r4, r7, r3
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	0011      	movs	r1, r2
 800246c:	0018      	movs	r0, r3
 800246e:	f000 f925 	bl	80026bc <OC3Config>
 8002472:	0003      	movs	r3, r0
 8002474:	7023      	strb	r3, [r4, #0]
      break;
 8002476:	e00b      	b.n	8002490 <LL_TIM_OC_Init+0xa4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8002478:	2317      	movs	r3, #23
 800247a:	18fc      	adds	r4, r7, r3
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	0011      	movs	r1, r2
 8002482:	0018      	movs	r0, r3
 8002484:	f000 f9a4 	bl	80027d0 <OC4Config>
 8002488:	0003      	movs	r3, r0
 800248a:	7023      	strb	r3, [r4, #0]
      break;
 800248c:	e000      	b.n	8002490 <LL_TIM_OC_Init+0xa4>
      break;
 800248e:	46c0      	nop			; (mov r8, r8)
  }

  return result;
 8002490:	2317      	movs	r3, #23
 8002492:	18fb      	adds	r3, r7, r3
 8002494:	781b      	ldrb	r3, [r3, #0]
}
 8002496:	0018      	movs	r0, r3
 8002498:	46bd      	mov	sp, r7
 800249a:	b007      	add	sp, #28
 800249c:	bd90      	pop	{r4, r7, pc}
	...

080024a0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	2201      	movs	r2, #1
 80024b0:	4393      	bics	r3, r2
 80024b2:	001a      	movs	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a1b      	ldr	r3, [r3, #32]
 80024bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2203      	movs	r2, #3
 80024ce:	4393      	bics	r3, r2
 80024d0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2270      	movs	r2, #112	; 0x70
 80024d6:	4393      	bics	r3, r2
 80024d8:	001a      	movs	r2, r3
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4313      	orrs	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	2202      	movs	r2, #2
 80024e6:	4393      	bics	r3, r2
 80024e8:	001a      	movs	r2, r3
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	2201      	movs	r2, #1
 80024f6:	4393      	bics	r3, r2
 80024f8:	001a      	movs	r2, r3
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	4313      	orrs	r3, r2
 8002500:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a22      	ldr	r2, [pc, #136]	; (8002590 <OC1Config+0xf0>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d00b      	beq.n	8002522 <OC1Config+0x82>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a21      	ldr	r2, [pc, #132]	; (8002594 <OC1Config+0xf4>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d007      	beq.n	8002522 <OC1Config+0x82>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a20      	ldr	r2, [pc, #128]	; (8002598 <OC1Config+0xf8>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d003      	beq.n	8002522 <OC1Config+0x82>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a1f      	ldr	r2, [pc, #124]	; (800259c <OC1Config+0xfc>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d120      	bne.n	8002564 <OC1Config+0xc4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	2208      	movs	r2, #8
 8002526:	4393      	bics	r3, r2
 8002528:	001a      	movs	r2, r3
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4313      	orrs	r3, r2
 8002532:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	2204      	movs	r2, #4
 8002538:	4393      	bics	r3, r2
 800253a:	001a      	movs	r2, r3
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4313      	orrs	r3, r2
 8002544:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	4a15      	ldr	r2, [pc, #84]	; (80025a0 <OC1Config+0x100>)
 800254a:	401a      	ands	r2, r3
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	4313      	orrs	r3, r2
 8002552:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	4a13      	ldr	r2, [pc, #76]	; (80025a4 <OC1Config+0x104>)
 8002558:	401a      	ands	r2, r3
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	69db      	ldr	r3, [r3, #28]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	4313      	orrs	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	68da      	ldr	r2, [r3, #12]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	0011      	movs	r1, r2
 8002578:	0018      	movs	r0, r3
 800257a:	f7ff fe77 	bl	800226c <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	697a      	ldr	r2, [r7, #20]
 8002582:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002584:	2300      	movs	r3, #0
}
 8002586:	0018      	movs	r0, r3
 8002588:	46bd      	mov	sp, r7
 800258a:	b006      	add	sp, #24
 800258c:	bd80      	pop	{r7, pc}
 800258e:	46c0      	nop			; (mov r8, r8)
 8002590:	40012c00 	.word	0x40012c00
 8002594:	40014000 	.word	0x40014000
 8002598:	40014400 	.word	0x40014400
 800259c:	40014800 	.word	0x40014800
 80025a0:	fffffeff 	.word	0xfffffeff
 80025a4:	fffffdff 	.word	0xfffffdff

080025a8 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a1b      	ldr	r3, [r3, #32]
 80025b6:	2210      	movs	r2, #16
 80025b8:	4393      	bics	r3, r2
 80025ba:	001a      	movs	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	4a31      	ldr	r2, [pc, #196]	; (800269c <OC2Config+0xf4>)
 80025d6:	4013      	ands	r3, r2
 80025d8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	4a30      	ldr	r2, [pc, #192]	; (80026a0 <OC2Config+0xf8>)
 80025de:	401a      	ands	r2, r3
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	021b      	lsls	r3, r3, #8
 80025e6:	4313      	orrs	r3, r2
 80025e8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	2220      	movs	r2, #32
 80025ee:	4393      	bics	r3, r2
 80025f0:	001a      	movs	r2, r3
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	011b      	lsls	r3, r3, #4
 80025f8:	4313      	orrs	r3, r2
 80025fa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	2210      	movs	r2, #16
 8002600:	4393      	bics	r3, r2
 8002602:	001a      	movs	r2, r3
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	011b      	lsls	r3, r3, #4
 800260a:	4313      	orrs	r3, r2
 800260c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a24      	ldr	r2, [pc, #144]	; (80026a4 <OC2Config+0xfc>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d00b      	beq.n	800262e <OC2Config+0x86>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a23      	ldr	r2, [pc, #140]	; (80026a8 <OC2Config+0x100>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d007      	beq.n	800262e <OC2Config+0x86>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a22      	ldr	r2, [pc, #136]	; (80026ac <OC2Config+0x104>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d003      	beq.n	800262e <OC2Config+0x86>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a21      	ldr	r2, [pc, #132]	; (80026b0 <OC2Config+0x108>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d121      	bne.n	8002672 <OC2Config+0xca>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2280      	movs	r2, #128	; 0x80
 8002632:	4393      	bics	r3, r2
 8002634:	001a      	movs	r2, r3
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	019b      	lsls	r3, r3, #6
 800263c:	4313      	orrs	r3, r2
 800263e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	2240      	movs	r2, #64	; 0x40
 8002644:	4393      	bics	r3, r2
 8002646:	001a      	movs	r2, r3
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	019b      	lsls	r3, r3, #6
 800264e:	4313      	orrs	r3, r2
 8002650:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	4a17      	ldr	r2, [pc, #92]	; (80026b4 <OC2Config+0x10c>)
 8002656:	401a      	ands	r2, r3
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	4313      	orrs	r3, r2
 8002660:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	4a14      	ldr	r2, [pc, #80]	; (80026b8 <OC2Config+0x110>)
 8002666:	401a      	ands	r2, r3
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	69db      	ldr	r3, [r3, #28]
 800266c:	00db      	lsls	r3, r3, #3
 800266e:	4313      	orrs	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	68fa      	ldr	r2, [r7, #12]
 800267c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	68da      	ldr	r2, [r3, #12]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	0011      	movs	r1, r2
 8002686:	0018      	movs	r0, r3
 8002688:	f7ff fdfc 	bl	8002284 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	697a      	ldr	r2, [r7, #20]
 8002690:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002692:	2300      	movs	r3, #0
}
 8002694:	0018      	movs	r0, r3
 8002696:	46bd      	mov	sp, r7
 8002698:	b006      	add	sp, #24
 800269a:	bd80      	pop	{r7, pc}
 800269c:	fffffcff 	.word	0xfffffcff
 80026a0:	ffff8fff 	.word	0xffff8fff
 80026a4:	40012c00 	.word	0x40012c00
 80026a8:	40014000 	.word	0x40014000
 80026ac:	40014400 	.word	0x40014400
 80026b0:	40014800 	.word	0x40014800
 80026b4:	fffffbff 	.word	0xfffffbff
 80026b8:	fffff7ff 	.word	0xfffff7ff

080026bc <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	4a37      	ldr	r2, [pc, #220]	; (80027a8 <OC3Config+0xec>)
 80026cc:	401a      	ands	r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a1b      	ldr	r3, [r3, #32]
 80026d6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2203      	movs	r2, #3
 80026e8:	4393      	bics	r3, r2
 80026ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2270      	movs	r2, #112	; 0x70
 80026f0:	4393      	bics	r3, r2
 80026f2:	001a      	movs	r2, r3
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	4a2b      	ldr	r2, [pc, #172]	; (80027ac <OC3Config+0xf0>)
 8002700:	401a      	ands	r2, r3
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	021b      	lsls	r3, r3, #8
 8002708:	4313      	orrs	r3, r2
 800270a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	4a26      	ldr	r2, [pc, #152]	; (80027a8 <OC3Config+0xec>)
 8002710:	401a      	ands	r2, r3
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	021b      	lsls	r3, r3, #8
 8002718:	4313      	orrs	r3, r2
 800271a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	4a24      	ldr	r2, [pc, #144]	; (80027b0 <OC3Config+0xf4>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d00b      	beq.n	800273c <OC3Config+0x80>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4a23      	ldr	r2, [pc, #140]	; (80027b4 <OC3Config+0xf8>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d007      	beq.n	800273c <OC3Config+0x80>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4a22      	ldr	r2, [pc, #136]	; (80027b8 <OC3Config+0xfc>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d003      	beq.n	800273c <OC3Config+0x80>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a21      	ldr	r2, [pc, #132]	; (80027bc <OC3Config+0x100>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d11f      	bne.n	800277c <OC3Config+0xc0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	4a20      	ldr	r2, [pc, #128]	; (80027c0 <OC3Config+0x104>)
 8002740:	401a      	ands	r2, r3
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	695b      	ldr	r3, [r3, #20]
 8002746:	029b      	lsls	r3, r3, #10
 8002748:	4313      	orrs	r3, r2
 800274a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	4a1d      	ldr	r2, [pc, #116]	; (80027c4 <OC3Config+0x108>)
 8002750:	401a      	ands	r2, r3
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	029b      	lsls	r3, r3, #10
 8002758:	4313      	orrs	r3, r2
 800275a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	4a1a      	ldr	r2, [pc, #104]	; (80027c8 <OC3Config+0x10c>)
 8002760:	401a      	ands	r2, r3
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	011b      	lsls	r3, r3, #4
 8002768:	4313      	orrs	r3, r2
 800276a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	4a17      	ldr	r2, [pc, #92]	; (80027cc <OC3Config+0x110>)
 8002770:	401a      	ands	r2, r3
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	69db      	ldr	r3, [r3, #28]
 8002776:	015b      	lsls	r3, r3, #5
 8002778:	4313      	orrs	r3, r2
 800277a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	68fa      	ldr	r2, [r7, #12]
 8002786:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	68da      	ldr	r2, [r3, #12]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	0011      	movs	r1, r2
 8002790:	0018      	movs	r0, r3
 8002792:	f7ff fd83 	bl	800229c <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	697a      	ldr	r2, [r7, #20]
 800279a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800279c:	2300      	movs	r3, #0
}
 800279e:	0018      	movs	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	b006      	add	sp, #24
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	46c0      	nop			; (mov r8, r8)
 80027a8:	fffffeff 	.word	0xfffffeff
 80027ac:	fffffdff 	.word	0xfffffdff
 80027b0:	40012c00 	.word	0x40012c00
 80027b4:	40014000 	.word	0x40014000
 80027b8:	40014400 	.word	0x40014400
 80027bc:	40014800 	.word	0x40014800
 80027c0:	fffff7ff 	.word	0xfffff7ff
 80027c4:	fffffbff 	.word	0xfffffbff
 80027c8:	ffffefff 	.word	0xffffefff
 80027cc:	ffffdfff 	.word	0xffffdfff

080027d0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	4a2b      	ldr	r2, [pc, #172]	; (800288c <OC4Config+0xbc>)
 80027e0:	401a      	ands	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a1b      	ldr	r3, [r3, #32]
 80027ea:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	4a25      	ldr	r2, [pc, #148]	; (8002890 <OC4Config+0xc0>)
 80027fc:	4013      	ands	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	4a24      	ldr	r2, [pc, #144]	; (8002894 <OC4Config+0xc4>)
 8002804:	401a      	ands	r2, r3
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	021b      	lsls	r3, r3, #8
 800280c:	4313      	orrs	r3, r2
 800280e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	4a21      	ldr	r2, [pc, #132]	; (8002898 <OC4Config+0xc8>)
 8002814:	401a      	ands	r2, r3
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	031b      	lsls	r3, r3, #12
 800281c:	4313      	orrs	r3, r2
 800281e:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	4a1a      	ldr	r2, [pc, #104]	; (800288c <OC4Config+0xbc>)
 8002824:	401a      	ands	r2, r3
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	031b      	lsls	r3, r3, #12
 800282c:	4313      	orrs	r3, r2
 800282e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a1a      	ldr	r2, [pc, #104]	; (800289c <OC4Config+0xcc>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d00b      	beq.n	8002850 <OC4Config+0x80>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a19      	ldr	r2, [pc, #100]	; (80028a0 <OC4Config+0xd0>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d007      	beq.n	8002850 <OC4Config+0x80>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a18      	ldr	r2, [pc, #96]	; (80028a4 <OC4Config+0xd4>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d003      	beq.n	8002850 <OC4Config+0x80>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a17      	ldr	r2, [pc, #92]	; (80028a8 <OC4Config+0xd8>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d107      	bne.n	8002860 <OC4Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	4a16      	ldr	r2, [pc, #88]	; (80028ac <OC4Config+0xdc>)
 8002854:	401a      	ands	r2, r3
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	699b      	ldr	r3, [r3, #24]
 800285a:	019b      	lsls	r3, r3, #6
 800285c:	4313      	orrs	r3, r2
 800285e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	697a      	ldr	r2, [r7, #20]
 8002864:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	68da      	ldr	r2, [r3, #12]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	0011      	movs	r1, r2
 8002874:	0018      	movs	r0, r3
 8002876:	f7ff fd1d 	bl	80022b4 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002880:	2300      	movs	r3, #0
}
 8002882:	0018      	movs	r0, r3
 8002884:	46bd      	mov	sp, r7
 8002886:	b006      	add	sp, #24
 8002888:	bd80      	pop	{r7, pc}
 800288a:	46c0      	nop			; (mov r8, r8)
 800288c:	ffffefff 	.word	0xffffefff
 8002890:	fffffcff 	.word	0xfffffcff
 8002894:	ffff8fff 	.word	0xffff8fff
 8002898:	ffffdfff 	.word	0xffffdfff
 800289c:	40012c00 	.word	0x40012c00
 80028a0:	40014000 	.word	0x40014000
 80028a4:	40014400 	.word	0x40014400
 80028a8:	40014800 	.word	0x40014800
 80028ac:	ffffbfff 	.word	0xffffbfff

080028b0 <LL_USART_IsEnabled>:
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2201      	movs	r2, #1
 80028be:	4013      	ands	r3, r2
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d101      	bne.n	80028c8 <LL_USART_IsEnabled+0x18>
 80028c4:	2301      	movs	r3, #1
 80028c6:	e000      	b.n	80028ca <LL_USART_IsEnabled+0x1a>
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	0018      	movs	r0, r3
 80028cc:	46bd      	mov	sp, r7
 80028ce:	b002      	add	sp, #8
 80028d0:	bd80      	pop	{r7, pc}
	...

080028d4 <LL_USART_SetStopBitsLength>:
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	4a05      	ldr	r2, [pc, #20]	; (80028f8 <LL_USART_SetStopBitsLength+0x24>)
 80028e4:	401a      	ands	r2, r3
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	431a      	orrs	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	605a      	str	r2, [r3, #4]
}
 80028ee:	46c0      	nop			; (mov r8, r8)
 80028f0:	46bd      	mov	sp, r7
 80028f2:	b002      	add	sp, #8
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	ffffcfff 	.word	0xffffcfff

080028fc <LL_USART_SetHWFlowCtrl>:
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	4a05      	ldr	r2, [pc, #20]	; (8002920 <LL_USART_SetHWFlowCtrl+0x24>)
 800290c:	401a      	ands	r2, r3
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	431a      	orrs	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	609a      	str	r2, [r3, #8]
}
 8002916:	46c0      	nop			; (mov r8, r8)
 8002918:	46bd      	mov	sp, r7
 800291a:	b002      	add	sp, #8
 800291c:	bd80      	pop	{r7, pc}
 800291e:	46c0      	nop			; (mov r8, r8)
 8002920:	fffffcff 	.word	0xfffffcff

08002924 <LL_USART_SetBaudRate>:
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
 8002930:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	2380      	movs	r3, #128	; 0x80
 8002936:	021b      	lsls	r3, r3, #8
 8002938:	429a      	cmp	r2, r3
 800293a:	d11c      	bne.n	8002976 <LL_USART_SetBaudRate+0x52>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	005a      	lsls	r2, r3, #1
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	085b      	lsrs	r3, r3, #1
 8002944:	18d3      	adds	r3, r2, r3
 8002946:	6839      	ldr	r1, [r7, #0]
 8002948:	0018      	movs	r0, r3
 800294a:	f7fd fbe5 	bl	8000118 <__udivsi3>
 800294e:	0003      	movs	r3, r0
 8002950:	b29b      	uxth	r3, r3
 8002952:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	4a10      	ldr	r2, [pc, #64]	; (8002998 <LL_USART_SetBaudRate+0x74>)
 8002958:	4013      	ands	r3, r2
 800295a:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	085b      	lsrs	r3, r3, #1
 8002960:	b29b      	uxth	r3, r3
 8002962:	001a      	movs	r2, r3
 8002964:	2307      	movs	r3, #7
 8002966:	4013      	ands	r3, r2
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	4313      	orrs	r3, r2
 800296c:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	60da      	str	r2, [r3, #12]
}
 8002974:	e00c      	b.n	8002990 <LL_USART_SetBaudRate+0x6c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	085a      	lsrs	r2, r3, #1
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	18d3      	adds	r3, r2, r3
 800297e:	6839      	ldr	r1, [r7, #0]
 8002980:	0018      	movs	r0, r3
 8002982:	f7fd fbc9 	bl	8000118 <__udivsi3>
 8002986:	0003      	movs	r3, r0
 8002988:	b29b      	uxth	r3, r3
 800298a:	001a      	movs	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	60da      	str	r2, [r3, #12]
}
 8002990:	46c0      	nop			; (mov r8, r8)
 8002992:	46bd      	mov	sp, r7
 8002994:	b006      	add	sp, #24
 8002996:	bd80      	pop	{r7, pc}
 8002998:	0000fff0 	.word	0x0000fff0

0800299c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800299c:	b590      	push	{r4, r7, lr}
 800299e:	b089      	sub	sp, #36	; 0x24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80029a6:	231f      	movs	r3, #31
 80029a8:	18fb      	adds	r3, r7, r3
 80029aa:	2201      	movs	r2, #1
 80029ac:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80029ae:	2300      	movs	r3, #0
 80029b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	0018      	movs	r0, r3
 80029b6:	f7ff ff7b 	bl	80028b0 <LL_USART_IsEnabled>
 80029ba:	1e03      	subs	r3, r0, #0
 80029bc:	d000      	beq.n	80029c0 <LL_USART_Init+0x24>
 80029be:	e090      	b.n	8002ae2 <LL_USART_Init+0x146>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a4a      	ldr	r2, [pc, #296]	; (8002af0 <LL_USART_Init+0x154>)
 80029c6:	401a      	ands	r2, r3
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	6859      	ldr	r1, [r3, #4]
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	4319      	orrs	r1, r3
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	4319      	orrs	r1, r3
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	430b      	orrs	r3, r1
 80029de:	431a      	orrs	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	689a      	ldr	r2, [r3, #8]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	0011      	movs	r1, r2
 80029ec:	0018      	movs	r0, r3
 80029ee:	f7ff ff71 	bl	80028d4 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	695a      	ldr	r2, [r3, #20]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	0011      	movs	r1, r2
 80029fa:	0018      	movs	r0, r3
 80029fc:	f7ff ff7e 	bl	80028fc <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4a3c      	ldr	r2, [pc, #240]	; (8002af4 <LL_USART_Init+0x158>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d105      	bne.n	8002a14 <LL_USART_Init+0x78>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002a08:	2000      	movs	r0, #0
 8002a0a:	f7ff faa5 	bl	8001f58 <LL_RCC_GetUSARTClockFreq>
 8002a0e:	0003      	movs	r3, r0
 8002a10:	61bb      	str	r3, [r7, #24]
 8002a12:	e053      	b.n	8002abc <LL_USART_Init+0x120>
    }
#if defined(USART2)
    else if (USARTx == USART2)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a38      	ldr	r2, [pc, #224]	; (8002af8 <LL_USART_Init+0x15c>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d105      	bne.n	8002a28 <LL_USART_Init+0x8c>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8002a1c:	2010      	movs	r0, #16
 8002a1e:	f7ff fa9b 	bl	8001f58 <LL_RCC_GetUSARTClockFreq>
 8002a22:	0003      	movs	r3, r0
 8002a24:	61bb      	str	r3, [r7, #24]
 8002a26:	e049      	b.n	8002abc <LL_USART_Init+0x120>
      periphclk = RCC_Clocks.PCLK1_Frequency;
#endif /* USART2 Clock selector flag */
    }
#endif /* USART2 */
#if defined(USART3)
    else if (USARTx == USART3)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a34      	ldr	r2, [pc, #208]	; (8002afc <LL_USART_Init+0x160>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d105      	bne.n	8002a3c <LL_USART_Init+0xa0>
    {
#if defined(RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8002a30:	2012      	movs	r0, #18
 8002a32:	f7ff fa91 	bl	8001f58 <LL_RCC_GetUSARTClockFreq>
 8002a36:	0003      	movs	r3, r0
 8002a38:	61bb      	str	r3, [r7, #24]
 8002a3a:	e03f      	b.n	8002abc <LL_USART_Init+0x120>
      periphclk = RCC_Clocks.PCLK1_Frequency;
#endif /* USART3 Clock selector flag */
    }
#endif /* USART3 */
#if defined(USART4)
    else if (USARTx == USART4)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4a30      	ldr	r2, [pc, #192]	; (8002b00 <LL_USART_Init+0x164>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d108      	bne.n	8002a56 <LL_USART_Init+0xba>
    {
      /* USART4 clock is PCLK1 */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002a44:	240c      	movs	r4, #12
 8002a46:	193b      	adds	r3, r7, r4
 8002a48:	0018      	movs	r0, r3
 8002a4a:	f7ff fa67 	bl	8001f1c <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8002a4e:	193b      	adds	r3, r7, r4
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	61bb      	str	r3, [r7, #24]
 8002a54:	e032      	b.n	8002abc <LL_USART_Init+0x120>
    }
#endif /* USART4 */
#if defined(USART5)
    else if (USARTx == USART5)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a2a      	ldr	r2, [pc, #168]	; (8002b04 <LL_USART_Init+0x168>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d108      	bne.n	8002a70 <LL_USART_Init+0xd4>
    {
      /* USART5 clock is PCLK1 */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002a5e:	240c      	movs	r4, #12
 8002a60:	193b      	adds	r3, r7, r4
 8002a62:	0018      	movs	r0, r3
 8002a64:	f7ff fa5a 	bl	8001f1c <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8002a68:	193b      	adds	r3, r7, r4
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	61bb      	str	r3, [r7, #24]
 8002a6e:	e025      	b.n	8002abc <LL_USART_Init+0x120>
    }
#endif /* USART5 */
#if defined(USART6)
    else if (USARTx == USART6)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	4a25      	ldr	r2, [pc, #148]	; (8002b08 <LL_USART_Init+0x16c>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d108      	bne.n	8002a8a <LL_USART_Init+0xee>
    {
      /* USART6 clock is PCLK1 */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002a78:	240c      	movs	r4, #12
 8002a7a:	193b      	adds	r3, r7, r4
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f7ff fa4d 	bl	8001f1c <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8002a82:	193b      	adds	r3, r7, r4
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	61bb      	str	r3, [r7, #24]
 8002a88:	e018      	b.n	8002abc <LL_USART_Init+0x120>
    }
#endif /* USART6 */
#if defined(USART7)
    else if (USARTx == USART7)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a1f      	ldr	r2, [pc, #124]	; (8002b0c <LL_USART_Init+0x170>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d108      	bne.n	8002aa4 <LL_USART_Init+0x108>
    {
      /* USART7 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002a92:	240c      	movs	r4, #12
 8002a94:	193b      	adds	r3, r7, r4
 8002a96:	0018      	movs	r0, r3
 8002a98:	f7ff fa40 	bl	8001f1c <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8002a9c:	193b      	adds	r3, r7, r4
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	61bb      	str	r3, [r7, #24]
 8002aa2:	e00b      	b.n	8002abc <LL_USART_Init+0x120>
    }
#endif /* USART7 */
#if defined(USART8)
    else if (USARTx == USART8)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4a1a      	ldr	r2, [pc, #104]	; (8002b10 <LL_USART_Init+0x174>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d107      	bne.n	8002abc <LL_USART_Init+0x120>
    {
      /* USART8 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002aac:	240c      	movs	r4, #12
 8002aae:	193b      	adds	r3, r7, r4
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f7ff fa33 	bl	8001f1c <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8002ab6:	193b      	adds	r3, r7, r4
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00f      	beq.n	8002ae2 <LL_USART_Init+0x146>
        && (USART_InitStruct->BaudRate != 0U))
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00b      	beq.n	8002ae2 <LL_USART_Init+0x146>
    {
      status = SUCCESS;
 8002aca:	231f      	movs	r3, #31
 8002acc:	18fb      	adds	r3, r7, r3
 8002ace:	2200      	movs	r2, #0
 8002ad0:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	699a      	ldr	r2, [r3, #24]
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	69b9      	ldr	r1, [r7, #24]
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7ff ff21 	bl	8002924 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002ae2:	231f      	movs	r3, #31
 8002ae4:	18fb      	adds	r3, r7, r3
 8002ae6:	781b      	ldrb	r3, [r3, #0]
}
 8002ae8:	0018      	movs	r0, r3
 8002aea:	46bd      	mov	sp, r7
 8002aec:	b009      	add	sp, #36	; 0x24
 8002aee:	bd90      	pop	{r4, r7, pc}
 8002af0:	efff69f3 	.word	0xefff69f3
 8002af4:	40013800 	.word	0x40013800
 8002af8:	40004400 	.word	0x40004400
 8002afc:	40004800 	.word	0x40004800
 8002b00:	40004c00 	.word	0x40004c00
 8002b04:	40005000 	.word	0x40005000
 8002b08:	40011400 	.word	0x40011400
 8002b0c:	40011800 	.word	0x40011800
 8002b10:	40011c00 	.word	0x40011c00

08002b14 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002b1e:	6839      	ldr	r1, [r7, #0]
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f7fd faf9 	bl	8000118 <__udivsi3>
 8002b26:	0003      	movs	r3, r0
 8002b28:	001a      	movs	r2, r3
 8002b2a:	4b06      	ldr	r3, [pc, #24]	; (8002b44 <LL_InitTick+0x30>)
 8002b2c:	3a01      	subs	r2, #1
 8002b2e:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002b30:	4b04      	ldr	r3, [pc, #16]	; (8002b44 <LL_InitTick+0x30>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b36:	4b03      	ldr	r3, [pc, #12]	; (8002b44 <LL_InitTick+0x30>)
 8002b38:	2205      	movs	r2, #5
 8002b3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002b3c:	46c0      	nop			; (mov r8, r8)
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	b002      	add	sp, #8
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	e000e010 	.word	0xe000e010

08002b48 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002b50:	23fa      	movs	r3, #250	; 0xfa
 8002b52:	009a      	lsls	r2, r3, #2
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	0011      	movs	r1, r2
 8002b58:	0018      	movs	r0, r3
 8002b5a:	f7ff ffdb 	bl	8002b14 <LL_InitTick>
}
 8002b5e:	46c0      	nop			; (mov r8, r8)
 8002b60:	46bd      	mov	sp, r7
 8002b62:	b002      	add	sp, #8
 8002b64:	bd80      	pop	{r7, pc}
	...

08002b68 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002b70:	4b03      	ldr	r3, [pc, #12]	; (8002b80 <LL_SetSystemCoreClock+0x18>)
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	601a      	str	r2, [r3, #0]
}
 8002b76:	46c0      	nop			; (mov r8, r8)
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	b002      	add	sp, #8
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	46c0      	nop			; (mov r8, r8)
 8002b80:	20000000 	.word	0x20000000

08002b84 <__errno>:
 8002b84:	4b01      	ldr	r3, [pc, #4]	; (8002b8c <__errno+0x8>)
 8002b86:	6818      	ldr	r0, [r3, #0]
 8002b88:	4770      	bx	lr
 8002b8a:	46c0      	nop			; (mov r8, r8)
 8002b8c:	20000004 	.word	0x20000004

08002b90 <__libc_init_array>:
 8002b90:	b570      	push	{r4, r5, r6, lr}
 8002b92:	2600      	movs	r6, #0
 8002b94:	4d0c      	ldr	r5, [pc, #48]	; (8002bc8 <__libc_init_array+0x38>)
 8002b96:	4c0d      	ldr	r4, [pc, #52]	; (8002bcc <__libc_init_array+0x3c>)
 8002b98:	1b64      	subs	r4, r4, r5
 8002b9a:	10a4      	asrs	r4, r4, #2
 8002b9c:	42a6      	cmp	r6, r4
 8002b9e:	d109      	bne.n	8002bb4 <__libc_init_array+0x24>
 8002ba0:	2600      	movs	r6, #0
 8002ba2:	f001 f9af 	bl	8003f04 <_init>
 8002ba6:	4d0a      	ldr	r5, [pc, #40]	; (8002bd0 <__libc_init_array+0x40>)
 8002ba8:	4c0a      	ldr	r4, [pc, #40]	; (8002bd4 <__libc_init_array+0x44>)
 8002baa:	1b64      	subs	r4, r4, r5
 8002bac:	10a4      	asrs	r4, r4, #2
 8002bae:	42a6      	cmp	r6, r4
 8002bb0:	d105      	bne.n	8002bbe <__libc_init_array+0x2e>
 8002bb2:	bd70      	pop	{r4, r5, r6, pc}
 8002bb4:	00b3      	lsls	r3, r6, #2
 8002bb6:	58eb      	ldr	r3, [r5, r3]
 8002bb8:	4798      	blx	r3
 8002bba:	3601      	adds	r6, #1
 8002bbc:	e7ee      	b.n	8002b9c <__libc_init_array+0xc>
 8002bbe:	00b3      	lsls	r3, r6, #2
 8002bc0:	58eb      	ldr	r3, [r5, r3]
 8002bc2:	4798      	blx	r3
 8002bc4:	3601      	adds	r6, #1
 8002bc6:	e7f2      	b.n	8002bae <__libc_init_array+0x1e>
 8002bc8:	08004018 	.word	0x08004018
 8002bcc:	08004018 	.word	0x08004018
 8002bd0:	08004018 	.word	0x08004018
 8002bd4:	0800401c 	.word	0x0800401c

08002bd8 <memset>:
 8002bd8:	0003      	movs	r3, r0
 8002bda:	1882      	adds	r2, r0, r2
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d100      	bne.n	8002be2 <memset+0xa>
 8002be0:	4770      	bx	lr
 8002be2:	7019      	strb	r1, [r3, #0]
 8002be4:	3301      	adds	r3, #1
 8002be6:	e7f9      	b.n	8002bdc <memset+0x4>

08002be8 <iprintf>:
 8002be8:	b40f      	push	{r0, r1, r2, r3}
 8002bea:	4b0b      	ldr	r3, [pc, #44]	; (8002c18 <iprintf+0x30>)
 8002bec:	b513      	push	{r0, r1, r4, lr}
 8002bee:	681c      	ldr	r4, [r3, #0]
 8002bf0:	2c00      	cmp	r4, #0
 8002bf2:	d005      	beq.n	8002c00 <iprintf+0x18>
 8002bf4:	69a3      	ldr	r3, [r4, #24]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d102      	bne.n	8002c00 <iprintf+0x18>
 8002bfa:	0020      	movs	r0, r4
 8002bfc:	f000 fb6c 	bl	80032d8 <__sinit>
 8002c00:	ab05      	add	r3, sp, #20
 8002c02:	0020      	movs	r0, r4
 8002c04:	9a04      	ldr	r2, [sp, #16]
 8002c06:	68a1      	ldr	r1, [r4, #8]
 8002c08:	9301      	str	r3, [sp, #4]
 8002c0a:	f000 fd89 	bl	8003720 <_vfiprintf_r>
 8002c0e:	bc16      	pop	{r1, r2, r4}
 8002c10:	bc08      	pop	{r3}
 8002c12:	b004      	add	sp, #16
 8002c14:	4718      	bx	r3
 8002c16:	46c0      	nop			; (mov r8, r8)
 8002c18:	20000004 	.word	0x20000004

08002c1c <putchar>:
 8002c1c:	4b08      	ldr	r3, [pc, #32]	; (8002c40 <putchar+0x24>)
 8002c1e:	b570      	push	{r4, r5, r6, lr}
 8002c20:	681c      	ldr	r4, [r3, #0]
 8002c22:	0005      	movs	r5, r0
 8002c24:	2c00      	cmp	r4, #0
 8002c26:	d005      	beq.n	8002c34 <putchar+0x18>
 8002c28:	69a3      	ldr	r3, [r4, #24]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d102      	bne.n	8002c34 <putchar+0x18>
 8002c2e:	0020      	movs	r0, r4
 8002c30:	f000 fb52 	bl	80032d8 <__sinit>
 8002c34:	0029      	movs	r1, r5
 8002c36:	0020      	movs	r0, r4
 8002c38:	68a2      	ldr	r2, [r4, #8]
 8002c3a:	f001 f82d 	bl	8003c98 <_putc_r>
 8002c3e:	bd70      	pop	{r4, r5, r6, pc}
 8002c40:	20000004 	.word	0x20000004

08002c44 <_puts_r>:
 8002c44:	b570      	push	{r4, r5, r6, lr}
 8002c46:	0005      	movs	r5, r0
 8002c48:	000e      	movs	r6, r1
 8002c4a:	2800      	cmp	r0, #0
 8002c4c:	d004      	beq.n	8002c58 <_puts_r+0x14>
 8002c4e:	6983      	ldr	r3, [r0, #24]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d101      	bne.n	8002c58 <_puts_r+0x14>
 8002c54:	f000 fb40 	bl	80032d8 <__sinit>
 8002c58:	69ab      	ldr	r3, [r5, #24]
 8002c5a:	68ac      	ldr	r4, [r5, #8]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d102      	bne.n	8002c66 <_puts_r+0x22>
 8002c60:	0028      	movs	r0, r5
 8002c62:	f000 fb39 	bl	80032d8 <__sinit>
 8002c66:	4b2d      	ldr	r3, [pc, #180]	; (8002d1c <_puts_r+0xd8>)
 8002c68:	429c      	cmp	r4, r3
 8002c6a:	d122      	bne.n	8002cb2 <_puts_r+0x6e>
 8002c6c:	686c      	ldr	r4, [r5, #4]
 8002c6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002c70:	07db      	lsls	r3, r3, #31
 8002c72:	d405      	bmi.n	8002c80 <_puts_r+0x3c>
 8002c74:	89a3      	ldrh	r3, [r4, #12]
 8002c76:	059b      	lsls	r3, r3, #22
 8002c78:	d402      	bmi.n	8002c80 <_puts_r+0x3c>
 8002c7a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c7c:	f000 fbcd 	bl	800341a <__retarget_lock_acquire_recursive>
 8002c80:	89a3      	ldrh	r3, [r4, #12]
 8002c82:	071b      	lsls	r3, r3, #28
 8002c84:	d502      	bpl.n	8002c8c <_puts_r+0x48>
 8002c86:	6923      	ldr	r3, [r4, #16]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d129      	bne.n	8002ce0 <_puts_r+0x9c>
 8002c8c:	0021      	movs	r1, r4
 8002c8e:	0028      	movs	r0, r5
 8002c90:	f000 f97c 	bl	8002f8c <__swsetup_r>
 8002c94:	2800      	cmp	r0, #0
 8002c96:	d023      	beq.n	8002ce0 <_puts_r+0x9c>
 8002c98:	2501      	movs	r5, #1
 8002c9a:	426d      	negs	r5, r5
 8002c9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002c9e:	07db      	lsls	r3, r3, #31
 8002ca0:	d405      	bmi.n	8002cae <_puts_r+0x6a>
 8002ca2:	89a3      	ldrh	r3, [r4, #12]
 8002ca4:	059b      	lsls	r3, r3, #22
 8002ca6:	d402      	bmi.n	8002cae <_puts_r+0x6a>
 8002ca8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002caa:	f000 fbb7 	bl	800341c <__retarget_lock_release_recursive>
 8002cae:	0028      	movs	r0, r5
 8002cb0:	bd70      	pop	{r4, r5, r6, pc}
 8002cb2:	4b1b      	ldr	r3, [pc, #108]	; (8002d20 <_puts_r+0xdc>)
 8002cb4:	429c      	cmp	r4, r3
 8002cb6:	d101      	bne.n	8002cbc <_puts_r+0x78>
 8002cb8:	68ac      	ldr	r4, [r5, #8]
 8002cba:	e7d8      	b.n	8002c6e <_puts_r+0x2a>
 8002cbc:	4b19      	ldr	r3, [pc, #100]	; (8002d24 <_puts_r+0xe0>)
 8002cbe:	429c      	cmp	r4, r3
 8002cc0:	d1d5      	bne.n	8002c6e <_puts_r+0x2a>
 8002cc2:	68ec      	ldr	r4, [r5, #12]
 8002cc4:	e7d3      	b.n	8002c6e <_puts_r+0x2a>
 8002cc6:	3601      	adds	r6, #1
 8002cc8:	60a3      	str	r3, [r4, #8]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	da04      	bge.n	8002cd8 <_puts_r+0x94>
 8002cce:	69a2      	ldr	r2, [r4, #24]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	dc16      	bgt.n	8002d02 <_puts_r+0xbe>
 8002cd4:	290a      	cmp	r1, #10
 8002cd6:	d014      	beq.n	8002d02 <_puts_r+0xbe>
 8002cd8:	6823      	ldr	r3, [r4, #0]
 8002cda:	1c5a      	adds	r2, r3, #1
 8002cdc:	6022      	str	r2, [r4, #0]
 8002cde:	7019      	strb	r1, [r3, #0]
 8002ce0:	68a3      	ldr	r3, [r4, #8]
 8002ce2:	7831      	ldrb	r1, [r6, #0]
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	2900      	cmp	r1, #0
 8002ce8:	d1ed      	bne.n	8002cc6 <_puts_r+0x82>
 8002cea:	60a3      	str	r3, [r4, #8]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	da0f      	bge.n	8002d10 <_puts_r+0xcc>
 8002cf0:	0028      	movs	r0, r5
 8002cf2:	0022      	movs	r2, r4
 8002cf4:	310a      	adds	r1, #10
 8002cf6:	f000 f8f3 	bl	8002ee0 <__swbuf_r>
 8002cfa:	250a      	movs	r5, #10
 8002cfc:	1c43      	adds	r3, r0, #1
 8002cfe:	d1cd      	bne.n	8002c9c <_puts_r+0x58>
 8002d00:	e7ca      	b.n	8002c98 <_puts_r+0x54>
 8002d02:	0022      	movs	r2, r4
 8002d04:	0028      	movs	r0, r5
 8002d06:	f000 f8eb 	bl	8002ee0 <__swbuf_r>
 8002d0a:	1c43      	adds	r3, r0, #1
 8002d0c:	d1e8      	bne.n	8002ce0 <_puts_r+0x9c>
 8002d0e:	e7c3      	b.n	8002c98 <_puts_r+0x54>
 8002d10:	250a      	movs	r5, #10
 8002d12:	6823      	ldr	r3, [r4, #0]
 8002d14:	1c5a      	adds	r2, r3, #1
 8002d16:	6022      	str	r2, [r4, #0]
 8002d18:	701d      	strb	r5, [r3, #0]
 8002d1a:	e7bf      	b.n	8002c9c <_puts_r+0x58>
 8002d1c:	08003fa4 	.word	0x08003fa4
 8002d20:	08003fc4 	.word	0x08003fc4
 8002d24:	08003f84 	.word	0x08003f84

08002d28 <puts>:
 8002d28:	b510      	push	{r4, lr}
 8002d2a:	4b03      	ldr	r3, [pc, #12]	; (8002d38 <puts+0x10>)
 8002d2c:	0001      	movs	r1, r0
 8002d2e:	6818      	ldr	r0, [r3, #0]
 8002d30:	f7ff ff88 	bl	8002c44 <_puts_r>
 8002d34:	bd10      	pop	{r4, pc}
 8002d36:	46c0      	nop			; (mov r8, r8)
 8002d38:	20000004 	.word	0x20000004

08002d3c <setbuf>:
 8002d3c:	424a      	negs	r2, r1
 8002d3e:	414a      	adcs	r2, r1
 8002d40:	2380      	movs	r3, #128	; 0x80
 8002d42:	b510      	push	{r4, lr}
 8002d44:	0052      	lsls	r2, r2, #1
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	f000 f802 	bl	8002d50 <setvbuf>
 8002d4c:	bd10      	pop	{r4, pc}
	...

08002d50 <setvbuf>:
 8002d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d52:	001d      	movs	r5, r3
 8002d54:	4b5d      	ldr	r3, [pc, #372]	; (8002ecc <setvbuf+0x17c>)
 8002d56:	b085      	sub	sp, #20
 8002d58:	681e      	ldr	r6, [r3, #0]
 8002d5a:	0004      	movs	r4, r0
 8002d5c:	000f      	movs	r7, r1
 8002d5e:	9200      	str	r2, [sp, #0]
 8002d60:	2e00      	cmp	r6, #0
 8002d62:	d005      	beq.n	8002d70 <setvbuf+0x20>
 8002d64:	69b3      	ldr	r3, [r6, #24]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d102      	bne.n	8002d70 <setvbuf+0x20>
 8002d6a:	0030      	movs	r0, r6
 8002d6c:	f000 fab4 	bl	80032d8 <__sinit>
 8002d70:	4b57      	ldr	r3, [pc, #348]	; (8002ed0 <setvbuf+0x180>)
 8002d72:	429c      	cmp	r4, r3
 8002d74:	d161      	bne.n	8002e3a <setvbuf+0xea>
 8002d76:	6874      	ldr	r4, [r6, #4]
 8002d78:	9b00      	ldr	r3, [sp, #0]
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d005      	beq.n	8002d8a <setvbuf+0x3a>
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d900      	bls.n	8002d84 <setvbuf+0x34>
 8002d82:	e09d      	b.n	8002ec0 <setvbuf+0x170>
 8002d84:	2d00      	cmp	r5, #0
 8002d86:	da00      	bge.n	8002d8a <setvbuf+0x3a>
 8002d88:	e09a      	b.n	8002ec0 <setvbuf+0x170>
 8002d8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d8c:	07db      	lsls	r3, r3, #31
 8002d8e:	d405      	bmi.n	8002d9c <setvbuf+0x4c>
 8002d90:	89a3      	ldrh	r3, [r4, #12]
 8002d92:	059b      	lsls	r3, r3, #22
 8002d94:	d402      	bmi.n	8002d9c <setvbuf+0x4c>
 8002d96:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d98:	f000 fb3f 	bl	800341a <__retarget_lock_acquire_recursive>
 8002d9c:	0021      	movs	r1, r4
 8002d9e:	0030      	movs	r0, r6
 8002da0:	f000 f9f8 	bl	8003194 <_fflush_r>
 8002da4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002da6:	2900      	cmp	r1, #0
 8002da8:	d008      	beq.n	8002dbc <setvbuf+0x6c>
 8002daa:	0023      	movs	r3, r4
 8002dac:	3344      	adds	r3, #68	; 0x44
 8002dae:	4299      	cmp	r1, r3
 8002db0:	d002      	beq.n	8002db8 <setvbuf+0x68>
 8002db2:	0030      	movs	r0, r6
 8002db4:	f000 fbaa 	bl	800350c <_free_r>
 8002db8:	2300      	movs	r3, #0
 8002dba:	6363      	str	r3, [r4, #52]	; 0x34
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	61a3      	str	r3, [r4, #24]
 8002dc0:	6063      	str	r3, [r4, #4]
 8002dc2:	89a3      	ldrh	r3, [r4, #12]
 8002dc4:	061b      	lsls	r3, r3, #24
 8002dc6:	d503      	bpl.n	8002dd0 <setvbuf+0x80>
 8002dc8:	0030      	movs	r0, r6
 8002dca:	6921      	ldr	r1, [r4, #16]
 8002dcc:	f000 fb9e 	bl	800350c <_free_r>
 8002dd0:	89a3      	ldrh	r3, [r4, #12]
 8002dd2:	4a40      	ldr	r2, [pc, #256]	; (8002ed4 <setvbuf+0x184>)
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	81a3      	strh	r3, [r4, #12]
 8002dd8:	9b00      	ldr	r3, [sp, #0]
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d100      	bne.n	8002de0 <setvbuf+0x90>
 8002dde:	e069      	b.n	8002eb4 <setvbuf+0x164>
 8002de0:	ab03      	add	r3, sp, #12
 8002de2:	0021      	movs	r1, r4
 8002de4:	0030      	movs	r0, r6
 8002de6:	aa02      	add	r2, sp, #8
 8002de8:	f000 fb1a 	bl	8003420 <__swhatbuf_r>
 8002dec:	89a3      	ldrh	r3, [r4, #12]
 8002dee:	4303      	orrs	r3, r0
 8002df0:	81a3      	strh	r3, [r4, #12]
 8002df2:	2d00      	cmp	r5, #0
 8002df4:	d12b      	bne.n	8002e4e <setvbuf+0xfe>
 8002df6:	9d02      	ldr	r5, [sp, #8]
 8002df8:	0028      	movs	r0, r5
 8002dfa:	f000 fb7d 	bl	80034f8 <malloc>
 8002dfe:	1e07      	subs	r7, r0, #0
 8002e00:	d153      	bne.n	8002eaa <setvbuf+0x15a>
 8002e02:	9b02      	ldr	r3, [sp, #8]
 8002e04:	9301      	str	r3, [sp, #4]
 8002e06:	42ab      	cmp	r3, r5
 8002e08:	d149      	bne.n	8002e9e <setvbuf+0x14e>
 8002e0a:	2501      	movs	r5, #1
 8002e0c:	426d      	negs	r5, r5
 8002e0e:	2302      	movs	r3, #2
 8002e10:	89a2      	ldrh	r2, [r4, #12]
 8002e12:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002e14:	4313      	orrs	r3, r2
 8002e16:	2200      	movs	r2, #0
 8002e18:	60a2      	str	r2, [r4, #8]
 8002e1a:	0022      	movs	r2, r4
 8002e1c:	3247      	adds	r2, #71	; 0x47
 8002e1e:	6022      	str	r2, [r4, #0]
 8002e20:	6122      	str	r2, [r4, #16]
 8002e22:	2201      	movs	r2, #1
 8002e24:	b21b      	sxth	r3, r3
 8002e26:	81a3      	strh	r3, [r4, #12]
 8002e28:	6162      	str	r2, [r4, #20]
 8002e2a:	4211      	tst	r1, r2
 8002e2c:	d134      	bne.n	8002e98 <setvbuf+0x148>
 8002e2e:	059b      	lsls	r3, r3, #22
 8002e30:	d432      	bmi.n	8002e98 <setvbuf+0x148>
 8002e32:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e34:	f000 faf2 	bl	800341c <__retarget_lock_release_recursive>
 8002e38:	e02e      	b.n	8002e98 <setvbuf+0x148>
 8002e3a:	4b27      	ldr	r3, [pc, #156]	; (8002ed8 <setvbuf+0x188>)
 8002e3c:	429c      	cmp	r4, r3
 8002e3e:	d101      	bne.n	8002e44 <setvbuf+0xf4>
 8002e40:	68b4      	ldr	r4, [r6, #8]
 8002e42:	e799      	b.n	8002d78 <setvbuf+0x28>
 8002e44:	4b25      	ldr	r3, [pc, #148]	; (8002edc <setvbuf+0x18c>)
 8002e46:	429c      	cmp	r4, r3
 8002e48:	d196      	bne.n	8002d78 <setvbuf+0x28>
 8002e4a:	68f4      	ldr	r4, [r6, #12]
 8002e4c:	e794      	b.n	8002d78 <setvbuf+0x28>
 8002e4e:	2f00      	cmp	r7, #0
 8002e50:	d0d2      	beq.n	8002df8 <setvbuf+0xa8>
 8002e52:	69b3      	ldr	r3, [r6, #24]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d102      	bne.n	8002e5e <setvbuf+0x10e>
 8002e58:	0030      	movs	r0, r6
 8002e5a:	f000 fa3d 	bl	80032d8 <__sinit>
 8002e5e:	9b00      	ldr	r3, [sp, #0]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d102      	bne.n	8002e6a <setvbuf+0x11a>
 8002e64:	89a2      	ldrh	r2, [r4, #12]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	81a3      	strh	r3, [r4, #12]
 8002e6a:	89a2      	ldrh	r2, [r4, #12]
 8002e6c:	2308      	movs	r3, #8
 8002e6e:	0011      	movs	r1, r2
 8002e70:	6027      	str	r7, [r4, #0]
 8002e72:	6127      	str	r7, [r4, #16]
 8002e74:	6165      	str	r5, [r4, #20]
 8002e76:	4019      	ands	r1, r3
 8002e78:	421a      	tst	r2, r3
 8002e7a:	d01f      	beq.n	8002ebc <setvbuf+0x16c>
 8002e7c:	07d3      	lsls	r3, r2, #31
 8002e7e:	d51b      	bpl.n	8002eb8 <setvbuf+0x168>
 8002e80:	2300      	movs	r3, #0
 8002e82:	426d      	negs	r5, r5
 8002e84:	60a3      	str	r3, [r4, #8]
 8002e86:	61a5      	str	r5, [r4, #24]
 8002e88:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	000d      	movs	r5, r1
 8002e8e:	401d      	ands	r5, r3
 8002e90:	4219      	tst	r1, r3
 8002e92:	d118      	bne.n	8002ec6 <setvbuf+0x176>
 8002e94:	0593      	lsls	r3, r2, #22
 8002e96:	d5cc      	bpl.n	8002e32 <setvbuf+0xe2>
 8002e98:	0028      	movs	r0, r5
 8002e9a:	b005      	add	sp, #20
 8002e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e9e:	9801      	ldr	r0, [sp, #4]
 8002ea0:	f000 fb2a 	bl	80034f8 <malloc>
 8002ea4:	9d01      	ldr	r5, [sp, #4]
 8002ea6:	1e07      	subs	r7, r0, #0
 8002ea8:	d0af      	beq.n	8002e0a <setvbuf+0xba>
 8002eaa:	2380      	movs	r3, #128	; 0x80
 8002eac:	89a2      	ldrh	r2, [r4, #12]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	81a3      	strh	r3, [r4, #12]
 8002eb2:	e7ce      	b.n	8002e52 <setvbuf+0x102>
 8002eb4:	2500      	movs	r5, #0
 8002eb6:	e7aa      	b.n	8002e0e <setvbuf+0xbe>
 8002eb8:	60a5      	str	r5, [r4, #8]
 8002eba:	e7e5      	b.n	8002e88 <setvbuf+0x138>
 8002ebc:	60a1      	str	r1, [r4, #8]
 8002ebe:	e7e3      	b.n	8002e88 <setvbuf+0x138>
 8002ec0:	2501      	movs	r5, #1
 8002ec2:	426d      	negs	r5, r5
 8002ec4:	e7e8      	b.n	8002e98 <setvbuf+0x148>
 8002ec6:	2500      	movs	r5, #0
 8002ec8:	e7e6      	b.n	8002e98 <setvbuf+0x148>
 8002eca:	46c0      	nop			; (mov r8, r8)
 8002ecc:	20000004 	.word	0x20000004
 8002ed0:	08003fa4 	.word	0x08003fa4
 8002ed4:	fffff35c 	.word	0xfffff35c
 8002ed8:	08003fc4 	.word	0x08003fc4
 8002edc:	08003f84 	.word	0x08003f84

08002ee0 <__swbuf_r>:
 8002ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ee2:	0005      	movs	r5, r0
 8002ee4:	000e      	movs	r6, r1
 8002ee6:	0014      	movs	r4, r2
 8002ee8:	2800      	cmp	r0, #0
 8002eea:	d004      	beq.n	8002ef6 <__swbuf_r+0x16>
 8002eec:	6983      	ldr	r3, [r0, #24]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <__swbuf_r+0x16>
 8002ef2:	f000 f9f1 	bl	80032d8 <__sinit>
 8002ef6:	4b22      	ldr	r3, [pc, #136]	; (8002f80 <__swbuf_r+0xa0>)
 8002ef8:	429c      	cmp	r4, r3
 8002efa:	d12e      	bne.n	8002f5a <__swbuf_r+0x7a>
 8002efc:	686c      	ldr	r4, [r5, #4]
 8002efe:	69a3      	ldr	r3, [r4, #24]
 8002f00:	60a3      	str	r3, [r4, #8]
 8002f02:	89a3      	ldrh	r3, [r4, #12]
 8002f04:	071b      	lsls	r3, r3, #28
 8002f06:	d532      	bpl.n	8002f6e <__swbuf_r+0x8e>
 8002f08:	6923      	ldr	r3, [r4, #16]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d02f      	beq.n	8002f6e <__swbuf_r+0x8e>
 8002f0e:	6823      	ldr	r3, [r4, #0]
 8002f10:	6922      	ldr	r2, [r4, #16]
 8002f12:	b2f7      	uxtb	r7, r6
 8002f14:	1a98      	subs	r0, r3, r2
 8002f16:	6963      	ldr	r3, [r4, #20]
 8002f18:	b2f6      	uxtb	r6, r6
 8002f1a:	4283      	cmp	r3, r0
 8002f1c:	dc05      	bgt.n	8002f2a <__swbuf_r+0x4a>
 8002f1e:	0021      	movs	r1, r4
 8002f20:	0028      	movs	r0, r5
 8002f22:	f000 f937 	bl	8003194 <_fflush_r>
 8002f26:	2800      	cmp	r0, #0
 8002f28:	d127      	bne.n	8002f7a <__swbuf_r+0x9a>
 8002f2a:	68a3      	ldr	r3, [r4, #8]
 8002f2c:	3001      	adds	r0, #1
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	60a3      	str	r3, [r4, #8]
 8002f32:	6823      	ldr	r3, [r4, #0]
 8002f34:	1c5a      	adds	r2, r3, #1
 8002f36:	6022      	str	r2, [r4, #0]
 8002f38:	701f      	strb	r7, [r3, #0]
 8002f3a:	6963      	ldr	r3, [r4, #20]
 8002f3c:	4283      	cmp	r3, r0
 8002f3e:	d004      	beq.n	8002f4a <__swbuf_r+0x6a>
 8002f40:	89a3      	ldrh	r3, [r4, #12]
 8002f42:	07db      	lsls	r3, r3, #31
 8002f44:	d507      	bpl.n	8002f56 <__swbuf_r+0x76>
 8002f46:	2e0a      	cmp	r6, #10
 8002f48:	d105      	bne.n	8002f56 <__swbuf_r+0x76>
 8002f4a:	0021      	movs	r1, r4
 8002f4c:	0028      	movs	r0, r5
 8002f4e:	f000 f921 	bl	8003194 <_fflush_r>
 8002f52:	2800      	cmp	r0, #0
 8002f54:	d111      	bne.n	8002f7a <__swbuf_r+0x9a>
 8002f56:	0030      	movs	r0, r6
 8002f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f5a:	4b0a      	ldr	r3, [pc, #40]	; (8002f84 <__swbuf_r+0xa4>)
 8002f5c:	429c      	cmp	r4, r3
 8002f5e:	d101      	bne.n	8002f64 <__swbuf_r+0x84>
 8002f60:	68ac      	ldr	r4, [r5, #8]
 8002f62:	e7cc      	b.n	8002efe <__swbuf_r+0x1e>
 8002f64:	4b08      	ldr	r3, [pc, #32]	; (8002f88 <__swbuf_r+0xa8>)
 8002f66:	429c      	cmp	r4, r3
 8002f68:	d1c9      	bne.n	8002efe <__swbuf_r+0x1e>
 8002f6a:	68ec      	ldr	r4, [r5, #12]
 8002f6c:	e7c7      	b.n	8002efe <__swbuf_r+0x1e>
 8002f6e:	0021      	movs	r1, r4
 8002f70:	0028      	movs	r0, r5
 8002f72:	f000 f80b 	bl	8002f8c <__swsetup_r>
 8002f76:	2800      	cmp	r0, #0
 8002f78:	d0c9      	beq.n	8002f0e <__swbuf_r+0x2e>
 8002f7a:	2601      	movs	r6, #1
 8002f7c:	4276      	negs	r6, r6
 8002f7e:	e7ea      	b.n	8002f56 <__swbuf_r+0x76>
 8002f80:	08003fa4 	.word	0x08003fa4
 8002f84:	08003fc4 	.word	0x08003fc4
 8002f88:	08003f84 	.word	0x08003f84

08002f8c <__swsetup_r>:
 8002f8c:	4b37      	ldr	r3, [pc, #220]	; (800306c <__swsetup_r+0xe0>)
 8002f8e:	b570      	push	{r4, r5, r6, lr}
 8002f90:	681d      	ldr	r5, [r3, #0]
 8002f92:	0006      	movs	r6, r0
 8002f94:	000c      	movs	r4, r1
 8002f96:	2d00      	cmp	r5, #0
 8002f98:	d005      	beq.n	8002fa6 <__swsetup_r+0x1a>
 8002f9a:	69ab      	ldr	r3, [r5, #24]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d102      	bne.n	8002fa6 <__swsetup_r+0x1a>
 8002fa0:	0028      	movs	r0, r5
 8002fa2:	f000 f999 	bl	80032d8 <__sinit>
 8002fa6:	4b32      	ldr	r3, [pc, #200]	; (8003070 <__swsetup_r+0xe4>)
 8002fa8:	429c      	cmp	r4, r3
 8002faa:	d10f      	bne.n	8002fcc <__swsetup_r+0x40>
 8002fac:	686c      	ldr	r4, [r5, #4]
 8002fae:	230c      	movs	r3, #12
 8002fb0:	5ee2      	ldrsh	r2, [r4, r3]
 8002fb2:	b293      	uxth	r3, r2
 8002fb4:	0711      	lsls	r1, r2, #28
 8002fb6:	d42d      	bmi.n	8003014 <__swsetup_r+0x88>
 8002fb8:	06d9      	lsls	r1, r3, #27
 8002fba:	d411      	bmi.n	8002fe0 <__swsetup_r+0x54>
 8002fbc:	2309      	movs	r3, #9
 8002fbe:	2001      	movs	r0, #1
 8002fc0:	6033      	str	r3, [r6, #0]
 8002fc2:	3337      	adds	r3, #55	; 0x37
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	81a3      	strh	r3, [r4, #12]
 8002fc8:	4240      	negs	r0, r0
 8002fca:	bd70      	pop	{r4, r5, r6, pc}
 8002fcc:	4b29      	ldr	r3, [pc, #164]	; (8003074 <__swsetup_r+0xe8>)
 8002fce:	429c      	cmp	r4, r3
 8002fd0:	d101      	bne.n	8002fd6 <__swsetup_r+0x4a>
 8002fd2:	68ac      	ldr	r4, [r5, #8]
 8002fd4:	e7eb      	b.n	8002fae <__swsetup_r+0x22>
 8002fd6:	4b28      	ldr	r3, [pc, #160]	; (8003078 <__swsetup_r+0xec>)
 8002fd8:	429c      	cmp	r4, r3
 8002fda:	d1e8      	bne.n	8002fae <__swsetup_r+0x22>
 8002fdc:	68ec      	ldr	r4, [r5, #12]
 8002fde:	e7e6      	b.n	8002fae <__swsetup_r+0x22>
 8002fe0:	075b      	lsls	r3, r3, #29
 8002fe2:	d513      	bpl.n	800300c <__swsetup_r+0x80>
 8002fe4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fe6:	2900      	cmp	r1, #0
 8002fe8:	d008      	beq.n	8002ffc <__swsetup_r+0x70>
 8002fea:	0023      	movs	r3, r4
 8002fec:	3344      	adds	r3, #68	; 0x44
 8002fee:	4299      	cmp	r1, r3
 8002ff0:	d002      	beq.n	8002ff8 <__swsetup_r+0x6c>
 8002ff2:	0030      	movs	r0, r6
 8002ff4:	f000 fa8a 	bl	800350c <_free_r>
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	6363      	str	r3, [r4, #52]	; 0x34
 8002ffc:	2224      	movs	r2, #36	; 0x24
 8002ffe:	89a3      	ldrh	r3, [r4, #12]
 8003000:	4393      	bics	r3, r2
 8003002:	81a3      	strh	r3, [r4, #12]
 8003004:	2300      	movs	r3, #0
 8003006:	6063      	str	r3, [r4, #4]
 8003008:	6923      	ldr	r3, [r4, #16]
 800300a:	6023      	str	r3, [r4, #0]
 800300c:	2308      	movs	r3, #8
 800300e:	89a2      	ldrh	r2, [r4, #12]
 8003010:	4313      	orrs	r3, r2
 8003012:	81a3      	strh	r3, [r4, #12]
 8003014:	6923      	ldr	r3, [r4, #16]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d10b      	bne.n	8003032 <__swsetup_r+0xa6>
 800301a:	21a0      	movs	r1, #160	; 0xa0
 800301c:	2280      	movs	r2, #128	; 0x80
 800301e:	89a3      	ldrh	r3, [r4, #12]
 8003020:	0089      	lsls	r1, r1, #2
 8003022:	0092      	lsls	r2, r2, #2
 8003024:	400b      	ands	r3, r1
 8003026:	4293      	cmp	r3, r2
 8003028:	d003      	beq.n	8003032 <__swsetup_r+0xa6>
 800302a:	0021      	movs	r1, r4
 800302c:	0030      	movs	r0, r6
 800302e:	f000 fa1f 	bl	8003470 <__smakebuf_r>
 8003032:	220c      	movs	r2, #12
 8003034:	5ea3      	ldrsh	r3, [r4, r2]
 8003036:	2001      	movs	r0, #1
 8003038:	001a      	movs	r2, r3
 800303a:	b299      	uxth	r1, r3
 800303c:	4002      	ands	r2, r0
 800303e:	4203      	tst	r3, r0
 8003040:	d00f      	beq.n	8003062 <__swsetup_r+0xd6>
 8003042:	2200      	movs	r2, #0
 8003044:	60a2      	str	r2, [r4, #8]
 8003046:	6962      	ldr	r2, [r4, #20]
 8003048:	4252      	negs	r2, r2
 800304a:	61a2      	str	r2, [r4, #24]
 800304c:	2000      	movs	r0, #0
 800304e:	6922      	ldr	r2, [r4, #16]
 8003050:	4282      	cmp	r2, r0
 8003052:	d1ba      	bne.n	8002fca <__swsetup_r+0x3e>
 8003054:	060a      	lsls	r2, r1, #24
 8003056:	d5b8      	bpl.n	8002fca <__swsetup_r+0x3e>
 8003058:	2240      	movs	r2, #64	; 0x40
 800305a:	4313      	orrs	r3, r2
 800305c:	81a3      	strh	r3, [r4, #12]
 800305e:	3801      	subs	r0, #1
 8003060:	e7b3      	b.n	8002fca <__swsetup_r+0x3e>
 8003062:	0788      	lsls	r0, r1, #30
 8003064:	d400      	bmi.n	8003068 <__swsetup_r+0xdc>
 8003066:	6962      	ldr	r2, [r4, #20]
 8003068:	60a2      	str	r2, [r4, #8]
 800306a:	e7ef      	b.n	800304c <__swsetup_r+0xc0>
 800306c:	20000004 	.word	0x20000004
 8003070:	08003fa4 	.word	0x08003fa4
 8003074:	08003fc4 	.word	0x08003fc4
 8003078:	08003f84 	.word	0x08003f84

0800307c <__sflush_r>:
 800307c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800307e:	898b      	ldrh	r3, [r1, #12]
 8003080:	0005      	movs	r5, r0
 8003082:	000c      	movs	r4, r1
 8003084:	071a      	lsls	r2, r3, #28
 8003086:	d45f      	bmi.n	8003148 <__sflush_r+0xcc>
 8003088:	684a      	ldr	r2, [r1, #4]
 800308a:	2a00      	cmp	r2, #0
 800308c:	dc04      	bgt.n	8003098 <__sflush_r+0x1c>
 800308e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8003090:	2a00      	cmp	r2, #0
 8003092:	dc01      	bgt.n	8003098 <__sflush_r+0x1c>
 8003094:	2000      	movs	r0, #0
 8003096:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003098:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800309a:	2f00      	cmp	r7, #0
 800309c:	d0fa      	beq.n	8003094 <__sflush_r+0x18>
 800309e:	2200      	movs	r2, #0
 80030a0:	2180      	movs	r1, #128	; 0x80
 80030a2:	682e      	ldr	r6, [r5, #0]
 80030a4:	602a      	str	r2, [r5, #0]
 80030a6:	001a      	movs	r2, r3
 80030a8:	0149      	lsls	r1, r1, #5
 80030aa:	400a      	ands	r2, r1
 80030ac:	420b      	tst	r3, r1
 80030ae:	d034      	beq.n	800311a <__sflush_r+0x9e>
 80030b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80030b2:	89a3      	ldrh	r3, [r4, #12]
 80030b4:	075b      	lsls	r3, r3, #29
 80030b6:	d506      	bpl.n	80030c6 <__sflush_r+0x4a>
 80030b8:	6863      	ldr	r3, [r4, #4]
 80030ba:	1ac0      	subs	r0, r0, r3
 80030bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <__sflush_r+0x4a>
 80030c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80030c4:	1ac0      	subs	r0, r0, r3
 80030c6:	0002      	movs	r2, r0
 80030c8:	6a21      	ldr	r1, [r4, #32]
 80030ca:	2300      	movs	r3, #0
 80030cc:	0028      	movs	r0, r5
 80030ce:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80030d0:	47b8      	blx	r7
 80030d2:	89a1      	ldrh	r1, [r4, #12]
 80030d4:	1c43      	adds	r3, r0, #1
 80030d6:	d106      	bne.n	80030e6 <__sflush_r+0x6a>
 80030d8:	682b      	ldr	r3, [r5, #0]
 80030da:	2b1d      	cmp	r3, #29
 80030dc:	d831      	bhi.n	8003142 <__sflush_r+0xc6>
 80030de:	4a2c      	ldr	r2, [pc, #176]	; (8003190 <__sflush_r+0x114>)
 80030e0:	40da      	lsrs	r2, r3
 80030e2:	07d3      	lsls	r3, r2, #31
 80030e4:	d52d      	bpl.n	8003142 <__sflush_r+0xc6>
 80030e6:	2300      	movs	r3, #0
 80030e8:	6063      	str	r3, [r4, #4]
 80030ea:	6923      	ldr	r3, [r4, #16]
 80030ec:	6023      	str	r3, [r4, #0]
 80030ee:	04cb      	lsls	r3, r1, #19
 80030f0:	d505      	bpl.n	80030fe <__sflush_r+0x82>
 80030f2:	1c43      	adds	r3, r0, #1
 80030f4:	d102      	bne.n	80030fc <__sflush_r+0x80>
 80030f6:	682b      	ldr	r3, [r5, #0]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d100      	bne.n	80030fe <__sflush_r+0x82>
 80030fc:	6560      	str	r0, [r4, #84]	; 0x54
 80030fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003100:	602e      	str	r6, [r5, #0]
 8003102:	2900      	cmp	r1, #0
 8003104:	d0c6      	beq.n	8003094 <__sflush_r+0x18>
 8003106:	0023      	movs	r3, r4
 8003108:	3344      	adds	r3, #68	; 0x44
 800310a:	4299      	cmp	r1, r3
 800310c:	d002      	beq.n	8003114 <__sflush_r+0x98>
 800310e:	0028      	movs	r0, r5
 8003110:	f000 f9fc 	bl	800350c <_free_r>
 8003114:	2000      	movs	r0, #0
 8003116:	6360      	str	r0, [r4, #52]	; 0x34
 8003118:	e7bd      	b.n	8003096 <__sflush_r+0x1a>
 800311a:	2301      	movs	r3, #1
 800311c:	0028      	movs	r0, r5
 800311e:	6a21      	ldr	r1, [r4, #32]
 8003120:	47b8      	blx	r7
 8003122:	1c43      	adds	r3, r0, #1
 8003124:	d1c5      	bne.n	80030b2 <__sflush_r+0x36>
 8003126:	682b      	ldr	r3, [r5, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d0c2      	beq.n	80030b2 <__sflush_r+0x36>
 800312c:	2b1d      	cmp	r3, #29
 800312e:	d001      	beq.n	8003134 <__sflush_r+0xb8>
 8003130:	2b16      	cmp	r3, #22
 8003132:	d101      	bne.n	8003138 <__sflush_r+0xbc>
 8003134:	602e      	str	r6, [r5, #0]
 8003136:	e7ad      	b.n	8003094 <__sflush_r+0x18>
 8003138:	2340      	movs	r3, #64	; 0x40
 800313a:	89a2      	ldrh	r2, [r4, #12]
 800313c:	4313      	orrs	r3, r2
 800313e:	81a3      	strh	r3, [r4, #12]
 8003140:	e7a9      	b.n	8003096 <__sflush_r+0x1a>
 8003142:	2340      	movs	r3, #64	; 0x40
 8003144:	430b      	orrs	r3, r1
 8003146:	e7fa      	b.n	800313e <__sflush_r+0xc2>
 8003148:	690f      	ldr	r7, [r1, #16]
 800314a:	2f00      	cmp	r7, #0
 800314c:	d0a2      	beq.n	8003094 <__sflush_r+0x18>
 800314e:	680a      	ldr	r2, [r1, #0]
 8003150:	600f      	str	r7, [r1, #0]
 8003152:	1bd2      	subs	r2, r2, r7
 8003154:	9201      	str	r2, [sp, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	079b      	lsls	r3, r3, #30
 800315a:	d100      	bne.n	800315e <__sflush_r+0xe2>
 800315c:	694a      	ldr	r2, [r1, #20]
 800315e:	60a2      	str	r2, [r4, #8]
 8003160:	9b01      	ldr	r3, [sp, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	dc00      	bgt.n	8003168 <__sflush_r+0xec>
 8003166:	e795      	b.n	8003094 <__sflush_r+0x18>
 8003168:	003a      	movs	r2, r7
 800316a:	0028      	movs	r0, r5
 800316c:	9b01      	ldr	r3, [sp, #4]
 800316e:	6a21      	ldr	r1, [r4, #32]
 8003170:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003172:	47b0      	blx	r6
 8003174:	2800      	cmp	r0, #0
 8003176:	dc06      	bgt.n	8003186 <__sflush_r+0x10a>
 8003178:	2340      	movs	r3, #64	; 0x40
 800317a:	2001      	movs	r0, #1
 800317c:	89a2      	ldrh	r2, [r4, #12]
 800317e:	4240      	negs	r0, r0
 8003180:	4313      	orrs	r3, r2
 8003182:	81a3      	strh	r3, [r4, #12]
 8003184:	e787      	b.n	8003096 <__sflush_r+0x1a>
 8003186:	9b01      	ldr	r3, [sp, #4]
 8003188:	183f      	adds	r7, r7, r0
 800318a:	1a1b      	subs	r3, r3, r0
 800318c:	9301      	str	r3, [sp, #4]
 800318e:	e7e7      	b.n	8003160 <__sflush_r+0xe4>
 8003190:	20400001 	.word	0x20400001

08003194 <_fflush_r>:
 8003194:	690b      	ldr	r3, [r1, #16]
 8003196:	b570      	push	{r4, r5, r6, lr}
 8003198:	0005      	movs	r5, r0
 800319a:	000c      	movs	r4, r1
 800319c:	2b00      	cmp	r3, #0
 800319e:	d102      	bne.n	80031a6 <_fflush_r+0x12>
 80031a0:	2500      	movs	r5, #0
 80031a2:	0028      	movs	r0, r5
 80031a4:	bd70      	pop	{r4, r5, r6, pc}
 80031a6:	2800      	cmp	r0, #0
 80031a8:	d004      	beq.n	80031b4 <_fflush_r+0x20>
 80031aa:	6983      	ldr	r3, [r0, #24]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d101      	bne.n	80031b4 <_fflush_r+0x20>
 80031b0:	f000 f892 	bl	80032d8 <__sinit>
 80031b4:	4b14      	ldr	r3, [pc, #80]	; (8003208 <_fflush_r+0x74>)
 80031b6:	429c      	cmp	r4, r3
 80031b8:	d11b      	bne.n	80031f2 <_fflush_r+0x5e>
 80031ba:	686c      	ldr	r4, [r5, #4]
 80031bc:	220c      	movs	r2, #12
 80031be:	5ea3      	ldrsh	r3, [r4, r2]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d0ed      	beq.n	80031a0 <_fflush_r+0xc>
 80031c4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80031c6:	07d2      	lsls	r2, r2, #31
 80031c8:	d404      	bmi.n	80031d4 <_fflush_r+0x40>
 80031ca:	059b      	lsls	r3, r3, #22
 80031cc:	d402      	bmi.n	80031d4 <_fflush_r+0x40>
 80031ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80031d0:	f000 f923 	bl	800341a <__retarget_lock_acquire_recursive>
 80031d4:	0028      	movs	r0, r5
 80031d6:	0021      	movs	r1, r4
 80031d8:	f7ff ff50 	bl	800307c <__sflush_r>
 80031dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80031de:	0005      	movs	r5, r0
 80031e0:	07db      	lsls	r3, r3, #31
 80031e2:	d4de      	bmi.n	80031a2 <_fflush_r+0xe>
 80031e4:	89a3      	ldrh	r3, [r4, #12]
 80031e6:	059b      	lsls	r3, r3, #22
 80031e8:	d4db      	bmi.n	80031a2 <_fflush_r+0xe>
 80031ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80031ec:	f000 f916 	bl	800341c <__retarget_lock_release_recursive>
 80031f0:	e7d7      	b.n	80031a2 <_fflush_r+0xe>
 80031f2:	4b06      	ldr	r3, [pc, #24]	; (800320c <_fflush_r+0x78>)
 80031f4:	429c      	cmp	r4, r3
 80031f6:	d101      	bne.n	80031fc <_fflush_r+0x68>
 80031f8:	68ac      	ldr	r4, [r5, #8]
 80031fa:	e7df      	b.n	80031bc <_fflush_r+0x28>
 80031fc:	4b04      	ldr	r3, [pc, #16]	; (8003210 <_fflush_r+0x7c>)
 80031fe:	429c      	cmp	r4, r3
 8003200:	d1dc      	bne.n	80031bc <_fflush_r+0x28>
 8003202:	68ec      	ldr	r4, [r5, #12]
 8003204:	e7da      	b.n	80031bc <_fflush_r+0x28>
 8003206:	46c0      	nop			; (mov r8, r8)
 8003208:	08003fa4 	.word	0x08003fa4
 800320c:	08003fc4 	.word	0x08003fc4
 8003210:	08003f84 	.word	0x08003f84

08003214 <std>:
 8003214:	2300      	movs	r3, #0
 8003216:	b510      	push	{r4, lr}
 8003218:	0004      	movs	r4, r0
 800321a:	6003      	str	r3, [r0, #0]
 800321c:	6043      	str	r3, [r0, #4]
 800321e:	6083      	str	r3, [r0, #8]
 8003220:	8181      	strh	r1, [r0, #12]
 8003222:	6643      	str	r3, [r0, #100]	; 0x64
 8003224:	0019      	movs	r1, r3
 8003226:	81c2      	strh	r2, [r0, #14]
 8003228:	6103      	str	r3, [r0, #16]
 800322a:	6143      	str	r3, [r0, #20]
 800322c:	6183      	str	r3, [r0, #24]
 800322e:	2208      	movs	r2, #8
 8003230:	305c      	adds	r0, #92	; 0x5c
 8003232:	f7ff fcd1 	bl	8002bd8 <memset>
 8003236:	4b05      	ldr	r3, [pc, #20]	; (800324c <std+0x38>)
 8003238:	6224      	str	r4, [r4, #32]
 800323a:	6263      	str	r3, [r4, #36]	; 0x24
 800323c:	4b04      	ldr	r3, [pc, #16]	; (8003250 <std+0x3c>)
 800323e:	62a3      	str	r3, [r4, #40]	; 0x28
 8003240:	4b04      	ldr	r3, [pc, #16]	; (8003254 <std+0x40>)
 8003242:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003244:	4b04      	ldr	r3, [pc, #16]	; (8003258 <std+0x44>)
 8003246:	6323      	str	r3, [r4, #48]	; 0x30
 8003248:	bd10      	pop	{r4, pc}
 800324a:	46c0      	nop			; (mov r8, r8)
 800324c:	08003d51 	.word	0x08003d51
 8003250:	08003d79 	.word	0x08003d79
 8003254:	08003db1 	.word	0x08003db1
 8003258:	08003ddd 	.word	0x08003ddd

0800325c <_cleanup_r>:
 800325c:	b510      	push	{r4, lr}
 800325e:	4902      	ldr	r1, [pc, #8]	; (8003268 <_cleanup_r+0xc>)
 8003260:	f000 f8ba 	bl	80033d8 <_fwalk_reent>
 8003264:	bd10      	pop	{r4, pc}
 8003266:	46c0      	nop			; (mov r8, r8)
 8003268:	08003195 	.word	0x08003195

0800326c <__sfmoreglue>:
 800326c:	b570      	push	{r4, r5, r6, lr}
 800326e:	2568      	movs	r5, #104	; 0x68
 8003270:	1e4a      	subs	r2, r1, #1
 8003272:	4355      	muls	r5, r2
 8003274:	000e      	movs	r6, r1
 8003276:	0029      	movs	r1, r5
 8003278:	3174      	adds	r1, #116	; 0x74
 800327a:	f000 f9b3 	bl	80035e4 <_malloc_r>
 800327e:	1e04      	subs	r4, r0, #0
 8003280:	d008      	beq.n	8003294 <__sfmoreglue+0x28>
 8003282:	2100      	movs	r1, #0
 8003284:	002a      	movs	r2, r5
 8003286:	6001      	str	r1, [r0, #0]
 8003288:	6046      	str	r6, [r0, #4]
 800328a:	300c      	adds	r0, #12
 800328c:	60a0      	str	r0, [r4, #8]
 800328e:	3268      	adds	r2, #104	; 0x68
 8003290:	f7ff fca2 	bl	8002bd8 <memset>
 8003294:	0020      	movs	r0, r4
 8003296:	bd70      	pop	{r4, r5, r6, pc}

08003298 <__sfp_lock_acquire>:
 8003298:	b510      	push	{r4, lr}
 800329a:	4802      	ldr	r0, [pc, #8]	; (80032a4 <__sfp_lock_acquire+0xc>)
 800329c:	f000 f8bd 	bl	800341a <__retarget_lock_acquire_recursive>
 80032a0:	bd10      	pop	{r4, pc}
 80032a2:	46c0      	nop			; (mov r8, r8)
 80032a4:	200003a1 	.word	0x200003a1

080032a8 <__sfp_lock_release>:
 80032a8:	b510      	push	{r4, lr}
 80032aa:	4802      	ldr	r0, [pc, #8]	; (80032b4 <__sfp_lock_release+0xc>)
 80032ac:	f000 f8b6 	bl	800341c <__retarget_lock_release_recursive>
 80032b0:	bd10      	pop	{r4, pc}
 80032b2:	46c0      	nop			; (mov r8, r8)
 80032b4:	200003a1 	.word	0x200003a1

080032b8 <__sinit_lock_acquire>:
 80032b8:	b510      	push	{r4, lr}
 80032ba:	4802      	ldr	r0, [pc, #8]	; (80032c4 <__sinit_lock_acquire+0xc>)
 80032bc:	f000 f8ad 	bl	800341a <__retarget_lock_acquire_recursive>
 80032c0:	bd10      	pop	{r4, pc}
 80032c2:	46c0      	nop			; (mov r8, r8)
 80032c4:	200003a2 	.word	0x200003a2

080032c8 <__sinit_lock_release>:
 80032c8:	b510      	push	{r4, lr}
 80032ca:	4802      	ldr	r0, [pc, #8]	; (80032d4 <__sinit_lock_release+0xc>)
 80032cc:	f000 f8a6 	bl	800341c <__retarget_lock_release_recursive>
 80032d0:	bd10      	pop	{r4, pc}
 80032d2:	46c0      	nop			; (mov r8, r8)
 80032d4:	200003a2 	.word	0x200003a2

080032d8 <__sinit>:
 80032d8:	b513      	push	{r0, r1, r4, lr}
 80032da:	0004      	movs	r4, r0
 80032dc:	f7ff ffec 	bl	80032b8 <__sinit_lock_acquire>
 80032e0:	69a3      	ldr	r3, [r4, #24]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d002      	beq.n	80032ec <__sinit+0x14>
 80032e6:	f7ff ffef 	bl	80032c8 <__sinit_lock_release>
 80032ea:	bd13      	pop	{r0, r1, r4, pc}
 80032ec:	64a3      	str	r3, [r4, #72]	; 0x48
 80032ee:	64e3      	str	r3, [r4, #76]	; 0x4c
 80032f0:	6523      	str	r3, [r4, #80]	; 0x50
 80032f2:	4b13      	ldr	r3, [pc, #76]	; (8003340 <__sinit+0x68>)
 80032f4:	4a13      	ldr	r2, [pc, #76]	; (8003344 <__sinit+0x6c>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	62a2      	str	r2, [r4, #40]	; 0x28
 80032fa:	9301      	str	r3, [sp, #4]
 80032fc:	42a3      	cmp	r3, r4
 80032fe:	d101      	bne.n	8003304 <__sinit+0x2c>
 8003300:	2301      	movs	r3, #1
 8003302:	61a3      	str	r3, [r4, #24]
 8003304:	0020      	movs	r0, r4
 8003306:	f000 f81f 	bl	8003348 <__sfp>
 800330a:	6060      	str	r0, [r4, #4]
 800330c:	0020      	movs	r0, r4
 800330e:	f000 f81b 	bl	8003348 <__sfp>
 8003312:	60a0      	str	r0, [r4, #8]
 8003314:	0020      	movs	r0, r4
 8003316:	f000 f817 	bl	8003348 <__sfp>
 800331a:	2200      	movs	r2, #0
 800331c:	2104      	movs	r1, #4
 800331e:	60e0      	str	r0, [r4, #12]
 8003320:	6860      	ldr	r0, [r4, #4]
 8003322:	f7ff ff77 	bl	8003214 <std>
 8003326:	2201      	movs	r2, #1
 8003328:	2109      	movs	r1, #9
 800332a:	68a0      	ldr	r0, [r4, #8]
 800332c:	f7ff ff72 	bl	8003214 <std>
 8003330:	2202      	movs	r2, #2
 8003332:	2112      	movs	r1, #18
 8003334:	68e0      	ldr	r0, [r4, #12]
 8003336:	f7ff ff6d 	bl	8003214 <std>
 800333a:	2301      	movs	r3, #1
 800333c:	61a3      	str	r3, [r4, #24]
 800333e:	e7d2      	b.n	80032e6 <__sinit+0xe>
 8003340:	08003f80 	.word	0x08003f80
 8003344:	0800325d 	.word	0x0800325d

08003348 <__sfp>:
 8003348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800334a:	0007      	movs	r7, r0
 800334c:	f7ff ffa4 	bl	8003298 <__sfp_lock_acquire>
 8003350:	4b1f      	ldr	r3, [pc, #124]	; (80033d0 <__sfp+0x88>)
 8003352:	681e      	ldr	r6, [r3, #0]
 8003354:	69b3      	ldr	r3, [r6, #24]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d102      	bne.n	8003360 <__sfp+0x18>
 800335a:	0030      	movs	r0, r6
 800335c:	f7ff ffbc 	bl	80032d8 <__sinit>
 8003360:	3648      	adds	r6, #72	; 0x48
 8003362:	68b4      	ldr	r4, [r6, #8]
 8003364:	6873      	ldr	r3, [r6, #4]
 8003366:	3b01      	subs	r3, #1
 8003368:	d504      	bpl.n	8003374 <__sfp+0x2c>
 800336a:	6833      	ldr	r3, [r6, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d022      	beq.n	80033b6 <__sfp+0x6e>
 8003370:	6836      	ldr	r6, [r6, #0]
 8003372:	e7f6      	b.n	8003362 <__sfp+0x1a>
 8003374:	220c      	movs	r2, #12
 8003376:	5ea5      	ldrsh	r5, [r4, r2]
 8003378:	2d00      	cmp	r5, #0
 800337a:	d11a      	bne.n	80033b2 <__sfp+0x6a>
 800337c:	0020      	movs	r0, r4
 800337e:	4b15      	ldr	r3, [pc, #84]	; (80033d4 <__sfp+0x8c>)
 8003380:	3058      	adds	r0, #88	; 0x58
 8003382:	60e3      	str	r3, [r4, #12]
 8003384:	6665      	str	r5, [r4, #100]	; 0x64
 8003386:	f000 f847 	bl	8003418 <__retarget_lock_init_recursive>
 800338a:	f7ff ff8d 	bl	80032a8 <__sfp_lock_release>
 800338e:	0020      	movs	r0, r4
 8003390:	2208      	movs	r2, #8
 8003392:	0029      	movs	r1, r5
 8003394:	6025      	str	r5, [r4, #0]
 8003396:	60a5      	str	r5, [r4, #8]
 8003398:	6065      	str	r5, [r4, #4]
 800339a:	6125      	str	r5, [r4, #16]
 800339c:	6165      	str	r5, [r4, #20]
 800339e:	61a5      	str	r5, [r4, #24]
 80033a0:	305c      	adds	r0, #92	; 0x5c
 80033a2:	f7ff fc19 	bl	8002bd8 <memset>
 80033a6:	6365      	str	r5, [r4, #52]	; 0x34
 80033a8:	63a5      	str	r5, [r4, #56]	; 0x38
 80033aa:	64a5      	str	r5, [r4, #72]	; 0x48
 80033ac:	64e5      	str	r5, [r4, #76]	; 0x4c
 80033ae:	0020      	movs	r0, r4
 80033b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033b2:	3468      	adds	r4, #104	; 0x68
 80033b4:	e7d7      	b.n	8003366 <__sfp+0x1e>
 80033b6:	2104      	movs	r1, #4
 80033b8:	0038      	movs	r0, r7
 80033ba:	f7ff ff57 	bl	800326c <__sfmoreglue>
 80033be:	1e04      	subs	r4, r0, #0
 80033c0:	6030      	str	r0, [r6, #0]
 80033c2:	d1d5      	bne.n	8003370 <__sfp+0x28>
 80033c4:	f7ff ff70 	bl	80032a8 <__sfp_lock_release>
 80033c8:	230c      	movs	r3, #12
 80033ca:	603b      	str	r3, [r7, #0]
 80033cc:	e7ef      	b.n	80033ae <__sfp+0x66>
 80033ce:	46c0      	nop			; (mov r8, r8)
 80033d0:	08003f80 	.word	0x08003f80
 80033d4:	ffff0001 	.word	0xffff0001

080033d8 <_fwalk_reent>:
 80033d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80033da:	0004      	movs	r4, r0
 80033dc:	0006      	movs	r6, r0
 80033de:	2700      	movs	r7, #0
 80033e0:	9101      	str	r1, [sp, #4]
 80033e2:	3448      	adds	r4, #72	; 0x48
 80033e4:	6863      	ldr	r3, [r4, #4]
 80033e6:	68a5      	ldr	r5, [r4, #8]
 80033e8:	9300      	str	r3, [sp, #0]
 80033ea:	9b00      	ldr	r3, [sp, #0]
 80033ec:	3b01      	subs	r3, #1
 80033ee:	9300      	str	r3, [sp, #0]
 80033f0:	d504      	bpl.n	80033fc <_fwalk_reent+0x24>
 80033f2:	6824      	ldr	r4, [r4, #0]
 80033f4:	2c00      	cmp	r4, #0
 80033f6:	d1f5      	bne.n	80033e4 <_fwalk_reent+0xc>
 80033f8:	0038      	movs	r0, r7
 80033fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80033fc:	89ab      	ldrh	r3, [r5, #12]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d908      	bls.n	8003414 <_fwalk_reent+0x3c>
 8003402:	220e      	movs	r2, #14
 8003404:	5eab      	ldrsh	r3, [r5, r2]
 8003406:	3301      	adds	r3, #1
 8003408:	d004      	beq.n	8003414 <_fwalk_reent+0x3c>
 800340a:	0029      	movs	r1, r5
 800340c:	0030      	movs	r0, r6
 800340e:	9b01      	ldr	r3, [sp, #4]
 8003410:	4798      	blx	r3
 8003412:	4307      	orrs	r7, r0
 8003414:	3568      	adds	r5, #104	; 0x68
 8003416:	e7e8      	b.n	80033ea <_fwalk_reent+0x12>

08003418 <__retarget_lock_init_recursive>:
 8003418:	4770      	bx	lr

0800341a <__retarget_lock_acquire_recursive>:
 800341a:	4770      	bx	lr

0800341c <__retarget_lock_release_recursive>:
 800341c:	4770      	bx	lr
	...

08003420 <__swhatbuf_r>:
 8003420:	b570      	push	{r4, r5, r6, lr}
 8003422:	000e      	movs	r6, r1
 8003424:	001d      	movs	r5, r3
 8003426:	230e      	movs	r3, #14
 8003428:	5ec9      	ldrsh	r1, [r1, r3]
 800342a:	0014      	movs	r4, r2
 800342c:	b096      	sub	sp, #88	; 0x58
 800342e:	2900      	cmp	r1, #0
 8003430:	da08      	bge.n	8003444 <__swhatbuf_r+0x24>
 8003432:	220c      	movs	r2, #12
 8003434:	5eb3      	ldrsh	r3, [r6, r2]
 8003436:	2200      	movs	r2, #0
 8003438:	602a      	str	r2, [r5, #0]
 800343a:	061b      	lsls	r3, r3, #24
 800343c:	d411      	bmi.n	8003462 <__swhatbuf_r+0x42>
 800343e:	2380      	movs	r3, #128	; 0x80
 8003440:	00db      	lsls	r3, r3, #3
 8003442:	e00f      	b.n	8003464 <__swhatbuf_r+0x44>
 8003444:	466a      	mov	r2, sp
 8003446:	f000 fcf5 	bl	8003e34 <_fstat_r>
 800344a:	2800      	cmp	r0, #0
 800344c:	dbf1      	blt.n	8003432 <__swhatbuf_r+0x12>
 800344e:	23f0      	movs	r3, #240	; 0xf0
 8003450:	9901      	ldr	r1, [sp, #4]
 8003452:	021b      	lsls	r3, r3, #8
 8003454:	4019      	ands	r1, r3
 8003456:	4b05      	ldr	r3, [pc, #20]	; (800346c <__swhatbuf_r+0x4c>)
 8003458:	18c9      	adds	r1, r1, r3
 800345a:	424b      	negs	r3, r1
 800345c:	4159      	adcs	r1, r3
 800345e:	6029      	str	r1, [r5, #0]
 8003460:	e7ed      	b.n	800343e <__swhatbuf_r+0x1e>
 8003462:	2340      	movs	r3, #64	; 0x40
 8003464:	2000      	movs	r0, #0
 8003466:	6023      	str	r3, [r4, #0]
 8003468:	b016      	add	sp, #88	; 0x58
 800346a:	bd70      	pop	{r4, r5, r6, pc}
 800346c:	ffffe000 	.word	0xffffe000

08003470 <__smakebuf_r>:
 8003470:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003472:	2602      	movs	r6, #2
 8003474:	898b      	ldrh	r3, [r1, #12]
 8003476:	0005      	movs	r5, r0
 8003478:	000c      	movs	r4, r1
 800347a:	4233      	tst	r3, r6
 800347c:	d006      	beq.n	800348c <__smakebuf_r+0x1c>
 800347e:	0023      	movs	r3, r4
 8003480:	3347      	adds	r3, #71	; 0x47
 8003482:	6023      	str	r3, [r4, #0]
 8003484:	6123      	str	r3, [r4, #16]
 8003486:	2301      	movs	r3, #1
 8003488:	6163      	str	r3, [r4, #20]
 800348a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800348c:	466a      	mov	r2, sp
 800348e:	ab01      	add	r3, sp, #4
 8003490:	f7ff ffc6 	bl	8003420 <__swhatbuf_r>
 8003494:	9900      	ldr	r1, [sp, #0]
 8003496:	0007      	movs	r7, r0
 8003498:	0028      	movs	r0, r5
 800349a:	f000 f8a3 	bl	80035e4 <_malloc_r>
 800349e:	2800      	cmp	r0, #0
 80034a0:	d108      	bne.n	80034b4 <__smakebuf_r+0x44>
 80034a2:	220c      	movs	r2, #12
 80034a4:	5ea3      	ldrsh	r3, [r4, r2]
 80034a6:	059a      	lsls	r2, r3, #22
 80034a8:	d4ef      	bmi.n	800348a <__smakebuf_r+0x1a>
 80034aa:	2203      	movs	r2, #3
 80034ac:	4393      	bics	r3, r2
 80034ae:	431e      	orrs	r6, r3
 80034b0:	81a6      	strh	r6, [r4, #12]
 80034b2:	e7e4      	b.n	800347e <__smakebuf_r+0xe>
 80034b4:	4b0f      	ldr	r3, [pc, #60]	; (80034f4 <__smakebuf_r+0x84>)
 80034b6:	62ab      	str	r3, [r5, #40]	; 0x28
 80034b8:	2380      	movs	r3, #128	; 0x80
 80034ba:	89a2      	ldrh	r2, [r4, #12]
 80034bc:	6020      	str	r0, [r4, #0]
 80034be:	4313      	orrs	r3, r2
 80034c0:	81a3      	strh	r3, [r4, #12]
 80034c2:	9b00      	ldr	r3, [sp, #0]
 80034c4:	6120      	str	r0, [r4, #16]
 80034c6:	6163      	str	r3, [r4, #20]
 80034c8:	9b01      	ldr	r3, [sp, #4]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00d      	beq.n	80034ea <__smakebuf_r+0x7a>
 80034ce:	0028      	movs	r0, r5
 80034d0:	230e      	movs	r3, #14
 80034d2:	5ee1      	ldrsh	r1, [r4, r3]
 80034d4:	f000 fcc0 	bl	8003e58 <_isatty_r>
 80034d8:	2800      	cmp	r0, #0
 80034da:	d006      	beq.n	80034ea <__smakebuf_r+0x7a>
 80034dc:	2203      	movs	r2, #3
 80034de:	89a3      	ldrh	r3, [r4, #12]
 80034e0:	4393      	bics	r3, r2
 80034e2:	001a      	movs	r2, r3
 80034e4:	2301      	movs	r3, #1
 80034e6:	4313      	orrs	r3, r2
 80034e8:	81a3      	strh	r3, [r4, #12]
 80034ea:	89a0      	ldrh	r0, [r4, #12]
 80034ec:	4307      	orrs	r7, r0
 80034ee:	81a7      	strh	r7, [r4, #12]
 80034f0:	e7cb      	b.n	800348a <__smakebuf_r+0x1a>
 80034f2:	46c0      	nop			; (mov r8, r8)
 80034f4:	0800325d 	.word	0x0800325d

080034f8 <malloc>:
 80034f8:	b510      	push	{r4, lr}
 80034fa:	4b03      	ldr	r3, [pc, #12]	; (8003508 <malloc+0x10>)
 80034fc:	0001      	movs	r1, r0
 80034fe:	6818      	ldr	r0, [r3, #0]
 8003500:	f000 f870 	bl	80035e4 <_malloc_r>
 8003504:	bd10      	pop	{r4, pc}
 8003506:	46c0      	nop			; (mov r8, r8)
 8003508:	20000004 	.word	0x20000004

0800350c <_free_r>:
 800350c:	b570      	push	{r4, r5, r6, lr}
 800350e:	0005      	movs	r5, r0
 8003510:	2900      	cmp	r1, #0
 8003512:	d010      	beq.n	8003536 <_free_r+0x2a>
 8003514:	1f0c      	subs	r4, r1, #4
 8003516:	6823      	ldr	r3, [r4, #0]
 8003518:	2b00      	cmp	r3, #0
 800351a:	da00      	bge.n	800351e <_free_r+0x12>
 800351c:	18e4      	adds	r4, r4, r3
 800351e:	0028      	movs	r0, r5
 8003520:	f000 fccc 	bl	8003ebc <__malloc_lock>
 8003524:	4a1d      	ldr	r2, [pc, #116]	; (800359c <_free_r+0x90>)
 8003526:	6813      	ldr	r3, [r2, #0]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d105      	bne.n	8003538 <_free_r+0x2c>
 800352c:	6063      	str	r3, [r4, #4]
 800352e:	6014      	str	r4, [r2, #0]
 8003530:	0028      	movs	r0, r5
 8003532:	f000 fccb 	bl	8003ecc <__malloc_unlock>
 8003536:	bd70      	pop	{r4, r5, r6, pc}
 8003538:	42a3      	cmp	r3, r4
 800353a:	d908      	bls.n	800354e <_free_r+0x42>
 800353c:	6821      	ldr	r1, [r4, #0]
 800353e:	1860      	adds	r0, r4, r1
 8003540:	4283      	cmp	r3, r0
 8003542:	d1f3      	bne.n	800352c <_free_r+0x20>
 8003544:	6818      	ldr	r0, [r3, #0]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	1841      	adds	r1, r0, r1
 800354a:	6021      	str	r1, [r4, #0]
 800354c:	e7ee      	b.n	800352c <_free_r+0x20>
 800354e:	001a      	movs	r2, r3
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <_free_r+0x4e>
 8003556:	42a3      	cmp	r3, r4
 8003558:	d9f9      	bls.n	800354e <_free_r+0x42>
 800355a:	6811      	ldr	r1, [r2, #0]
 800355c:	1850      	adds	r0, r2, r1
 800355e:	42a0      	cmp	r0, r4
 8003560:	d10b      	bne.n	800357a <_free_r+0x6e>
 8003562:	6820      	ldr	r0, [r4, #0]
 8003564:	1809      	adds	r1, r1, r0
 8003566:	1850      	adds	r0, r2, r1
 8003568:	6011      	str	r1, [r2, #0]
 800356a:	4283      	cmp	r3, r0
 800356c:	d1e0      	bne.n	8003530 <_free_r+0x24>
 800356e:	6818      	ldr	r0, [r3, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	1841      	adds	r1, r0, r1
 8003574:	6011      	str	r1, [r2, #0]
 8003576:	6053      	str	r3, [r2, #4]
 8003578:	e7da      	b.n	8003530 <_free_r+0x24>
 800357a:	42a0      	cmp	r0, r4
 800357c:	d902      	bls.n	8003584 <_free_r+0x78>
 800357e:	230c      	movs	r3, #12
 8003580:	602b      	str	r3, [r5, #0]
 8003582:	e7d5      	b.n	8003530 <_free_r+0x24>
 8003584:	6821      	ldr	r1, [r4, #0]
 8003586:	1860      	adds	r0, r4, r1
 8003588:	4283      	cmp	r3, r0
 800358a:	d103      	bne.n	8003594 <_free_r+0x88>
 800358c:	6818      	ldr	r0, [r3, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	1841      	adds	r1, r0, r1
 8003592:	6021      	str	r1, [r4, #0]
 8003594:	6063      	str	r3, [r4, #4]
 8003596:	6054      	str	r4, [r2, #4]
 8003598:	e7ca      	b.n	8003530 <_free_r+0x24>
 800359a:	46c0      	nop			; (mov r8, r8)
 800359c:	200003a4 	.word	0x200003a4

080035a0 <sbrk_aligned>:
 80035a0:	b570      	push	{r4, r5, r6, lr}
 80035a2:	4e0f      	ldr	r6, [pc, #60]	; (80035e0 <sbrk_aligned+0x40>)
 80035a4:	000d      	movs	r5, r1
 80035a6:	6831      	ldr	r1, [r6, #0]
 80035a8:	0004      	movs	r4, r0
 80035aa:	2900      	cmp	r1, #0
 80035ac:	d102      	bne.n	80035b4 <sbrk_aligned+0x14>
 80035ae:	f000 fbbd 	bl	8003d2c <_sbrk_r>
 80035b2:	6030      	str	r0, [r6, #0]
 80035b4:	0029      	movs	r1, r5
 80035b6:	0020      	movs	r0, r4
 80035b8:	f000 fbb8 	bl	8003d2c <_sbrk_r>
 80035bc:	1c43      	adds	r3, r0, #1
 80035be:	d00a      	beq.n	80035d6 <sbrk_aligned+0x36>
 80035c0:	2303      	movs	r3, #3
 80035c2:	1cc5      	adds	r5, r0, #3
 80035c4:	439d      	bics	r5, r3
 80035c6:	42a8      	cmp	r0, r5
 80035c8:	d007      	beq.n	80035da <sbrk_aligned+0x3a>
 80035ca:	1a29      	subs	r1, r5, r0
 80035cc:	0020      	movs	r0, r4
 80035ce:	f000 fbad 	bl	8003d2c <_sbrk_r>
 80035d2:	1c43      	adds	r3, r0, #1
 80035d4:	d101      	bne.n	80035da <sbrk_aligned+0x3a>
 80035d6:	2501      	movs	r5, #1
 80035d8:	426d      	negs	r5, r5
 80035da:	0028      	movs	r0, r5
 80035dc:	bd70      	pop	{r4, r5, r6, pc}
 80035de:	46c0      	nop			; (mov r8, r8)
 80035e0:	200003a8 	.word	0x200003a8

080035e4 <_malloc_r>:
 80035e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035e6:	2203      	movs	r2, #3
 80035e8:	1ccb      	adds	r3, r1, #3
 80035ea:	4393      	bics	r3, r2
 80035ec:	3308      	adds	r3, #8
 80035ee:	0006      	movs	r6, r0
 80035f0:	001f      	movs	r7, r3
 80035f2:	2b0c      	cmp	r3, #12
 80035f4:	d232      	bcs.n	800365c <_malloc_r+0x78>
 80035f6:	270c      	movs	r7, #12
 80035f8:	42b9      	cmp	r1, r7
 80035fa:	d831      	bhi.n	8003660 <_malloc_r+0x7c>
 80035fc:	0030      	movs	r0, r6
 80035fe:	f000 fc5d 	bl	8003ebc <__malloc_lock>
 8003602:	4d32      	ldr	r5, [pc, #200]	; (80036cc <_malloc_r+0xe8>)
 8003604:	682b      	ldr	r3, [r5, #0]
 8003606:	001c      	movs	r4, r3
 8003608:	2c00      	cmp	r4, #0
 800360a:	d12e      	bne.n	800366a <_malloc_r+0x86>
 800360c:	0039      	movs	r1, r7
 800360e:	0030      	movs	r0, r6
 8003610:	f7ff ffc6 	bl	80035a0 <sbrk_aligned>
 8003614:	0004      	movs	r4, r0
 8003616:	1c43      	adds	r3, r0, #1
 8003618:	d11e      	bne.n	8003658 <_malloc_r+0x74>
 800361a:	682c      	ldr	r4, [r5, #0]
 800361c:	0025      	movs	r5, r4
 800361e:	2d00      	cmp	r5, #0
 8003620:	d14a      	bne.n	80036b8 <_malloc_r+0xd4>
 8003622:	6823      	ldr	r3, [r4, #0]
 8003624:	0029      	movs	r1, r5
 8003626:	18e3      	adds	r3, r4, r3
 8003628:	0030      	movs	r0, r6
 800362a:	9301      	str	r3, [sp, #4]
 800362c:	f000 fb7e 	bl	8003d2c <_sbrk_r>
 8003630:	9b01      	ldr	r3, [sp, #4]
 8003632:	4283      	cmp	r3, r0
 8003634:	d143      	bne.n	80036be <_malloc_r+0xda>
 8003636:	6823      	ldr	r3, [r4, #0]
 8003638:	3703      	adds	r7, #3
 800363a:	1aff      	subs	r7, r7, r3
 800363c:	2303      	movs	r3, #3
 800363e:	439f      	bics	r7, r3
 8003640:	3708      	adds	r7, #8
 8003642:	2f0c      	cmp	r7, #12
 8003644:	d200      	bcs.n	8003648 <_malloc_r+0x64>
 8003646:	270c      	movs	r7, #12
 8003648:	0039      	movs	r1, r7
 800364a:	0030      	movs	r0, r6
 800364c:	f7ff ffa8 	bl	80035a0 <sbrk_aligned>
 8003650:	1c43      	adds	r3, r0, #1
 8003652:	d034      	beq.n	80036be <_malloc_r+0xda>
 8003654:	6823      	ldr	r3, [r4, #0]
 8003656:	19df      	adds	r7, r3, r7
 8003658:	6027      	str	r7, [r4, #0]
 800365a:	e013      	b.n	8003684 <_malloc_r+0xa0>
 800365c:	2b00      	cmp	r3, #0
 800365e:	dacb      	bge.n	80035f8 <_malloc_r+0x14>
 8003660:	230c      	movs	r3, #12
 8003662:	2500      	movs	r5, #0
 8003664:	6033      	str	r3, [r6, #0]
 8003666:	0028      	movs	r0, r5
 8003668:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800366a:	6822      	ldr	r2, [r4, #0]
 800366c:	1bd1      	subs	r1, r2, r7
 800366e:	d420      	bmi.n	80036b2 <_malloc_r+0xce>
 8003670:	290b      	cmp	r1, #11
 8003672:	d917      	bls.n	80036a4 <_malloc_r+0xc0>
 8003674:	19e2      	adds	r2, r4, r7
 8003676:	6027      	str	r7, [r4, #0]
 8003678:	42a3      	cmp	r3, r4
 800367a:	d111      	bne.n	80036a0 <_malloc_r+0xbc>
 800367c:	602a      	str	r2, [r5, #0]
 800367e:	6863      	ldr	r3, [r4, #4]
 8003680:	6011      	str	r1, [r2, #0]
 8003682:	6053      	str	r3, [r2, #4]
 8003684:	0030      	movs	r0, r6
 8003686:	0025      	movs	r5, r4
 8003688:	f000 fc20 	bl	8003ecc <__malloc_unlock>
 800368c:	2207      	movs	r2, #7
 800368e:	350b      	adds	r5, #11
 8003690:	1d23      	adds	r3, r4, #4
 8003692:	4395      	bics	r5, r2
 8003694:	1aea      	subs	r2, r5, r3
 8003696:	429d      	cmp	r5, r3
 8003698:	d0e5      	beq.n	8003666 <_malloc_r+0x82>
 800369a:	1b5b      	subs	r3, r3, r5
 800369c:	50a3      	str	r3, [r4, r2]
 800369e:	e7e2      	b.n	8003666 <_malloc_r+0x82>
 80036a0:	605a      	str	r2, [r3, #4]
 80036a2:	e7ec      	b.n	800367e <_malloc_r+0x9a>
 80036a4:	6862      	ldr	r2, [r4, #4]
 80036a6:	42a3      	cmp	r3, r4
 80036a8:	d101      	bne.n	80036ae <_malloc_r+0xca>
 80036aa:	602a      	str	r2, [r5, #0]
 80036ac:	e7ea      	b.n	8003684 <_malloc_r+0xa0>
 80036ae:	605a      	str	r2, [r3, #4]
 80036b0:	e7e8      	b.n	8003684 <_malloc_r+0xa0>
 80036b2:	0023      	movs	r3, r4
 80036b4:	6864      	ldr	r4, [r4, #4]
 80036b6:	e7a7      	b.n	8003608 <_malloc_r+0x24>
 80036b8:	002c      	movs	r4, r5
 80036ba:	686d      	ldr	r5, [r5, #4]
 80036bc:	e7af      	b.n	800361e <_malloc_r+0x3a>
 80036be:	230c      	movs	r3, #12
 80036c0:	0030      	movs	r0, r6
 80036c2:	6033      	str	r3, [r6, #0]
 80036c4:	f000 fc02 	bl	8003ecc <__malloc_unlock>
 80036c8:	e7cd      	b.n	8003666 <_malloc_r+0x82>
 80036ca:	46c0      	nop			; (mov r8, r8)
 80036cc:	200003a4 	.word	0x200003a4

080036d0 <__sfputc_r>:
 80036d0:	6893      	ldr	r3, [r2, #8]
 80036d2:	b510      	push	{r4, lr}
 80036d4:	3b01      	subs	r3, #1
 80036d6:	6093      	str	r3, [r2, #8]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	da04      	bge.n	80036e6 <__sfputc_r+0x16>
 80036dc:	6994      	ldr	r4, [r2, #24]
 80036de:	42a3      	cmp	r3, r4
 80036e0:	db07      	blt.n	80036f2 <__sfputc_r+0x22>
 80036e2:	290a      	cmp	r1, #10
 80036e4:	d005      	beq.n	80036f2 <__sfputc_r+0x22>
 80036e6:	6813      	ldr	r3, [r2, #0]
 80036e8:	1c58      	adds	r0, r3, #1
 80036ea:	6010      	str	r0, [r2, #0]
 80036ec:	7019      	strb	r1, [r3, #0]
 80036ee:	0008      	movs	r0, r1
 80036f0:	bd10      	pop	{r4, pc}
 80036f2:	f7ff fbf5 	bl	8002ee0 <__swbuf_r>
 80036f6:	0001      	movs	r1, r0
 80036f8:	e7f9      	b.n	80036ee <__sfputc_r+0x1e>

080036fa <__sfputs_r>:
 80036fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036fc:	0006      	movs	r6, r0
 80036fe:	000f      	movs	r7, r1
 8003700:	0014      	movs	r4, r2
 8003702:	18d5      	adds	r5, r2, r3
 8003704:	42ac      	cmp	r4, r5
 8003706:	d101      	bne.n	800370c <__sfputs_r+0x12>
 8003708:	2000      	movs	r0, #0
 800370a:	e007      	b.n	800371c <__sfputs_r+0x22>
 800370c:	7821      	ldrb	r1, [r4, #0]
 800370e:	003a      	movs	r2, r7
 8003710:	0030      	movs	r0, r6
 8003712:	f7ff ffdd 	bl	80036d0 <__sfputc_r>
 8003716:	3401      	adds	r4, #1
 8003718:	1c43      	adds	r3, r0, #1
 800371a:	d1f3      	bne.n	8003704 <__sfputs_r+0xa>
 800371c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003720 <_vfiprintf_r>:
 8003720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003722:	b0a1      	sub	sp, #132	; 0x84
 8003724:	0006      	movs	r6, r0
 8003726:	000c      	movs	r4, r1
 8003728:	001f      	movs	r7, r3
 800372a:	9203      	str	r2, [sp, #12]
 800372c:	2800      	cmp	r0, #0
 800372e:	d004      	beq.n	800373a <_vfiprintf_r+0x1a>
 8003730:	6983      	ldr	r3, [r0, #24]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <_vfiprintf_r+0x1a>
 8003736:	f7ff fdcf 	bl	80032d8 <__sinit>
 800373a:	4b8e      	ldr	r3, [pc, #568]	; (8003974 <_vfiprintf_r+0x254>)
 800373c:	429c      	cmp	r4, r3
 800373e:	d11c      	bne.n	800377a <_vfiprintf_r+0x5a>
 8003740:	6874      	ldr	r4, [r6, #4]
 8003742:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003744:	07db      	lsls	r3, r3, #31
 8003746:	d405      	bmi.n	8003754 <_vfiprintf_r+0x34>
 8003748:	89a3      	ldrh	r3, [r4, #12]
 800374a:	059b      	lsls	r3, r3, #22
 800374c:	d402      	bmi.n	8003754 <_vfiprintf_r+0x34>
 800374e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003750:	f7ff fe63 	bl	800341a <__retarget_lock_acquire_recursive>
 8003754:	89a3      	ldrh	r3, [r4, #12]
 8003756:	071b      	lsls	r3, r3, #28
 8003758:	d502      	bpl.n	8003760 <_vfiprintf_r+0x40>
 800375a:	6923      	ldr	r3, [r4, #16]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d11d      	bne.n	800379c <_vfiprintf_r+0x7c>
 8003760:	0021      	movs	r1, r4
 8003762:	0030      	movs	r0, r6
 8003764:	f7ff fc12 	bl	8002f8c <__swsetup_r>
 8003768:	2800      	cmp	r0, #0
 800376a:	d017      	beq.n	800379c <_vfiprintf_r+0x7c>
 800376c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800376e:	07db      	lsls	r3, r3, #31
 8003770:	d50d      	bpl.n	800378e <_vfiprintf_r+0x6e>
 8003772:	2001      	movs	r0, #1
 8003774:	4240      	negs	r0, r0
 8003776:	b021      	add	sp, #132	; 0x84
 8003778:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800377a:	4b7f      	ldr	r3, [pc, #508]	; (8003978 <_vfiprintf_r+0x258>)
 800377c:	429c      	cmp	r4, r3
 800377e:	d101      	bne.n	8003784 <_vfiprintf_r+0x64>
 8003780:	68b4      	ldr	r4, [r6, #8]
 8003782:	e7de      	b.n	8003742 <_vfiprintf_r+0x22>
 8003784:	4b7d      	ldr	r3, [pc, #500]	; (800397c <_vfiprintf_r+0x25c>)
 8003786:	429c      	cmp	r4, r3
 8003788:	d1db      	bne.n	8003742 <_vfiprintf_r+0x22>
 800378a:	68f4      	ldr	r4, [r6, #12]
 800378c:	e7d9      	b.n	8003742 <_vfiprintf_r+0x22>
 800378e:	89a3      	ldrh	r3, [r4, #12]
 8003790:	059b      	lsls	r3, r3, #22
 8003792:	d4ee      	bmi.n	8003772 <_vfiprintf_r+0x52>
 8003794:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003796:	f7ff fe41 	bl	800341c <__retarget_lock_release_recursive>
 800379a:	e7ea      	b.n	8003772 <_vfiprintf_r+0x52>
 800379c:	2300      	movs	r3, #0
 800379e:	ad08      	add	r5, sp, #32
 80037a0:	616b      	str	r3, [r5, #20]
 80037a2:	3320      	adds	r3, #32
 80037a4:	766b      	strb	r3, [r5, #25]
 80037a6:	3310      	adds	r3, #16
 80037a8:	76ab      	strb	r3, [r5, #26]
 80037aa:	9707      	str	r7, [sp, #28]
 80037ac:	9f03      	ldr	r7, [sp, #12]
 80037ae:	783b      	ldrb	r3, [r7, #0]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d001      	beq.n	80037b8 <_vfiprintf_r+0x98>
 80037b4:	2b25      	cmp	r3, #37	; 0x25
 80037b6:	d14e      	bne.n	8003856 <_vfiprintf_r+0x136>
 80037b8:	9b03      	ldr	r3, [sp, #12]
 80037ba:	1afb      	subs	r3, r7, r3
 80037bc:	9305      	str	r3, [sp, #20]
 80037be:	9b03      	ldr	r3, [sp, #12]
 80037c0:	429f      	cmp	r7, r3
 80037c2:	d00d      	beq.n	80037e0 <_vfiprintf_r+0xc0>
 80037c4:	9b05      	ldr	r3, [sp, #20]
 80037c6:	0021      	movs	r1, r4
 80037c8:	0030      	movs	r0, r6
 80037ca:	9a03      	ldr	r2, [sp, #12]
 80037cc:	f7ff ff95 	bl	80036fa <__sfputs_r>
 80037d0:	1c43      	adds	r3, r0, #1
 80037d2:	d100      	bne.n	80037d6 <_vfiprintf_r+0xb6>
 80037d4:	e0b5      	b.n	8003942 <_vfiprintf_r+0x222>
 80037d6:	696a      	ldr	r2, [r5, #20]
 80037d8:	9b05      	ldr	r3, [sp, #20]
 80037da:	4694      	mov	ip, r2
 80037dc:	4463      	add	r3, ip
 80037de:	616b      	str	r3, [r5, #20]
 80037e0:	783b      	ldrb	r3, [r7, #0]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d100      	bne.n	80037e8 <_vfiprintf_r+0xc8>
 80037e6:	e0ac      	b.n	8003942 <_vfiprintf_r+0x222>
 80037e8:	2201      	movs	r2, #1
 80037ea:	1c7b      	adds	r3, r7, #1
 80037ec:	9303      	str	r3, [sp, #12]
 80037ee:	2300      	movs	r3, #0
 80037f0:	4252      	negs	r2, r2
 80037f2:	606a      	str	r2, [r5, #4]
 80037f4:	a904      	add	r1, sp, #16
 80037f6:	3254      	adds	r2, #84	; 0x54
 80037f8:	1852      	adds	r2, r2, r1
 80037fa:	602b      	str	r3, [r5, #0]
 80037fc:	60eb      	str	r3, [r5, #12]
 80037fe:	60ab      	str	r3, [r5, #8]
 8003800:	7013      	strb	r3, [r2, #0]
 8003802:	65ab      	str	r3, [r5, #88]	; 0x58
 8003804:	9b03      	ldr	r3, [sp, #12]
 8003806:	2205      	movs	r2, #5
 8003808:	7819      	ldrb	r1, [r3, #0]
 800380a:	485d      	ldr	r0, [pc, #372]	; (8003980 <_vfiprintf_r+0x260>)
 800380c:	f000 fb4a 	bl	8003ea4 <memchr>
 8003810:	9b03      	ldr	r3, [sp, #12]
 8003812:	1c5f      	adds	r7, r3, #1
 8003814:	2800      	cmp	r0, #0
 8003816:	d120      	bne.n	800385a <_vfiprintf_r+0x13a>
 8003818:	682a      	ldr	r2, [r5, #0]
 800381a:	06d3      	lsls	r3, r2, #27
 800381c:	d504      	bpl.n	8003828 <_vfiprintf_r+0x108>
 800381e:	2353      	movs	r3, #83	; 0x53
 8003820:	a904      	add	r1, sp, #16
 8003822:	185b      	adds	r3, r3, r1
 8003824:	2120      	movs	r1, #32
 8003826:	7019      	strb	r1, [r3, #0]
 8003828:	0713      	lsls	r3, r2, #28
 800382a:	d504      	bpl.n	8003836 <_vfiprintf_r+0x116>
 800382c:	2353      	movs	r3, #83	; 0x53
 800382e:	a904      	add	r1, sp, #16
 8003830:	185b      	adds	r3, r3, r1
 8003832:	212b      	movs	r1, #43	; 0x2b
 8003834:	7019      	strb	r1, [r3, #0]
 8003836:	9b03      	ldr	r3, [sp, #12]
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	2b2a      	cmp	r3, #42	; 0x2a
 800383c:	d016      	beq.n	800386c <_vfiprintf_r+0x14c>
 800383e:	2100      	movs	r1, #0
 8003840:	68eb      	ldr	r3, [r5, #12]
 8003842:	9f03      	ldr	r7, [sp, #12]
 8003844:	783a      	ldrb	r2, [r7, #0]
 8003846:	1c78      	adds	r0, r7, #1
 8003848:	3a30      	subs	r2, #48	; 0x30
 800384a:	4684      	mov	ip, r0
 800384c:	2a09      	cmp	r2, #9
 800384e:	d94f      	bls.n	80038f0 <_vfiprintf_r+0x1d0>
 8003850:	2900      	cmp	r1, #0
 8003852:	d111      	bne.n	8003878 <_vfiprintf_r+0x158>
 8003854:	e017      	b.n	8003886 <_vfiprintf_r+0x166>
 8003856:	3701      	adds	r7, #1
 8003858:	e7a9      	b.n	80037ae <_vfiprintf_r+0x8e>
 800385a:	4b49      	ldr	r3, [pc, #292]	; (8003980 <_vfiprintf_r+0x260>)
 800385c:	682a      	ldr	r2, [r5, #0]
 800385e:	1ac0      	subs	r0, r0, r3
 8003860:	2301      	movs	r3, #1
 8003862:	4083      	lsls	r3, r0
 8003864:	4313      	orrs	r3, r2
 8003866:	602b      	str	r3, [r5, #0]
 8003868:	9703      	str	r7, [sp, #12]
 800386a:	e7cb      	b.n	8003804 <_vfiprintf_r+0xe4>
 800386c:	9b07      	ldr	r3, [sp, #28]
 800386e:	1d19      	adds	r1, r3, #4
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	9107      	str	r1, [sp, #28]
 8003874:	2b00      	cmp	r3, #0
 8003876:	db01      	blt.n	800387c <_vfiprintf_r+0x15c>
 8003878:	930b      	str	r3, [sp, #44]	; 0x2c
 800387a:	e004      	b.n	8003886 <_vfiprintf_r+0x166>
 800387c:	425b      	negs	r3, r3
 800387e:	60eb      	str	r3, [r5, #12]
 8003880:	2302      	movs	r3, #2
 8003882:	4313      	orrs	r3, r2
 8003884:	602b      	str	r3, [r5, #0]
 8003886:	783b      	ldrb	r3, [r7, #0]
 8003888:	2b2e      	cmp	r3, #46	; 0x2e
 800388a:	d10a      	bne.n	80038a2 <_vfiprintf_r+0x182>
 800388c:	787b      	ldrb	r3, [r7, #1]
 800388e:	2b2a      	cmp	r3, #42	; 0x2a
 8003890:	d137      	bne.n	8003902 <_vfiprintf_r+0x1e2>
 8003892:	9b07      	ldr	r3, [sp, #28]
 8003894:	3702      	adds	r7, #2
 8003896:	1d1a      	adds	r2, r3, #4
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	9207      	str	r2, [sp, #28]
 800389c:	2b00      	cmp	r3, #0
 800389e:	db2d      	blt.n	80038fc <_vfiprintf_r+0x1dc>
 80038a0:	9309      	str	r3, [sp, #36]	; 0x24
 80038a2:	2203      	movs	r2, #3
 80038a4:	7839      	ldrb	r1, [r7, #0]
 80038a6:	4837      	ldr	r0, [pc, #220]	; (8003984 <_vfiprintf_r+0x264>)
 80038a8:	f000 fafc 	bl	8003ea4 <memchr>
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d007      	beq.n	80038c0 <_vfiprintf_r+0x1a0>
 80038b0:	4b34      	ldr	r3, [pc, #208]	; (8003984 <_vfiprintf_r+0x264>)
 80038b2:	682a      	ldr	r2, [r5, #0]
 80038b4:	1ac0      	subs	r0, r0, r3
 80038b6:	2340      	movs	r3, #64	; 0x40
 80038b8:	4083      	lsls	r3, r0
 80038ba:	4313      	orrs	r3, r2
 80038bc:	3701      	adds	r7, #1
 80038be:	602b      	str	r3, [r5, #0]
 80038c0:	7839      	ldrb	r1, [r7, #0]
 80038c2:	1c7b      	adds	r3, r7, #1
 80038c4:	2206      	movs	r2, #6
 80038c6:	4830      	ldr	r0, [pc, #192]	; (8003988 <_vfiprintf_r+0x268>)
 80038c8:	9303      	str	r3, [sp, #12]
 80038ca:	7629      	strb	r1, [r5, #24]
 80038cc:	f000 faea 	bl	8003ea4 <memchr>
 80038d0:	2800      	cmp	r0, #0
 80038d2:	d045      	beq.n	8003960 <_vfiprintf_r+0x240>
 80038d4:	4b2d      	ldr	r3, [pc, #180]	; (800398c <_vfiprintf_r+0x26c>)
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d127      	bne.n	800392a <_vfiprintf_r+0x20a>
 80038da:	2207      	movs	r2, #7
 80038dc:	9b07      	ldr	r3, [sp, #28]
 80038de:	3307      	adds	r3, #7
 80038e0:	4393      	bics	r3, r2
 80038e2:	3308      	adds	r3, #8
 80038e4:	9307      	str	r3, [sp, #28]
 80038e6:	696b      	ldr	r3, [r5, #20]
 80038e8:	9a04      	ldr	r2, [sp, #16]
 80038ea:	189b      	adds	r3, r3, r2
 80038ec:	616b      	str	r3, [r5, #20]
 80038ee:	e75d      	b.n	80037ac <_vfiprintf_r+0x8c>
 80038f0:	210a      	movs	r1, #10
 80038f2:	434b      	muls	r3, r1
 80038f4:	4667      	mov	r7, ip
 80038f6:	189b      	adds	r3, r3, r2
 80038f8:	3909      	subs	r1, #9
 80038fa:	e7a3      	b.n	8003844 <_vfiprintf_r+0x124>
 80038fc:	2301      	movs	r3, #1
 80038fe:	425b      	negs	r3, r3
 8003900:	e7ce      	b.n	80038a0 <_vfiprintf_r+0x180>
 8003902:	2300      	movs	r3, #0
 8003904:	001a      	movs	r2, r3
 8003906:	3701      	adds	r7, #1
 8003908:	606b      	str	r3, [r5, #4]
 800390a:	7839      	ldrb	r1, [r7, #0]
 800390c:	1c78      	adds	r0, r7, #1
 800390e:	3930      	subs	r1, #48	; 0x30
 8003910:	4684      	mov	ip, r0
 8003912:	2909      	cmp	r1, #9
 8003914:	d903      	bls.n	800391e <_vfiprintf_r+0x1fe>
 8003916:	2b00      	cmp	r3, #0
 8003918:	d0c3      	beq.n	80038a2 <_vfiprintf_r+0x182>
 800391a:	9209      	str	r2, [sp, #36]	; 0x24
 800391c:	e7c1      	b.n	80038a2 <_vfiprintf_r+0x182>
 800391e:	230a      	movs	r3, #10
 8003920:	435a      	muls	r2, r3
 8003922:	4667      	mov	r7, ip
 8003924:	1852      	adds	r2, r2, r1
 8003926:	3b09      	subs	r3, #9
 8003928:	e7ef      	b.n	800390a <_vfiprintf_r+0x1ea>
 800392a:	ab07      	add	r3, sp, #28
 800392c:	9300      	str	r3, [sp, #0]
 800392e:	0022      	movs	r2, r4
 8003930:	0029      	movs	r1, r5
 8003932:	0030      	movs	r0, r6
 8003934:	4b16      	ldr	r3, [pc, #88]	; (8003990 <_vfiprintf_r+0x270>)
 8003936:	e000      	b.n	800393a <_vfiprintf_r+0x21a>
 8003938:	bf00      	nop
 800393a:	9004      	str	r0, [sp, #16]
 800393c:	9b04      	ldr	r3, [sp, #16]
 800393e:	3301      	adds	r3, #1
 8003940:	d1d1      	bne.n	80038e6 <_vfiprintf_r+0x1c6>
 8003942:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003944:	07db      	lsls	r3, r3, #31
 8003946:	d405      	bmi.n	8003954 <_vfiprintf_r+0x234>
 8003948:	89a3      	ldrh	r3, [r4, #12]
 800394a:	059b      	lsls	r3, r3, #22
 800394c:	d402      	bmi.n	8003954 <_vfiprintf_r+0x234>
 800394e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003950:	f7ff fd64 	bl	800341c <__retarget_lock_release_recursive>
 8003954:	89a3      	ldrh	r3, [r4, #12]
 8003956:	065b      	lsls	r3, r3, #25
 8003958:	d500      	bpl.n	800395c <_vfiprintf_r+0x23c>
 800395a:	e70a      	b.n	8003772 <_vfiprintf_r+0x52>
 800395c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800395e:	e70a      	b.n	8003776 <_vfiprintf_r+0x56>
 8003960:	ab07      	add	r3, sp, #28
 8003962:	9300      	str	r3, [sp, #0]
 8003964:	0022      	movs	r2, r4
 8003966:	0029      	movs	r1, r5
 8003968:	0030      	movs	r0, r6
 800396a:	4b09      	ldr	r3, [pc, #36]	; (8003990 <_vfiprintf_r+0x270>)
 800396c:	f000 f882 	bl	8003a74 <_printf_i>
 8003970:	e7e3      	b.n	800393a <_vfiprintf_r+0x21a>
 8003972:	46c0      	nop			; (mov r8, r8)
 8003974:	08003fa4 	.word	0x08003fa4
 8003978:	08003fc4 	.word	0x08003fc4
 800397c:	08003f84 	.word	0x08003f84
 8003980:	08003fe4 	.word	0x08003fe4
 8003984:	08003fea 	.word	0x08003fea
 8003988:	08003fee 	.word	0x08003fee
 800398c:	00000000 	.word	0x00000000
 8003990:	080036fb 	.word	0x080036fb

08003994 <_printf_common>:
 8003994:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003996:	0015      	movs	r5, r2
 8003998:	9301      	str	r3, [sp, #4]
 800399a:	688a      	ldr	r2, [r1, #8]
 800399c:	690b      	ldr	r3, [r1, #16]
 800399e:	000c      	movs	r4, r1
 80039a0:	9000      	str	r0, [sp, #0]
 80039a2:	4293      	cmp	r3, r2
 80039a4:	da00      	bge.n	80039a8 <_printf_common+0x14>
 80039a6:	0013      	movs	r3, r2
 80039a8:	0022      	movs	r2, r4
 80039aa:	602b      	str	r3, [r5, #0]
 80039ac:	3243      	adds	r2, #67	; 0x43
 80039ae:	7812      	ldrb	r2, [r2, #0]
 80039b0:	2a00      	cmp	r2, #0
 80039b2:	d001      	beq.n	80039b8 <_printf_common+0x24>
 80039b4:	3301      	adds	r3, #1
 80039b6:	602b      	str	r3, [r5, #0]
 80039b8:	6823      	ldr	r3, [r4, #0]
 80039ba:	069b      	lsls	r3, r3, #26
 80039bc:	d502      	bpl.n	80039c4 <_printf_common+0x30>
 80039be:	682b      	ldr	r3, [r5, #0]
 80039c0:	3302      	adds	r3, #2
 80039c2:	602b      	str	r3, [r5, #0]
 80039c4:	6822      	ldr	r2, [r4, #0]
 80039c6:	2306      	movs	r3, #6
 80039c8:	0017      	movs	r7, r2
 80039ca:	401f      	ands	r7, r3
 80039cc:	421a      	tst	r2, r3
 80039ce:	d027      	beq.n	8003a20 <_printf_common+0x8c>
 80039d0:	0023      	movs	r3, r4
 80039d2:	3343      	adds	r3, #67	; 0x43
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	1e5a      	subs	r2, r3, #1
 80039d8:	4193      	sbcs	r3, r2
 80039da:	6822      	ldr	r2, [r4, #0]
 80039dc:	0692      	lsls	r2, r2, #26
 80039de:	d430      	bmi.n	8003a42 <_printf_common+0xae>
 80039e0:	0022      	movs	r2, r4
 80039e2:	9901      	ldr	r1, [sp, #4]
 80039e4:	9800      	ldr	r0, [sp, #0]
 80039e6:	9e08      	ldr	r6, [sp, #32]
 80039e8:	3243      	adds	r2, #67	; 0x43
 80039ea:	47b0      	blx	r6
 80039ec:	1c43      	adds	r3, r0, #1
 80039ee:	d025      	beq.n	8003a3c <_printf_common+0xa8>
 80039f0:	2306      	movs	r3, #6
 80039f2:	6820      	ldr	r0, [r4, #0]
 80039f4:	682a      	ldr	r2, [r5, #0]
 80039f6:	68e1      	ldr	r1, [r4, #12]
 80039f8:	2500      	movs	r5, #0
 80039fa:	4003      	ands	r3, r0
 80039fc:	2b04      	cmp	r3, #4
 80039fe:	d103      	bne.n	8003a08 <_printf_common+0x74>
 8003a00:	1a8d      	subs	r5, r1, r2
 8003a02:	43eb      	mvns	r3, r5
 8003a04:	17db      	asrs	r3, r3, #31
 8003a06:	401d      	ands	r5, r3
 8003a08:	68a3      	ldr	r3, [r4, #8]
 8003a0a:	6922      	ldr	r2, [r4, #16]
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	dd01      	ble.n	8003a14 <_printf_common+0x80>
 8003a10:	1a9b      	subs	r3, r3, r2
 8003a12:	18ed      	adds	r5, r5, r3
 8003a14:	2700      	movs	r7, #0
 8003a16:	42bd      	cmp	r5, r7
 8003a18:	d120      	bne.n	8003a5c <_printf_common+0xc8>
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	e010      	b.n	8003a40 <_printf_common+0xac>
 8003a1e:	3701      	adds	r7, #1
 8003a20:	68e3      	ldr	r3, [r4, #12]
 8003a22:	682a      	ldr	r2, [r5, #0]
 8003a24:	1a9b      	subs	r3, r3, r2
 8003a26:	42bb      	cmp	r3, r7
 8003a28:	ddd2      	ble.n	80039d0 <_printf_common+0x3c>
 8003a2a:	0022      	movs	r2, r4
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	9901      	ldr	r1, [sp, #4]
 8003a30:	9800      	ldr	r0, [sp, #0]
 8003a32:	9e08      	ldr	r6, [sp, #32]
 8003a34:	3219      	adds	r2, #25
 8003a36:	47b0      	blx	r6
 8003a38:	1c43      	adds	r3, r0, #1
 8003a3a:	d1f0      	bne.n	8003a1e <_printf_common+0x8a>
 8003a3c:	2001      	movs	r0, #1
 8003a3e:	4240      	negs	r0, r0
 8003a40:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a42:	2030      	movs	r0, #48	; 0x30
 8003a44:	18e1      	adds	r1, r4, r3
 8003a46:	3143      	adds	r1, #67	; 0x43
 8003a48:	7008      	strb	r0, [r1, #0]
 8003a4a:	0021      	movs	r1, r4
 8003a4c:	1c5a      	adds	r2, r3, #1
 8003a4e:	3145      	adds	r1, #69	; 0x45
 8003a50:	7809      	ldrb	r1, [r1, #0]
 8003a52:	18a2      	adds	r2, r4, r2
 8003a54:	3243      	adds	r2, #67	; 0x43
 8003a56:	3302      	adds	r3, #2
 8003a58:	7011      	strb	r1, [r2, #0]
 8003a5a:	e7c1      	b.n	80039e0 <_printf_common+0x4c>
 8003a5c:	0022      	movs	r2, r4
 8003a5e:	2301      	movs	r3, #1
 8003a60:	9901      	ldr	r1, [sp, #4]
 8003a62:	9800      	ldr	r0, [sp, #0]
 8003a64:	9e08      	ldr	r6, [sp, #32]
 8003a66:	321a      	adds	r2, #26
 8003a68:	47b0      	blx	r6
 8003a6a:	1c43      	adds	r3, r0, #1
 8003a6c:	d0e6      	beq.n	8003a3c <_printf_common+0xa8>
 8003a6e:	3701      	adds	r7, #1
 8003a70:	e7d1      	b.n	8003a16 <_printf_common+0x82>
	...

08003a74 <_printf_i>:
 8003a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a76:	b08b      	sub	sp, #44	; 0x2c
 8003a78:	9206      	str	r2, [sp, #24]
 8003a7a:	000a      	movs	r2, r1
 8003a7c:	3243      	adds	r2, #67	; 0x43
 8003a7e:	9307      	str	r3, [sp, #28]
 8003a80:	9005      	str	r0, [sp, #20]
 8003a82:	9204      	str	r2, [sp, #16]
 8003a84:	7e0a      	ldrb	r2, [r1, #24]
 8003a86:	000c      	movs	r4, r1
 8003a88:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003a8a:	2a78      	cmp	r2, #120	; 0x78
 8003a8c:	d807      	bhi.n	8003a9e <_printf_i+0x2a>
 8003a8e:	2a62      	cmp	r2, #98	; 0x62
 8003a90:	d809      	bhi.n	8003aa6 <_printf_i+0x32>
 8003a92:	2a00      	cmp	r2, #0
 8003a94:	d100      	bne.n	8003a98 <_printf_i+0x24>
 8003a96:	e0c1      	b.n	8003c1c <_printf_i+0x1a8>
 8003a98:	2a58      	cmp	r2, #88	; 0x58
 8003a9a:	d100      	bne.n	8003a9e <_printf_i+0x2a>
 8003a9c:	e08c      	b.n	8003bb8 <_printf_i+0x144>
 8003a9e:	0026      	movs	r6, r4
 8003aa0:	3642      	adds	r6, #66	; 0x42
 8003aa2:	7032      	strb	r2, [r6, #0]
 8003aa4:	e022      	b.n	8003aec <_printf_i+0x78>
 8003aa6:	0010      	movs	r0, r2
 8003aa8:	3863      	subs	r0, #99	; 0x63
 8003aaa:	2815      	cmp	r0, #21
 8003aac:	d8f7      	bhi.n	8003a9e <_printf_i+0x2a>
 8003aae:	f7fc fb29 	bl	8000104 <__gnu_thumb1_case_shi>
 8003ab2:	0016      	.short	0x0016
 8003ab4:	fff6001f 	.word	0xfff6001f
 8003ab8:	fff6fff6 	.word	0xfff6fff6
 8003abc:	001ffff6 	.word	0x001ffff6
 8003ac0:	fff6fff6 	.word	0xfff6fff6
 8003ac4:	fff6fff6 	.word	0xfff6fff6
 8003ac8:	003600a8 	.word	0x003600a8
 8003acc:	fff6009a 	.word	0xfff6009a
 8003ad0:	00b9fff6 	.word	0x00b9fff6
 8003ad4:	0036fff6 	.word	0x0036fff6
 8003ad8:	fff6fff6 	.word	0xfff6fff6
 8003adc:	009e      	.short	0x009e
 8003ade:	0026      	movs	r6, r4
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	3642      	adds	r6, #66	; 0x42
 8003ae4:	1d11      	adds	r1, r2, #4
 8003ae6:	6019      	str	r1, [r3, #0]
 8003ae8:	6813      	ldr	r3, [r2, #0]
 8003aea:	7033      	strb	r3, [r6, #0]
 8003aec:	2301      	movs	r3, #1
 8003aee:	e0a7      	b.n	8003c40 <_printf_i+0x1cc>
 8003af0:	6808      	ldr	r0, [r1, #0]
 8003af2:	6819      	ldr	r1, [r3, #0]
 8003af4:	1d0a      	adds	r2, r1, #4
 8003af6:	0605      	lsls	r5, r0, #24
 8003af8:	d50b      	bpl.n	8003b12 <_printf_i+0x9e>
 8003afa:	680d      	ldr	r5, [r1, #0]
 8003afc:	601a      	str	r2, [r3, #0]
 8003afe:	2d00      	cmp	r5, #0
 8003b00:	da03      	bge.n	8003b0a <_printf_i+0x96>
 8003b02:	232d      	movs	r3, #45	; 0x2d
 8003b04:	9a04      	ldr	r2, [sp, #16]
 8003b06:	426d      	negs	r5, r5
 8003b08:	7013      	strb	r3, [r2, #0]
 8003b0a:	4b61      	ldr	r3, [pc, #388]	; (8003c90 <_printf_i+0x21c>)
 8003b0c:	270a      	movs	r7, #10
 8003b0e:	9303      	str	r3, [sp, #12]
 8003b10:	e01b      	b.n	8003b4a <_printf_i+0xd6>
 8003b12:	680d      	ldr	r5, [r1, #0]
 8003b14:	601a      	str	r2, [r3, #0]
 8003b16:	0641      	lsls	r1, r0, #25
 8003b18:	d5f1      	bpl.n	8003afe <_printf_i+0x8a>
 8003b1a:	b22d      	sxth	r5, r5
 8003b1c:	e7ef      	b.n	8003afe <_printf_i+0x8a>
 8003b1e:	680d      	ldr	r5, [r1, #0]
 8003b20:	6819      	ldr	r1, [r3, #0]
 8003b22:	1d08      	adds	r0, r1, #4
 8003b24:	6018      	str	r0, [r3, #0]
 8003b26:	062e      	lsls	r6, r5, #24
 8003b28:	d501      	bpl.n	8003b2e <_printf_i+0xba>
 8003b2a:	680d      	ldr	r5, [r1, #0]
 8003b2c:	e003      	b.n	8003b36 <_printf_i+0xc2>
 8003b2e:	066d      	lsls	r5, r5, #25
 8003b30:	d5fb      	bpl.n	8003b2a <_printf_i+0xb6>
 8003b32:	680d      	ldr	r5, [r1, #0]
 8003b34:	b2ad      	uxth	r5, r5
 8003b36:	4b56      	ldr	r3, [pc, #344]	; (8003c90 <_printf_i+0x21c>)
 8003b38:	2708      	movs	r7, #8
 8003b3a:	9303      	str	r3, [sp, #12]
 8003b3c:	2a6f      	cmp	r2, #111	; 0x6f
 8003b3e:	d000      	beq.n	8003b42 <_printf_i+0xce>
 8003b40:	3702      	adds	r7, #2
 8003b42:	0023      	movs	r3, r4
 8003b44:	2200      	movs	r2, #0
 8003b46:	3343      	adds	r3, #67	; 0x43
 8003b48:	701a      	strb	r2, [r3, #0]
 8003b4a:	6863      	ldr	r3, [r4, #4]
 8003b4c:	60a3      	str	r3, [r4, #8]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	db03      	blt.n	8003b5a <_printf_i+0xe6>
 8003b52:	2204      	movs	r2, #4
 8003b54:	6821      	ldr	r1, [r4, #0]
 8003b56:	4391      	bics	r1, r2
 8003b58:	6021      	str	r1, [r4, #0]
 8003b5a:	2d00      	cmp	r5, #0
 8003b5c:	d102      	bne.n	8003b64 <_printf_i+0xf0>
 8003b5e:	9e04      	ldr	r6, [sp, #16]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00c      	beq.n	8003b7e <_printf_i+0x10a>
 8003b64:	9e04      	ldr	r6, [sp, #16]
 8003b66:	0028      	movs	r0, r5
 8003b68:	0039      	movs	r1, r7
 8003b6a:	f7fc fb5b 	bl	8000224 <__aeabi_uidivmod>
 8003b6e:	9b03      	ldr	r3, [sp, #12]
 8003b70:	3e01      	subs	r6, #1
 8003b72:	5c5b      	ldrb	r3, [r3, r1]
 8003b74:	7033      	strb	r3, [r6, #0]
 8003b76:	002b      	movs	r3, r5
 8003b78:	0005      	movs	r5, r0
 8003b7a:	429f      	cmp	r7, r3
 8003b7c:	d9f3      	bls.n	8003b66 <_printf_i+0xf2>
 8003b7e:	2f08      	cmp	r7, #8
 8003b80:	d109      	bne.n	8003b96 <_printf_i+0x122>
 8003b82:	6823      	ldr	r3, [r4, #0]
 8003b84:	07db      	lsls	r3, r3, #31
 8003b86:	d506      	bpl.n	8003b96 <_printf_i+0x122>
 8003b88:	6863      	ldr	r3, [r4, #4]
 8003b8a:	6922      	ldr	r2, [r4, #16]
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	dc02      	bgt.n	8003b96 <_printf_i+0x122>
 8003b90:	2330      	movs	r3, #48	; 0x30
 8003b92:	3e01      	subs	r6, #1
 8003b94:	7033      	strb	r3, [r6, #0]
 8003b96:	9b04      	ldr	r3, [sp, #16]
 8003b98:	1b9b      	subs	r3, r3, r6
 8003b9a:	6123      	str	r3, [r4, #16]
 8003b9c:	9b07      	ldr	r3, [sp, #28]
 8003b9e:	0021      	movs	r1, r4
 8003ba0:	9300      	str	r3, [sp, #0]
 8003ba2:	9805      	ldr	r0, [sp, #20]
 8003ba4:	9b06      	ldr	r3, [sp, #24]
 8003ba6:	aa09      	add	r2, sp, #36	; 0x24
 8003ba8:	f7ff fef4 	bl	8003994 <_printf_common>
 8003bac:	1c43      	adds	r3, r0, #1
 8003bae:	d14c      	bne.n	8003c4a <_printf_i+0x1d6>
 8003bb0:	2001      	movs	r0, #1
 8003bb2:	4240      	negs	r0, r0
 8003bb4:	b00b      	add	sp, #44	; 0x2c
 8003bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bb8:	3145      	adds	r1, #69	; 0x45
 8003bba:	700a      	strb	r2, [r1, #0]
 8003bbc:	4a34      	ldr	r2, [pc, #208]	; (8003c90 <_printf_i+0x21c>)
 8003bbe:	9203      	str	r2, [sp, #12]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	6821      	ldr	r1, [r4, #0]
 8003bc4:	ca20      	ldmia	r2!, {r5}
 8003bc6:	601a      	str	r2, [r3, #0]
 8003bc8:	0608      	lsls	r0, r1, #24
 8003bca:	d516      	bpl.n	8003bfa <_printf_i+0x186>
 8003bcc:	07cb      	lsls	r3, r1, #31
 8003bce:	d502      	bpl.n	8003bd6 <_printf_i+0x162>
 8003bd0:	2320      	movs	r3, #32
 8003bd2:	4319      	orrs	r1, r3
 8003bd4:	6021      	str	r1, [r4, #0]
 8003bd6:	2710      	movs	r7, #16
 8003bd8:	2d00      	cmp	r5, #0
 8003bda:	d1b2      	bne.n	8003b42 <_printf_i+0xce>
 8003bdc:	2320      	movs	r3, #32
 8003bde:	6822      	ldr	r2, [r4, #0]
 8003be0:	439a      	bics	r2, r3
 8003be2:	6022      	str	r2, [r4, #0]
 8003be4:	e7ad      	b.n	8003b42 <_printf_i+0xce>
 8003be6:	2220      	movs	r2, #32
 8003be8:	6809      	ldr	r1, [r1, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	6022      	str	r2, [r4, #0]
 8003bee:	0022      	movs	r2, r4
 8003bf0:	2178      	movs	r1, #120	; 0x78
 8003bf2:	3245      	adds	r2, #69	; 0x45
 8003bf4:	7011      	strb	r1, [r2, #0]
 8003bf6:	4a27      	ldr	r2, [pc, #156]	; (8003c94 <_printf_i+0x220>)
 8003bf8:	e7e1      	b.n	8003bbe <_printf_i+0x14a>
 8003bfa:	0648      	lsls	r0, r1, #25
 8003bfc:	d5e6      	bpl.n	8003bcc <_printf_i+0x158>
 8003bfe:	b2ad      	uxth	r5, r5
 8003c00:	e7e4      	b.n	8003bcc <_printf_i+0x158>
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	680d      	ldr	r5, [r1, #0]
 8003c06:	1d10      	adds	r0, r2, #4
 8003c08:	6949      	ldr	r1, [r1, #20]
 8003c0a:	6018      	str	r0, [r3, #0]
 8003c0c:	6813      	ldr	r3, [r2, #0]
 8003c0e:	062e      	lsls	r6, r5, #24
 8003c10:	d501      	bpl.n	8003c16 <_printf_i+0x1a2>
 8003c12:	6019      	str	r1, [r3, #0]
 8003c14:	e002      	b.n	8003c1c <_printf_i+0x1a8>
 8003c16:	066d      	lsls	r5, r5, #25
 8003c18:	d5fb      	bpl.n	8003c12 <_printf_i+0x19e>
 8003c1a:	8019      	strh	r1, [r3, #0]
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	9e04      	ldr	r6, [sp, #16]
 8003c20:	6123      	str	r3, [r4, #16]
 8003c22:	e7bb      	b.n	8003b9c <_printf_i+0x128>
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	1d11      	adds	r1, r2, #4
 8003c28:	6019      	str	r1, [r3, #0]
 8003c2a:	6816      	ldr	r6, [r2, #0]
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	0030      	movs	r0, r6
 8003c30:	6862      	ldr	r2, [r4, #4]
 8003c32:	f000 f937 	bl	8003ea4 <memchr>
 8003c36:	2800      	cmp	r0, #0
 8003c38:	d001      	beq.n	8003c3e <_printf_i+0x1ca>
 8003c3a:	1b80      	subs	r0, r0, r6
 8003c3c:	6060      	str	r0, [r4, #4]
 8003c3e:	6863      	ldr	r3, [r4, #4]
 8003c40:	6123      	str	r3, [r4, #16]
 8003c42:	2300      	movs	r3, #0
 8003c44:	9a04      	ldr	r2, [sp, #16]
 8003c46:	7013      	strb	r3, [r2, #0]
 8003c48:	e7a8      	b.n	8003b9c <_printf_i+0x128>
 8003c4a:	6923      	ldr	r3, [r4, #16]
 8003c4c:	0032      	movs	r2, r6
 8003c4e:	9906      	ldr	r1, [sp, #24]
 8003c50:	9805      	ldr	r0, [sp, #20]
 8003c52:	9d07      	ldr	r5, [sp, #28]
 8003c54:	47a8      	blx	r5
 8003c56:	1c43      	adds	r3, r0, #1
 8003c58:	d0aa      	beq.n	8003bb0 <_printf_i+0x13c>
 8003c5a:	6823      	ldr	r3, [r4, #0]
 8003c5c:	079b      	lsls	r3, r3, #30
 8003c5e:	d415      	bmi.n	8003c8c <_printf_i+0x218>
 8003c60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c62:	68e0      	ldr	r0, [r4, #12]
 8003c64:	4298      	cmp	r0, r3
 8003c66:	daa5      	bge.n	8003bb4 <_printf_i+0x140>
 8003c68:	0018      	movs	r0, r3
 8003c6a:	e7a3      	b.n	8003bb4 <_printf_i+0x140>
 8003c6c:	0022      	movs	r2, r4
 8003c6e:	2301      	movs	r3, #1
 8003c70:	9906      	ldr	r1, [sp, #24]
 8003c72:	9805      	ldr	r0, [sp, #20]
 8003c74:	9e07      	ldr	r6, [sp, #28]
 8003c76:	3219      	adds	r2, #25
 8003c78:	47b0      	blx	r6
 8003c7a:	1c43      	adds	r3, r0, #1
 8003c7c:	d098      	beq.n	8003bb0 <_printf_i+0x13c>
 8003c7e:	3501      	adds	r5, #1
 8003c80:	68e3      	ldr	r3, [r4, #12]
 8003c82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c84:	1a9b      	subs	r3, r3, r2
 8003c86:	42ab      	cmp	r3, r5
 8003c88:	dcf0      	bgt.n	8003c6c <_printf_i+0x1f8>
 8003c8a:	e7e9      	b.n	8003c60 <_printf_i+0x1ec>
 8003c8c:	2500      	movs	r5, #0
 8003c8e:	e7f7      	b.n	8003c80 <_printf_i+0x20c>
 8003c90:	08003ff5 	.word	0x08003ff5
 8003c94:	08004006 	.word	0x08004006

08003c98 <_putc_r>:
 8003c98:	b570      	push	{r4, r5, r6, lr}
 8003c9a:	0006      	movs	r6, r0
 8003c9c:	000d      	movs	r5, r1
 8003c9e:	0014      	movs	r4, r2
 8003ca0:	2800      	cmp	r0, #0
 8003ca2:	d004      	beq.n	8003cae <_putc_r+0x16>
 8003ca4:	6983      	ldr	r3, [r0, #24]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <_putc_r+0x16>
 8003caa:	f7ff fb15 	bl	80032d8 <__sinit>
 8003cae:	4b1c      	ldr	r3, [pc, #112]	; (8003d20 <_putc_r+0x88>)
 8003cb0:	429c      	cmp	r4, r3
 8003cb2:	d124      	bne.n	8003cfe <_putc_r+0x66>
 8003cb4:	6874      	ldr	r4, [r6, #4]
 8003cb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003cb8:	07db      	lsls	r3, r3, #31
 8003cba:	d405      	bmi.n	8003cc8 <_putc_r+0x30>
 8003cbc:	89a3      	ldrh	r3, [r4, #12]
 8003cbe:	059b      	lsls	r3, r3, #22
 8003cc0:	d402      	bmi.n	8003cc8 <_putc_r+0x30>
 8003cc2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cc4:	f7ff fba9 	bl	800341a <__retarget_lock_acquire_recursive>
 8003cc8:	68a3      	ldr	r3, [r4, #8]
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	60a3      	str	r3, [r4, #8]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	da05      	bge.n	8003cde <_putc_r+0x46>
 8003cd2:	69a2      	ldr	r2, [r4, #24]
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	db1c      	blt.n	8003d12 <_putc_r+0x7a>
 8003cd8:	b2eb      	uxtb	r3, r5
 8003cda:	2b0a      	cmp	r3, #10
 8003cdc:	d019      	beq.n	8003d12 <_putc_r+0x7a>
 8003cde:	6823      	ldr	r3, [r4, #0]
 8003ce0:	1c5a      	adds	r2, r3, #1
 8003ce2:	6022      	str	r2, [r4, #0]
 8003ce4:	701d      	strb	r5, [r3, #0]
 8003ce6:	b2ed      	uxtb	r5, r5
 8003ce8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003cea:	07db      	lsls	r3, r3, #31
 8003cec:	d405      	bmi.n	8003cfa <_putc_r+0x62>
 8003cee:	89a3      	ldrh	r3, [r4, #12]
 8003cf0:	059b      	lsls	r3, r3, #22
 8003cf2:	d402      	bmi.n	8003cfa <_putc_r+0x62>
 8003cf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cf6:	f7ff fb91 	bl	800341c <__retarget_lock_release_recursive>
 8003cfa:	0028      	movs	r0, r5
 8003cfc:	bd70      	pop	{r4, r5, r6, pc}
 8003cfe:	4b09      	ldr	r3, [pc, #36]	; (8003d24 <_putc_r+0x8c>)
 8003d00:	429c      	cmp	r4, r3
 8003d02:	d101      	bne.n	8003d08 <_putc_r+0x70>
 8003d04:	68b4      	ldr	r4, [r6, #8]
 8003d06:	e7d6      	b.n	8003cb6 <_putc_r+0x1e>
 8003d08:	4b07      	ldr	r3, [pc, #28]	; (8003d28 <_putc_r+0x90>)
 8003d0a:	429c      	cmp	r4, r3
 8003d0c:	d1d3      	bne.n	8003cb6 <_putc_r+0x1e>
 8003d0e:	68f4      	ldr	r4, [r6, #12]
 8003d10:	e7d1      	b.n	8003cb6 <_putc_r+0x1e>
 8003d12:	0029      	movs	r1, r5
 8003d14:	0022      	movs	r2, r4
 8003d16:	0030      	movs	r0, r6
 8003d18:	f7ff f8e2 	bl	8002ee0 <__swbuf_r>
 8003d1c:	0005      	movs	r5, r0
 8003d1e:	e7e3      	b.n	8003ce8 <_putc_r+0x50>
 8003d20:	08003fa4 	.word	0x08003fa4
 8003d24:	08003fc4 	.word	0x08003fc4
 8003d28:	08003f84 	.word	0x08003f84

08003d2c <_sbrk_r>:
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	b570      	push	{r4, r5, r6, lr}
 8003d30:	4d06      	ldr	r5, [pc, #24]	; (8003d4c <_sbrk_r+0x20>)
 8003d32:	0004      	movs	r4, r0
 8003d34:	0008      	movs	r0, r1
 8003d36:	602b      	str	r3, [r5, #0]
 8003d38:	f7fc fe08 	bl	800094c <_sbrk>
 8003d3c:	1c43      	adds	r3, r0, #1
 8003d3e:	d103      	bne.n	8003d48 <_sbrk_r+0x1c>
 8003d40:	682b      	ldr	r3, [r5, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d000      	beq.n	8003d48 <_sbrk_r+0x1c>
 8003d46:	6023      	str	r3, [r4, #0]
 8003d48:	bd70      	pop	{r4, r5, r6, pc}
 8003d4a:	46c0      	nop			; (mov r8, r8)
 8003d4c:	200003ac 	.word	0x200003ac

08003d50 <__sread>:
 8003d50:	b570      	push	{r4, r5, r6, lr}
 8003d52:	000c      	movs	r4, r1
 8003d54:	250e      	movs	r5, #14
 8003d56:	5f49      	ldrsh	r1, [r1, r5]
 8003d58:	f000 f8c0 	bl	8003edc <_read_r>
 8003d5c:	2800      	cmp	r0, #0
 8003d5e:	db03      	blt.n	8003d68 <__sread+0x18>
 8003d60:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003d62:	181b      	adds	r3, r3, r0
 8003d64:	6563      	str	r3, [r4, #84]	; 0x54
 8003d66:	bd70      	pop	{r4, r5, r6, pc}
 8003d68:	89a3      	ldrh	r3, [r4, #12]
 8003d6a:	4a02      	ldr	r2, [pc, #8]	; (8003d74 <__sread+0x24>)
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	81a3      	strh	r3, [r4, #12]
 8003d70:	e7f9      	b.n	8003d66 <__sread+0x16>
 8003d72:	46c0      	nop			; (mov r8, r8)
 8003d74:	ffffefff 	.word	0xffffefff

08003d78 <__swrite>:
 8003d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d7a:	001f      	movs	r7, r3
 8003d7c:	898b      	ldrh	r3, [r1, #12]
 8003d7e:	0005      	movs	r5, r0
 8003d80:	000c      	movs	r4, r1
 8003d82:	0016      	movs	r6, r2
 8003d84:	05db      	lsls	r3, r3, #23
 8003d86:	d505      	bpl.n	8003d94 <__swrite+0x1c>
 8003d88:	230e      	movs	r3, #14
 8003d8a:	5ec9      	ldrsh	r1, [r1, r3]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	2302      	movs	r3, #2
 8003d90:	f000 f874 	bl	8003e7c <_lseek_r>
 8003d94:	89a3      	ldrh	r3, [r4, #12]
 8003d96:	4a05      	ldr	r2, [pc, #20]	; (8003dac <__swrite+0x34>)
 8003d98:	0028      	movs	r0, r5
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	81a3      	strh	r3, [r4, #12]
 8003d9e:	0032      	movs	r2, r6
 8003da0:	230e      	movs	r3, #14
 8003da2:	5ee1      	ldrsh	r1, [r4, r3]
 8003da4:	003b      	movs	r3, r7
 8003da6:	f000 f81f 	bl	8003de8 <_write_r>
 8003daa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dac:	ffffefff 	.word	0xffffefff

08003db0 <__sseek>:
 8003db0:	b570      	push	{r4, r5, r6, lr}
 8003db2:	000c      	movs	r4, r1
 8003db4:	250e      	movs	r5, #14
 8003db6:	5f49      	ldrsh	r1, [r1, r5]
 8003db8:	f000 f860 	bl	8003e7c <_lseek_r>
 8003dbc:	89a3      	ldrh	r3, [r4, #12]
 8003dbe:	1c42      	adds	r2, r0, #1
 8003dc0:	d103      	bne.n	8003dca <__sseek+0x1a>
 8003dc2:	4a05      	ldr	r2, [pc, #20]	; (8003dd8 <__sseek+0x28>)
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	81a3      	strh	r3, [r4, #12]
 8003dc8:	bd70      	pop	{r4, r5, r6, pc}
 8003dca:	2280      	movs	r2, #128	; 0x80
 8003dcc:	0152      	lsls	r2, r2, #5
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	81a3      	strh	r3, [r4, #12]
 8003dd2:	6560      	str	r0, [r4, #84]	; 0x54
 8003dd4:	e7f8      	b.n	8003dc8 <__sseek+0x18>
 8003dd6:	46c0      	nop			; (mov r8, r8)
 8003dd8:	ffffefff 	.word	0xffffefff

08003ddc <__sclose>:
 8003ddc:	b510      	push	{r4, lr}
 8003dde:	230e      	movs	r3, #14
 8003de0:	5ec9      	ldrsh	r1, [r1, r3]
 8003de2:	f000 f815 	bl	8003e10 <_close_r>
 8003de6:	bd10      	pop	{r4, pc}

08003de8 <_write_r>:
 8003de8:	b570      	push	{r4, r5, r6, lr}
 8003dea:	0004      	movs	r4, r0
 8003dec:	0008      	movs	r0, r1
 8003dee:	0011      	movs	r1, r2
 8003df0:	001a      	movs	r2, r3
 8003df2:	2300      	movs	r3, #0
 8003df4:	4d05      	ldr	r5, [pc, #20]	; (8003e0c <_write_r+0x24>)
 8003df6:	602b      	str	r3, [r5, #0]
 8003df8:	f7fd fd92 	bl	8001920 <_write>
 8003dfc:	1c43      	adds	r3, r0, #1
 8003dfe:	d103      	bne.n	8003e08 <_write_r+0x20>
 8003e00:	682b      	ldr	r3, [r5, #0]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d000      	beq.n	8003e08 <_write_r+0x20>
 8003e06:	6023      	str	r3, [r4, #0]
 8003e08:	bd70      	pop	{r4, r5, r6, pc}
 8003e0a:	46c0      	nop			; (mov r8, r8)
 8003e0c:	200003ac 	.word	0x200003ac

08003e10 <_close_r>:
 8003e10:	2300      	movs	r3, #0
 8003e12:	b570      	push	{r4, r5, r6, lr}
 8003e14:	4d06      	ldr	r5, [pc, #24]	; (8003e30 <_close_r+0x20>)
 8003e16:	0004      	movs	r4, r0
 8003e18:	0008      	movs	r0, r1
 8003e1a:	602b      	str	r3, [r5, #0]
 8003e1c:	f7fc fd69 	bl	80008f2 <_close>
 8003e20:	1c43      	adds	r3, r0, #1
 8003e22:	d103      	bne.n	8003e2c <_close_r+0x1c>
 8003e24:	682b      	ldr	r3, [r5, #0]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d000      	beq.n	8003e2c <_close_r+0x1c>
 8003e2a:	6023      	str	r3, [r4, #0]
 8003e2c:	bd70      	pop	{r4, r5, r6, pc}
 8003e2e:	46c0      	nop			; (mov r8, r8)
 8003e30:	200003ac 	.word	0x200003ac

08003e34 <_fstat_r>:
 8003e34:	2300      	movs	r3, #0
 8003e36:	b570      	push	{r4, r5, r6, lr}
 8003e38:	4d06      	ldr	r5, [pc, #24]	; (8003e54 <_fstat_r+0x20>)
 8003e3a:	0004      	movs	r4, r0
 8003e3c:	0008      	movs	r0, r1
 8003e3e:	0011      	movs	r1, r2
 8003e40:	602b      	str	r3, [r5, #0]
 8003e42:	f7fc fd60 	bl	8000906 <_fstat>
 8003e46:	1c43      	adds	r3, r0, #1
 8003e48:	d103      	bne.n	8003e52 <_fstat_r+0x1e>
 8003e4a:	682b      	ldr	r3, [r5, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d000      	beq.n	8003e52 <_fstat_r+0x1e>
 8003e50:	6023      	str	r3, [r4, #0]
 8003e52:	bd70      	pop	{r4, r5, r6, pc}
 8003e54:	200003ac 	.word	0x200003ac

08003e58 <_isatty_r>:
 8003e58:	2300      	movs	r3, #0
 8003e5a:	b570      	push	{r4, r5, r6, lr}
 8003e5c:	4d06      	ldr	r5, [pc, #24]	; (8003e78 <_isatty_r+0x20>)
 8003e5e:	0004      	movs	r4, r0
 8003e60:	0008      	movs	r0, r1
 8003e62:	602b      	str	r3, [r5, #0]
 8003e64:	f7fc fd5d 	bl	8000922 <_isatty>
 8003e68:	1c43      	adds	r3, r0, #1
 8003e6a:	d103      	bne.n	8003e74 <_isatty_r+0x1c>
 8003e6c:	682b      	ldr	r3, [r5, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d000      	beq.n	8003e74 <_isatty_r+0x1c>
 8003e72:	6023      	str	r3, [r4, #0]
 8003e74:	bd70      	pop	{r4, r5, r6, pc}
 8003e76:	46c0      	nop			; (mov r8, r8)
 8003e78:	200003ac 	.word	0x200003ac

08003e7c <_lseek_r>:
 8003e7c:	b570      	push	{r4, r5, r6, lr}
 8003e7e:	0004      	movs	r4, r0
 8003e80:	0008      	movs	r0, r1
 8003e82:	0011      	movs	r1, r2
 8003e84:	001a      	movs	r2, r3
 8003e86:	2300      	movs	r3, #0
 8003e88:	4d05      	ldr	r5, [pc, #20]	; (8003ea0 <_lseek_r+0x24>)
 8003e8a:	602b      	str	r3, [r5, #0]
 8003e8c:	f7fc fd52 	bl	8000934 <_lseek>
 8003e90:	1c43      	adds	r3, r0, #1
 8003e92:	d103      	bne.n	8003e9c <_lseek_r+0x20>
 8003e94:	682b      	ldr	r3, [r5, #0]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d000      	beq.n	8003e9c <_lseek_r+0x20>
 8003e9a:	6023      	str	r3, [r4, #0]
 8003e9c:	bd70      	pop	{r4, r5, r6, pc}
 8003e9e:	46c0      	nop			; (mov r8, r8)
 8003ea0:	200003ac 	.word	0x200003ac

08003ea4 <memchr>:
 8003ea4:	b2c9      	uxtb	r1, r1
 8003ea6:	1882      	adds	r2, r0, r2
 8003ea8:	4290      	cmp	r0, r2
 8003eaa:	d101      	bne.n	8003eb0 <memchr+0xc>
 8003eac:	2000      	movs	r0, #0
 8003eae:	4770      	bx	lr
 8003eb0:	7803      	ldrb	r3, [r0, #0]
 8003eb2:	428b      	cmp	r3, r1
 8003eb4:	d0fb      	beq.n	8003eae <memchr+0xa>
 8003eb6:	3001      	adds	r0, #1
 8003eb8:	e7f6      	b.n	8003ea8 <memchr+0x4>
	...

08003ebc <__malloc_lock>:
 8003ebc:	b510      	push	{r4, lr}
 8003ebe:	4802      	ldr	r0, [pc, #8]	; (8003ec8 <__malloc_lock+0xc>)
 8003ec0:	f7ff faab 	bl	800341a <__retarget_lock_acquire_recursive>
 8003ec4:	bd10      	pop	{r4, pc}
 8003ec6:	46c0      	nop			; (mov r8, r8)
 8003ec8:	200003a0 	.word	0x200003a0

08003ecc <__malloc_unlock>:
 8003ecc:	b510      	push	{r4, lr}
 8003ece:	4802      	ldr	r0, [pc, #8]	; (8003ed8 <__malloc_unlock+0xc>)
 8003ed0:	f7ff faa4 	bl	800341c <__retarget_lock_release_recursive>
 8003ed4:	bd10      	pop	{r4, pc}
 8003ed6:	46c0      	nop			; (mov r8, r8)
 8003ed8:	200003a0 	.word	0x200003a0

08003edc <_read_r>:
 8003edc:	b570      	push	{r4, r5, r6, lr}
 8003ede:	0004      	movs	r4, r0
 8003ee0:	0008      	movs	r0, r1
 8003ee2:	0011      	movs	r1, r2
 8003ee4:	001a      	movs	r2, r3
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	4d05      	ldr	r5, [pc, #20]	; (8003f00 <_read_r+0x24>)
 8003eea:	602b      	str	r3, [r5, #0]
 8003eec:	f7fc fce4 	bl	80008b8 <_read>
 8003ef0:	1c43      	adds	r3, r0, #1
 8003ef2:	d103      	bne.n	8003efc <_read_r+0x20>
 8003ef4:	682b      	ldr	r3, [r5, #0]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d000      	beq.n	8003efc <_read_r+0x20>
 8003efa:	6023      	str	r3, [r4, #0]
 8003efc:	bd70      	pop	{r4, r5, r6, pc}
 8003efe:	46c0      	nop			; (mov r8, r8)
 8003f00:	200003ac 	.word	0x200003ac

08003f04 <_init>:
 8003f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f0a:	bc08      	pop	{r3}
 8003f0c:	469e      	mov	lr, r3
 8003f0e:	4770      	bx	lr

08003f10 <_fini>:
 8003f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f12:	46c0      	nop			; (mov r8, r8)
 8003f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f16:	bc08      	pop	{r3}
 8003f18:	469e      	mov	lr, r3
 8003f1a:	4770      	bx	lr
