
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.089400                       # Number of seconds simulated
sim_ticks                                1089399577500                       # Number of ticks simulated
final_tick                               1589459235000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193167                       # Simulator instruction rate (inst/s)
host_op_rate                                   193167                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               70145289                       # Simulator tick rate (ticks/s)
host_mem_usage                                2342692                       # Number of bytes of host memory used
host_seconds                                 15530.62                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        66624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1490050368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1490116992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        66624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    348478528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       348478528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     23282037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23283078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5444977                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5444977                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        61157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1367772118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1367833275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        61157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            61157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       319881277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            319881277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       319881277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        61157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1367772118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1687714552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    23283079                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    5444977                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  23283079                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  5444977                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 1490116992                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               348478528                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           1490116992                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            348478528                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    225                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             1456343                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             1452496                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             1453041                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             1452236                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             1453223                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             1460915                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             1452630                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             1459562                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             1456962                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             1465093                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            1452385                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            1453060                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            1452242                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            1458753                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            1451491                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            1452422                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              340555                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              340375                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              340699                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3              340646                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4              340638                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              340452                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6              340361                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7              340261                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              340076                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9              340263                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10             339999                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             340137                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             340135                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             340171                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             339951                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15             340256                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  1089399277000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              23283079                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              5444977                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                15175704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6279322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1718022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  109790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                  211591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                  236549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                  236705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                  236734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                  236737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                  236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                  236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                  236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                  236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                  236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 236738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2445147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    751.919979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.369386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev  1537.789484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65      1238092     50.63%     50.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       128590      5.26%     55.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        62422      2.55%     58.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        42717      1.75%     60.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        35762      1.46%     61.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        31683      1.30%     62.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        30976      1.27%     64.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        31595      1.29%     65.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        29564      1.21%     66.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        39776      1.63%     68.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        64613      2.64%     70.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        70516      2.88%     73.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        39865      1.63%     75.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897        21423      0.88%     76.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961        17142      0.70%     77.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025        26345      1.08%     78.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089        31506      1.29%     79.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153        14766      0.60%     80.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217        21117      0.86%     80.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281        35167      1.44%     82.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345        56149      2.30%     84.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409        71350      2.92%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        75813      3.10%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537        32819      1.34%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601        21317      0.87%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665        10929      0.45%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         5678      0.23%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         3041      0.12%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         2262      0.09%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         1766      0.07%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         1592      0.07%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049         1496      0.06%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113         2655      0.11%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         2143      0.09%     94.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241         1820      0.07%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305         1897      0.08%     94.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369         1733      0.07%     94.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433         1461      0.06%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497         1454      0.06%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561         1308      0.05%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625         1203      0.05%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689         1170      0.05%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753         1182      0.05%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817         1211      0.05%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881         1886      0.08%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945         1637      0.07%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009         1507      0.06%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073         1538      0.06%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137         1585      0.06%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201         6397      0.26%     95.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265         1439      0.06%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329         1085      0.04%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393         1131      0.05%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          921      0.04%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          923      0.04%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          946      0.04%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          903      0.04%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          949      0.04%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777          787      0.03%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          783      0.03%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          885      0.04%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          880      0.04%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          814      0.03%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097          782      0.03%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161          747      0.03%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225         4342      0.18%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          623      0.03%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          466      0.02%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          513      0.02%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          568      0.02%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          438      0.02%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          547      0.02%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          466      0.02%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          496      0.02%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          548      0.02%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          478      0.02%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          457      0.02%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          421      0.02%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          365      0.01%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          393      0.02%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          361      0.01%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249          362      0.01%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          451      0.02%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          373      0.02%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441          375      0.02%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505          334      0.01%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          308      0.01%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          333      0.01%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          330      0.01%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          320      0.01%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          307      0.01%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          373      0.02%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          352      0.01%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          330      0.01%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081          305      0.01%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145          283      0.01%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209          382      0.02%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273         3489      0.14%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337          322      0.01%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401          304      0.01%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465          288      0.01%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529          196      0.01%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593          268      0.01%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657          256      0.01%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          286      0.01%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785          262      0.01%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849          330      0.01%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          344      0.01%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          357      0.01%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041          356      0.01%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105          417      0.02%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169          777      0.03%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233          431      0.02%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297          407      0.02%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361          379      0.02%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425          259      0.01%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489          134      0.01%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553          116      0.00%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617          126      0.01%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681          108      0.00%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745          121      0.00%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809          141      0.01%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873          138      0.01%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937          146      0.01%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001          132      0.01%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065          119      0.00%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129          110      0.00%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193        71417      2.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2445147                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 128998377250                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            606810016000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat               116414270000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              361397368750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      5540.49                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  15522.04                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                26062.53                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1367.83                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       319.88                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1367.83                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               319.88                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        13.19                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.56                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       9.21                       # Average write queue length over time
system.mem_ctrls.readRowHits                 21448474                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4834207                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.78                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      37921.09                       # Average gap between requests
system.membus.throughput                   1687714493                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            18406634                       # Transaction distribution
system.membus.trans_dist::ReadResp           18406633                       # Transaction distribution
system.membus.trans_dist::Writeback           5444977                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4876445                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4876444                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     52011133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               52011133                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   1838595456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          1838595456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             1838595456                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         36143936000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy       110402821000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       108143810                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    107956339                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       407294                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    107979272                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       107553589                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.605773                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           25417                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1156                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            400434083                       # DTB read hits
system.switch_cpus.dtb.read_misses            1544164                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        401978247                       # DTB read accesses
system.switch_cpus.dtb.write_hits           127860212                       # DTB write hits
system.switch_cpus.dtb.write_misses            150969                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       128011181                       # DTB write accesses
system.switch_cpus.dtb.data_hits            528294295                       # DTB hits
system.switch_cpus.dtb.data_misses            1695133                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        529989428                       # DTB accesses
system.switch_cpus.itb.fetch_hits           207273295                       # ITB hits
system.switch_cpus.itb.fetch_misses               132                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       207273427                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    2                       # Number of system calls
system.switch_cpus.numCycles               2178799178                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    208388592                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2145568785                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           108143810                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    107579006                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             322732485                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        16871284                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     1463871352                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3209                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         207273295                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        363037                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2007620250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.068712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.539354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1684887765     83.92%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3675801      0.18%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2789280      0.14%     84.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2423919      0.12%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         65168888      3.25%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          6719787      0.33%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          9684190      0.48%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         81501920      4.06%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        150768700      7.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2007620250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.049635                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.984748                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        282138519                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1391697060                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         237938831                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      83225569                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12620270                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       128504                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4284                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2134823000                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          7865                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12620270                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        313049013                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1122537380                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        72776                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         284267362                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     275073448                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2114364246                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1751438                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      120067494                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     130838757                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1876081613                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3341699148                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1176340124                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   2165359024                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1772716426                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        103365120                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4609                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          292                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         585305907                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    412654610                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    131425152                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10097935                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4490040                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2085942630                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2047244857                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     12593192                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     85931637                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     76696369                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2007620250                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.019737                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.496701                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1145429693     57.05%     57.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    244445505     12.18%     69.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    327723562     16.32%     85.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    154863426      7.71%     93.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     62504070      3.11%     96.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     26325207      1.31%     97.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     27631482      1.38%     99.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14247697      0.71%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4449608      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2007620250                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          196452      0.29%      0.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        834727      1.25%      1.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     50632661     75.67%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       9549954     14.27%     91.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt         9288      0.01%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2488525      3.72%     95.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3204912      4.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          104      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     761053104     37.17%     37.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         7939      0.00%     37.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     37.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    307352500     15.01%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp    104080132      5.08%     57.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     56244141      2.75%     60.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    270505304     13.21%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     10689647      0.52%     73.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1845301      0.09%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    407442625     19.90%     93.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    128024060      6.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2047244857                       # Type of FU issued
system.switch_cpus.iq.rate                   0.939621                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            66916519                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032686                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3662469534                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    882635542                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    817065700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   2519150138                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1289241638                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1208716839                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      824857256                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      1289304016                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      5968162                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     23180250                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          577                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2449                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4026664                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          338                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      7718147                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12620270                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       907847691                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      23182603                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2086641958                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       619366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     412654610                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    131425152                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          239                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       11721597                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         63612                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         2449                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       398911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         8226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       407137                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2035870901                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     401978337                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     11373953                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                698860                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            529989622                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        102170193                       # Number of branches executed
system.switch_cpus.iew.exec_stores          128011285                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.934400                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2027537361                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2025782539                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1378562575                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1822752105                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.929770                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.756308                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     82554418                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       403084                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1994999980                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.002836                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.257798                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1508917846     75.63%     75.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    139612541      7.00%     82.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     73591787      3.69%     86.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     36637224      1.84%     88.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     36834341      1.85%     90.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19921105      1.00%     91.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10560442      0.53%     91.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     57753534      2.89%     94.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    111171160      5.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1994999980                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000657346                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000657346                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              516872820                       # Number of memory references committed
system.switch_cpus.commit.loads             389474332                       # Number of loads committed
system.switch_cpus.commit.membars                 224                       # Number of memory barriers committed
system.switch_cpus.commit.branches           99903220                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1203315135                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1309260647                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        18358                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     111171160                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3964039807                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4179044067                       # The number of ROB writes
system.switch_cpus.timesIdled                 2989810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               171178928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.089400                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.089400                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.917937                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.917937                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1612447530                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       755567593                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1606207111                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1040265582                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            4054                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            500                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               297                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               297                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.009064                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.009064                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 1937479071                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  233345266                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         4830906.554984                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         461436.600025                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          5292343.155009                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 166                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 166                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 11671560.668675                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 1405694.373494                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.892508                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.107492                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1655.547372                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        49302                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        49302                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      5390186                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      5390186                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  23281692                       # number of replacements
system.l2.tags.tagsinuse                 32341.781653                       # Cycle average of tags in use
system.l2.tags.total_refs                     4908493                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23314058                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.210538                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5049.659934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     1.278515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 27243.247709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         47.595495                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.154103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.831398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986993                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst         1646                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3999378                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4001024                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          5729458                       # number of Writeback hits
system.l2.Writeback_hits::total               5729458                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       143707                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                143707                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          1646                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       4143085                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4144731                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         1646                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      4143085                       # number of overall hits
system.l2.overall_hits::total                 4144731                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1041                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     18405593                       # number of ReadReq misses
system.l2.ReadReq_misses::total              18406634                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      4876445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4876445                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1041                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     23282038                       # number of demand (read+write) misses
system.l2.demand_misses::total               23283079                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1041                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     23282038                       # number of overall misses
system.l2.overall_misses::total              23283079                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     63960500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1063734418000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1063798378500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 322791781000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  322791781000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     63960500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1386526199000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1386590159500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     63960500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1386526199000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1386590159500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         2687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     22404971                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            22407658                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      5729458                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           5729458                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      5020152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5020152                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         2687                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     27425123                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             27427810                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         2687                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     27425123                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            27427810                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.387421                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.821496                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.821444                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.971374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971374                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.387421                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.848931                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.848886                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.387421                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.848931                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.848886                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 61441.402498                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 57794.085635                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 57794.291911                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 66194.078063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 66194.078063                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 61441.402498                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59553.472037                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59553.556448                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 61441.402498                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59553.472037                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59553.556448                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              5444977                       # number of writebacks
system.l2.writebacks::total                   5444977                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1041                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     18405593                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         18406634                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      4876445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4876445                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     23282038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          23283079                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     23282038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23283079                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     51998500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 852314361000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 852366359500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 266852004000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 266852004000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     51998500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1119166365000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1119218363500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     51998500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1119166365000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1119218363500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.387421                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.821496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.821444                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.971374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971374                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.387421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.848931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.848886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.387421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.848931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.848886                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 49950.528338                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46307.356737                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46307.562779                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 54722.652260                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 54722.652260                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 49950.528338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 48069.948387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48070.032469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 49950.528338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 48069.948387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48070.032469                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1947921651                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           22407658                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          22407657                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          5729458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5020152                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5020151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     60579702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              60585076                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       171968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2121893056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         2122065024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            2122065024                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        22308092000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4286000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46760115000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3178918453                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 5403614.741256                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  5403614.741256                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements              2683                       # number of replacements
system.cpu.icache.tags.tagsinuse          1021.339357                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           983701679                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3707                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          265363.280011                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1421763132250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   173.610841                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   847.728516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.169542                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.827860                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997402                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    207270191                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       207270191                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    207270191                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        207270191                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    207270191                       # number of overall hits
system.cpu.icache.overall_hits::total       207270191                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         3102                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3102                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         3102                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3102                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         3102                       # number of overall misses
system.cpu.icache.overall_misses::total          3102                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     95108000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95108000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     95108000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95108000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     95108000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95108000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    207273293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    207273293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    207273293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    207273293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    207273293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    207273293                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 30660.219213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30660.219213                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 30660.219213                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30660.219213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 30660.219213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30660.219213                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          382                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          415                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          415                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          415                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          415                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          415                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          415                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         2687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2687                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         2687                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2687                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         2687                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2687                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     69945500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69945500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     69945500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69945500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     69945500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69945500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 26031.075549                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26031.075549                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 26031.075549                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26031.075549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 26031.075549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26031.075549                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           70                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            3                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.068359                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.002930                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1894429981                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          283548302                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 10338823.042814                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 928116.000743                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  11266939.043557                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          257                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          257                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 7371322.883268                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 1103300.785992                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.869811                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.130189                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      61.272556                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1          771                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2          771                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         2433                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        14786                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        17219                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       245178                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       245178                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1     9.466926                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          27407902                       # number of replacements
system.cpu.dcache.tags.tagsinuse           962.583547                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           407191654                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          27408856                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.856208                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   957.628284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     4.955263                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.935184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.004839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.940023                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    286102487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       286102487                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    103457483                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      103457483                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          223                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          223                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          224                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          224                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    389559970                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        389559970                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    389559970                       # number of overall hits
system.cpu.dcache.overall_hits::total       389559970                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data    101139291                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     101139291                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     23940778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     23940778                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    125080069                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      125080069                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    125080069                       # number of overall misses
system.cpu.dcache.overall_misses::total     125080069                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 5049264873500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5049264873500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1502123574203                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1502123574203                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        83250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        83250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 6551388447703                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6551388447703                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 6551388447703                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6551388447703                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    387241778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    387241778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    127398261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    127398261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          224                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          224                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    514640039                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    514640039                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    514640039                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    514640039                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.261179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.261179                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.187921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.187921                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.004464                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004464                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.243044                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243044                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.243044                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243044                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 49923.870571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49923.870571                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 62743.306596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62743.306596                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        83250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        83250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 52377.557033                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52377.557033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 52377.557033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52377.557033                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     36029261                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           48                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1310566                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.491375                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           48                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5729458                       # number of writebacks
system.cpu.dcache.writebacks::total           5729458                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     78734319                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     78734319                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     18920627                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     18920627                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     97654946                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     97654946                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     97654946                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     97654946                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     22404972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     22404972                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      5020151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5020151                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     27425123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     27425123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     27425123                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     27425123                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1094556344000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1094556344000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 328755431769                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 328755431769                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        80750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        80750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1423311775769                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1423311775769                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1423311775769                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1423311775769                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.057858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.039405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.004464                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004464                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.053290                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053290                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.053290                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053290                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48853.278817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48853.278817                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 65487.160002                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65487.160002                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        80750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 51898.099993                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51898.099993                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 51898.099993                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51898.099993                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
