INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.sim/sim_1/synth/func/xsim/main_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module vga640x480
INFO: [VRFC 10-311] analyzing module glbl
