[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.MemorySynthInit$"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~Top|Top>mem",
    "filename":"generated/MemoryData.txt",
    "hexOrBinary":"h"
  }
]