<!-- PROJECT LOGO -->
<br />
<div align="center">
  <a href="https://github.com/SUHANI102003/VERILOG-COMBINATIONAL_CIRCUITS">
    <img src="images/motherboard.png" alt="Logo" width="80" height="80">
  </a>
  
  <h3 align="center">Welcome to Verilog coding</h3>

  <p align="center">
   A complete verilog guide to start your journey in frontend VLSI design
    <br />
    <a href="https://github.com/othneildrew/Best-README-Template/issues/new?labels=bug&template=bug-report---.md">Report Bug</a>
    Â·
    <a href="https://github.com/othneildrew/Best-README-Template/issues/new?labels=enhancement&template=feature-request---.md">Request Feature</a>
  </p>
</div>


<!-- TABLE OF CONTENTS -->
## DOCUMENTATION
<p>Welcome to the documentation for Verilog coding of Combinational circuits! This guide will help you understand and navigate the resources available for this project. Whether you're a developer, user, or contributor, this documentation is designed to provide you with the information you need to get started, use the software effectively, and contribute to its development.
  <details>
</p>
  <summary>Table of Contents</summary>
  <ol>
    <li>
      <a href="#introduction">Introduction</a>
      <ul>
        <li><a href="#what-is-a-combinational-circuit-?">What is a combinational circuit ?</a></li>
      </ul>
      <ul>
        <li><a href="#repository-structure">Repository Structure</a></li>
      </ul>
      <ul>
        <li><a href="#built-with">Built with</a></li>
      </ul>
    </li>
    <li>
      <a href="#getting-started">Getting Started</a>
      <ul>
        <li><a href="#prerequisites">Prerequisites</a></li>
        <li><a href="#installation">Installation</a></li>
      </ul>
    </li>
    <li><a href="#usage">Usage</a></li>
    <li><a href="#roadmap">Roadmap</a></li>
    <li><a href="#contributing">Contributing</a></li>
    <li><a href="#license">License</a></li>
    <li><a href="#contact">Contact</a></li>
    <li><a href="#acknowledgments">Acknowledgments</a></li>
  </ol>
</details>

<!-- ABOUT THE PROJECT -->
## INTRODUCTION
<p>ðŸ‘‹ Welcome to the Verilog HDL Programming Repository! This repository is designed to assist individuals who are either new to Verilog or looking to refresh their knowledge of digital electronic circuits using Verilog. It aims to provide a collection of examples focused on combinational circuits to help you learn and master Verilog HDL (Hardware Description Language).</p>

<br />

### What is a Combinational Circuit?
<p>Combinational circuits are digital circuits where the output is solely determined by the current inputs, with no memory elements involved. These circuits do not store any past information, and their output is a function of only the present input values. Examples include adders, multiplexers, and logic gates.</p>


### Repository Structure
This repository contains:

  * Module Code: Verilog HDL code for various combinational circuits.

  * Testbench: Testbench files for verifying the functionality of each module.

  * Schematic: Visual representation of the circuit design.

  * Simulation Waveform: Simulation results demonstrating the circuit's behavior.

<br />
</p>
<p>Each design example in this repository is provided with these four components to give you a comprehensive understanding of how to create and test digital circuits in Verilog.</p>

<p>Feel free to explore the code, use it as a learning tool, and contribute improvements. Happy coding! :smile: </p>


### Built With ðŸ”§
<div>
 <a href="https://github.com/SUHANI102003/VERILOG-COMBINATIONAL_CIRCUITS">
    <img src="images/vivado.png" alt="Xilinx vivado" width="80" height="80">
 </a>
<p>Xilinx Vivado 2020.2</p>
</div>

<div>
 <a href="https://github.com/SUHANI102003/VERILOG-COMBINATIONAL_CIRCUITS">
    <img src="images/Icarus_Verilog_logo2.png" alt="Icarus verilog" width="80" height="80">
 </a>
<p>Icarus verilog</p>
</div>
  
<div>
 <a href="https://github.com/SUHANI102003/VERILOG-COMBINATIONAL_CIRCUITS">
    <img src="images/gtkwave.png" alt="Gtkwave" width="80" height="80">
 </a>
<p>Gtkwave</p>
</div>

<div>
 <a href="https://github.com/SUHANI102003/VERILOG-COMBINATIONAL_CIRCUITS">
    <img src="images/icons8-visual-studio-code-48.png" alt="Logo" width="80" height="80">
 </a>
<p>VS Code</p>
</div>

<!-- GETTING STARTED -->
## Getting Started

This guide will help you get up and running with the Verilog code in this repository. Whether youâ€™re a professional or just starting out, youâ€™ll find everything you need to start exploring and utilizing these Verilog modules.

### Prerequisites
Before you get started, make sure you have the following tools installed:

Verilog Simulator: You'll need a Verilog simulator to compile and test the code. Some popular options include:

* Vivado Simulator
* Icarus Verilog
  
Synthesis Tool: To synthesize the Verilog code for FPGA implementation, youâ€™ll need a synthesis tool such as:

* Xilinx Vivado
* Xilinx ISE
  
Basic Knowledge: Familiarity with Verilog HDL and FPGA design concepts is helpful, a very thorough understanding of digital electronic circuits. THis repository mainly focuses on combinational circuits. So, you need to have the basic knowledge of adders, subtractors, multiplexers, decoders, encoders, multipliers, comparators and code convertors.


### Installation

1. Xilinx Vivado at [AMD](https://www.amd.com/en.html)
2. Icarus verilog at [Icarus](https://bleyer.org/icarus/)
3. VS code at [VS code](https://code.visualstudio.com/Download)


### Cloning the Repository
To get a local copy of this repository, use the following command:
`git clone https://github.com/yourusername/your-repository-name.git`
Replace yourusername and your-repository-name with the appropriate values.

### Directory Structure

After cloning the repository, youâ€™ll find the following directory structure:

your-repository-name/ <br>
â”‚  <br>
â”œâ”€â”€ src/              # Source code directory  <br>
â”‚   â”œâ”€â”€ module1.v     # Example Verilog module   <br>
â”‚   â”œâ”€â”€ module2.v     # Another Verilog module  <br>
â”‚   â””â”€â”€ ...           # Additional Verilog files  <br>
â”‚  <br>
â”œâ”€â”€ test/             # Testbenches directory  <br>
â”‚   â”œâ”€â”€ module1_tb.v  # Testbench for module1  <br>
â”‚   â”œâ”€â”€ module2_tb.v  # Testbench for module2  <br>
â”‚   â””â”€â”€ ...           # Additional testbenches  <br>
â”‚  <br>


