// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "01/30/2025 10:24:29"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module microcpu (
	SW,
	HEX7,
	HEX6,
	HEX5,
	HEX4,
	HEX2,
	HEX1,
	HEX0);
input 	reg [17:0] SW ;
output 	reg [0:6] HEX7 ;
output 	reg [0:6] HEX6 ;
output 	reg [0:6] HEX5 ;
output 	reg [0:6] HEX4 ;
output 	reg [0:6] HEX2 ;
output 	reg [0:6] HEX1 ;
output 	reg [0:6] HEX0 ;

// Design Ports Information
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("microcpu_v.sdo");
// synopsys translate_on

wire \alu|Add1~2_combout ;
wire \alu|Add0~14_combout ;
wire \reg_bank|registradores~1024_combout ;
wire \reg_bank|registradores~97_regout ;
wire \reg_bank|registradores~98_regout ;
wire \reg_bank|registradores~1027_combout ;
wire \alu|Add0~27_combout ;
wire \pc_inst|pc_value[2]~0_combout ;
wire \WideOr6~0_combout ;
wire \Decoder0~0_combout ;
wire \Decoder0~1_combout ;
wire \Decoder0~2_combout ;
wire \Decoder0~3_combout ;
wire \reg_bank|registradores~1026_combout ;
wire \alu|Add1~0_combout ;
wire \alu|Add0~12_combout ;
wire \alu|Add0~26_combout ;
wire \reg_bank|registradores~96_regout ;
wire \reg_bank|registradores~1025_combout ;
wire \alu|Add0~13 ;
wire \alu|Add0~15 ;
wire \alu|Add0~17 ;
wire \alu|Add0~18_combout ;
wire \alu|Add1~1 ;
wire \alu|Add1~3 ;
wire \alu|Add1~5 ;
wire \alu|Add1~6_combout ;
wire \alu|Add0~29_combout ;
wire \reg_bank|registradores~99_regout ;
wire \reg_bank|registradores~1028_combout ;
wire \WideOr34~2_combout ;
wire \alu|Add1~7 ;
wire \alu|Add1~8_combout ;
wire \alu|Add0~19 ;
wire \alu|Add0~20_combout ;
wire \alu|Add0~24_combout ;
wire \reg_bank|registradores~100_regout ;
wire \WideOr34~3_combout ;
wire \WideOr33~2_combout ;
wire \WideOr33~3_combout ;
wire \WideOr32~2_combout ;
wire \WideOr32~3_combout ;
wire \WideOr31~2_combout ;
wire \WideOr31~3_combout ;
wire \WideOr30~2_combout ;
wire \WideOr30~3_combout ;
wire \WideOr29~2_combout ;
wire \WideOr29~3_combout ;
wire \WideOr28~2_combout ;
wire \WideOr28~3_combout ;
wire \alu|Add0~16_combout ;
wire \alu|Add1~4_combout ;
wire \alu|Add0~28_combout ;
wire \WideOr48~0_combout ;
wire \reg_bank|registradores~101_regout ;
wire \reg_bank|registradores~1029_combout ;
wire \alu|Add1~9 ;
wire \alu|Add1~10_combout ;
wire \alu|Add0~21 ;
wire \alu|Add0~22_combout ;
wire \alu|Add0~25_combout ;
wire \WideOr48~1_combout ;
wire \WideOr47~0_combout ;
wire \WideOr47~1_combout ;
wire \WideOr46~0_combout ;
wire \WideOr46~1_combout ;
wire \WideOr45~0_combout ;
wire \WideOr45~1_combout ;
wire \WideOr44~0_combout ;
wire \WideOr44~1_combout ;
wire \WideOr43~0_combout ;
wire \WideOr43~1_combout ;
wire \WideOr42~0_combout ;
wire \WideOr42~1_combout ;
wire [3:0] \pc_inst|pc_value ;
wire [17:0] \SW~combout ;


// Location: LCCOMB_X2_Y11_N20
cycloneii_lcell_comb \alu|Add1~2 (
// Equation(s):
// \alu|Add1~2_combout  = (\pc_inst|pc_value [3] & ((\reg_bank|registradores~1026_combout  & (!\alu|Add1~1 )) # (!\reg_bank|registradores~1026_combout  & ((\alu|Add1~1 ) # (GND))))) # (!\pc_inst|pc_value [3] & ((\reg_bank|registradores~1026_combout  & 
// (\alu|Add1~1  & VCC)) # (!\reg_bank|registradores~1026_combout  & (!\alu|Add1~1 ))))
// \alu|Add1~3  = CARRY((\pc_inst|pc_value [3] & ((!\alu|Add1~1 ) # (!\reg_bank|registradores~1026_combout ))) # (!\pc_inst|pc_value [3] & (!\reg_bank|registradores~1026_combout  & !\alu|Add1~1 )))

	.dataa(\pc_inst|pc_value [3]),
	.datab(\reg_bank|registradores~1026_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~1 ),
	.combout(\alu|Add1~2_combout ),
	.cout(\alu|Add1~3 ));
// synopsys translate_off
defparam \alu|Add1~2 .lut_mask = 16'h692B;
defparam \alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N18
cycloneii_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = (\reg_bank|registradores~1026_combout  & ((\pc_inst|pc_value [3] & (\alu|Add0~13  & VCC)) # (!\pc_inst|pc_value [3] & (!\alu|Add0~13 )))) # (!\reg_bank|registradores~1026_combout  & ((\pc_inst|pc_value [3] & (!\alu|Add0~13 )) # 
// (!\pc_inst|pc_value [3] & ((\alu|Add0~13 ) # (GND)))))
// \alu|Add0~15  = CARRY((\reg_bank|registradores~1026_combout  & (!\pc_inst|pc_value [3] & !\alu|Add0~13 )) # (!\reg_bank|registradores~1026_combout  & ((!\alu|Add0~13 ) # (!\pc_inst|pc_value [3]))))

	.dataa(\reg_bank|registradores~1026_combout ),
	.datab(\pc_inst|pc_value [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~13 ),
	.combout(\alu|Add0~14_combout ),
	.cout(\alu|Add0~15 ));
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h9617;
defparam \alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N6
cycloneii_lcell_comb \reg_bank|registradores~1024 (
// Equation(s):
// \reg_bank|registradores~1024_combout  = (!\pc_inst|pc_value [3] & (\pc_inst|pc_value [2] & \reg_bank|registradores~100_regout ))

	.dataa(vcc),
	.datab(\pc_inst|pc_value [3]),
	.datac(\pc_inst|pc_value [2]),
	.datad(\reg_bank|registradores~100_regout ),
	.cin(gnd),
	.combout(\reg_bank|registradores~1024_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank|registradores~1024 .lut_mask = 16'h3000;
defparam \reg_bank|registradores~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y11_N13
cycloneii_lcell_ff \reg_bank|registradores~97 (
	.clk(\SW~combout [17]),
	.datain(\alu|Add0~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pc_inst|pc_value [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_bank|registradores~97_regout ));

// Location: LCFF_X1_Y11_N29
cycloneii_lcell_ff \reg_bank|registradores~98 (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\alu|Add0~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pc_inst|pc_value [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_bank|registradores~98_regout ));

// Location: LCCOMB_X2_Y11_N16
cycloneii_lcell_comb \reg_bank|registradores~1027 (
// Equation(s):
// \reg_bank|registradores~1027_combout  = (!\pc_inst|pc_value [3] & (\pc_inst|pc_value [2] & \reg_bank|registradores~98_regout ))

	.dataa(vcc),
	.datab(\pc_inst|pc_value [3]),
	.datac(\pc_inst|pc_value [2]),
	.datad(\reg_bank|registradores~98_regout ),
	.cin(gnd),
	.combout(\reg_bank|registradores~1027_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank|registradores~1027 .lut_mask = 16'h3000;
defparam \reg_bank|registradores~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N12
cycloneii_lcell_comb \alu|Add0~27 (
// Equation(s):
// \alu|Add0~27_combout  = (\pc_inst|pc_value [2] & ((\pc_inst|pc_value [3] & ((\alu|Add0~14_combout ))) # (!\pc_inst|pc_value [3] & (\alu|Add1~2_combout )))) # (!\pc_inst|pc_value [2] & (((\alu|Add0~14_combout ))))

	.dataa(\alu|Add1~2_combout ),
	.datab(\pc_inst|pc_value [2]),
	.datac(\pc_inst|pc_value [3]),
	.datad(\alu|Add0~14_combout ),
	.cin(gnd),
	.combout(\alu|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~27 .lut_mask = 16'hFB08;
defparam \alu|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y11_N9
cycloneii_lcell_ff \pc_inst|pc_value[3] (
	.clk(\SW~combout [17]),
	.datain(\WideOr6~0_combout ),
	.sdata(gnd),
	.aclr(\SW~combout [16]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc_inst|pc_value [3]));

// Location: LCCOMB_X1_Y11_N10
cycloneii_lcell_comb \pc_inst|pc_value[2]~0 (
// Equation(s):
// \pc_inst|pc_value[2]~0_combout  = !\pc_inst|pc_value [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc_inst|pc_value [2]),
	.cin(gnd),
	.combout(\pc_inst|pc_value[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_inst|pc_value[2]~0 .lut_mask = 16'h00FF;
defparam \pc_inst|pc_value[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y11_N15
cycloneii_lcell_ff \pc_inst|pc_value[2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\pc_inst|pc_value[2]~0_combout ),
	.aclr(\SW~combout [16]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc_inst|pc_value [2]));

// Location: LCCOMB_X2_Y11_N8
cycloneii_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = \pc_inst|pc_value [3] $ (\pc_inst|pc_value [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc_inst|pc_value [3]),
	.datad(\pc_inst|pc_value [2]),
	.cin(gnd),
	.combout(\WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = 16'h0FF0;
defparam \WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N28
cycloneii_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!\pc_inst|pc_value [3] & \pc_inst|pc_value [2])

	.dataa(vcc),
	.datab(\pc_inst|pc_value [3]),
	.datac(vcc),
	.datad(\pc_inst|pc_value [2]),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h3300;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N30
cycloneii_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (\pc_inst|pc_value [3] & \pc_inst|pc_value [2])

	.dataa(vcc),
	.datab(\pc_inst|pc_value [3]),
	.datac(vcc),
	.datad(\pc_inst|pc_value [2]),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'hCC00;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N12
cycloneii_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (\pc_inst|pc_value [3]) # (\pc_inst|pc_value [2])

	.dataa(vcc),
	.datab(\pc_inst|pc_value [3]),
	.datac(vcc),
	.datad(\pc_inst|pc_value [2]),
	.cin(gnd),
	.combout(\Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = 16'hFFCC;
defparam \Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N4
cycloneii_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (!\pc_inst|pc_value [2] & \pc_inst|pc_value [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc_inst|pc_value [2]),
	.datad(\pc_inst|pc_value [3]),
	.cin(gnd),
	.combout(\Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = 16'h0F00;
defparam \Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N2
cycloneii_lcell_comb \reg_bank|registradores~1026 (
// Equation(s):
// \reg_bank|registradores~1026_combout  = (\pc_inst|pc_value [3]) # ((\reg_bank|registradores~97_regout  & \pc_inst|pc_value [2]))

	.dataa(\reg_bank|registradores~97_regout ),
	.datab(\pc_inst|pc_value [2]),
	.datac(\pc_inst|pc_value [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\reg_bank|registradores~1026_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank|registradores~1026 .lut_mask = 16'hF8F8;
defparam \reg_bank|registradores~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N18
cycloneii_lcell_comb \alu|Add1~0 (
// Equation(s):
// \alu|Add1~0_combout  = (\reg_bank|registradores~1025_combout  & ((\Decoder0~3_combout ) # (GND))) # (!\reg_bank|registradores~1025_combout  & (\Decoder0~3_combout  $ (VCC)))
// \alu|Add1~1  = CARRY((\reg_bank|registradores~1025_combout ) # (\Decoder0~3_combout ))

	.dataa(\reg_bank|registradores~1025_combout ),
	.datab(\Decoder0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add1~0_combout ),
	.cout(\alu|Add1~1 ));
// synopsys translate_off
defparam \alu|Add1~0 .lut_mask = 16'h99EE;
defparam \alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N16
cycloneii_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = (\Decoder0~3_combout  & (\reg_bank|registradores~1025_combout  & VCC)) # (!\Decoder0~3_combout  & (\reg_bank|registradores~1025_combout  $ (VCC)))
// \alu|Add0~13  = CARRY((!\Decoder0~3_combout  & \reg_bank|registradores~1025_combout ))

	.dataa(\Decoder0~3_combout ),
	.datab(\reg_bank|registradores~1025_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add0~12_combout ),
	.cout(\alu|Add0~13 ));
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'h9944;
defparam \alu|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N0
cycloneii_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = (\pc_inst|pc_value [2] & ((\pc_inst|pc_value [3] & ((\alu|Add0~12_combout ))) # (!\pc_inst|pc_value [3] & (\alu|Add1~0_combout )))) # (!\pc_inst|pc_value [2] & (((\alu|Add0~12_combout ))))

	.dataa(\pc_inst|pc_value [2]),
	.datab(\alu|Add1~0_combout ),
	.datac(\pc_inst|pc_value [3]),
	.datad(\alu|Add0~12_combout ),
	.cin(gnd),
	.combout(\alu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'hFD08;
defparam \alu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y11_N1
cycloneii_lcell_ff \reg_bank|registradores~96 (
	.clk(\SW~combout [17]),
	.datain(\alu|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pc_inst|pc_value [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_bank|registradores~96_regout ));

// Location: LCCOMB_X2_Y11_N10
cycloneii_lcell_comb \reg_bank|registradores~1025 (
// Equation(s):
// \reg_bank|registradores~1025_combout  = (\pc_inst|pc_value [3]) # ((\reg_bank|registradores~96_regout ) # (!\pc_inst|pc_value [2]))

	.dataa(vcc),
	.datab(\pc_inst|pc_value [3]),
	.datac(\pc_inst|pc_value [2]),
	.datad(\reg_bank|registradores~96_regout ),
	.cin(gnd),
	.combout(\reg_bank|registradores~1025_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank|registradores~1025 .lut_mask = 16'hFFCF;
defparam \reg_bank|registradores~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneii_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = ((\reg_bank|registradores~1027_combout  $ (\pc_inst|pc_value [2] $ (\alu|Add0~15 )))) # (GND)
// \alu|Add0~17  = CARRY((\reg_bank|registradores~1027_combout  & ((!\alu|Add0~15 ) # (!\pc_inst|pc_value [2]))) # (!\reg_bank|registradores~1027_combout  & (!\pc_inst|pc_value [2] & !\alu|Add0~15 )))

	.dataa(\reg_bank|registradores~1027_combout ),
	.datab(\pc_inst|pc_value [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~15 ),
	.combout(\alu|Add0~16_combout ),
	.cout(\alu|Add0~17 ));
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h962B;
defparam \alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N22
cycloneii_lcell_comb \alu|Add0~18 (
// Equation(s):
// \alu|Add0~18_combout  = (\reg_bank|registradores~1028_combout  & (!\alu|Add0~17 )) # (!\reg_bank|registradores~1028_combout  & ((\alu|Add0~17 ) # (GND)))
// \alu|Add0~19  = CARRY((!\alu|Add0~17 ) # (!\reg_bank|registradores~1028_combout ))

	.dataa(vcc),
	.datab(\reg_bank|registradores~1028_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~17 ),
	.combout(\alu|Add0~18_combout ),
	.cout(\alu|Add0~19 ));
// synopsys translate_off
defparam \alu|Add0~18 .lut_mask = 16'h3C3F;
defparam \alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N22
cycloneii_lcell_comb \alu|Add1~4 (
// Equation(s):
// \alu|Add1~4_combout  = ((\reg_bank|registradores~1027_combout  $ (\pc_inst|pc_value [2] $ (!\alu|Add1~3 )))) # (GND)
// \alu|Add1~5  = CARRY((\reg_bank|registradores~1027_combout  & ((\pc_inst|pc_value [2]) # (!\alu|Add1~3 ))) # (!\reg_bank|registradores~1027_combout  & (\pc_inst|pc_value [2] & !\alu|Add1~3 )))

	.dataa(\reg_bank|registradores~1027_combout ),
	.datab(\pc_inst|pc_value [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~3 ),
	.combout(\alu|Add1~4_combout ),
	.cout(\alu|Add1~5 ));
// synopsys translate_off
defparam \alu|Add1~4 .lut_mask = 16'h698E;
defparam \alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N24
cycloneii_lcell_comb \alu|Add1~6 (
// Equation(s):
// \alu|Add1~6_combout  = (\reg_bank|registradores~1028_combout  & (\alu|Add1~5  & VCC)) # (!\reg_bank|registradores~1028_combout  & (!\alu|Add1~5 ))
// \alu|Add1~7  = CARRY((!\reg_bank|registradores~1028_combout  & !\alu|Add1~5 ))

	.dataa(vcc),
	.datab(\reg_bank|registradores~1028_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~5 ),
	.combout(\alu|Add1~6_combout ),
	.cout(\alu|Add1~7 ));
// synopsys translate_off
defparam \alu|Add1~6 .lut_mask = 16'hC303;
defparam \alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N6
cycloneii_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_combout  = (\pc_inst|pc_value [3] & (\alu|Add0~18_combout )) # (!\pc_inst|pc_value [3] & ((\pc_inst|pc_value [2] & ((\alu|Add1~6_combout ))) # (!\pc_inst|pc_value [2] & (\alu|Add0~18_combout ))))

	.dataa(\pc_inst|pc_value [3]),
	.datab(\alu|Add0~18_combout ),
	.datac(\pc_inst|pc_value [2]),
	.datad(\alu|Add1~6_combout ),
	.cin(gnd),
	.combout(\alu|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~29 .lut_mask = 16'hDC8C;
defparam \alu|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y11_N31
cycloneii_lcell_ff \reg_bank|registradores~99 (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\alu|Add0~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pc_inst|pc_value [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_bank|registradores~99_regout ));

// Location: LCCOMB_X2_Y11_N30
cycloneii_lcell_comb \reg_bank|registradores~1028 (
// Equation(s):
// \reg_bank|registradores~1028_combout  = (\pc_inst|pc_value [2] & (\reg_bank|registradores~99_regout  & !\pc_inst|pc_value [3]))

	.dataa(vcc),
	.datab(\pc_inst|pc_value [2]),
	.datac(\reg_bank|registradores~99_regout ),
	.datad(\pc_inst|pc_value [3]),
	.cin(gnd),
	.combout(\reg_bank|registradores~1028_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank|registradores~1028 .lut_mask = 16'h00C0;
defparam \reg_bank|registradores~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N4
cycloneii_lcell_comb \WideOr34~2 (
// Equation(s):
// \WideOr34~2_combout  = (\reg_bank|registradores~1025_combout  & ((\reg_bank|registradores~1028_combout ) # (\reg_bank|registradores~1027_combout  $ (\reg_bank|registradores~1026_combout )))) # (!\reg_bank|registradores~1025_combout  & 
// ((\reg_bank|registradores~1026_combout ) # (\reg_bank|registradores~1027_combout  $ (\reg_bank|registradores~1028_combout ))))

	.dataa(\reg_bank|registradores~1027_combout ),
	.datab(\reg_bank|registradores~1026_combout ),
	.datac(\reg_bank|registradores~1025_combout ),
	.datad(\reg_bank|registradores~1028_combout ),
	.cin(gnd),
	.combout(\WideOr34~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr34~2 .lut_mask = 16'hFD6E;
defparam \WideOr34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N26
cycloneii_lcell_comb \alu|Add1~8 (
// Equation(s):
// \alu|Add1~8_combout  = (\reg_bank|registradores~1024_combout  & ((GND) # (!\alu|Add1~7 ))) # (!\reg_bank|registradores~1024_combout  & (\alu|Add1~7  $ (GND)))
// \alu|Add1~9  = CARRY((\reg_bank|registradores~1024_combout ) # (!\alu|Add1~7 ))

	.dataa(\reg_bank|registradores~1024_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~7 ),
	.combout(\alu|Add1~8_combout ),
	.cout(\alu|Add1~9 ));
// synopsys translate_off
defparam \alu|Add1~8 .lut_mask = 16'h5AAF;
defparam \alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N24
cycloneii_lcell_comb \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = (\reg_bank|registradores~1024_combout  & (\alu|Add0~19  $ (GND))) # (!\reg_bank|registradores~1024_combout  & (!\alu|Add0~19  & VCC))
// \alu|Add0~21  = CARRY((\reg_bank|registradores~1024_combout  & !\alu|Add0~19 ))

	.dataa(\reg_bank|registradores~1024_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~19 ),
	.combout(\alu|Add0~20_combout ),
	.cout(\alu|Add0~21 ));
// synopsys translate_off
defparam \alu|Add0~20 .lut_mask = 16'hA50A;
defparam \alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N4
cycloneii_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = (\pc_inst|pc_value [2] & ((\pc_inst|pc_value [3] & ((\alu|Add0~20_combout ))) # (!\pc_inst|pc_value [3] & (\alu|Add1~8_combout )))) # (!\pc_inst|pc_value [2] & (((\alu|Add0~20_combout ))))

	.dataa(\pc_inst|pc_value [2]),
	.datab(\pc_inst|pc_value [3]),
	.datac(\alu|Add1~8_combout ),
	.datad(\alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\alu|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'hFD20;
defparam \alu|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y11_N13
cycloneii_lcell_ff \reg_bank|registradores~100 (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\alu|Add0~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pc_inst|pc_value [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_bank|registradores~100_regout ));

// Location: LCCOMB_X38_Y11_N18
cycloneii_lcell_comb \WideOr34~3 (
// Equation(s):
// \WideOr34~3_combout  = ((\pc_inst|pc_value [2] & (!\pc_inst|pc_value [3] & \reg_bank|registradores~100_regout ))) # (!\WideOr34~2_combout )

	.dataa(\pc_inst|pc_value [2]),
	.datab(\WideOr34~2_combout ),
	.datac(\pc_inst|pc_value [3]),
	.datad(\reg_bank|registradores~100_regout ),
	.cin(gnd),
	.combout(\WideOr34~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr34~3 .lut_mask = 16'h3B33;
defparam \WideOr34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N26
cycloneii_lcell_comb \WideOr33~2 (
// Equation(s):
// \WideOr33~2_combout  = (\reg_bank|registradores~1027_combout  & (\reg_bank|registradores~1025_combout  & (\reg_bank|registradores~1026_combout  $ (\reg_bank|registradores~1028_combout )))) # (!\reg_bank|registradores~1027_combout  & 
// (!\reg_bank|registradores~1028_combout  & ((\reg_bank|registradores~1026_combout ) # (\reg_bank|registradores~1025_combout ))))

	.dataa(\reg_bank|registradores~1027_combout ),
	.datab(\reg_bank|registradores~1026_combout ),
	.datac(\reg_bank|registradores~1025_combout ),
	.datad(\reg_bank|registradores~1028_combout ),
	.cin(gnd),
	.combout(\WideOr33~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr33~2 .lut_mask = 16'h20D4;
defparam \WideOr33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N20
cycloneii_lcell_comb \WideOr33~3 (
// Equation(s):
// \WideOr33~3_combout  = (\WideOr33~2_combout  & (((\pc_inst|pc_value [3]) # (!\reg_bank|registradores~100_regout )) # (!\pc_inst|pc_value [2])))

	.dataa(\pc_inst|pc_value [2]),
	.datab(\pc_inst|pc_value [3]),
	.datac(\reg_bank|registradores~100_regout ),
	.datad(\WideOr33~2_combout ),
	.cin(gnd),
	.combout(\WideOr33~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr33~3 .lut_mask = 16'hDF00;
defparam \WideOr33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N28
cycloneii_lcell_comb \WideOr32~2 (
// Equation(s):
// \WideOr32~2_combout  = (\reg_bank|registradores~1026_combout  & (((\reg_bank|registradores~1025_combout  & !\reg_bank|registradores~1028_combout )))) # (!\reg_bank|registradores~1026_combout  & ((\reg_bank|registradores~1027_combout  & 
// ((!\reg_bank|registradores~1028_combout ))) # (!\reg_bank|registradores~1027_combout  & (\reg_bank|registradores~1025_combout ))))

	.dataa(\reg_bank|registradores~1027_combout ),
	.datab(\reg_bank|registradores~1026_combout ),
	.datac(\reg_bank|registradores~1025_combout ),
	.datad(\reg_bank|registradores~1028_combout ),
	.cin(gnd),
	.combout(\WideOr32~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr32~2 .lut_mask = 16'h10F2;
defparam \WideOr32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N30
cycloneii_lcell_comb \WideOr32~3 (
// Equation(s):
// \WideOr32~3_combout  = (\WideOr32~2_combout  & (((\pc_inst|pc_value [3]) # (!\reg_bank|registradores~100_regout )) # (!\pc_inst|pc_value [2])))

	.dataa(\pc_inst|pc_value [2]),
	.datab(\pc_inst|pc_value [3]),
	.datac(\reg_bank|registradores~100_regout ),
	.datad(\WideOr32~2_combout ),
	.cin(gnd),
	.combout(\WideOr32~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr32~3 .lut_mask = 16'hDF00;
defparam \WideOr32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N14
cycloneii_lcell_comb \WideOr31~2 (
// Equation(s):
// \WideOr31~2_combout  = (\reg_bank|registradores~1026_combout  & ((\reg_bank|registradores~1027_combout  & (\reg_bank|registradores~1025_combout )) # (!\reg_bank|registradores~1027_combout  & (!\reg_bank|registradores~1025_combout  & 
// \reg_bank|registradores~1028_combout )))) # (!\reg_bank|registradores~1026_combout  & (!\reg_bank|registradores~1028_combout  & (\reg_bank|registradores~1027_combout  $ (\reg_bank|registradores~1025_combout ))))

	.dataa(\reg_bank|registradores~1027_combout ),
	.datab(\reg_bank|registradores~1026_combout ),
	.datac(\reg_bank|registradores~1025_combout ),
	.datad(\reg_bank|registradores~1028_combout ),
	.cin(gnd),
	.combout(\WideOr31~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr31~2 .lut_mask = 16'h8492;
defparam \WideOr31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N16
cycloneii_lcell_comb \WideOr31~3 (
// Equation(s):
// \WideOr31~3_combout  = (\WideOr31~2_combout  & (((\pc_inst|pc_value [3]) # (!\pc_inst|pc_value [2])) # (!\reg_bank|registradores~100_regout )))

	.dataa(\reg_bank|registradores~100_regout ),
	.datab(\pc_inst|pc_value [3]),
	.datac(\pc_inst|pc_value [2]),
	.datad(\WideOr31~2_combout ),
	.cin(gnd),
	.combout(\WideOr31~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr31~3 .lut_mask = 16'hDF00;
defparam \WideOr31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N12
cycloneii_lcell_comb \WideOr30~2 (
// Equation(s):
// \WideOr30~2_combout  = (\reg_bank|registradores~1027_combout  & (\reg_bank|registradores~1028_combout  & ((\reg_bank|registradores~1026_combout ) # (!\reg_bank|registradores~1025_combout )))) # (!\reg_bank|registradores~1027_combout  & 
// (\reg_bank|registradores~1026_combout  & (!\reg_bank|registradores~1025_combout  & !\reg_bank|registradores~1028_combout )))

	.dataa(\reg_bank|registradores~1027_combout ),
	.datab(\reg_bank|registradores~1026_combout ),
	.datac(\reg_bank|registradores~1025_combout ),
	.datad(\reg_bank|registradores~1028_combout ),
	.cin(gnd),
	.combout(\WideOr30~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr30~2 .lut_mask = 16'h8A04;
defparam \WideOr30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N22
cycloneii_lcell_comb \WideOr30~3 (
// Equation(s):
// \WideOr30~3_combout  = (\WideOr30~2_combout  & (((\pc_inst|pc_value [3]) # (!\pc_inst|pc_value [2])) # (!\reg_bank|registradores~100_regout )))

	.dataa(\reg_bank|registradores~100_regout ),
	.datab(\pc_inst|pc_value [3]),
	.datac(\pc_inst|pc_value [2]),
	.datad(\WideOr30~2_combout ),
	.cin(gnd),
	.combout(\WideOr30~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr30~3 .lut_mask = 16'hDF00;
defparam \WideOr30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N2
cycloneii_lcell_comb \WideOr29~2 (
// Equation(s):
// \WideOr29~2_combout  = (\reg_bank|registradores~1026_combout  & ((\reg_bank|registradores~1025_combout  & ((\reg_bank|registradores~1028_combout ))) # (!\reg_bank|registradores~1025_combout  & (\reg_bank|registradores~1027_combout )))) # 
// (!\reg_bank|registradores~1026_combout  & (\reg_bank|registradores~1027_combout  & (\reg_bank|registradores~1025_combout  $ (\reg_bank|registradores~1028_combout ))))

	.dataa(\reg_bank|registradores~1027_combout ),
	.datab(\reg_bank|registradores~1026_combout ),
	.datac(\reg_bank|registradores~1025_combout ),
	.datad(\reg_bank|registradores~1028_combout ),
	.cin(gnd),
	.combout(\WideOr29~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr29~2 .lut_mask = 16'hCA28;
defparam \WideOr29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N8
cycloneii_lcell_comb \WideOr29~3 (
// Equation(s):
// \WideOr29~3_combout  = (\WideOr29~2_combout  & (((\pc_inst|pc_value [3]) # (!\reg_bank|registradores~100_regout )) # (!\pc_inst|pc_value [2])))

	.dataa(\pc_inst|pc_value [2]),
	.datab(\pc_inst|pc_value [3]),
	.datac(\reg_bank|registradores~100_regout ),
	.datad(\WideOr29~2_combout ),
	.cin(gnd),
	.combout(\WideOr29~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr29~3 .lut_mask = 16'hDF00;
defparam \WideOr29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N0
cycloneii_lcell_comb \WideOr28~2 (
// Equation(s):
// \WideOr28~2_combout  = (\reg_bank|registradores~1027_combout  & (!\reg_bank|registradores~1026_combout  & (\reg_bank|registradores~1025_combout  $ (!\reg_bank|registradores~1028_combout )))) # (!\reg_bank|registradores~1027_combout  & 
// (\reg_bank|registradores~1025_combout  & (\reg_bank|registradores~1026_combout  $ (!\reg_bank|registradores~1028_combout ))))

	.dataa(\reg_bank|registradores~1027_combout ),
	.datab(\reg_bank|registradores~1026_combout ),
	.datac(\reg_bank|registradores~1025_combout ),
	.datad(\reg_bank|registradores~1028_combout ),
	.cin(gnd),
	.combout(\WideOr28~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr28~2 .lut_mask = 16'h6012;
defparam \WideOr28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N6
cycloneii_lcell_comb \WideOr28~3 (
// Equation(s):
// \WideOr28~3_combout  = (\WideOr28~2_combout  & (((\pc_inst|pc_value [3]) # (!\reg_bank|registradores~100_regout )) # (!\pc_inst|pc_value [2])))

	.dataa(\pc_inst|pc_value [2]),
	.datab(\pc_inst|pc_value [3]),
	.datac(\reg_bank|registradores~100_regout ),
	.datad(\WideOr28~2_combout ),
	.cin(gnd),
	.combout(\WideOr28~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr28~3 .lut_mask = 16'hDF00;
defparam \WideOr28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N8
cycloneii_lcell_comb \alu|Add0~28 (
// Equation(s):
// \alu|Add0~28_combout  = (\pc_inst|pc_value [2] & ((\pc_inst|pc_value [3] & (\alu|Add0~16_combout )) # (!\pc_inst|pc_value [3] & ((\alu|Add1~4_combout ))))) # (!\pc_inst|pc_value [2] & (((\alu|Add0~16_combout ))))

	.dataa(\pc_inst|pc_value [2]),
	.datab(\pc_inst|pc_value [3]),
	.datac(\alu|Add0~16_combout ),
	.datad(\alu|Add1~4_combout ),
	.cin(gnd),
	.combout(\alu|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~28 .lut_mask = 16'hF2D0;
defparam \alu|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneii_lcell_comb \WideOr48~0 (
// Equation(s):
// \WideOr48~0_combout  = (\alu|Add0~26_combout  & ((\alu|Add0~29_combout ) # (\alu|Add0~27_combout  $ (\alu|Add0~28_combout )))) # (!\alu|Add0~26_combout  & ((\alu|Add0~27_combout ) # (\alu|Add0~28_combout  $ (\alu|Add0~29_combout ))))

	.dataa(\alu|Add0~27_combout ),
	.datab(\alu|Add0~28_combout ),
	.datac(\alu|Add0~26_combout ),
	.datad(\alu|Add0~29_combout ),
	.cin(gnd),
	.combout(\WideOr48~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr48~0 .lut_mask = 16'hFB6E;
defparam \WideOr48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y11_N11
cycloneii_lcell_ff \reg_bank|registradores~101 (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\alu|Add0~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pc_inst|pc_value [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_bank|registradores~101_regout ));

// Location: LCCOMB_X2_Y11_N14
cycloneii_lcell_comb \reg_bank|registradores~1029 (
// Equation(s):
// \reg_bank|registradores~1029_combout  = (!\pc_inst|pc_value [3] & (\pc_inst|pc_value [2] & \reg_bank|registradores~101_regout ))

	.dataa(vcc),
	.datab(\pc_inst|pc_value [3]),
	.datac(\pc_inst|pc_value [2]),
	.datad(\reg_bank|registradores~101_regout ),
	.cin(gnd),
	.combout(\reg_bank|registradores~1029_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank|registradores~1029 .lut_mask = 16'h3000;
defparam \reg_bank|registradores~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N28
cycloneii_lcell_comb \alu|Add1~10 (
// Equation(s):
// \alu|Add1~10_combout  = \alu|Add1~9  $ (!\reg_bank|registradores~1029_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg_bank|registradores~1029_combout ),
	.cin(\alu|Add1~9 ),
	.combout(\alu|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add1~10 .lut_mask = 16'hF00F;
defparam \alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneii_lcell_comb \alu|Add0~22 (
// Equation(s):
// \alu|Add0~22_combout  = \alu|Add0~21  $ (\reg_bank|registradores~1029_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg_bank|registradores~1029_combout ),
	.cin(\alu|Add0~21 ),
	.combout(\alu|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~22 .lut_mask = 16'h0FF0;
defparam \alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N14
cycloneii_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_combout  = (\pc_inst|pc_value [3] & (((\alu|Add0~22_combout )))) # (!\pc_inst|pc_value [3] & ((\pc_inst|pc_value [2] & (\alu|Add1~10_combout )) # (!\pc_inst|pc_value [2] & ((\alu|Add0~22_combout )))))

	.dataa(\pc_inst|pc_value [3]),
	.datab(\alu|Add1~10_combout ),
	.datac(\pc_inst|pc_value [2]),
	.datad(\alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\alu|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~25 .lut_mask = 16'hEF40;
defparam \alu|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
cycloneii_lcell_comb \WideOr48~1 (
// Equation(s):
// \WideOr48~1_combout  = (\alu|Add0~24_combout ) # ((\alu|Add0~25_combout ) # (!\WideOr48~0_combout ))

	.dataa(vcc),
	.datab(\alu|Add0~24_combout ),
	.datac(\WideOr48~0_combout ),
	.datad(\alu|Add0~25_combout ),
	.cin(gnd),
	.combout(\WideOr48~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr48~1 .lut_mask = 16'hFFCF;
defparam \WideOr48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneii_lcell_comb \WideOr47~0 (
// Equation(s):
// \WideOr47~0_combout  = (\alu|Add0~27_combout  & (!\alu|Add0~29_combout  & ((\alu|Add0~26_combout ) # (!\alu|Add0~28_combout )))) # (!\alu|Add0~27_combout  & (\alu|Add0~26_combout  & (\alu|Add0~28_combout  $ (!\alu|Add0~29_combout ))))

	.dataa(\alu|Add0~27_combout ),
	.datab(\alu|Add0~28_combout ),
	.datac(\alu|Add0~26_combout ),
	.datad(\alu|Add0~29_combout ),
	.cin(gnd),
	.combout(\WideOr47~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr47~0 .lut_mask = 16'h40B2;
defparam \WideOr47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneii_lcell_comb \WideOr47~1 (
// Equation(s):
// \WideOr47~1_combout  = (\WideOr47~0_combout  & (!\alu|Add0~24_combout  & !\alu|Add0~25_combout ))

	.dataa(\WideOr47~0_combout ),
	.datab(\alu|Add0~24_combout ),
	.datac(vcc),
	.datad(\alu|Add0~25_combout ),
	.cin(gnd),
	.combout(\WideOr47~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr47~1 .lut_mask = 16'h0022;
defparam \WideOr47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneii_lcell_comb \WideOr46~0 (
// Equation(s):
// \WideOr46~0_combout  = (\alu|Add0~27_combout  & (((\alu|Add0~26_combout  & !\alu|Add0~29_combout )))) # (!\alu|Add0~27_combout  & ((\alu|Add0~28_combout  & ((!\alu|Add0~29_combout ))) # (!\alu|Add0~28_combout  & (\alu|Add0~26_combout ))))

	.dataa(\alu|Add0~27_combout ),
	.datab(\alu|Add0~28_combout ),
	.datac(\alu|Add0~26_combout ),
	.datad(\alu|Add0~29_combout ),
	.cin(gnd),
	.combout(\WideOr46~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr46~0 .lut_mask = 16'h10F4;
defparam \WideOr46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneii_lcell_comb \WideOr46~1 (
// Equation(s):
// \WideOr46~1_combout  = (\WideOr46~0_combout  & (!\alu|Add0~24_combout  & !\alu|Add0~25_combout ))

	.dataa(\WideOr46~0_combout ),
	.datab(\alu|Add0~24_combout ),
	.datac(vcc),
	.datad(\alu|Add0~25_combout ),
	.cin(gnd),
	.combout(\WideOr46~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr46~1 .lut_mask = 16'h0022;
defparam \WideOr46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneii_lcell_comb \WideOr45~0 (
// Equation(s):
// \WideOr45~0_combout  = (\alu|Add0~27_combout  & ((\alu|Add0~28_combout  & (\alu|Add0~26_combout )) # (!\alu|Add0~28_combout  & (!\alu|Add0~26_combout  & \alu|Add0~29_combout )))) # (!\alu|Add0~27_combout  & (!\alu|Add0~29_combout  & (\alu|Add0~28_combout  
// $ (\alu|Add0~26_combout ))))

	.dataa(\alu|Add0~27_combout ),
	.datab(\alu|Add0~28_combout ),
	.datac(\alu|Add0~26_combout ),
	.datad(\alu|Add0~29_combout ),
	.cin(gnd),
	.combout(\WideOr45~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr45~0 .lut_mask = 16'h8294;
defparam \WideOr45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneii_lcell_comb \WideOr45~1 (
// Equation(s):
// \WideOr45~1_combout  = (!\alu|Add0~25_combout  & (!\alu|Add0~24_combout  & \WideOr45~0_combout ))

	.dataa(\alu|Add0~25_combout ),
	.datab(\alu|Add0~24_combout ),
	.datac(vcc),
	.datad(\WideOr45~0_combout ),
	.cin(gnd),
	.combout(\WideOr45~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr45~1 .lut_mask = 16'h1100;
defparam \WideOr45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneii_lcell_comb \WideOr44~0 (
// Equation(s):
// \WideOr44~0_combout  = (\alu|Add0~28_combout  & (\alu|Add0~29_combout  & ((\alu|Add0~27_combout ) # (!\alu|Add0~26_combout )))) # (!\alu|Add0~28_combout  & (\alu|Add0~27_combout  & (!\alu|Add0~26_combout  & !\alu|Add0~29_combout )))

	.dataa(\alu|Add0~27_combout ),
	.datab(\alu|Add0~28_combout ),
	.datac(\alu|Add0~26_combout ),
	.datad(\alu|Add0~29_combout ),
	.cin(gnd),
	.combout(\WideOr44~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr44~0 .lut_mask = 16'h8C02;
defparam \WideOr44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneii_lcell_comb \WideOr44~1 (
// Equation(s):
// \WideOr44~1_combout  = (!\alu|Add0~25_combout  & (!\alu|Add0~24_combout  & \WideOr44~0_combout ))

	.dataa(\alu|Add0~25_combout ),
	.datab(\alu|Add0~24_combout ),
	.datac(vcc),
	.datad(\WideOr44~0_combout ),
	.cin(gnd),
	.combout(\WideOr44~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr44~1 .lut_mask = 16'h1100;
defparam \WideOr44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneii_lcell_comb \WideOr43~0 (
// Equation(s):
// \WideOr43~0_combout  = (\alu|Add0~27_combout  & ((\alu|Add0~26_combout  & ((\alu|Add0~29_combout ))) # (!\alu|Add0~26_combout  & (\alu|Add0~28_combout )))) # (!\alu|Add0~27_combout  & (\alu|Add0~28_combout  & (\alu|Add0~26_combout  $ (\alu|Add0~29_combout 
// ))))

	.dataa(\alu|Add0~27_combout ),
	.datab(\alu|Add0~28_combout ),
	.datac(\alu|Add0~26_combout ),
	.datad(\alu|Add0~29_combout ),
	.cin(gnd),
	.combout(\WideOr43~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr43~0 .lut_mask = 16'hAC48;
defparam \WideOr43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
cycloneii_lcell_comb \WideOr43~1 (
// Equation(s):
// \WideOr43~1_combout  = (!\alu|Add0~25_combout  & (!\alu|Add0~24_combout  & \WideOr43~0_combout ))

	.dataa(\alu|Add0~25_combout ),
	.datab(\alu|Add0~24_combout ),
	.datac(vcc),
	.datad(\WideOr43~0_combout ),
	.cin(gnd),
	.combout(\WideOr43~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr43~1 .lut_mask = 16'h1100;
defparam \WideOr43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneii_lcell_comb \WideOr42~0 (
// Equation(s):
// \WideOr42~0_combout  = (\alu|Add0~28_combout  & (!\alu|Add0~27_combout  & (\alu|Add0~26_combout  $ (!\alu|Add0~29_combout )))) # (!\alu|Add0~28_combout  & (\alu|Add0~26_combout  & (\alu|Add0~27_combout  $ (!\alu|Add0~29_combout ))))

	.dataa(\alu|Add0~27_combout ),
	.datab(\alu|Add0~28_combout ),
	.datac(\alu|Add0~26_combout ),
	.datad(\alu|Add0~29_combout ),
	.cin(gnd),
	.combout(\WideOr42~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr42~0 .lut_mask = 16'h6014;
defparam \WideOr42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneii_lcell_comb \WideOr42~1 (
// Equation(s):
// \WideOr42~1_combout  = (\WideOr42~0_combout  & (!\alu|Add0~24_combout  & !\alu|Add0~25_combout ))

	.dataa(\WideOr42~0_combout ),
	.datab(\alu|Add0~24_combout ),
	.datac(vcc),
	.datad(\alu|Add0~25_combout ),
	.cin(gnd),
	.combout(\WideOr42~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr42~1 .lut_mask = 16'h0022;
defparam \WideOr42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(!\WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(\Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(\Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(\pc_inst|pc_value [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(!\Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(!\Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\Decoder0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\Decoder0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(!\Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(\Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(\Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(\pc_inst|pc_value [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(!\Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(\pc_inst|pc_value [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(!\Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(!\Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\pc_inst|pc_value [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\pc_inst|pc_value [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(\WideOr34~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\WideOr33~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\WideOr32~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\WideOr31~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\WideOr30~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\WideOr29~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\WideOr28~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(\Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\pc_inst|pc_value [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(!\Decoder0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(!\pc_inst|pc_value [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(\WideOr48~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\WideOr47~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\WideOr46~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\WideOr45~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\WideOr44~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\WideOr43~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\WideOr42~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
