
24. Printing statistics.

=== clk_divider ===

   Number of wires:                  3
   Number of wire bits:              6
   Number of public wires:           3
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sky130_fd_sc_hd__conb_1         1

   Chip area for module '\clk_divider': 3.753600

