
****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'c:/Xilinx/Vivado/2014.4/data/ip'.
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Xilinx/Projects/attention_detect/grayScale_IP_hls/grayScale_IP/solution1/impl/ip'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'c:/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toGray_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toGray_ap_fdiv_14_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toGray_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toGray_ap_fdiv_14_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toGray_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toGray_ap_fmul_2_max_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toGray_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toGray_ap_fmul_2_max_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toGray_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toGray_ap_fpext_0_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toGray_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toGray_ap_fpext_0_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toGray_ap_sitofp_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toGray_ap_sitofp_4_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toGray_ap_sitofp_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toGray_ap_sitofp_4_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toGray_ap_uitofp_4_no_dsp_21'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toGray_ap_uitofp_4_no_dsp_21' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toGray_ap_uitofp_4_no_dsp_21'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toGray_ap_uitofp_4_no_dsp_21' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 19:37:22 2015...
