
006_HAL_LED_Button_PrioritySwitch_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040e4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08004284  08004284  00014284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004388  08004388  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004388  08004388  00014388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004390  08004390  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004390  08004390  00014390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004394  08004394  00014394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004398  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000405c  20000074  0800440c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200040d0  0800440c  000240d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ca10  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021c4  00000000  00000000  0002cab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af8  00000000  00000000  0002ec78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a20  00000000  00000000  0002f770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170bd  00000000  00000000  00030190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c83a  00000000  00000000  0004724d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d803  00000000  00000000  00053a87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e128a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f7c  00000000  00000000  000e12dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800426c 	.word	0x0800426c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	0800426c 	.word	0x0800426c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
 800059a:	60f8      	str	r0, [r7, #12]
 800059c:	60b9      	str	r1, [r7, #8]
 800059e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	4a07      	ldr	r2, [pc, #28]	; (80005c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80005a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005a6:	68bb      	ldr	r3, [r7, #8]
 80005a8:	4a06      	ldr	r2, [pc, #24]	; (80005c4 <vApplicationGetIdleTaskMemory+0x30>)
 80005aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2280      	movs	r2, #128	; 0x80
 80005b0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005b2:	bf00      	nop
 80005b4:	3714      	adds	r7, #20
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	20000090 	.word	0x20000090
 80005c4:	200000e4 	.word	0x200000e4

080005c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c8:	b5b0      	push	{r4, r5, r7, lr}
 80005ca:	b08e      	sub	sp, #56	; 0x38
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ce:	f000 fb3d 	bl	8000c4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d2:	f000 f833 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d6:	f000 f8bb 	bl	8000750 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005da:	f000 f88f 	bl	80006fc <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task1 */
  osThreadDef(Task1, Task1Handler, osPriorityHigh, 0, 128);
 80005de:	4b13      	ldr	r3, [pc, #76]	; (800062c <main+0x64>)
 80005e0:	f107 041c 	add.w	r4, r7, #28
 80005e4:	461d      	mov	r5, r3
 80005e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 80005f2:	f107 031c 	add.w	r3, r7, #28
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f001 fecc 	bl	8002396 <osThreadCreate>
 80005fe:	4603      	mov	r3, r0
 8000600:	4a0b      	ldr	r2, [pc, #44]	; (8000630 <main+0x68>)
 8000602:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task2 */
  osThreadDef(Task2, Task2Handler, osPriorityNormal, 0, 128);
 8000604:	4b0b      	ldr	r3, [pc, #44]	; (8000634 <main+0x6c>)
 8000606:	463c      	mov	r4, r7
 8000608:	461d      	mov	r5, r3
 800060a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800060c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800060e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000612:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 8000616:	463b      	mov	r3, r7
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f001 febb 	bl	8002396 <osThreadCreate>
 8000620:	4603      	mov	r3, r0
 8000622:	4a05      	ldr	r2, [pc, #20]	; (8000638 <main+0x70>)
 8000624:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000626:	f001 feaf 	bl	8002388 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800062a:	e7fe      	b.n	800062a <main+0x62>
 800062c:	08004294 	.word	0x08004294
 8000630:	20000328 	.word	0x20000328
 8000634:	080042b0 	.word	0x080042b0
 8000638:	2000032c 	.word	0x2000032c

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	; 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 0320 	add.w	r3, r7, #32
 8000646:	2230      	movs	r2, #48	; 0x30
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f003 f9a6 	bl	800399c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	f107 030c 	add.w	r3, r7, #12
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000660:	2300      	movs	r3, #0
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	4b23      	ldr	r3, [pc, #140]	; (80006f4 <SystemClock_Config+0xb8>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000668:	4a22      	ldr	r2, [pc, #136]	; (80006f4 <SystemClock_Config+0xb8>)
 800066a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800066e:	6413      	str	r3, [r2, #64]	; 0x40
 8000670:	4b20      	ldr	r3, [pc, #128]	; (80006f4 <SystemClock_Config+0xb8>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000678:	60bb      	str	r3, [r7, #8]
 800067a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800067c:	2300      	movs	r3, #0
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	4b1d      	ldr	r3, [pc, #116]	; (80006f8 <SystemClock_Config+0xbc>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000688:	4a1b      	ldr	r2, [pc, #108]	; (80006f8 <SystemClock_Config+0xbc>)
 800068a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800068e:	6013      	str	r3, [r2, #0]
 8000690:	4b19      	ldr	r3, [pc, #100]	; (80006f8 <SystemClock_Config+0xbc>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800069c:	2302      	movs	r3, #2
 800069e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a0:	2301      	movs	r3, #1
 80006a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a4:	2310      	movs	r3, #16
 80006a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a8:	2300      	movs	r3, #0
 80006aa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ac:	f107 0320 	add.w	r3, r7, #32
 80006b0:	4618      	mov	r0, r3
 80006b2:	f000 fe0f 	bl	80012d4 <HAL_RCC_OscConfig>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80006bc:	f000 f99e 	bl	80009fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c0:	230f      	movs	r3, #15
 80006c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006c4:	2300      	movs	r3, #0
 80006c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006d4:	f107 030c 	add.w	r3, r7, #12
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f001 f872 	bl	80017c4 <HAL_RCC_ClockConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006e6:	f000 f989 	bl	80009fc <Error_Handler>
  }
}
 80006ea:	bf00      	nop
 80006ec:	3750      	adds	r7, #80	; 0x50
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	40023800 	.word	0x40023800
 80006f8:	40007000 	.word	0x40007000

080006fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000700:	4b11      	ldr	r3, [pc, #68]	; (8000748 <MX_USART2_UART_Init+0x4c>)
 8000702:	4a12      	ldr	r2, [pc, #72]	; (800074c <MX_USART2_UART_Init+0x50>)
 8000704:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000706:	4b10      	ldr	r3, [pc, #64]	; (8000748 <MX_USART2_UART_Init+0x4c>)
 8000708:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800070c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800070e:	4b0e      	ldr	r3, [pc, #56]	; (8000748 <MX_USART2_UART_Init+0x4c>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000714:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <MX_USART2_UART_Init+0x4c>)
 8000716:	2200      	movs	r2, #0
 8000718:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800071a:	4b0b      	ldr	r3, [pc, #44]	; (8000748 <MX_USART2_UART_Init+0x4c>)
 800071c:	2200      	movs	r2, #0
 800071e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000720:	4b09      	ldr	r3, [pc, #36]	; (8000748 <MX_USART2_UART_Init+0x4c>)
 8000722:	220c      	movs	r2, #12
 8000724:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000726:	4b08      	ldr	r3, [pc, #32]	; (8000748 <MX_USART2_UART_Init+0x4c>)
 8000728:	2200      	movs	r2, #0
 800072a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800072c:	4b06      	ldr	r3, [pc, #24]	; (8000748 <MX_USART2_UART_Init+0x4c>)
 800072e:	2200      	movs	r2, #0
 8000730:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000732:	4805      	ldr	r0, [pc, #20]	; (8000748 <MX_USART2_UART_Init+0x4c>)
 8000734:	f001 fa26 	bl	8001b84 <HAL_UART_Init>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800073e:	f000 f95d 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	200002e4 	.word	0x200002e4
 800074c:	40004400 	.word	0x40004400

08000750 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b088      	sub	sp, #32
 8000754:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000756:	f107 030c 	add.w	r3, r7, #12
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]
 8000762:	60da      	str	r2, [r3, #12]
 8000764:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	60bb      	str	r3, [r7, #8]
 800076a:	4b1a      	ldr	r3, [pc, #104]	; (80007d4 <MX_GPIO_Init+0x84>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a19      	ldr	r2, [pc, #100]	; (80007d4 <MX_GPIO_Init+0x84>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b17      	ldr	r3, [pc, #92]	; (80007d4 <MX_GPIO_Init+0x84>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	60bb      	str	r3, [r7, #8]
 8000780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	4b13      	ldr	r3, [pc, #76]	; (80007d4 <MX_GPIO_Init+0x84>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a12      	ldr	r2, [pc, #72]	; (80007d4 <MX_GPIO_Init+0x84>)
 800078c:	f043 0304 	orr.w	r3, r3, #4
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b10      	ldr	r3, [pc, #64]	; (80007d4 <MX_GPIO_Init+0x84>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0304 	and.w	r3, r3, #4
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800079e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007a4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007aa:	2302      	movs	r3, #2
 80007ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ae:	f107 030c 	add.w	r3, r7, #12
 80007b2:	4619      	mov	r1, r3
 80007b4:	4808      	ldr	r0, [pc, #32]	; (80007d8 <MX_GPIO_Init+0x88>)
 80007b6:	f000 fbcd 	bl	8000f54 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2105      	movs	r1, #5
 80007be:	2028      	movs	r0, #40	; 0x28
 80007c0:	f000 fb91 	bl	8000ee6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007c4:	2028      	movs	r0, #40	; 0x28
 80007c6:	f000 fbaa 	bl	8000f1e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007ca:	bf00      	nop
 80007cc:	3720      	adds	r7, #32
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40023800 	.word	0x40023800
 80007d8:	40020800 	.word	0x40020800

080007dc <Task1Handler>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task1Handler */
void Task1Handler(void const * argument)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b084      	sub	sp, #16
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	  sprintf(mymessage,"Task 1 is running.. \r\n");
 80007e4:	4939      	ldr	r1, [pc, #228]	; (80008cc <Task1Handler+0xf0>)
 80007e6:	483a      	ldr	r0, [pc, #232]	; (80008d0 <Task1Handler+0xf4>)
 80007e8:	f003 f8e0 	bl	80039ac <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)mymessage,strlen(mymessage),1000);
 80007ec:	4838      	ldr	r0, [pc, #224]	; (80008d0 <Task1Handler+0xf4>)
 80007ee:	f7ff fcf7 	bl	80001e0 <strlen>
 80007f2:	4603      	mov	r3, r0
 80007f4:	b29a      	uxth	r2, r3
 80007f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007fa:	4935      	ldr	r1, [pc, #212]	; (80008d0 <Task1Handler+0xf4>)
 80007fc:	4835      	ldr	r0, [pc, #212]	; (80008d4 <Task1Handler+0xf8>)
 80007fe:	f001 fa0e 	bl	8001c1e <HAL_UART_Transmit>

	  sprintf(mymessage,"Task 1 priority is : %d \r\n",(uint8_t)osThreadGetPriority(Task1Handle));
 8000802:	4b35      	ldr	r3, [pc, #212]	; (80008d8 <Task1Handler+0xfc>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	4618      	mov	r0, r3
 8000808:	f001 fe26 	bl	8002458 <osThreadGetPriority>
 800080c:	4603      	mov	r3, r0
 800080e:	b2db      	uxtb	r3, r3
 8000810:	461a      	mov	r2, r3
 8000812:	4932      	ldr	r1, [pc, #200]	; (80008dc <Task1Handler+0x100>)
 8000814:	482e      	ldr	r0, [pc, #184]	; (80008d0 <Task1Handler+0xf4>)
 8000816:	f003 f8c9 	bl	80039ac <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)mymessage,strlen(mymessage),1000);
 800081a:	482d      	ldr	r0, [pc, #180]	; (80008d0 <Task1Handler+0xf4>)
 800081c:	f7ff fce0 	bl	80001e0 <strlen>
 8000820:	4603      	mov	r3, r0
 8000822:	b29a      	uxth	r2, r3
 8000824:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000828:	4929      	ldr	r1, [pc, #164]	; (80008d0 <Task1Handler+0xf4>)
 800082a:	482a      	ldr	r0, [pc, #168]	; (80008d4 <Task1Handler+0xf8>)
 800082c:	f001 f9f7 	bl	8001c1e <HAL_UART_Transmit>

	  sprintf(mymessage,"Task 2 priority is : %d \r\n",(uint8_t)osThreadGetPriority(Task2Handle));
 8000830:	4b2b      	ldr	r3, [pc, #172]	; (80008e0 <Task1Handler+0x104>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4618      	mov	r0, r3
 8000836:	f001 fe0f 	bl	8002458 <osThreadGetPriority>
 800083a:	4603      	mov	r3, r0
 800083c:	b2db      	uxtb	r3, r3
 800083e:	461a      	mov	r2, r3
 8000840:	4928      	ldr	r1, [pc, #160]	; (80008e4 <Task1Handler+0x108>)
 8000842:	4823      	ldr	r0, [pc, #140]	; (80008d0 <Task1Handler+0xf4>)
 8000844:	f003 f8b2 	bl	80039ac <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)mymessage,strlen(mymessage),1000);
 8000848:	4821      	ldr	r0, [pc, #132]	; (80008d0 <Task1Handler+0xf4>)
 800084a:	f7ff fcc9 	bl	80001e0 <strlen>
 800084e:	4603      	mov	r3, r0
 8000850:	b29a      	uxth	r2, r3
 8000852:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000856:	491e      	ldr	r1, [pc, #120]	; (80008d0 <Task1Handler+0xf4>)
 8000858:	481e      	ldr	r0, [pc, #120]	; (80008d4 <Task1Handler+0xf8>)
 800085a:	f001 f9e0 	bl	8001c1e <HAL_UART_Transmit>


  for(;;)
  {
	  osPriority p1,p2;
	  sprintf(mymessage,"Task 1 is running.. \r\n");
 800085e:	491b      	ldr	r1, [pc, #108]	; (80008cc <Task1Handler+0xf0>)
 8000860:	481b      	ldr	r0, [pc, #108]	; (80008d0 <Task1Handler+0xf4>)
 8000862:	f003 f8a3 	bl	80039ac <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)mymessage,strlen(mymessage),1000);
 8000866:	481a      	ldr	r0, [pc, #104]	; (80008d0 <Task1Handler+0xf4>)
 8000868:	f7ff fcba 	bl	80001e0 <strlen>
 800086c:	4603      	mov	r3, r0
 800086e:	b29a      	uxth	r2, r3
 8000870:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000874:	4916      	ldr	r1, [pc, #88]	; (80008d0 <Task1Handler+0xf4>)
 8000876:	4817      	ldr	r0, [pc, #92]	; (80008d4 <Task1Handler+0xf8>)
 8000878:	f001 f9d1 	bl	8001c1e <HAL_UART_Transmit>
	  if(buttonstate ==1)
 800087c:	4b1a      	ldr	r3, [pc, #104]	; (80008e8 <Task1Handler+0x10c>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b01      	cmp	r3, #1
 8000882:	d1ec      	bne.n	800085e <Task1Handler+0x82>
	  {
		  buttonstate = 0;
 8000884:	4b18      	ldr	r3, [pc, #96]	; (80008e8 <Task1Handler+0x10c>)
 8000886:	2200      	movs	r2, #0
 8000888:	701a      	strb	r2, [r3, #0]
		  p1 = (uint8_t)osThreadGetPriority(Task1Handle);
 800088a:	4b13      	ldr	r3, [pc, #76]	; (80008d8 <Task1Handler+0xfc>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4618      	mov	r0, r3
 8000890:	f001 fde2 	bl	8002458 <osThreadGetPriority>
 8000894:	4603      	mov	r3, r0
 8000896:	b2db      	uxtb	r3, r3
 8000898:	81fb      	strh	r3, [r7, #14]
		  p2 = (uint8_t)osThreadGetPriority(Task2Handle);
 800089a:	4b11      	ldr	r3, [pc, #68]	; (80008e0 <Task1Handler+0x104>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4618      	mov	r0, r3
 80008a0:	f001 fdda 	bl	8002458 <osThreadGetPriority>
 80008a4:	4603      	mov	r3, r0
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	81bb      	strh	r3, [r7, #12]
		  osThreadSetPriority(Task1Handle, p2);
 80008aa:	4b0b      	ldr	r3, [pc, #44]	; (80008d8 <Task1Handler+0xfc>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80008b2:	4611      	mov	r1, r2
 80008b4:	4618      	mov	r0, r3
 80008b6:	f001 fdba 	bl	800242e <osThreadSetPriority>
		  osThreadSetPriority(Task2Handle, p1);
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <Task1Handler+0x104>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80008c2:	4611      	mov	r1, r2
 80008c4:	4618      	mov	r0, r3
 80008c6:	f001 fdb2 	bl	800242e <osThreadSetPriority>
  {
 80008ca:	e7c8      	b.n	800085e <Task1Handler+0x82>
 80008cc:	080042cc 	.word	0x080042cc
 80008d0:	20000330 	.word	0x20000330
 80008d4:	200002e4 	.word	0x200002e4
 80008d8:	20000328 	.word	0x20000328
 80008dc:	080042e4 	.word	0x080042e4
 80008e0:	2000032c 	.word	0x2000032c
 80008e4:	08004300 	.word	0x08004300
 80008e8:	20000362 	.word	0x20000362

080008ec <Task2Handler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task2Handler */
void Task2Handler(void const * argument)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2Handler */
	  sprintf(mymessage,"Task 2 is running.. \r\n");
 80008f4:	4939      	ldr	r1, [pc, #228]	; (80009dc <Task2Handler+0xf0>)
 80008f6:	483a      	ldr	r0, [pc, #232]	; (80009e0 <Task2Handler+0xf4>)
 80008f8:	f003 f858 	bl	80039ac <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)mymessage,strlen(mymessage),1000);
 80008fc:	4838      	ldr	r0, [pc, #224]	; (80009e0 <Task2Handler+0xf4>)
 80008fe:	f7ff fc6f 	bl	80001e0 <strlen>
 8000902:	4603      	mov	r3, r0
 8000904:	b29a      	uxth	r2, r3
 8000906:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800090a:	4935      	ldr	r1, [pc, #212]	; (80009e0 <Task2Handler+0xf4>)
 800090c:	4835      	ldr	r0, [pc, #212]	; (80009e4 <Task2Handler+0xf8>)
 800090e:	f001 f986 	bl	8001c1e <HAL_UART_Transmit>

	  sprintf(mymessage,"Task 1 priority is : %d \r\n",(uint8_t)osThreadGetPriority(Task1Handle));
 8000912:	4b35      	ldr	r3, [pc, #212]	; (80009e8 <Task2Handler+0xfc>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	4618      	mov	r0, r3
 8000918:	f001 fd9e 	bl	8002458 <osThreadGetPriority>
 800091c:	4603      	mov	r3, r0
 800091e:	b2db      	uxtb	r3, r3
 8000920:	461a      	mov	r2, r3
 8000922:	4932      	ldr	r1, [pc, #200]	; (80009ec <Task2Handler+0x100>)
 8000924:	482e      	ldr	r0, [pc, #184]	; (80009e0 <Task2Handler+0xf4>)
 8000926:	f003 f841 	bl	80039ac <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)mymessage,strlen(mymessage),1000);
 800092a:	482d      	ldr	r0, [pc, #180]	; (80009e0 <Task2Handler+0xf4>)
 800092c:	f7ff fc58 	bl	80001e0 <strlen>
 8000930:	4603      	mov	r3, r0
 8000932:	b29a      	uxth	r2, r3
 8000934:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000938:	4929      	ldr	r1, [pc, #164]	; (80009e0 <Task2Handler+0xf4>)
 800093a:	482a      	ldr	r0, [pc, #168]	; (80009e4 <Task2Handler+0xf8>)
 800093c:	f001 f96f 	bl	8001c1e <HAL_UART_Transmit>

	  sprintf(mymessage,"Task 2 priority is : %d \r\n",(uint8_t)osThreadGetPriority(Task2Handle));
 8000940:	4b2b      	ldr	r3, [pc, #172]	; (80009f0 <Task2Handler+0x104>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4618      	mov	r0, r3
 8000946:	f001 fd87 	bl	8002458 <osThreadGetPriority>
 800094a:	4603      	mov	r3, r0
 800094c:	b2db      	uxtb	r3, r3
 800094e:	461a      	mov	r2, r3
 8000950:	4928      	ldr	r1, [pc, #160]	; (80009f4 <Task2Handler+0x108>)
 8000952:	4823      	ldr	r0, [pc, #140]	; (80009e0 <Task2Handler+0xf4>)
 8000954:	f003 f82a 	bl	80039ac <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)mymessage,strlen(mymessage),1000);
 8000958:	4821      	ldr	r0, [pc, #132]	; (80009e0 <Task2Handler+0xf4>)
 800095a:	f7ff fc41 	bl	80001e0 <strlen>
 800095e:	4603      	mov	r3, r0
 8000960:	b29a      	uxth	r2, r3
 8000962:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000966:	491e      	ldr	r1, [pc, #120]	; (80009e0 <Task2Handler+0xf4>)
 8000968:	481e      	ldr	r0, [pc, #120]	; (80009e4 <Task2Handler+0xf8>)
 800096a:	f001 f958 	bl	8001c1e <HAL_UART_Transmit>
  /* Infinite loop */

  for(;;)
  {
	  osPriority p1,p2;
	  sprintf(mymessage,"Task 2 is running.. \r\n");
 800096e:	491b      	ldr	r1, [pc, #108]	; (80009dc <Task2Handler+0xf0>)
 8000970:	481b      	ldr	r0, [pc, #108]	; (80009e0 <Task2Handler+0xf4>)
 8000972:	f003 f81b 	bl	80039ac <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)mymessage,strlen(mymessage),1000);
 8000976:	481a      	ldr	r0, [pc, #104]	; (80009e0 <Task2Handler+0xf4>)
 8000978:	f7ff fc32 	bl	80001e0 <strlen>
 800097c:	4603      	mov	r3, r0
 800097e:	b29a      	uxth	r2, r3
 8000980:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000984:	4916      	ldr	r1, [pc, #88]	; (80009e0 <Task2Handler+0xf4>)
 8000986:	4817      	ldr	r0, [pc, #92]	; (80009e4 <Task2Handler+0xf8>)
 8000988:	f001 f949 	bl	8001c1e <HAL_UART_Transmit>
	  if(buttonstate ==1)
 800098c:	4b1a      	ldr	r3, [pc, #104]	; (80009f8 <Task2Handler+0x10c>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	2b01      	cmp	r3, #1
 8000992:	d1ec      	bne.n	800096e <Task2Handler+0x82>
	  {
		  buttonstate = 0;
 8000994:	4b18      	ldr	r3, [pc, #96]	; (80009f8 <Task2Handler+0x10c>)
 8000996:	2200      	movs	r2, #0
 8000998:	701a      	strb	r2, [r3, #0]
		  p1 = (uint8_t)osThreadGetPriority(Task1Handle);
 800099a:	4b13      	ldr	r3, [pc, #76]	; (80009e8 <Task2Handler+0xfc>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4618      	mov	r0, r3
 80009a0:	f001 fd5a 	bl	8002458 <osThreadGetPriority>
 80009a4:	4603      	mov	r3, r0
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	81fb      	strh	r3, [r7, #14]
		  p2 = (uint8_t)osThreadGetPriority(Task2Handle);
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <Task2Handler+0x104>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4618      	mov	r0, r3
 80009b0:	f001 fd52 	bl	8002458 <osThreadGetPriority>
 80009b4:	4603      	mov	r3, r0
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	81bb      	strh	r3, [r7, #12]
		  osThreadSetPriority(Task1Handle, p2);
 80009ba:	4b0b      	ldr	r3, [pc, #44]	; (80009e8 <Task2Handler+0xfc>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80009c2:	4611      	mov	r1, r2
 80009c4:	4618      	mov	r0, r3
 80009c6:	f001 fd32 	bl	800242e <osThreadSetPriority>
		  osThreadSetPriority(Task2Handle, p1);
 80009ca:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <Task2Handler+0x104>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80009d2:	4611      	mov	r1, r2
 80009d4:	4618      	mov	r0, r3
 80009d6:	f001 fd2a 	bl	800242e <osThreadSetPriority>
  {
 80009da:	e7c8      	b.n	800096e <Task2Handler+0x82>
 80009dc:	0800431c 	.word	0x0800431c
 80009e0:	20000330 	.word	0x20000330
 80009e4:	200002e4 	.word	0x200002e4
 80009e8:	20000328 	.word	0x20000328
 80009ec:	080042e4 	.word	0x080042e4
 80009f0:	2000032c 	.word	0x2000032c
 80009f4:	08004300 	.word	0x08004300
 80009f8:	20000362 	.word	0x20000362

080009fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a00:	b672      	cpsid	i
}
 8000a02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a04:	e7fe      	b.n	8000a04 <Error_Handler+0x8>
	...

08000a08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	607b      	str	r3, [r7, #4]
 8000a12:	4b12      	ldr	r3, [pc, #72]	; (8000a5c <HAL_MspInit+0x54>)
 8000a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a16:	4a11      	ldr	r2, [pc, #68]	; (8000a5c <HAL_MspInit+0x54>)
 8000a18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a1c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a1e:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <HAL_MspInit+0x54>)
 8000a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a26:	607b      	str	r3, [r7, #4]
 8000a28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	603b      	str	r3, [r7, #0]
 8000a2e:	4b0b      	ldr	r3, [pc, #44]	; (8000a5c <HAL_MspInit+0x54>)
 8000a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a32:	4a0a      	ldr	r2, [pc, #40]	; (8000a5c <HAL_MspInit+0x54>)
 8000a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a38:	6413      	str	r3, [r2, #64]	; 0x40
 8000a3a:	4b08      	ldr	r3, [pc, #32]	; (8000a5c <HAL_MspInit+0x54>)
 8000a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a42:	603b      	str	r3, [r7, #0]
 8000a44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a46:	2200      	movs	r2, #0
 8000a48:	210f      	movs	r1, #15
 8000a4a:	f06f 0001 	mvn.w	r0, #1
 8000a4e:	f000 fa4a 	bl	8000ee6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a52:	bf00      	nop
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	40023800 	.word	0x40023800

08000a60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b08a      	sub	sp, #40	; 0x28
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a68:	f107 0314 	add.w	r3, r7, #20
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	605a      	str	r2, [r3, #4]
 8000a72:	609a      	str	r2, [r3, #8]
 8000a74:	60da      	str	r2, [r3, #12]
 8000a76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a19      	ldr	r2, [pc, #100]	; (8000ae4 <HAL_UART_MspInit+0x84>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d12b      	bne.n	8000ada <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	613b      	str	r3, [r7, #16]
 8000a86:	4b18      	ldr	r3, [pc, #96]	; (8000ae8 <HAL_UART_MspInit+0x88>)
 8000a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8a:	4a17      	ldr	r2, [pc, #92]	; (8000ae8 <HAL_UART_MspInit+0x88>)
 8000a8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a90:	6413      	str	r3, [r2, #64]	; 0x40
 8000a92:	4b15      	ldr	r3, [pc, #84]	; (8000ae8 <HAL_UART_MspInit+0x88>)
 8000a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9a:	613b      	str	r3, [r7, #16]
 8000a9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	4b11      	ldr	r3, [pc, #68]	; (8000ae8 <HAL_UART_MspInit+0x88>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	4a10      	ldr	r2, [pc, #64]	; (8000ae8 <HAL_UART_MspInit+0x88>)
 8000aa8:	f043 0301 	orr.w	r3, r3, #1
 8000aac:	6313      	str	r3, [r2, #48]	; 0x30
 8000aae:	4b0e      	ldr	r3, [pc, #56]	; (8000ae8 <HAL_UART_MspInit+0x88>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab2:	f003 0301 	and.w	r3, r3, #1
 8000ab6:	60fb      	str	r3, [r7, #12]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000aba:	230c      	movs	r3, #12
 8000abc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ac6:	2303      	movs	r3, #3
 8000ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aca:	2307      	movs	r3, #7
 8000acc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ace:	f107 0314 	add.w	r3, r7, #20
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4805      	ldr	r0, [pc, #20]	; (8000aec <HAL_UART_MspInit+0x8c>)
 8000ad6:	f000 fa3d 	bl	8000f54 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ada:	bf00      	nop
 8000adc:	3728      	adds	r7, #40	; 0x28
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40004400 	.word	0x40004400
 8000ae8:	40023800 	.word	0x40023800
 8000aec:	40020000 	.word	0x40020000

08000af0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000af4:	e7fe      	b.n	8000af4 <NMI_Handler+0x4>

08000af6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000af6:	b480      	push	{r7}
 8000af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000afa:	e7fe      	b.n	8000afa <HardFault_Handler+0x4>

08000afc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b00:	e7fe      	b.n	8000b00 <MemManage_Handler+0x4>

08000b02 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b02:	b480      	push	{r7}
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b06:	e7fe      	b.n	8000b06 <BusFault_Handler+0x4>

08000b08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b0c:	e7fe      	b.n	8000b0c <UsageFault_Handler+0x4>

08000b0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b12:	bf00      	nop
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr

08000b1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b20:	f000 f8e6 	bl	8000cf0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b24:	f002 faa8 	bl	8003078 <xTaskGetSchedulerState>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	d001      	beq.n	8000b32 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b2e:	f002 fc83 	bl	8003438 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
	...

08000b38 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_10) == GPIO_PIN_SET)
 8000b3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b40:	4807      	ldr	r0, [pc, #28]	; (8000b60 <EXTI15_10_IRQHandler+0x28>)
 8000b42:	f000 fb8b 	bl	800125c <HAL_GPIO_ReadPin>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d102      	bne.n	8000b52 <EXTI15_10_IRQHandler+0x1a>
  {

	  buttonstate = 1;
 8000b4c:	4b05      	ldr	r3, [pc, #20]	; (8000b64 <EXTI15_10_IRQHandler+0x2c>)
 8000b4e:	2201      	movs	r2, #1
 8000b50:	701a      	strb	r2, [r3, #0]

  }
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000b52:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000b56:	f000 fb99 	bl	800128c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40020800 	.word	0x40020800
 8000b64:	20000362 	.word	0x20000362

08000b68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b086      	sub	sp, #24
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b70:	4a14      	ldr	r2, [pc, #80]	; (8000bc4 <_sbrk+0x5c>)
 8000b72:	4b15      	ldr	r3, [pc, #84]	; (8000bc8 <_sbrk+0x60>)
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b7c:	4b13      	ldr	r3, [pc, #76]	; (8000bcc <_sbrk+0x64>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d102      	bne.n	8000b8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b84:	4b11      	ldr	r3, [pc, #68]	; (8000bcc <_sbrk+0x64>)
 8000b86:	4a12      	ldr	r2, [pc, #72]	; (8000bd0 <_sbrk+0x68>)
 8000b88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b8a:	4b10      	ldr	r3, [pc, #64]	; (8000bcc <_sbrk+0x64>)
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4413      	add	r3, r2
 8000b92:	693a      	ldr	r2, [r7, #16]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d207      	bcs.n	8000ba8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b98:	f002 fec8 	bl	800392c <__errno>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	220c      	movs	r2, #12
 8000ba0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba6:	e009      	b.n	8000bbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ba8:	4b08      	ldr	r3, [pc, #32]	; (8000bcc <_sbrk+0x64>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bae:	4b07      	ldr	r3, [pc, #28]	; (8000bcc <_sbrk+0x64>)
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	4a05      	ldr	r2, [pc, #20]	; (8000bcc <_sbrk+0x64>)
 8000bb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bba:	68fb      	ldr	r3, [r7, #12]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3718      	adds	r7, #24
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20018000 	.word	0x20018000
 8000bc8:	00000400 	.word	0x00000400
 8000bcc:	20000364 	.word	0x20000364
 8000bd0:	200040d0 	.word	0x200040d0

08000bd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bd8:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <SystemInit+0x20>)
 8000bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bde:	4a05      	ldr	r2, [pc, #20]	; (8000bf4 <SystemInit+0x20>)
 8000be0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000be4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bf8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bfc:	480d      	ldr	r0, [pc, #52]	; (8000c34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bfe:	490e      	ldr	r1, [pc, #56]	; (8000c38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c00:	4a0e      	ldr	r2, [pc, #56]	; (8000c3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c04:	e002      	b.n	8000c0c <LoopCopyDataInit>

08000c06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c0a:	3304      	adds	r3, #4

08000c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c10:	d3f9      	bcc.n	8000c06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c12:	4a0b      	ldr	r2, [pc, #44]	; (8000c40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c14:	4c0b      	ldr	r4, [pc, #44]	; (8000c44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c18:	e001      	b.n	8000c1e <LoopFillZerobss>

08000c1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c1c:	3204      	adds	r2, #4

08000c1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c20:	d3fb      	bcc.n	8000c1a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c22:	f7ff ffd7 	bl	8000bd4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c26:	f002 fe87 	bl	8003938 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c2a:	f7ff fccd 	bl	80005c8 <main>
  bx  lr    
 8000c2e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c30:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c38:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c3c:	08004398 	.word	0x08004398
  ldr r2, =_sbss
 8000c40:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000c44:	200040d0 	.word	0x200040d0

08000c48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c48:	e7fe      	b.n	8000c48 <ADC_IRQHandler>
	...

08000c4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c50:	4b0e      	ldr	r3, [pc, #56]	; (8000c8c <HAL_Init+0x40>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a0d      	ldr	r2, [pc, #52]	; (8000c8c <HAL_Init+0x40>)
 8000c56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c5c:	4b0b      	ldr	r3, [pc, #44]	; (8000c8c <HAL_Init+0x40>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a0a      	ldr	r2, [pc, #40]	; (8000c8c <HAL_Init+0x40>)
 8000c62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c68:	4b08      	ldr	r3, [pc, #32]	; (8000c8c <HAL_Init+0x40>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a07      	ldr	r2, [pc, #28]	; (8000c8c <HAL_Init+0x40>)
 8000c6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c74:	2003      	movs	r0, #3
 8000c76:	f000 f92b 	bl	8000ed0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c7a:	200f      	movs	r0, #15
 8000c7c:	f000 f808 	bl	8000c90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c80:	f7ff fec2 	bl	8000a08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40023c00 	.word	0x40023c00

08000c90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c98:	4b12      	ldr	r3, [pc, #72]	; (8000ce4 <HAL_InitTick+0x54>)
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <HAL_InitTick+0x58>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ca6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f000 f943 	bl	8000f3a <HAL_SYSTICK_Config>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	e00e      	b.n	8000cdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2b0f      	cmp	r3, #15
 8000cc2:	d80a      	bhi.n	8000cda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	6879      	ldr	r1, [r7, #4]
 8000cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ccc:	f000 f90b 	bl	8000ee6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cd0:	4a06      	ldr	r2, [pc, #24]	; (8000cec <HAL_InitTick+0x5c>)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	e000      	b.n	8000cdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3708      	adds	r7, #8
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	20000000 	.word	0x20000000
 8000ce8:	20000008 	.word	0x20000008
 8000cec:	20000004 	.word	0x20000004

08000cf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cf4:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <HAL_IncTick+0x20>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	4b06      	ldr	r3, [pc, #24]	; (8000d14 <HAL_IncTick+0x24>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4413      	add	r3, r2
 8000d00:	4a04      	ldr	r2, [pc, #16]	; (8000d14 <HAL_IncTick+0x24>)
 8000d02:	6013      	str	r3, [r2, #0]
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	20000008 	.word	0x20000008
 8000d14:	20000368 	.word	0x20000368

08000d18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d1c:	4b03      	ldr	r3, [pc, #12]	; (8000d2c <HAL_GetTick+0x14>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	20000368 	.word	0x20000368

08000d30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	f003 0307 	and.w	r3, r3, #7
 8000d3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d40:	4b0c      	ldr	r3, [pc, #48]	; (8000d74 <__NVIC_SetPriorityGrouping+0x44>)
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d62:	4a04      	ldr	r2, [pc, #16]	; (8000d74 <__NVIC_SetPriorityGrouping+0x44>)
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	60d3      	str	r3, [r2, #12]
}
 8000d68:	bf00      	nop
 8000d6a:	3714      	adds	r7, #20
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	e000ed00 	.word	0xe000ed00

08000d78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d7c:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <__NVIC_GetPriorityGrouping+0x18>)
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	0a1b      	lsrs	r3, r3, #8
 8000d82:	f003 0307 	and.w	r3, r3, #7
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	db0b      	blt.n	8000dbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	f003 021f 	and.w	r2, r3, #31
 8000dac:	4907      	ldr	r1, [pc, #28]	; (8000dcc <__NVIC_EnableIRQ+0x38>)
 8000dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db2:	095b      	lsrs	r3, r3, #5
 8000db4:	2001      	movs	r0, #1
 8000db6:	fa00 f202 	lsl.w	r2, r0, r2
 8000dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dbe:	bf00      	nop
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	e000e100 	.word	0xe000e100

08000dd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	6039      	str	r1, [r7, #0]
 8000dda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	db0a      	blt.n	8000dfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	b2da      	uxtb	r2, r3
 8000de8:	490c      	ldr	r1, [pc, #48]	; (8000e1c <__NVIC_SetPriority+0x4c>)
 8000dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dee:	0112      	lsls	r2, r2, #4
 8000df0:	b2d2      	uxtb	r2, r2
 8000df2:	440b      	add	r3, r1
 8000df4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df8:	e00a      	b.n	8000e10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	4908      	ldr	r1, [pc, #32]	; (8000e20 <__NVIC_SetPriority+0x50>)
 8000e00:	79fb      	ldrb	r3, [r7, #7]
 8000e02:	f003 030f 	and.w	r3, r3, #15
 8000e06:	3b04      	subs	r3, #4
 8000e08:	0112      	lsls	r2, r2, #4
 8000e0a:	b2d2      	uxtb	r2, r2
 8000e0c:	440b      	add	r3, r1
 8000e0e:	761a      	strb	r2, [r3, #24]
}
 8000e10:	bf00      	nop
 8000e12:	370c      	adds	r7, #12
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	e000e100 	.word	0xe000e100
 8000e20:	e000ed00 	.word	0xe000ed00

08000e24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b089      	sub	sp, #36	; 0x24
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	60f8      	str	r0, [r7, #12]
 8000e2c:	60b9      	str	r1, [r7, #8]
 8000e2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	f1c3 0307 	rsb	r3, r3, #7
 8000e3e:	2b04      	cmp	r3, #4
 8000e40:	bf28      	it	cs
 8000e42:	2304      	movcs	r3, #4
 8000e44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	3304      	adds	r3, #4
 8000e4a:	2b06      	cmp	r3, #6
 8000e4c:	d902      	bls.n	8000e54 <NVIC_EncodePriority+0x30>
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	3b03      	subs	r3, #3
 8000e52:	e000      	b.n	8000e56 <NVIC_EncodePriority+0x32>
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e58:	f04f 32ff 	mov.w	r2, #4294967295
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e62:	43da      	mvns	r2, r3
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	401a      	ands	r2, r3
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	fa01 f303 	lsl.w	r3, r1, r3
 8000e76:	43d9      	mvns	r1, r3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e7c:	4313      	orrs	r3, r2
         );
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3724      	adds	r7, #36	; 0x24
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
	...

08000e8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	3b01      	subs	r3, #1
 8000e98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e9c:	d301      	bcc.n	8000ea2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e00f      	b.n	8000ec2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ea2:	4a0a      	ldr	r2, [pc, #40]	; (8000ecc <SysTick_Config+0x40>)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eaa:	210f      	movs	r1, #15
 8000eac:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb0:	f7ff ff8e 	bl	8000dd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eb4:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <SysTick_Config+0x40>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eba:	4b04      	ldr	r3, [pc, #16]	; (8000ecc <SysTick_Config+0x40>)
 8000ebc:	2207      	movs	r2, #7
 8000ebe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ec0:	2300      	movs	r3, #0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	e000e010 	.word	0xe000e010

08000ed0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f7ff ff29 	bl	8000d30 <__NVIC_SetPriorityGrouping>
}
 8000ede:	bf00      	nop
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b086      	sub	sp, #24
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	4603      	mov	r3, r0
 8000eee:	60b9      	str	r1, [r7, #8]
 8000ef0:	607a      	str	r2, [r7, #4]
 8000ef2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ef8:	f7ff ff3e 	bl	8000d78 <__NVIC_GetPriorityGrouping>
 8000efc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	68b9      	ldr	r1, [r7, #8]
 8000f02:	6978      	ldr	r0, [r7, #20]
 8000f04:	f7ff ff8e 	bl	8000e24 <NVIC_EncodePriority>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f0e:	4611      	mov	r1, r2
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff ff5d 	bl	8000dd0 <__NVIC_SetPriority>
}
 8000f16:	bf00      	nop
 8000f18:	3718      	adds	r7, #24
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b082      	sub	sp, #8
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	4603      	mov	r3, r0
 8000f26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff ff31 	bl	8000d94 <__NVIC_EnableIRQ>
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b082      	sub	sp, #8
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f7ff ffa2 	bl	8000e8c <SysTick_Config>
 8000f48:	4603      	mov	r3, r0
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
	...

08000f54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b089      	sub	sp, #36	; 0x24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f62:	2300      	movs	r3, #0
 8000f64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
 8000f6e:	e159      	b.n	8001224 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f70:	2201      	movs	r2, #1
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	697a      	ldr	r2, [r7, #20]
 8000f80:	4013      	ands	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	f040 8148 	bne.w	800121e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f003 0303 	and.w	r3, r3, #3
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d005      	beq.n	8000fa6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d130      	bne.n	8001008 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	2203      	movs	r2, #3
 8000fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb6:	43db      	mvns	r3, r3
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	4013      	ands	r3, r2
 8000fbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	68da      	ldr	r2, [r3, #12]
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fdc:	2201      	movs	r2, #1
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	091b      	lsrs	r3, r3, #4
 8000ff2:	f003 0201 	and.w	r2, r3, #1
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f003 0303 	and.w	r3, r3, #3
 8001010:	2b03      	cmp	r3, #3
 8001012:	d017      	beq.n	8001044 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	2203      	movs	r2, #3
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	43db      	mvns	r3, r3
 8001026:	69ba      	ldr	r2, [r7, #24]
 8001028:	4013      	ands	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	689a      	ldr	r2, [r3, #8]
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	4313      	orrs	r3, r2
 800103c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f003 0303 	and.w	r3, r3, #3
 800104c:	2b02      	cmp	r3, #2
 800104e:	d123      	bne.n	8001098 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	08da      	lsrs	r2, r3, #3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3208      	adds	r2, #8
 8001058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800105c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	f003 0307 	and.w	r3, r3, #7
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	220f      	movs	r2, #15
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4013      	ands	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	691a      	ldr	r2, [r3, #16]
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	f003 0307 	and.w	r3, r3, #7
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	4313      	orrs	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	08da      	lsrs	r2, r3, #3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	3208      	adds	r2, #8
 8001092:	69b9      	ldr	r1, [r7, #24]
 8001094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	2203      	movs	r2, #3
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	43db      	mvns	r3, r3
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	4013      	ands	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f003 0203 	and.w	r2, r3, #3
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	f000 80a2 	beq.w	800121e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	4b57      	ldr	r3, [pc, #348]	; (800123c <HAL_GPIO_Init+0x2e8>)
 80010e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e2:	4a56      	ldr	r2, [pc, #344]	; (800123c <HAL_GPIO_Init+0x2e8>)
 80010e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010e8:	6453      	str	r3, [r2, #68]	; 0x44
 80010ea:	4b54      	ldr	r3, [pc, #336]	; (800123c <HAL_GPIO_Init+0x2e8>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010f6:	4a52      	ldr	r2, [pc, #328]	; (8001240 <HAL_GPIO_Init+0x2ec>)
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	089b      	lsrs	r3, r3, #2
 80010fc:	3302      	adds	r3, #2
 80010fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001102:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	f003 0303 	and.w	r3, r3, #3
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	220f      	movs	r2, #15
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	43db      	mvns	r3, r3
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4013      	ands	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a49      	ldr	r2, [pc, #292]	; (8001244 <HAL_GPIO_Init+0x2f0>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d019      	beq.n	8001156 <HAL_GPIO_Init+0x202>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a48      	ldr	r2, [pc, #288]	; (8001248 <HAL_GPIO_Init+0x2f4>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d013      	beq.n	8001152 <HAL_GPIO_Init+0x1fe>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a47      	ldr	r2, [pc, #284]	; (800124c <HAL_GPIO_Init+0x2f8>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d00d      	beq.n	800114e <HAL_GPIO_Init+0x1fa>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a46      	ldr	r2, [pc, #280]	; (8001250 <HAL_GPIO_Init+0x2fc>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d007      	beq.n	800114a <HAL_GPIO_Init+0x1f6>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a45      	ldr	r2, [pc, #276]	; (8001254 <HAL_GPIO_Init+0x300>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d101      	bne.n	8001146 <HAL_GPIO_Init+0x1f2>
 8001142:	2304      	movs	r3, #4
 8001144:	e008      	b.n	8001158 <HAL_GPIO_Init+0x204>
 8001146:	2307      	movs	r3, #7
 8001148:	e006      	b.n	8001158 <HAL_GPIO_Init+0x204>
 800114a:	2303      	movs	r3, #3
 800114c:	e004      	b.n	8001158 <HAL_GPIO_Init+0x204>
 800114e:	2302      	movs	r3, #2
 8001150:	e002      	b.n	8001158 <HAL_GPIO_Init+0x204>
 8001152:	2301      	movs	r3, #1
 8001154:	e000      	b.n	8001158 <HAL_GPIO_Init+0x204>
 8001156:	2300      	movs	r3, #0
 8001158:	69fa      	ldr	r2, [r7, #28]
 800115a:	f002 0203 	and.w	r2, r2, #3
 800115e:	0092      	lsls	r2, r2, #2
 8001160:	4093      	lsls	r3, r2
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	4313      	orrs	r3, r2
 8001166:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001168:	4935      	ldr	r1, [pc, #212]	; (8001240 <HAL_GPIO_Init+0x2ec>)
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	089b      	lsrs	r3, r3, #2
 800116e:	3302      	adds	r3, #2
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001176:	4b38      	ldr	r3, [pc, #224]	; (8001258 <HAL_GPIO_Init+0x304>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	43db      	mvns	r3, r3
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	4013      	ands	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d003      	beq.n	800119a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	4313      	orrs	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800119a:	4a2f      	ldr	r2, [pc, #188]	; (8001258 <HAL_GPIO_Init+0x304>)
 800119c:	69bb      	ldr	r3, [r7, #24]
 800119e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011a0:	4b2d      	ldr	r3, [pc, #180]	; (8001258 <HAL_GPIO_Init+0x304>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	43db      	mvns	r3, r3
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	4013      	ands	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d003      	beq.n	80011c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011c4:	4a24      	ldr	r2, [pc, #144]	; (8001258 <HAL_GPIO_Init+0x304>)
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011ca:	4b23      	ldr	r3, [pc, #140]	; (8001258 <HAL_GPIO_Init+0x304>)
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	43db      	mvns	r3, r3
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	4013      	ands	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d003      	beq.n	80011ee <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80011e6:	69ba      	ldr	r2, [r7, #24]
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011ee:	4a1a      	ldr	r2, [pc, #104]	; (8001258 <HAL_GPIO_Init+0x304>)
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011f4:	4b18      	ldr	r3, [pc, #96]	; (8001258 <HAL_GPIO_Init+0x304>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	43db      	mvns	r3, r3
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	4013      	ands	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800120c:	2b00      	cmp	r3, #0
 800120e:	d003      	beq.n	8001218 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	4313      	orrs	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001218:	4a0f      	ldr	r2, [pc, #60]	; (8001258 <HAL_GPIO_Init+0x304>)
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	3301      	adds	r3, #1
 8001222:	61fb      	str	r3, [r7, #28]
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	2b0f      	cmp	r3, #15
 8001228:	f67f aea2 	bls.w	8000f70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800122c:	bf00      	nop
 800122e:	bf00      	nop
 8001230:	3724      	adds	r7, #36	; 0x24
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	40023800 	.word	0x40023800
 8001240:	40013800 	.word	0x40013800
 8001244:	40020000 	.word	0x40020000
 8001248:	40020400 	.word	0x40020400
 800124c:	40020800 	.word	0x40020800
 8001250:	40020c00 	.word	0x40020c00
 8001254:	40021000 	.word	0x40021000
 8001258:	40013c00 	.word	0x40013c00

0800125c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	691a      	ldr	r2, [r3, #16]
 800126c:	887b      	ldrh	r3, [r7, #2]
 800126e:	4013      	ands	r3, r2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d002      	beq.n	800127a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001274:	2301      	movs	r3, #1
 8001276:	73fb      	strb	r3, [r7, #15]
 8001278:	e001      	b.n	800127e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800127a:	2300      	movs	r3, #0
 800127c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800127e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001296:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001298:	695a      	ldr	r2, [r3, #20]
 800129a:	88fb      	ldrh	r3, [r7, #6]
 800129c:	4013      	ands	r3, r2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d006      	beq.n	80012b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012a2:	4a05      	ldr	r2, [pc, #20]	; (80012b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012a4:	88fb      	ldrh	r3, [r7, #6]
 80012a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f000 f806 	bl	80012bc <HAL_GPIO_EXTI_Callback>
  }
}
 80012b0:	bf00      	nop
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40013c00 	.word	0x40013c00

080012bc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80012c6:	bf00      	nop
 80012c8:	370c      	adds	r7, #12
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
	...

080012d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d101      	bne.n	80012e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e267      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f003 0301 	and.w	r3, r3, #1
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d075      	beq.n	80013de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012f2:	4b88      	ldr	r3, [pc, #544]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f003 030c 	and.w	r3, r3, #12
 80012fa:	2b04      	cmp	r3, #4
 80012fc:	d00c      	beq.n	8001318 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012fe:	4b85      	ldr	r3, [pc, #532]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001306:	2b08      	cmp	r3, #8
 8001308:	d112      	bne.n	8001330 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800130a:	4b82      	ldr	r3, [pc, #520]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001312:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001316:	d10b      	bne.n	8001330 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001318:	4b7e      	ldr	r3, [pc, #504]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d05b      	beq.n	80013dc <HAL_RCC_OscConfig+0x108>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d157      	bne.n	80013dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e242      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001338:	d106      	bne.n	8001348 <HAL_RCC_OscConfig+0x74>
 800133a:	4b76      	ldr	r3, [pc, #472]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a75      	ldr	r2, [pc, #468]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001344:	6013      	str	r3, [r2, #0]
 8001346:	e01d      	b.n	8001384 <HAL_RCC_OscConfig+0xb0>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001350:	d10c      	bne.n	800136c <HAL_RCC_OscConfig+0x98>
 8001352:	4b70      	ldr	r3, [pc, #448]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a6f      	ldr	r2, [pc, #444]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001358:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800135c:	6013      	str	r3, [r2, #0]
 800135e:	4b6d      	ldr	r3, [pc, #436]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a6c      	ldr	r2, [pc, #432]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001368:	6013      	str	r3, [r2, #0]
 800136a:	e00b      	b.n	8001384 <HAL_RCC_OscConfig+0xb0>
 800136c:	4b69      	ldr	r3, [pc, #420]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a68      	ldr	r2, [pc, #416]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001372:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001376:	6013      	str	r3, [r2, #0]
 8001378:	4b66      	ldr	r3, [pc, #408]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a65      	ldr	r2, [pc, #404]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 800137e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001382:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d013      	beq.n	80013b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800138c:	f7ff fcc4 	bl	8000d18 <HAL_GetTick>
 8001390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001394:	f7ff fcc0 	bl	8000d18 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b64      	cmp	r3, #100	; 0x64
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e207      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a6:	4b5b      	ldr	r3, [pc, #364]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d0f0      	beq.n	8001394 <HAL_RCC_OscConfig+0xc0>
 80013b2:	e014      	b.n	80013de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b4:	f7ff fcb0 	bl	8000d18 <HAL_GetTick>
 80013b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ba:	e008      	b.n	80013ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013bc:	f7ff fcac 	bl	8000d18 <HAL_GetTick>
 80013c0:	4602      	mov	r2, r0
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	2b64      	cmp	r3, #100	; 0x64
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e1f3      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ce:	4b51      	ldr	r3, [pc, #324]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d1f0      	bne.n	80013bc <HAL_RCC_OscConfig+0xe8>
 80013da:	e000      	b.n	80013de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d063      	beq.n	80014b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013ea:	4b4a      	ldr	r3, [pc, #296]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f003 030c 	and.w	r3, r3, #12
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d00b      	beq.n	800140e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013f6:	4b47      	ldr	r3, [pc, #284]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013fe:	2b08      	cmp	r3, #8
 8001400:	d11c      	bne.n	800143c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001402:	4b44      	ldr	r3, [pc, #272]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d116      	bne.n	800143c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800140e:	4b41      	ldr	r3, [pc, #260]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d005      	beq.n	8001426 <HAL_RCC_OscConfig+0x152>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	68db      	ldr	r3, [r3, #12]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d001      	beq.n	8001426 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e1c7      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001426:	4b3b      	ldr	r3, [pc, #236]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	691b      	ldr	r3, [r3, #16]
 8001432:	00db      	lsls	r3, r3, #3
 8001434:	4937      	ldr	r1, [pc, #220]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001436:	4313      	orrs	r3, r2
 8001438:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800143a:	e03a      	b.n	80014b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d020      	beq.n	8001486 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001444:	4b34      	ldr	r3, [pc, #208]	; (8001518 <HAL_RCC_OscConfig+0x244>)
 8001446:	2201      	movs	r2, #1
 8001448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800144a:	f7ff fc65 	bl	8000d18 <HAL_GetTick>
 800144e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001452:	f7ff fc61 	bl	8000d18 <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e1a8      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001464:	4b2b      	ldr	r3, [pc, #172]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0302 	and.w	r3, r3, #2
 800146c:	2b00      	cmp	r3, #0
 800146e:	d0f0      	beq.n	8001452 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001470:	4b28      	ldr	r3, [pc, #160]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	691b      	ldr	r3, [r3, #16]
 800147c:	00db      	lsls	r3, r3, #3
 800147e:	4925      	ldr	r1, [pc, #148]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 8001480:	4313      	orrs	r3, r2
 8001482:	600b      	str	r3, [r1, #0]
 8001484:	e015      	b.n	80014b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001486:	4b24      	ldr	r3, [pc, #144]	; (8001518 <HAL_RCC_OscConfig+0x244>)
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800148c:	f7ff fc44 	bl	8000d18 <HAL_GetTick>
 8001490:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001492:	e008      	b.n	80014a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001494:	f7ff fc40 	bl	8000d18 <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e187      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014a6:	4b1b      	ldr	r3, [pc, #108]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1f0      	bne.n	8001494 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0308 	and.w	r3, r3, #8
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d036      	beq.n	800152c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d016      	beq.n	80014f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014c6:	4b15      	ldr	r3, [pc, #84]	; (800151c <HAL_RCC_OscConfig+0x248>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014cc:	f7ff fc24 	bl	8000d18 <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014d4:	f7ff fc20 	bl	8000d18 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e167      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014e6:	4b0b      	ldr	r3, [pc, #44]	; (8001514 <HAL_RCC_OscConfig+0x240>)
 80014e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d0f0      	beq.n	80014d4 <HAL_RCC_OscConfig+0x200>
 80014f2:	e01b      	b.n	800152c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014f4:	4b09      	ldr	r3, [pc, #36]	; (800151c <HAL_RCC_OscConfig+0x248>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014fa:	f7ff fc0d 	bl	8000d18 <HAL_GetTick>
 80014fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001500:	e00e      	b.n	8001520 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001502:	f7ff fc09 	bl	8000d18 <HAL_GetTick>
 8001506:	4602      	mov	r2, r0
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	2b02      	cmp	r3, #2
 800150e:	d907      	bls.n	8001520 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001510:	2303      	movs	r3, #3
 8001512:	e150      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
 8001514:	40023800 	.word	0x40023800
 8001518:	42470000 	.word	0x42470000
 800151c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001520:	4b88      	ldr	r3, [pc, #544]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 8001522:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001524:	f003 0302 	and.w	r3, r3, #2
 8001528:	2b00      	cmp	r3, #0
 800152a:	d1ea      	bne.n	8001502 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0304 	and.w	r3, r3, #4
 8001534:	2b00      	cmp	r3, #0
 8001536:	f000 8097 	beq.w	8001668 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800153a:	2300      	movs	r3, #0
 800153c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800153e:	4b81      	ldr	r3, [pc, #516]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 8001540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d10f      	bne.n	800156a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	4b7d      	ldr	r3, [pc, #500]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 8001550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001552:	4a7c      	ldr	r2, [pc, #496]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 8001554:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001558:	6413      	str	r3, [r2, #64]	; 0x40
 800155a:	4b7a      	ldr	r3, [pc, #488]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001566:	2301      	movs	r3, #1
 8001568:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800156a:	4b77      	ldr	r3, [pc, #476]	; (8001748 <HAL_RCC_OscConfig+0x474>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001572:	2b00      	cmp	r3, #0
 8001574:	d118      	bne.n	80015a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001576:	4b74      	ldr	r3, [pc, #464]	; (8001748 <HAL_RCC_OscConfig+0x474>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a73      	ldr	r2, [pc, #460]	; (8001748 <HAL_RCC_OscConfig+0x474>)
 800157c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001580:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001582:	f7ff fbc9 	bl	8000d18 <HAL_GetTick>
 8001586:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001588:	e008      	b.n	800159c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800158a:	f7ff fbc5 	bl	8000d18 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e10c      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800159c:	4b6a      	ldr	r3, [pc, #424]	; (8001748 <HAL_RCC_OscConfig+0x474>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d0f0      	beq.n	800158a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d106      	bne.n	80015be <HAL_RCC_OscConfig+0x2ea>
 80015b0:	4b64      	ldr	r3, [pc, #400]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80015b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015b4:	4a63      	ldr	r2, [pc, #396]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80015b6:	f043 0301 	orr.w	r3, r3, #1
 80015ba:	6713      	str	r3, [r2, #112]	; 0x70
 80015bc:	e01c      	b.n	80015f8 <HAL_RCC_OscConfig+0x324>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	2b05      	cmp	r3, #5
 80015c4:	d10c      	bne.n	80015e0 <HAL_RCC_OscConfig+0x30c>
 80015c6:	4b5f      	ldr	r3, [pc, #380]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80015c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ca:	4a5e      	ldr	r2, [pc, #376]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80015cc:	f043 0304 	orr.w	r3, r3, #4
 80015d0:	6713      	str	r3, [r2, #112]	; 0x70
 80015d2:	4b5c      	ldr	r3, [pc, #368]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80015d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015d6:	4a5b      	ldr	r2, [pc, #364]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6713      	str	r3, [r2, #112]	; 0x70
 80015de:	e00b      	b.n	80015f8 <HAL_RCC_OscConfig+0x324>
 80015e0:	4b58      	ldr	r3, [pc, #352]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80015e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e4:	4a57      	ldr	r2, [pc, #348]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80015e6:	f023 0301 	bic.w	r3, r3, #1
 80015ea:	6713      	str	r3, [r2, #112]	; 0x70
 80015ec:	4b55      	ldr	r3, [pc, #340]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80015ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015f0:	4a54      	ldr	r2, [pc, #336]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80015f2:	f023 0304 	bic.w	r3, r3, #4
 80015f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d015      	beq.n	800162c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001600:	f7ff fb8a 	bl	8000d18 <HAL_GetTick>
 8001604:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001606:	e00a      	b.n	800161e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001608:	f7ff fb86 	bl	8000d18 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	f241 3288 	movw	r2, #5000	; 0x1388
 8001616:	4293      	cmp	r3, r2
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e0cb      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800161e:	4b49      	ldr	r3, [pc, #292]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 8001620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d0ee      	beq.n	8001608 <HAL_RCC_OscConfig+0x334>
 800162a:	e014      	b.n	8001656 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800162c:	f7ff fb74 	bl	8000d18 <HAL_GetTick>
 8001630:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001632:	e00a      	b.n	800164a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001634:	f7ff fb70 	bl	8000d18 <HAL_GetTick>
 8001638:	4602      	mov	r2, r0
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001642:	4293      	cmp	r3, r2
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e0b5      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164a:	4b3e      	ldr	r3, [pc, #248]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 800164c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1ee      	bne.n	8001634 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001656:	7dfb      	ldrb	r3, [r7, #23]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d105      	bne.n	8001668 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800165c:	4b39      	ldr	r3, [pc, #228]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001660:	4a38      	ldr	r2, [pc, #224]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 8001662:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001666:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	699b      	ldr	r3, [r3, #24]
 800166c:	2b00      	cmp	r3, #0
 800166e:	f000 80a1 	beq.w	80017b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001672:	4b34      	ldr	r3, [pc, #208]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f003 030c 	and.w	r3, r3, #12
 800167a:	2b08      	cmp	r3, #8
 800167c:	d05c      	beq.n	8001738 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	2b02      	cmp	r3, #2
 8001684:	d141      	bne.n	800170a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001686:	4b31      	ldr	r3, [pc, #196]	; (800174c <HAL_RCC_OscConfig+0x478>)
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168c:	f7ff fb44 	bl	8000d18 <HAL_GetTick>
 8001690:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001692:	e008      	b.n	80016a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001694:	f7ff fb40 	bl	8000d18 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e087      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016a6:	4b27      	ldr	r3, [pc, #156]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1f0      	bne.n	8001694 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	69da      	ldr	r2, [r3, #28]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a1b      	ldr	r3, [r3, #32]
 80016ba:	431a      	orrs	r2, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c0:	019b      	lsls	r3, r3, #6
 80016c2:	431a      	orrs	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c8:	085b      	lsrs	r3, r3, #1
 80016ca:	3b01      	subs	r3, #1
 80016cc:	041b      	lsls	r3, r3, #16
 80016ce:	431a      	orrs	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d4:	061b      	lsls	r3, r3, #24
 80016d6:	491b      	ldr	r1, [pc, #108]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80016d8:	4313      	orrs	r3, r2
 80016da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016dc:	4b1b      	ldr	r3, [pc, #108]	; (800174c <HAL_RCC_OscConfig+0x478>)
 80016de:	2201      	movs	r2, #1
 80016e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e2:	f7ff fb19 	bl	8000d18 <HAL_GetTick>
 80016e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016e8:	e008      	b.n	80016fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ea:	f7ff fb15 	bl	8000d18 <HAL_GetTick>
 80016ee:	4602      	mov	r2, r0
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d901      	bls.n	80016fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	e05c      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016fc:	4b11      	ldr	r3, [pc, #68]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d0f0      	beq.n	80016ea <HAL_RCC_OscConfig+0x416>
 8001708:	e054      	b.n	80017b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800170a:	4b10      	ldr	r3, [pc, #64]	; (800174c <HAL_RCC_OscConfig+0x478>)
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001710:	f7ff fb02 	bl	8000d18 <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001718:	f7ff fafe 	bl	8000d18 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e045      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800172a:	4b06      	ldr	r3, [pc, #24]	; (8001744 <HAL_RCC_OscConfig+0x470>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1f0      	bne.n	8001718 <HAL_RCC_OscConfig+0x444>
 8001736:	e03d      	b.n	80017b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	2b01      	cmp	r3, #1
 800173e:	d107      	bne.n	8001750 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e038      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
 8001744:	40023800 	.word	0x40023800
 8001748:	40007000 	.word	0x40007000
 800174c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001750:	4b1b      	ldr	r3, [pc, #108]	; (80017c0 <HAL_RCC_OscConfig+0x4ec>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d028      	beq.n	80017b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001768:	429a      	cmp	r2, r3
 800176a:	d121      	bne.n	80017b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001776:	429a      	cmp	r2, r3
 8001778:	d11a      	bne.n	80017b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001780:	4013      	ands	r3, r2
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001786:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001788:	4293      	cmp	r3, r2
 800178a:	d111      	bne.n	80017b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001796:	085b      	lsrs	r3, r3, #1
 8001798:	3b01      	subs	r3, #1
 800179a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800179c:	429a      	cmp	r2, r3
 800179e:	d107      	bne.n	80017b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d001      	beq.n	80017b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	e000      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40023800 	.word	0x40023800

080017c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d101      	bne.n	80017d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e0cc      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017d8:	4b68      	ldr	r3, [pc, #416]	; (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0307 	and.w	r3, r3, #7
 80017e0:	683a      	ldr	r2, [r7, #0]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d90c      	bls.n	8001800 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017e6:	4b65      	ldr	r3, [pc, #404]	; (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80017e8:	683a      	ldr	r2, [r7, #0]
 80017ea:	b2d2      	uxtb	r2, r2
 80017ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ee:	4b63      	ldr	r3, [pc, #396]	; (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	683a      	ldr	r2, [r7, #0]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d001      	beq.n	8001800 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e0b8      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0302 	and.w	r3, r3, #2
 8001808:	2b00      	cmp	r3, #0
 800180a:	d020      	beq.n	800184e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	2b00      	cmp	r3, #0
 8001816:	d005      	beq.n	8001824 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001818:	4b59      	ldr	r3, [pc, #356]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	4a58      	ldr	r2, [pc, #352]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800181e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001822:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0308 	and.w	r3, r3, #8
 800182c:	2b00      	cmp	r3, #0
 800182e:	d005      	beq.n	800183c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001830:	4b53      	ldr	r3, [pc, #332]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	4a52      	ldr	r2, [pc, #328]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001836:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800183a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800183c:	4b50      	ldr	r3, [pc, #320]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	494d      	ldr	r1, [pc, #308]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	4313      	orrs	r3, r2
 800184c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	2b00      	cmp	r3, #0
 8001858:	d044      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d107      	bne.n	8001872 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001862:	4b47      	ldr	r3, [pc, #284]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d119      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e07f      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	2b02      	cmp	r3, #2
 8001878:	d003      	beq.n	8001882 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800187e:	2b03      	cmp	r3, #3
 8001880:	d107      	bne.n	8001892 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001882:	4b3f      	ldr	r3, [pc, #252]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d109      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e06f      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001892:	4b3b      	ldr	r3, [pc, #236]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d101      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e067      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018a2:	4b37      	ldr	r3, [pc, #220]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	f023 0203 	bic.w	r2, r3, #3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	4934      	ldr	r1, [pc, #208]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 80018b0:	4313      	orrs	r3, r2
 80018b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018b4:	f7ff fa30 	bl	8000d18 <HAL_GetTick>
 80018b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ba:	e00a      	b.n	80018d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018bc:	f7ff fa2c 	bl	8000d18 <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e04f      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018d2:	4b2b      	ldr	r3, [pc, #172]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f003 020c 	and.w	r2, r3, #12
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d1eb      	bne.n	80018bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018e4:	4b25      	ldr	r3, [pc, #148]	; (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0307 	and.w	r3, r3, #7
 80018ec:	683a      	ldr	r2, [r7, #0]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d20c      	bcs.n	800190c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f2:	4b22      	ldr	r3, [pc, #136]	; (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80018f4:	683a      	ldr	r2, [r7, #0]
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018fa:	4b20      	ldr	r3, [pc, #128]	; (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0307 	and.w	r3, r3, #7
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	429a      	cmp	r2, r3
 8001906:	d001      	beq.n	800190c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e032      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0304 	and.w	r3, r3, #4
 8001914:	2b00      	cmp	r3, #0
 8001916:	d008      	beq.n	800192a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001918:	4b19      	ldr	r3, [pc, #100]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	4916      	ldr	r1, [pc, #88]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001926:	4313      	orrs	r3, r2
 8001928:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0308 	and.w	r3, r3, #8
 8001932:	2b00      	cmp	r3, #0
 8001934:	d009      	beq.n	800194a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001936:	4b12      	ldr	r3, [pc, #72]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	691b      	ldr	r3, [r3, #16]
 8001942:	00db      	lsls	r3, r3, #3
 8001944:	490e      	ldr	r1, [pc, #56]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001946:	4313      	orrs	r3, r2
 8001948:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800194a:	f000 f821 	bl	8001990 <HAL_RCC_GetSysClockFreq>
 800194e:	4602      	mov	r2, r0
 8001950:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	091b      	lsrs	r3, r3, #4
 8001956:	f003 030f 	and.w	r3, r3, #15
 800195a:	490a      	ldr	r1, [pc, #40]	; (8001984 <HAL_RCC_ClockConfig+0x1c0>)
 800195c:	5ccb      	ldrb	r3, [r1, r3]
 800195e:	fa22 f303 	lsr.w	r3, r2, r3
 8001962:	4a09      	ldr	r2, [pc, #36]	; (8001988 <HAL_RCC_ClockConfig+0x1c4>)
 8001964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001966:	4b09      	ldr	r3, [pc, #36]	; (800198c <HAL_RCC_ClockConfig+0x1c8>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff f990 	bl	8000c90 <HAL_InitTick>

  return HAL_OK;
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40023c00 	.word	0x40023c00
 8001980:	40023800 	.word	0x40023800
 8001984:	0800433c 	.word	0x0800433c
 8001988:	20000000 	.word	0x20000000
 800198c:	20000004 	.word	0x20000004

08001990 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001990:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001994:	b090      	sub	sp, #64	; 0x40
 8001996:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001998:	2300      	movs	r3, #0
 800199a:	637b      	str	r3, [r7, #52]	; 0x34
 800199c:	2300      	movs	r3, #0
 800199e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019a0:	2300      	movs	r3, #0
 80019a2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80019a4:	2300      	movs	r3, #0
 80019a6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019a8:	4b59      	ldr	r3, [pc, #356]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x180>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f003 030c 	and.w	r3, r3, #12
 80019b0:	2b08      	cmp	r3, #8
 80019b2:	d00d      	beq.n	80019d0 <HAL_RCC_GetSysClockFreq+0x40>
 80019b4:	2b08      	cmp	r3, #8
 80019b6:	f200 80a1 	bhi.w	8001afc <HAL_RCC_GetSysClockFreq+0x16c>
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d002      	beq.n	80019c4 <HAL_RCC_GetSysClockFreq+0x34>
 80019be:	2b04      	cmp	r3, #4
 80019c0:	d003      	beq.n	80019ca <HAL_RCC_GetSysClockFreq+0x3a>
 80019c2:	e09b      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019c4:	4b53      	ldr	r3, [pc, #332]	; (8001b14 <HAL_RCC_GetSysClockFreq+0x184>)
 80019c6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80019c8:	e09b      	b.n	8001b02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019ca:	4b53      	ldr	r3, [pc, #332]	; (8001b18 <HAL_RCC_GetSysClockFreq+0x188>)
 80019cc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80019ce:	e098      	b.n	8001b02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019d0:	4b4f      	ldr	r3, [pc, #316]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x180>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019d8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019da:	4b4d      	ldr	r3, [pc, #308]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x180>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d028      	beq.n	8001a38 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019e6:	4b4a      	ldr	r3, [pc, #296]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x180>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	099b      	lsrs	r3, r3, #6
 80019ec:	2200      	movs	r2, #0
 80019ee:	623b      	str	r3, [r7, #32]
 80019f0:	627a      	str	r2, [r7, #36]	; 0x24
 80019f2:	6a3b      	ldr	r3, [r7, #32]
 80019f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80019f8:	2100      	movs	r1, #0
 80019fa:	4b47      	ldr	r3, [pc, #284]	; (8001b18 <HAL_RCC_GetSysClockFreq+0x188>)
 80019fc:	fb03 f201 	mul.w	r2, r3, r1
 8001a00:	2300      	movs	r3, #0
 8001a02:	fb00 f303 	mul.w	r3, r0, r3
 8001a06:	4413      	add	r3, r2
 8001a08:	4a43      	ldr	r2, [pc, #268]	; (8001b18 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a0a:	fba0 1202 	umull	r1, r2, r0, r2
 8001a0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a10:	460a      	mov	r2, r1
 8001a12:	62ba      	str	r2, [r7, #40]	; 0x28
 8001a14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a16:	4413      	add	r3, r2
 8001a18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	61bb      	str	r3, [r7, #24]
 8001a20:	61fa      	str	r2, [r7, #28]
 8001a22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a26:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a2a:	f7fe fc31 	bl	8000290 <__aeabi_uldivmod>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4613      	mov	r3, r2
 8001a34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a36:	e053      	b.n	8001ae0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a38:	4b35      	ldr	r3, [pc, #212]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	099b      	lsrs	r3, r3, #6
 8001a3e:	2200      	movs	r2, #0
 8001a40:	613b      	str	r3, [r7, #16]
 8001a42:	617a      	str	r2, [r7, #20]
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001a4a:	f04f 0b00 	mov.w	fp, #0
 8001a4e:	4652      	mov	r2, sl
 8001a50:	465b      	mov	r3, fp
 8001a52:	f04f 0000 	mov.w	r0, #0
 8001a56:	f04f 0100 	mov.w	r1, #0
 8001a5a:	0159      	lsls	r1, r3, #5
 8001a5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a60:	0150      	lsls	r0, r2, #5
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	ebb2 080a 	subs.w	r8, r2, sl
 8001a6a:	eb63 090b 	sbc.w	r9, r3, fp
 8001a6e:	f04f 0200 	mov.w	r2, #0
 8001a72:	f04f 0300 	mov.w	r3, #0
 8001a76:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001a7a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001a7e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001a82:	ebb2 0408 	subs.w	r4, r2, r8
 8001a86:	eb63 0509 	sbc.w	r5, r3, r9
 8001a8a:	f04f 0200 	mov.w	r2, #0
 8001a8e:	f04f 0300 	mov.w	r3, #0
 8001a92:	00eb      	lsls	r3, r5, #3
 8001a94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a98:	00e2      	lsls	r2, r4, #3
 8001a9a:	4614      	mov	r4, r2
 8001a9c:	461d      	mov	r5, r3
 8001a9e:	eb14 030a 	adds.w	r3, r4, sl
 8001aa2:	603b      	str	r3, [r7, #0]
 8001aa4:	eb45 030b 	adc.w	r3, r5, fp
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	f04f 0200 	mov.w	r2, #0
 8001aae:	f04f 0300 	mov.w	r3, #0
 8001ab2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ab6:	4629      	mov	r1, r5
 8001ab8:	028b      	lsls	r3, r1, #10
 8001aba:	4621      	mov	r1, r4
 8001abc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ac0:	4621      	mov	r1, r4
 8001ac2:	028a      	lsls	r2, r1, #10
 8001ac4:	4610      	mov	r0, r2
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aca:	2200      	movs	r2, #0
 8001acc:	60bb      	str	r3, [r7, #8]
 8001ace:	60fa      	str	r2, [r7, #12]
 8001ad0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ad4:	f7fe fbdc 	bl	8000290 <__aeabi_uldivmod>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	4613      	mov	r3, r2
 8001ade:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ae0:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	0c1b      	lsrs	r3, r3, #16
 8001ae6:	f003 0303 	and.w	r3, r3, #3
 8001aea:	3301      	adds	r3, #1
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001af0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001afa:	e002      	b.n	8001b02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001afc:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_RCC_GetSysClockFreq+0x184>)
 8001afe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001b00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3740      	adds	r7, #64	; 0x40
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b0e:	bf00      	nop
 8001b10:	40023800 	.word	0x40023800
 8001b14:	00f42400 	.word	0x00f42400
 8001b18:	017d7840 	.word	0x017d7840

08001b1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b20:	4b03      	ldr	r3, [pc, #12]	; (8001b30 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b22:	681b      	ldr	r3, [r3, #0]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	20000000 	.word	0x20000000

08001b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b38:	f7ff fff0 	bl	8001b1c <HAL_RCC_GetHCLKFreq>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	0a9b      	lsrs	r3, r3, #10
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	4903      	ldr	r1, [pc, #12]	; (8001b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b4a:	5ccb      	ldrb	r3, [r1, r3]
 8001b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40023800 	.word	0x40023800
 8001b58:	0800434c 	.word	0x0800434c

08001b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b60:	f7ff ffdc 	bl	8001b1c <HAL_RCC_GetHCLKFreq>
 8001b64:	4602      	mov	r2, r0
 8001b66:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	0b5b      	lsrs	r3, r3, #13
 8001b6c:	f003 0307 	and.w	r3, r3, #7
 8001b70:	4903      	ldr	r1, [pc, #12]	; (8001b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b72:	5ccb      	ldrb	r3, [r1, r3]
 8001b74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	0800434c 	.word	0x0800434c

08001b84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d101      	bne.n	8001b96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e03f      	b.n	8001c16 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d106      	bne.n	8001bb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7fe ff58 	bl	8000a60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2224      	movs	r2, #36	; 0x24
 8001bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	68da      	ldr	r2, [r3, #12]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001bc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f000 f929 	bl	8001e20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	691a      	ldr	r2, [r3, #16]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001bdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	695a      	ldr	r2, [r3, #20]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001bec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	68da      	ldr	r2, [r3, #12]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001bfc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2220      	movs	r2, #32
 8001c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2220      	movs	r2, #32
 8001c10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b08a      	sub	sp, #40	; 0x28
 8001c22:	af02      	add	r7, sp, #8
 8001c24:	60f8      	str	r0, [r7, #12]
 8001c26:	60b9      	str	r1, [r7, #8]
 8001c28:	603b      	str	r3, [r7, #0]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b20      	cmp	r3, #32
 8001c3c:	d17c      	bne.n	8001d38 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d002      	beq.n	8001c4a <HAL_UART_Transmit+0x2c>
 8001c44:	88fb      	ldrh	r3, [r7, #6]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e075      	b.n	8001d3a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d101      	bne.n	8001c5c <HAL_UART_Transmit+0x3e>
 8001c58:	2302      	movs	r3, #2
 8001c5a:	e06e      	b.n	8001d3a <HAL_UART_Transmit+0x11c>
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2200      	movs	r2, #0
 8001c68:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2221      	movs	r2, #33	; 0x21
 8001c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001c72:	f7ff f851 	bl	8000d18 <HAL_GetTick>
 8001c76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	88fa      	ldrh	r2, [r7, #6]
 8001c7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	88fa      	ldrh	r2, [r7, #6]
 8001c82:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c8c:	d108      	bne.n	8001ca0 <HAL_UART_Transmit+0x82>
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d104      	bne.n	8001ca0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001c96:	2300      	movs	r3, #0
 8001c98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	61bb      	str	r3, [r7, #24]
 8001c9e:	e003      	b.n	8001ca8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001cb0:	e02a      	b.n	8001d08 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	9300      	str	r3, [sp, #0]
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	2180      	movs	r1, #128	; 0x80
 8001cbc:	68f8      	ldr	r0, [r7, #12]
 8001cbe:	f000 f840 	bl	8001d42 <UART_WaitOnFlagUntilTimeout>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e036      	b.n	8001d3a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d10b      	bne.n	8001cea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	881b      	ldrh	r3, [r3, #0]
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ce0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	3302      	adds	r3, #2
 8001ce6:	61bb      	str	r3, [r7, #24]
 8001ce8:	e007      	b.n	8001cfa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	781a      	ldrb	r2, [r3, #0]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	3b01      	subs	r3, #1
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1cf      	bne.n	8001cb2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	2140      	movs	r1, #64	; 0x40
 8001d1c:	68f8      	ldr	r0, [r7, #12]
 8001d1e:	f000 f810 	bl	8001d42 <UART_WaitOnFlagUntilTimeout>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e006      	b.n	8001d3a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2220      	movs	r2, #32
 8001d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001d34:	2300      	movs	r3, #0
 8001d36:	e000      	b.n	8001d3a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001d38:	2302      	movs	r3, #2
  }
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3720      	adds	r7, #32
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b090      	sub	sp, #64	; 0x40
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	60f8      	str	r0, [r7, #12]
 8001d4a:	60b9      	str	r1, [r7, #8]
 8001d4c:	603b      	str	r3, [r7, #0]
 8001d4e:	4613      	mov	r3, r2
 8001d50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d52:	e050      	b.n	8001df6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d5a:	d04c      	beq.n	8001df6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d007      	beq.n	8001d72 <UART_WaitOnFlagUntilTimeout+0x30>
 8001d62:	f7fe ffd9 	bl	8000d18 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d241      	bcs.n	8001df6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	330c      	adds	r3, #12
 8001d78:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d7c:	e853 3f00 	ldrex	r3, [r3]
 8001d80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001d88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	330c      	adds	r3, #12
 8001d90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d92:	637a      	str	r2, [r7, #52]	; 0x34
 8001d94:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001d98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d9a:	e841 2300 	strex	r3, r2, [r1]
 8001d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1e5      	bne.n	8001d72 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	3314      	adds	r3, #20
 8001dac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	e853 3f00 	ldrex	r3, [r3]
 8001db4:	613b      	str	r3, [r7, #16]
   return(result);
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	f023 0301 	bic.w	r3, r3, #1
 8001dbc:	63bb      	str	r3, [r7, #56]	; 0x38
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	3314      	adds	r3, #20
 8001dc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001dc6:	623a      	str	r2, [r7, #32]
 8001dc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dca:	69f9      	ldr	r1, [r7, #28]
 8001dcc:	6a3a      	ldr	r2, [r7, #32]
 8001dce:	e841 2300 	strex	r3, r2, [r1]
 8001dd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1e5      	bne.n	8001da6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	2220      	movs	r2, #32
 8001dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2220      	movs	r2, #32
 8001de6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2200      	movs	r2, #0
 8001dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e00f      	b.n	8001e16 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	68ba      	ldr	r2, [r7, #8]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	bf0c      	ite	eq
 8001e06:	2301      	moveq	r3, #1
 8001e08:	2300      	movne	r3, #0
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	79fb      	ldrb	r3, [r7, #7]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d09f      	beq.n	8001d54 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3740      	adds	r7, #64	; 0x40
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e24:	b0c0      	sub	sp, #256	; 0x100
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	691b      	ldr	r3, [r3, #16]
 8001e34:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e3c:	68d9      	ldr	r1, [r3, #12]
 8001e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	ea40 0301 	orr.w	r3, r0, r1
 8001e48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e4e:	689a      	ldr	r2, [r3, #8]
 8001e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e54:	691b      	ldr	r3, [r3, #16]
 8001e56:	431a      	orrs	r2, r3
 8001e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e64:	69db      	ldr	r3, [r3, #28]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001e78:	f021 010c 	bic.w	r1, r1, #12
 8001e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001e86:	430b      	orrs	r3, r1
 8001e88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	695b      	ldr	r3, [r3, #20]
 8001e92:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e9a:	6999      	ldr	r1, [r3, #24]
 8001e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	ea40 0301 	orr.w	r3, r0, r1
 8001ea6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	4b8f      	ldr	r3, [pc, #572]	; (80020ec <UART_SetConfig+0x2cc>)
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d005      	beq.n	8001ec0 <UART_SetConfig+0xa0>
 8001eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	4b8d      	ldr	r3, [pc, #564]	; (80020f0 <UART_SetConfig+0x2d0>)
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d104      	bne.n	8001eca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001ec0:	f7ff fe4c 	bl	8001b5c <HAL_RCC_GetPCLK2Freq>
 8001ec4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001ec8:	e003      	b.n	8001ed2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001eca:	f7ff fe33 	bl	8001b34 <HAL_RCC_GetPCLK1Freq>
 8001ece:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ed6:	69db      	ldr	r3, [r3, #28]
 8001ed8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001edc:	f040 810c 	bne.w	80020f8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001ee0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001eea:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001eee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001ef2:	4622      	mov	r2, r4
 8001ef4:	462b      	mov	r3, r5
 8001ef6:	1891      	adds	r1, r2, r2
 8001ef8:	65b9      	str	r1, [r7, #88]	; 0x58
 8001efa:	415b      	adcs	r3, r3
 8001efc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001efe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001f02:	4621      	mov	r1, r4
 8001f04:	eb12 0801 	adds.w	r8, r2, r1
 8001f08:	4629      	mov	r1, r5
 8001f0a:	eb43 0901 	adc.w	r9, r3, r1
 8001f0e:	f04f 0200 	mov.w	r2, #0
 8001f12:	f04f 0300 	mov.w	r3, #0
 8001f16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f22:	4690      	mov	r8, r2
 8001f24:	4699      	mov	r9, r3
 8001f26:	4623      	mov	r3, r4
 8001f28:	eb18 0303 	adds.w	r3, r8, r3
 8001f2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001f30:	462b      	mov	r3, r5
 8001f32:	eb49 0303 	adc.w	r3, r9, r3
 8001f36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001f3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001f46:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001f4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001f4e:	460b      	mov	r3, r1
 8001f50:	18db      	adds	r3, r3, r3
 8001f52:	653b      	str	r3, [r7, #80]	; 0x50
 8001f54:	4613      	mov	r3, r2
 8001f56:	eb42 0303 	adc.w	r3, r2, r3
 8001f5a:	657b      	str	r3, [r7, #84]	; 0x54
 8001f5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001f60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001f64:	f7fe f994 	bl	8000290 <__aeabi_uldivmod>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	4b61      	ldr	r3, [pc, #388]	; (80020f4 <UART_SetConfig+0x2d4>)
 8001f6e:	fba3 2302 	umull	r2, r3, r3, r2
 8001f72:	095b      	lsrs	r3, r3, #5
 8001f74:	011c      	lsls	r4, r3, #4
 8001f76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001f80:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001f84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001f88:	4642      	mov	r2, r8
 8001f8a:	464b      	mov	r3, r9
 8001f8c:	1891      	adds	r1, r2, r2
 8001f8e:	64b9      	str	r1, [r7, #72]	; 0x48
 8001f90:	415b      	adcs	r3, r3
 8001f92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001f94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001f98:	4641      	mov	r1, r8
 8001f9a:	eb12 0a01 	adds.w	sl, r2, r1
 8001f9e:	4649      	mov	r1, r9
 8001fa0:	eb43 0b01 	adc.w	fp, r3, r1
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	f04f 0300 	mov.w	r3, #0
 8001fac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001fb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001fb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001fb8:	4692      	mov	sl, r2
 8001fba:	469b      	mov	fp, r3
 8001fbc:	4643      	mov	r3, r8
 8001fbe:	eb1a 0303 	adds.w	r3, sl, r3
 8001fc2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001fc6:	464b      	mov	r3, r9
 8001fc8:	eb4b 0303 	adc.w	r3, fp, r3
 8001fcc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001fdc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001fe0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	18db      	adds	r3, r3, r3
 8001fe8:	643b      	str	r3, [r7, #64]	; 0x40
 8001fea:	4613      	mov	r3, r2
 8001fec:	eb42 0303 	adc.w	r3, r2, r3
 8001ff0:	647b      	str	r3, [r7, #68]	; 0x44
 8001ff2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001ff6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001ffa:	f7fe f949 	bl	8000290 <__aeabi_uldivmod>
 8001ffe:	4602      	mov	r2, r0
 8002000:	460b      	mov	r3, r1
 8002002:	4611      	mov	r1, r2
 8002004:	4b3b      	ldr	r3, [pc, #236]	; (80020f4 <UART_SetConfig+0x2d4>)
 8002006:	fba3 2301 	umull	r2, r3, r3, r1
 800200a:	095b      	lsrs	r3, r3, #5
 800200c:	2264      	movs	r2, #100	; 0x64
 800200e:	fb02 f303 	mul.w	r3, r2, r3
 8002012:	1acb      	subs	r3, r1, r3
 8002014:	00db      	lsls	r3, r3, #3
 8002016:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800201a:	4b36      	ldr	r3, [pc, #216]	; (80020f4 <UART_SetConfig+0x2d4>)
 800201c:	fba3 2302 	umull	r2, r3, r3, r2
 8002020:	095b      	lsrs	r3, r3, #5
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002028:	441c      	add	r4, r3
 800202a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800202e:	2200      	movs	r2, #0
 8002030:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002034:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002038:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800203c:	4642      	mov	r2, r8
 800203e:	464b      	mov	r3, r9
 8002040:	1891      	adds	r1, r2, r2
 8002042:	63b9      	str	r1, [r7, #56]	; 0x38
 8002044:	415b      	adcs	r3, r3
 8002046:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002048:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800204c:	4641      	mov	r1, r8
 800204e:	1851      	adds	r1, r2, r1
 8002050:	6339      	str	r1, [r7, #48]	; 0x30
 8002052:	4649      	mov	r1, r9
 8002054:	414b      	adcs	r3, r1
 8002056:	637b      	str	r3, [r7, #52]	; 0x34
 8002058:	f04f 0200 	mov.w	r2, #0
 800205c:	f04f 0300 	mov.w	r3, #0
 8002060:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002064:	4659      	mov	r1, fp
 8002066:	00cb      	lsls	r3, r1, #3
 8002068:	4651      	mov	r1, sl
 800206a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800206e:	4651      	mov	r1, sl
 8002070:	00ca      	lsls	r2, r1, #3
 8002072:	4610      	mov	r0, r2
 8002074:	4619      	mov	r1, r3
 8002076:	4603      	mov	r3, r0
 8002078:	4642      	mov	r2, r8
 800207a:	189b      	adds	r3, r3, r2
 800207c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002080:	464b      	mov	r3, r9
 8002082:	460a      	mov	r2, r1
 8002084:	eb42 0303 	adc.w	r3, r2, r3
 8002088:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800208c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002098:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800209c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80020a0:	460b      	mov	r3, r1
 80020a2:	18db      	adds	r3, r3, r3
 80020a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80020a6:	4613      	mov	r3, r2
 80020a8:	eb42 0303 	adc.w	r3, r2, r3
 80020ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020ae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80020b2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80020b6:	f7fe f8eb 	bl	8000290 <__aeabi_uldivmod>
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	4b0d      	ldr	r3, [pc, #52]	; (80020f4 <UART_SetConfig+0x2d4>)
 80020c0:	fba3 1302 	umull	r1, r3, r3, r2
 80020c4:	095b      	lsrs	r3, r3, #5
 80020c6:	2164      	movs	r1, #100	; 0x64
 80020c8:	fb01 f303 	mul.w	r3, r1, r3
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	00db      	lsls	r3, r3, #3
 80020d0:	3332      	adds	r3, #50	; 0x32
 80020d2:	4a08      	ldr	r2, [pc, #32]	; (80020f4 <UART_SetConfig+0x2d4>)
 80020d4:	fba2 2303 	umull	r2, r3, r2, r3
 80020d8:	095b      	lsrs	r3, r3, #5
 80020da:	f003 0207 	and.w	r2, r3, #7
 80020de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4422      	add	r2, r4
 80020e6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80020e8:	e105      	b.n	80022f6 <UART_SetConfig+0x4d6>
 80020ea:	bf00      	nop
 80020ec:	40011000 	.word	0x40011000
 80020f0:	40011400 	.word	0x40011400
 80020f4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80020f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020fc:	2200      	movs	r2, #0
 80020fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002102:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002106:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800210a:	4642      	mov	r2, r8
 800210c:	464b      	mov	r3, r9
 800210e:	1891      	adds	r1, r2, r2
 8002110:	6239      	str	r1, [r7, #32]
 8002112:	415b      	adcs	r3, r3
 8002114:	627b      	str	r3, [r7, #36]	; 0x24
 8002116:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800211a:	4641      	mov	r1, r8
 800211c:	1854      	adds	r4, r2, r1
 800211e:	4649      	mov	r1, r9
 8002120:	eb43 0501 	adc.w	r5, r3, r1
 8002124:	f04f 0200 	mov.w	r2, #0
 8002128:	f04f 0300 	mov.w	r3, #0
 800212c:	00eb      	lsls	r3, r5, #3
 800212e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002132:	00e2      	lsls	r2, r4, #3
 8002134:	4614      	mov	r4, r2
 8002136:	461d      	mov	r5, r3
 8002138:	4643      	mov	r3, r8
 800213a:	18e3      	adds	r3, r4, r3
 800213c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002140:	464b      	mov	r3, r9
 8002142:	eb45 0303 	adc.w	r3, r5, r3
 8002146:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800214a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002156:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800215a:	f04f 0200 	mov.w	r2, #0
 800215e:	f04f 0300 	mov.w	r3, #0
 8002162:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002166:	4629      	mov	r1, r5
 8002168:	008b      	lsls	r3, r1, #2
 800216a:	4621      	mov	r1, r4
 800216c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002170:	4621      	mov	r1, r4
 8002172:	008a      	lsls	r2, r1, #2
 8002174:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002178:	f7fe f88a 	bl	8000290 <__aeabi_uldivmod>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	4b60      	ldr	r3, [pc, #384]	; (8002304 <UART_SetConfig+0x4e4>)
 8002182:	fba3 2302 	umull	r2, r3, r3, r2
 8002186:	095b      	lsrs	r3, r3, #5
 8002188:	011c      	lsls	r4, r3, #4
 800218a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800218e:	2200      	movs	r2, #0
 8002190:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002194:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002198:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800219c:	4642      	mov	r2, r8
 800219e:	464b      	mov	r3, r9
 80021a0:	1891      	adds	r1, r2, r2
 80021a2:	61b9      	str	r1, [r7, #24]
 80021a4:	415b      	adcs	r3, r3
 80021a6:	61fb      	str	r3, [r7, #28]
 80021a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021ac:	4641      	mov	r1, r8
 80021ae:	1851      	adds	r1, r2, r1
 80021b0:	6139      	str	r1, [r7, #16]
 80021b2:	4649      	mov	r1, r9
 80021b4:	414b      	adcs	r3, r1
 80021b6:	617b      	str	r3, [r7, #20]
 80021b8:	f04f 0200 	mov.w	r2, #0
 80021bc:	f04f 0300 	mov.w	r3, #0
 80021c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80021c4:	4659      	mov	r1, fp
 80021c6:	00cb      	lsls	r3, r1, #3
 80021c8:	4651      	mov	r1, sl
 80021ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021ce:	4651      	mov	r1, sl
 80021d0:	00ca      	lsls	r2, r1, #3
 80021d2:	4610      	mov	r0, r2
 80021d4:	4619      	mov	r1, r3
 80021d6:	4603      	mov	r3, r0
 80021d8:	4642      	mov	r2, r8
 80021da:	189b      	adds	r3, r3, r2
 80021dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80021e0:	464b      	mov	r3, r9
 80021e2:	460a      	mov	r2, r1
 80021e4:	eb42 0303 	adc.w	r3, r2, r3
 80021e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80021ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	67bb      	str	r3, [r7, #120]	; 0x78
 80021f6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	f04f 0300 	mov.w	r3, #0
 8002200:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002204:	4649      	mov	r1, r9
 8002206:	008b      	lsls	r3, r1, #2
 8002208:	4641      	mov	r1, r8
 800220a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800220e:	4641      	mov	r1, r8
 8002210:	008a      	lsls	r2, r1, #2
 8002212:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002216:	f7fe f83b 	bl	8000290 <__aeabi_uldivmod>
 800221a:	4602      	mov	r2, r0
 800221c:	460b      	mov	r3, r1
 800221e:	4b39      	ldr	r3, [pc, #228]	; (8002304 <UART_SetConfig+0x4e4>)
 8002220:	fba3 1302 	umull	r1, r3, r3, r2
 8002224:	095b      	lsrs	r3, r3, #5
 8002226:	2164      	movs	r1, #100	; 0x64
 8002228:	fb01 f303 	mul.w	r3, r1, r3
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	011b      	lsls	r3, r3, #4
 8002230:	3332      	adds	r3, #50	; 0x32
 8002232:	4a34      	ldr	r2, [pc, #208]	; (8002304 <UART_SetConfig+0x4e4>)
 8002234:	fba2 2303 	umull	r2, r3, r2, r3
 8002238:	095b      	lsrs	r3, r3, #5
 800223a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800223e:	441c      	add	r4, r3
 8002240:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002244:	2200      	movs	r2, #0
 8002246:	673b      	str	r3, [r7, #112]	; 0x70
 8002248:	677a      	str	r2, [r7, #116]	; 0x74
 800224a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800224e:	4642      	mov	r2, r8
 8002250:	464b      	mov	r3, r9
 8002252:	1891      	adds	r1, r2, r2
 8002254:	60b9      	str	r1, [r7, #8]
 8002256:	415b      	adcs	r3, r3
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800225e:	4641      	mov	r1, r8
 8002260:	1851      	adds	r1, r2, r1
 8002262:	6039      	str	r1, [r7, #0]
 8002264:	4649      	mov	r1, r9
 8002266:	414b      	adcs	r3, r1
 8002268:	607b      	str	r3, [r7, #4]
 800226a:	f04f 0200 	mov.w	r2, #0
 800226e:	f04f 0300 	mov.w	r3, #0
 8002272:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002276:	4659      	mov	r1, fp
 8002278:	00cb      	lsls	r3, r1, #3
 800227a:	4651      	mov	r1, sl
 800227c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002280:	4651      	mov	r1, sl
 8002282:	00ca      	lsls	r2, r1, #3
 8002284:	4610      	mov	r0, r2
 8002286:	4619      	mov	r1, r3
 8002288:	4603      	mov	r3, r0
 800228a:	4642      	mov	r2, r8
 800228c:	189b      	adds	r3, r3, r2
 800228e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002290:	464b      	mov	r3, r9
 8002292:	460a      	mov	r2, r1
 8002294:	eb42 0303 	adc.w	r3, r2, r3
 8002298:	66fb      	str	r3, [r7, #108]	; 0x6c
 800229a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	663b      	str	r3, [r7, #96]	; 0x60
 80022a4:	667a      	str	r2, [r7, #100]	; 0x64
 80022a6:	f04f 0200 	mov.w	r2, #0
 80022aa:	f04f 0300 	mov.w	r3, #0
 80022ae:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80022b2:	4649      	mov	r1, r9
 80022b4:	008b      	lsls	r3, r1, #2
 80022b6:	4641      	mov	r1, r8
 80022b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022bc:	4641      	mov	r1, r8
 80022be:	008a      	lsls	r2, r1, #2
 80022c0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80022c4:	f7fd ffe4 	bl	8000290 <__aeabi_uldivmod>
 80022c8:	4602      	mov	r2, r0
 80022ca:	460b      	mov	r3, r1
 80022cc:	4b0d      	ldr	r3, [pc, #52]	; (8002304 <UART_SetConfig+0x4e4>)
 80022ce:	fba3 1302 	umull	r1, r3, r3, r2
 80022d2:	095b      	lsrs	r3, r3, #5
 80022d4:	2164      	movs	r1, #100	; 0x64
 80022d6:	fb01 f303 	mul.w	r3, r1, r3
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	011b      	lsls	r3, r3, #4
 80022de:	3332      	adds	r3, #50	; 0x32
 80022e0:	4a08      	ldr	r2, [pc, #32]	; (8002304 <UART_SetConfig+0x4e4>)
 80022e2:	fba2 2303 	umull	r2, r3, r2, r3
 80022e6:	095b      	lsrs	r3, r3, #5
 80022e8:	f003 020f 	and.w	r2, r3, #15
 80022ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4422      	add	r2, r4
 80022f4:	609a      	str	r2, [r3, #8]
}
 80022f6:	bf00      	nop
 80022f8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80022fc:	46bd      	mov	sp, r7
 80022fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002302:	bf00      	nop
 8002304:	51eb851f 	.word	0x51eb851f

08002308 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	4603      	mov	r3, r0
 8002310:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002312:	2300      	movs	r3, #0
 8002314:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002316:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800231a:	2b84      	cmp	r3, #132	; 0x84
 800231c:	d005      	beq.n	800232a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800231e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	4413      	add	r3, r2
 8002326:	3303      	adds	r3, #3
 8002328:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800232a:	68fb      	ldr	r3, [r7, #12]
}
 800232c:	4618      	mov	r0, r3
 800232e:	3714      	adds	r7, #20
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <makeCmsisPriority>:

#if (INCLUDE_uxTaskPriorityGet == 1)
/* Convert from FreeRTOS priority number to CMSIS type osPriority */
static osPriority makeCmsisPriority (unsigned portBASE_TYPE fpriority)
{
 8002338:	b480      	push	{r7}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  osPriority priority = osPriorityError;
 8002340:	2384      	movs	r3, #132	; 0x84
 8002342:	81fb      	strh	r3, [r7, #14]
  
  if ((fpriority - tskIDLE_PRIORITY) <= (osPriorityRealtime - osPriorityIdle)) {
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2b06      	cmp	r3, #6
 8002348:	d804      	bhi.n	8002354 <makeCmsisPriority+0x1c>
    priority = (osPriority)((int)osPriorityIdle + (int)(fpriority - tskIDLE_PRIORITY));
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	b29b      	uxth	r3, r3
 800234e:	3b03      	subs	r3, #3
 8002350:	b29b      	uxth	r3, r3
 8002352:	81fb      	strh	r3, [r7, #14]
  }
  
  return priority;
 8002354:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3714      	adds	r7, #20
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800236a:	f3ef 8305 	mrs	r3, IPSR
 800236e:	607b      	str	r3, [r7, #4]
  return(result);
 8002370:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8002372:	2b00      	cmp	r3, #0
 8002374:	bf14      	ite	ne
 8002376:	2301      	movne	r3, #1
 8002378:	2300      	moveq	r3, #0
 800237a:	b2db      	uxtb	r3, r3
}
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800238c:	f000 fb80 	bl	8002a90 <vTaskStartScheduler>
  
  return osOK;
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	bd80      	pop	{r7, pc}

08002396 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002396:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002398:	b089      	sub	sp, #36	; 0x24
 800239a:	af04      	add	r7, sp, #16
 800239c:	6078      	str	r0, [r7, #4]
 800239e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	695b      	ldr	r3, [r3, #20]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d020      	beq.n	80023ea <osThreadCreate+0x54>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d01c      	beq.n	80023ea <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	685c      	ldr	r4, [r3, #4]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681d      	ldr	r5, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	691e      	ldr	r6, [r3, #16]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff ffa0 	bl	8002308 <makeFreeRtosPriority>
 80023c8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	695b      	ldr	r3, [r3, #20]
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80023d2:	9202      	str	r2, [sp, #8]
 80023d4:	9301      	str	r3, [sp, #4]
 80023d6:	9100      	str	r1, [sp, #0]
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	4632      	mov	r2, r6
 80023dc:	4629      	mov	r1, r5
 80023de:	4620      	mov	r0, r4
 80023e0:	f000 f8d3 	bl	800258a <xTaskCreateStatic>
 80023e4:	4603      	mov	r3, r0
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	e01c      	b.n	8002424 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685c      	ldr	r4, [r3, #4]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80023f6:	b29e      	uxth	r6, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff ff82 	bl	8002308 <makeFreeRtosPriority>
 8002404:	4602      	mov	r2, r0
 8002406:	f107 030c 	add.w	r3, r7, #12
 800240a:	9301      	str	r3, [sp, #4]
 800240c:	9200      	str	r2, [sp, #0]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	4632      	mov	r2, r6
 8002412:	4629      	mov	r1, r5
 8002414:	4620      	mov	r0, r4
 8002416:	f000 f915 	bl	8002644 <xTaskCreate>
 800241a:	4603      	mov	r3, r0
 800241c:	2b01      	cmp	r3, #1
 800241e:	d001      	beq.n	8002424 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002420:	2300      	movs	r3, #0
 8002422:	e000      	b.n	8002426 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002424:	68fb      	ldr	r3, [r7, #12]
}
 8002426:	4618      	mov	r0, r3
 8002428:	3714      	adds	r7, #20
 800242a:	46bd      	mov	sp, r7
 800242c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800242e <osThreadSetPriority>:
* @param   priority      new priority value for the thread function.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadSetPriority shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadSetPriority (osThreadId thread_id, osPriority priority)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b082      	sub	sp, #8
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
 8002436:	460b      	mov	r3, r1
 8002438:	807b      	strh	r3, [r7, #2]
#if (INCLUDE_vTaskPrioritySet == 1)
  vTaskPrioritySet(thread_id, makeFreeRtosPriority(priority));
 800243a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800243e:	4618      	mov	r0, r3
 8002440:	f7ff ff62 	bl	8002308 <makeFreeRtosPriority>
 8002444:	4603      	mov	r3, r0
 8002446:	4619      	mov	r1, r3
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f000 fa77 	bl	800293c <vTaskPrioritySet>
  return osOK;
 800244e:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8002450:	4618      	mov	r0, r3
 8002452:	3708      	adds	r7, #8
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <osThreadGetPriority>:
* @param   thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  current priority value of the thread function.
* @note   MUST REMAIN UNCHANGED: \b osThreadGetPriority shall be consistent in every CMSIS-RTOS.
*/
osPriority osThreadGetPriority (osThreadId thread_id)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
#if (INCLUDE_uxTaskPriorityGet == 1)
  if (inHandlerMode())
 8002460:	f7ff ff80 	bl	8002364 <inHandlerMode>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d008      	beq.n	800247c <osThreadGetPriority+0x24>
  {
    return makeCmsisPriority(uxTaskPriorityGetFromISR(thread_id));  
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 fa3a 	bl	80028e4 <uxTaskPriorityGetFromISR>
 8002470:	4603      	mov	r3, r0
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff ff60 	bl	8002338 <makeCmsisPriority>
 8002478:	4603      	mov	r3, r0
 800247a:	e007      	b.n	800248c <osThreadGetPriority+0x34>
  }
  else
  {  
    return makeCmsisPriority(uxTaskPriorityGet(thread_id));
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f000 fa17 	bl	80028b0 <uxTaskPriorityGet>
 8002482:	4603      	mov	r3, r0
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff ff57 	bl	8002338 <makeCmsisPriority>
 800248a:	4603      	mov	r3, r0
  }
#else
  return osPriorityError;
#endif
}
 800248c:	4618      	mov	r0, r3
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f103 0208 	add.w	r2, r3, #8
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f04f 32ff 	mov.w	r2, #4294967295
 80024ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f103 0208 	add.w	r2, r3, #8
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f103 0208 	add.w	r2, r3, #8
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80024e2:	bf00      	nop
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr

080024ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80024ee:	b480      	push	{r7}
 80024f0:	b085      	sub	sp, #20
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	68fa      	ldr	r2, [r7, #12]
 8002502:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	689a      	ldr	r2, [r3, #8]
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	683a      	ldr	r2, [r7, #0]
 8002512:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	683a      	ldr	r2, [r7, #0]
 8002518:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	1c5a      	adds	r2, r3, #1
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	601a      	str	r2, [r3, #0]
}
 800252a:	bf00      	nop
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr

08002536 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002536:	b480      	push	{r7}
 8002538:	b085      	sub	sp, #20
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	6892      	ldr	r2, [r2, #8]
 800254c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	6852      	ldr	r2, [r2, #4]
 8002556:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	429a      	cmp	r2, r3
 8002560:	d103      	bne.n	800256a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689a      	ldr	r2, [r3, #8]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	1e5a      	subs	r2, r3, #1
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
}
 800257e:	4618      	mov	r0, r3
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800258a:	b580      	push	{r7, lr}
 800258c:	b08e      	sub	sp, #56	; 0x38
 800258e:	af04      	add	r7, sp, #16
 8002590:	60f8      	str	r0, [r7, #12]
 8002592:	60b9      	str	r1, [r7, #8]
 8002594:	607a      	str	r2, [r7, #4]
 8002596:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800259a:	2b00      	cmp	r3, #0
 800259c:	d10a      	bne.n	80025b4 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800259e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025a2:	f383 8811 	msr	BASEPRI, r3
 80025a6:	f3bf 8f6f 	isb	sy
 80025aa:	f3bf 8f4f 	dsb	sy
 80025ae:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80025b0:	bf00      	nop
 80025b2:	e7fe      	b.n	80025b2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80025b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d10a      	bne.n	80025d0 <xTaskCreateStatic+0x46>
	__asm volatile
 80025ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025be:	f383 8811 	msr	BASEPRI, r3
 80025c2:	f3bf 8f6f 	isb	sy
 80025c6:	f3bf 8f4f 	dsb	sy
 80025ca:	61fb      	str	r3, [r7, #28]
}
 80025cc:	bf00      	nop
 80025ce:	e7fe      	b.n	80025ce <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80025d0:	2354      	movs	r3, #84	; 0x54
 80025d2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	2b54      	cmp	r3, #84	; 0x54
 80025d8:	d00a      	beq.n	80025f0 <xTaskCreateStatic+0x66>
	__asm volatile
 80025da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025de:	f383 8811 	msr	BASEPRI, r3
 80025e2:	f3bf 8f6f 	isb	sy
 80025e6:	f3bf 8f4f 	dsb	sy
 80025ea:	61bb      	str	r3, [r7, #24]
}
 80025ec:	bf00      	nop
 80025ee:	e7fe      	b.n	80025ee <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80025f0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80025f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d01e      	beq.n	8002636 <xTaskCreateStatic+0xac>
 80025f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d01b      	beq.n	8002636 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80025fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002600:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002604:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002606:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260a:	2202      	movs	r2, #2
 800260c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002610:	2300      	movs	r3, #0
 8002612:	9303      	str	r3, [sp, #12]
 8002614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002616:	9302      	str	r3, [sp, #8]
 8002618:	f107 0314 	add.w	r3, r7, #20
 800261c:	9301      	str	r3, [sp, #4]
 800261e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	68b9      	ldr	r1, [r7, #8]
 8002628:	68f8      	ldr	r0, [r7, #12]
 800262a:	f000 f850 	bl	80026ce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800262e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002630:	f000 f8d4 	bl	80027dc <prvAddNewTaskToReadyList>
 8002634:	e001      	b.n	800263a <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002636:	2300      	movs	r3, #0
 8002638:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800263a:	697b      	ldr	r3, [r7, #20]
	}
 800263c:	4618      	mov	r0, r3
 800263e:	3728      	adds	r7, #40	; 0x28
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08c      	sub	sp, #48	; 0x30
 8002648:	af04      	add	r7, sp, #16
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	603b      	str	r3, [r7, #0]
 8002650:	4613      	mov	r3, r2
 8002652:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002654:	88fb      	ldrh	r3, [r7, #6]
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4618      	mov	r0, r3
 800265a:	f000 ff7d 	bl	8003558 <pvPortMalloc>
 800265e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00e      	beq.n	8002684 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002666:	2054      	movs	r0, #84	; 0x54
 8002668:	f000 ff76 	bl	8003558 <pvPortMalloc>
 800266c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d003      	beq.n	800267c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	697a      	ldr	r2, [r7, #20]
 8002678:	631a      	str	r2, [r3, #48]	; 0x30
 800267a:	e005      	b.n	8002688 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800267c:	6978      	ldr	r0, [r7, #20]
 800267e:	f001 f837 	bl	80036f0 <vPortFree>
 8002682:	e001      	b.n	8002688 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002684:	2300      	movs	r3, #0
 8002686:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d017      	beq.n	80026be <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002696:	88fa      	ldrh	r2, [r7, #6]
 8002698:	2300      	movs	r3, #0
 800269a:	9303      	str	r3, [sp, #12]
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	9302      	str	r3, [sp, #8]
 80026a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026a2:	9301      	str	r3, [sp, #4]
 80026a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	68b9      	ldr	r1, [r7, #8]
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f000 f80e 	bl	80026ce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80026b2:	69f8      	ldr	r0, [r7, #28]
 80026b4:	f000 f892 	bl	80027dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80026b8:	2301      	movs	r3, #1
 80026ba:	61bb      	str	r3, [r7, #24]
 80026bc:	e002      	b.n	80026c4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80026be:	f04f 33ff 	mov.w	r3, #4294967295
 80026c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80026c4:	69bb      	ldr	r3, [r7, #24]
	}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3720      	adds	r7, #32
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b088      	sub	sp, #32
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	60f8      	str	r0, [r7, #12]
 80026d6:	60b9      	str	r1, [r7, #8]
 80026d8:	607a      	str	r2, [r7, #4]
 80026da:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80026dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80026e6:	3b01      	subs	r3, #1
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4413      	add	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	f023 0307 	bic.w	r3, r3, #7
 80026f4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	f003 0307 	and.w	r3, r3, #7
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d00a      	beq.n	8002716 <prvInitialiseNewTask+0x48>
	__asm volatile
 8002700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002704:	f383 8811 	msr	BASEPRI, r3
 8002708:	f3bf 8f6f 	isb	sy
 800270c:	f3bf 8f4f 	dsb	sy
 8002710:	617b      	str	r3, [r7, #20]
}
 8002712:	bf00      	nop
 8002714:	e7fe      	b.n	8002714 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d01f      	beq.n	800275c <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800271c:	2300      	movs	r3, #0
 800271e:	61fb      	str	r3, [r7, #28]
 8002720:	e012      	b.n	8002748 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002722:	68ba      	ldr	r2, [r7, #8]
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	4413      	add	r3, r2
 8002728:	7819      	ldrb	r1, [r3, #0]
 800272a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	4413      	add	r3, r2
 8002730:	3334      	adds	r3, #52	; 0x34
 8002732:	460a      	mov	r2, r1
 8002734:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002736:	68ba      	ldr	r2, [r7, #8]
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	4413      	add	r3, r2
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d006      	beq.n	8002750 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	3301      	adds	r3, #1
 8002746:	61fb      	str	r3, [r7, #28]
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	2b0f      	cmp	r3, #15
 800274c:	d9e9      	bls.n	8002722 <prvInitialiseNewTask+0x54>
 800274e:	e000      	b.n	8002752 <prvInitialiseNewTask+0x84>
			{
				break;
 8002750:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002754:	2200      	movs	r2, #0
 8002756:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800275a:	e003      	b.n	8002764 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800275c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800275e:	2200      	movs	r2, #0
 8002760:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002766:	2b06      	cmp	r3, #6
 8002768:	d901      	bls.n	800276e <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800276a:	2306      	movs	r3, #6
 800276c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800276e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002770:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002772:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002776:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002778:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800277a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800277c:	2200      	movs	r2, #0
 800277e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002782:	3304      	adds	r3, #4
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff fea5 	bl	80024d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800278a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800278c:	3318      	adds	r3, #24
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff fea0 	bl	80024d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002796:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002798:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800279a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800279c:	f1c3 0207 	rsb	r2, r3, #7
 80027a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027a2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80027a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027a8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80027aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027ac:	2200      	movs	r2, #0
 80027ae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80027b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	68f9      	ldr	r1, [r7, #12]
 80027bc:	69b8      	ldr	r0, [r7, #24]
 80027be:	f000 fc79 	bl	80030b4 <pxPortInitialiseStack>
 80027c2:	4602      	mov	r2, r0
 80027c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027c6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80027c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d002      	beq.n	80027d4 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80027ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027d2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80027d4:	bf00      	nop
 80027d6:	3720      	adds	r7, #32
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80027e4:	f000 fd96 	bl	8003314 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80027e8:	4b2a      	ldr	r3, [pc, #168]	; (8002894 <prvAddNewTaskToReadyList+0xb8>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	3301      	adds	r3, #1
 80027ee:	4a29      	ldr	r2, [pc, #164]	; (8002894 <prvAddNewTaskToReadyList+0xb8>)
 80027f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80027f2:	4b29      	ldr	r3, [pc, #164]	; (8002898 <prvAddNewTaskToReadyList+0xbc>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d109      	bne.n	800280e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80027fa:	4a27      	ldr	r2, [pc, #156]	; (8002898 <prvAddNewTaskToReadyList+0xbc>)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002800:	4b24      	ldr	r3, [pc, #144]	; (8002894 <prvAddNewTaskToReadyList+0xb8>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d110      	bne.n	800282a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002808:	f000 fb78 	bl	8002efc <prvInitialiseTaskLists>
 800280c:	e00d      	b.n	800282a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800280e:	4b23      	ldr	r3, [pc, #140]	; (800289c <prvAddNewTaskToReadyList+0xc0>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d109      	bne.n	800282a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002816:	4b20      	ldr	r3, [pc, #128]	; (8002898 <prvAddNewTaskToReadyList+0xbc>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002820:	429a      	cmp	r2, r3
 8002822:	d802      	bhi.n	800282a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002824:	4a1c      	ldr	r2, [pc, #112]	; (8002898 <prvAddNewTaskToReadyList+0xbc>)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800282a:	4b1d      	ldr	r3, [pc, #116]	; (80028a0 <prvAddNewTaskToReadyList+0xc4>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	3301      	adds	r3, #1
 8002830:	4a1b      	ldr	r2, [pc, #108]	; (80028a0 <prvAddNewTaskToReadyList+0xc4>)
 8002832:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002838:	2201      	movs	r2, #1
 800283a:	409a      	lsls	r2, r3
 800283c:	4b19      	ldr	r3, [pc, #100]	; (80028a4 <prvAddNewTaskToReadyList+0xc8>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4313      	orrs	r3, r2
 8002842:	4a18      	ldr	r2, [pc, #96]	; (80028a4 <prvAddNewTaskToReadyList+0xc8>)
 8002844:	6013      	str	r3, [r2, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800284a:	4613      	mov	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4a15      	ldr	r2, [pc, #84]	; (80028a8 <prvAddNewTaskToReadyList+0xcc>)
 8002854:	441a      	add	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	3304      	adds	r3, #4
 800285a:	4619      	mov	r1, r3
 800285c:	4610      	mov	r0, r2
 800285e:	f7ff fe46 	bl	80024ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002862:	f000 fd87 	bl	8003374 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002866:	4b0d      	ldr	r3, [pc, #52]	; (800289c <prvAddNewTaskToReadyList+0xc0>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d00e      	beq.n	800288c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800286e:	4b0a      	ldr	r3, [pc, #40]	; (8002898 <prvAddNewTaskToReadyList+0xbc>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002878:	429a      	cmp	r2, r3
 800287a:	d207      	bcs.n	800288c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800287c:	4b0b      	ldr	r3, [pc, #44]	; (80028ac <prvAddNewTaskToReadyList+0xd0>)
 800287e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	f3bf 8f4f 	dsb	sy
 8002888:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800288c:	bf00      	nop
 800288e:	3708      	adds	r7, #8
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	2000046c 	.word	0x2000046c
 8002898:	2000036c 	.word	0x2000036c
 800289c:	20000478 	.word	0x20000478
 80028a0:	20000488 	.word	0x20000488
 80028a4:	20000474 	.word	0x20000474
 80028a8:	20000370 	.word	0x20000370
 80028ac:	e000ed04 	.word	0xe000ed04

080028b0 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
 80028b8:	f000 fd2c 	bl	8003314 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d102      	bne.n	80028c8 <uxTaskPriorityGet+0x18>
 80028c2:	4b07      	ldr	r3, [pc, #28]	; (80028e0 <uxTaskPriorityGet+0x30>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	e000      	b.n	80028ca <uxTaskPriorityGet+0x1a>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d0:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 80028d2:	f000 fd4f 	bl	8003374 <vPortExitCritical>

		return uxReturn;
 80028d6:	68bb      	ldr	r3, [r7, #8]
	}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	2000036c 	.word	0x2000036c

080028e4 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( const TaskHandle_t xTask )
	{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b088      	sub	sp, #32
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80028ec:	f000 fdf4 	bl	80034d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80028f0:	f3ef 8211 	mrs	r2, BASEPRI
 80028f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f8:	f383 8811 	msr	BASEPRI, r3
 80028fc:	f3bf 8f6f 	isb	sy
 8002900:	f3bf 8f4f 	dsb	sy
 8002904:	613a      	str	r2, [r7, #16]
 8002906:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002908:	693b      	ldr	r3, [r7, #16]

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
 800290a:	61fb      	str	r3, [r7, #28]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d102      	bne.n	8002918 <uxTaskPriorityGetFromISR+0x34>
 8002912:	4b09      	ldr	r3, [pc, #36]	; (8002938 <uxTaskPriorityGetFromISR+0x54>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	e000      	b.n	800291a <uxTaskPriorityGetFromISR+0x36>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	61bb      	str	r3, [r7, #24]
			uxReturn = pxTCB->uxPriority;
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002920:	617b      	str	r3, [r7, #20]
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800292c:	bf00      	nop
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
 800292e:	697b      	ldr	r3, [r7, #20]
	}
 8002930:	4618      	mov	r0, r3
 8002932:	3720      	adds	r7, #32
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	2000036c 	.word	0x2000036c

0800293c <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 800293c:	b580      	push	{r7, lr}
 800293e:	b088      	sub	sp, #32
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 8002946:	2300      	movs	r3, #0
 8002948:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	2b06      	cmp	r3, #6
 800294e:	d90a      	bls.n	8002966 <vTaskPrioritySet+0x2a>
	__asm volatile
 8002950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002954:	f383 8811 	msr	BASEPRI, r3
 8002958:	f3bf 8f6f 	isb	sy
 800295c:	f3bf 8f4f 	dsb	sy
 8002960:	60fb      	str	r3, [r7, #12]
}
 8002962:	bf00      	nop
 8002964:	e7fe      	b.n	8002964 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	2b06      	cmp	r3, #6
 800296a:	d901      	bls.n	8002970 <vTaskPrioritySet+0x34>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800296c:	2306      	movs	r3, #6
 800296e:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 8002970:	f000 fcd0 	bl	8003314 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d102      	bne.n	8002980 <vTaskPrioritySet+0x44>
 800297a:	4b41      	ldr	r3, [pc, #260]	; (8002a80 <vTaskPrioritySet+0x144>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	e000      	b.n	8002982 <vTaskPrioritySet+0x46>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002988:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 800298a:	697a      	ldr	r2, [r7, #20]
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	429a      	cmp	r2, r3
 8002990:	d06f      	beq.n	8002a72 <vTaskPrioritySet+0x136>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 8002992:	683a      	ldr	r2, [r7, #0]
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	429a      	cmp	r2, r3
 8002998:	d90d      	bls.n	80029b6 <vTaskPrioritySet+0x7a>
				{
					if( pxTCB != pxCurrentTCB )
 800299a:	4b39      	ldr	r3, [pc, #228]	; (8002a80 <vTaskPrioritySet+0x144>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d00f      	beq.n	80029c4 <vTaskPrioritySet+0x88>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 80029a4:	4b36      	ldr	r3, [pc, #216]	; (8002a80 <vTaskPrioritySet+0x144>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d309      	bcc.n	80029c4 <vTaskPrioritySet+0x88>
						{
							xYieldRequired = pdTRUE;
 80029b0:	2301      	movs	r3, #1
 80029b2:	61fb      	str	r3, [r7, #28]
 80029b4:	e006      	b.n	80029c4 <vTaskPrioritySet+0x88>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 80029b6:	4b32      	ldr	r3, [pc, #200]	; (8002a80 <vTaskPrioritySet+0x144>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d101      	bne.n	80029c4 <vTaskPrioritySet+0x88>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 80029c0:	2301      	movs	r3, #1
 80029c2:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c8:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d102      	bne.n	80029dc <vTaskPrioritySet+0xa0>
					{
						pxTCB->uxPriority = uxNewPriority;
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	645a      	str	r2, [r3, #68]	; 0x44
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	db04      	blt.n	80029f4 <vTaskPrioritySet+0xb8>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	f1c3 0207 	rsb	r2, r3, #7
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	6959      	ldr	r1, [r3, #20]
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	4613      	mov	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	4413      	add	r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	4a20      	ldr	r2, [pc, #128]	; (8002a84 <vTaskPrioritySet+0x148>)
 8002a04:	4413      	add	r3, r2
 8002a06:	4299      	cmp	r1, r3
 8002a08:	d128      	bne.n	8002a5c <vTaskPrioritySet+0x120>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	3304      	adds	r3, #4
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff fd91 	bl	8002536 <uxListRemove>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d109      	bne.n	8002a2e <vTaskPrioritySet+0xf2>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a22:	43da      	mvns	r2, r3
 8002a24:	4b18      	ldr	r3, [pc, #96]	; (8002a88 <vTaskPrioritySet+0x14c>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	4a17      	ldr	r2, [pc, #92]	; (8002a88 <vTaskPrioritySet+0x14c>)
 8002a2c:	6013      	str	r3, [r2, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a32:	2201      	movs	r2, #1
 8002a34:	409a      	lsls	r2, r3
 8002a36:	4b14      	ldr	r3, [pc, #80]	; (8002a88 <vTaskPrioritySet+0x14c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	4a12      	ldr	r2, [pc, #72]	; (8002a88 <vTaskPrioritySet+0x14c>)
 8002a3e:	6013      	str	r3, [r2, #0]
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a44:	4613      	mov	r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	4413      	add	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	4a0d      	ldr	r2, [pc, #52]	; (8002a84 <vTaskPrioritySet+0x148>)
 8002a4e:	441a      	add	r2, r3
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	3304      	adds	r3, #4
 8002a54:	4619      	mov	r1, r3
 8002a56:	4610      	mov	r0, r2
 8002a58:	f7ff fd49 	bl	80024ee <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d007      	beq.n	8002a72 <vTaskPrioritySet+0x136>
				{
					taskYIELD_IF_USING_PREEMPTION();
 8002a62:	4b0a      	ldr	r3, [pc, #40]	; (8002a8c <vTaskPrioritySet+0x150>)
 8002a64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a68:	601a      	str	r2, [r3, #0]
 8002a6a:	f3bf 8f4f 	dsb	sy
 8002a6e:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8002a72:	f000 fc7f 	bl	8003374 <vPortExitCritical>
	}
 8002a76:	bf00      	nop
 8002a78:	3720      	adds	r7, #32
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	2000036c 	.word	0x2000036c
 8002a84:	20000370 	.word	0x20000370
 8002a88:	20000474 	.word	0x20000474
 8002a8c:	e000ed04 	.word	0xe000ed04

08002a90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b08a      	sub	sp, #40	; 0x28
 8002a94:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002a96:	2300      	movs	r3, #0
 8002a98:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002a9e:	463a      	mov	r2, r7
 8002aa0:	1d39      	adds	r1, r7, #4
 8002aa2:	f107 0308 	add.w	r3, r7, #8
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7fd fd74 	bl	8000594 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002aac:	6839      	ldr	r1, [r7, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	68ba      	ldr	r2, [r7, #8]
 8002ab2:	9202      	str	r2, [sp, #8]
 8002ab4:	9301      	str	r3, [sp, #4]
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	9300      	str	r3, [sp, #0]
 8002aba:	2300      	movs	r3, #0
 8002abc:	460a      	mov	r2, r1
 8002abe:	491e      	ldr	r1, [pc, #120]	; (8002b38 <vTaskStartScheduler+0xa8>)
 8002ac0:	481e      	ldr	r0, [pc, #120]	; (8002b3c <vTaskStartScheduler+0xac>)
 8002ac2:	f7ff fd62 	bl	800258a <xTaskCreateStatic>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	4a1d      	ldr	r2, [pc, #116]	; (8002b40 <vTaskStartScheduler+0xb0>)
 8002aca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002acc:	4b1c      	ldr	r3, [pc, #112]	; (8002b40 <vTaskStartScheduler+0xb0>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d002      	beq.n	8002ada <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	617b      	str	r3, [r7, #20]
 8002ad8:	e001      	b.n	8002ade <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002ada:	2300      	movs	r3, #0
 8002adc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d116      	bne.n	8002b12 <vTaskStartScheduler+0x82>
	__asm volatile
 8002ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ae8:	f383 8811 	msr	BASEPRI, r3
 8002aec:	f3bf 8f6f 	isb	sy
 8002af0:	f3bf 8f4f 	dsb	sy
 8002af4:	613b      	str	r3, [r7, #16]
}
 8002af6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002af8:	4b12      	ldr	r3, [pc, #72]	; (8002b44 <vTaskStartScheduler+0xb4>)
 8002afa:	f04f 32ff 	mov.w	r2, #4294967295
 8002afe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002b00:	4b11      	ldr	r3, [pc, #68]	; (8002b48 <vTaskStartScheduler+0xb8>)
 8002b02:	2201      	movs	r2, #1
 8002b04:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002b06:	4b11      	ldr	r3, [pc, #68]	; (8002b4c <vTaskStartScheduler+0xbc>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002b0c:	f000 fb60 	bl	80031d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002b10:	e00e      	b.n	8002b30 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b18:	d10a      	bne.n	8002b30 <vTaskStartScheduler+0xa0>
	__asm volatile
 8002b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b1e:	f383 8811 	msr	BASEPRI, r3
 8002b22:	f3bf 8f6f 	isb	sy
 8002b26:	f3bf 8f4f 	dsb	sy
 8002b2a:	60fb      	str	r3, [r7, #12]
}
 8002b2c:	bf00      	nop
 8002b2e:	e7fe      	b.n	8002b2e <vTaskStartScheduler+0x9e>
}
 8002b30:	bf00      	nop
 8002b32:	3718      	adds	r7, #24
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	08004334 	.word	0x08004334
 8002b3c:	08002ecd 	.word	0x08002ecd
 8002b40:	20000490 	.word	0x20000490
 8002b44:	2000048c 	.word	0x2000048c
 8002b48:	20000478 	.word	0x20000478
 8002b4c:	20000470 	.word	0x20000470

08002b50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002b54:	4b04      	ldr	r3, [pc, #16]	; (8002b68 <vTaskSuspendAll+0x18>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	4a03      	ldr	r2, [pc, #12]	; (8002b68 <vTaskSuspendAll+0x18>)
 8002b5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002b5e:	bf00      	nop
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	20000494 	.word	0x20000494

08002b6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002b72:	2300      	movs	r3, #0
 8002b74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002b76:	2300      	movs	r3, #0
 8002b78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002b7a:	4b41      	ldr	r3, [pc, #260]	; (8002c80 <xTaskResumeAll+0x114>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d10a      	bne.n	8002b98 <xTaskResumeAll+0x2c>
	__asm volatile
 8002b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b86:	f383 8811 	msr	BASEPRI, r3
 8002b8a:	f3bf 8f6f 	isb	sy
 8002b8e:	f3bf 8f4f 	dsb	sy
 8002b92:	603b      	str	r3, [r7, #0]
}
 8002b94:	bf00      	nop
 8002b96:	e7fe      	b.n	8002b96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002b98:	f000 fbbc 	bl	8003314 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002b9c:	4b38      	ldr	r3, [pc, #224]	; (8002c80 <xTaskResumeAll+0x114>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	4a37      	ldr	r2, [pc, #220]	; (8002c80 <xTaskResumeAll+0x114>)
 8002ba4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ba6:	4b36      	ldr	r3, [pc, #216]	; (8002c80 <xTaskResumeAll+0x114>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d161      	bne.n	8002c72 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002bae:	4b35      	ldr	r3, [pc, #212]	; (8002c84 <xTaskResumeAll+0x118>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d05d      	beq.n	8002c72 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002bb6:	e02e      	b.n	8002c16 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002bb8:	4b33      	ldr	r3, [pc, #204]	; (8002c88 <xTaskResumeAll+0x11c>)
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	3318      	adds	r3, #24
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff fcb6 	bl	8002536 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	3304      	adds	r3, #4
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff fcb1 	bl	8002536 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd8:	2201      	movs	r2, #1
 8002bda:	409a      	lsls	r2, r3
 8002bdc:	4b2b      	ldr	r3, [pc, #172]	; (8002c8c <xTaskResumeAll+0x120>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	4a2a      	ldr	r2, [pc, #168]	; (8002c8c <xTaskResumeAll+0x120>)
 8002be4:	6013      	str	r3, [r2, #0]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bea:	4613      	mov	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4a27      	ldr	r2, [pc, #156]	; (8002c90 <xTaskResumeAll+0x124>)
 8002bf4:	441a      	add	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4610      	mov	r0, r2
 8002bfe:	f7ff fc76 	bl	80024ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c06:	4b23      	ldr	r3, [pc, #140]	; (8002c94 <xTaskResumeAll+0x128>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d302      	bcc.n	8002c16 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002c10:	4b21      	ldr	r3, [pc, #132]	; (8002c98 <xTaskResumeAll+0x12c>)
 8002c12:	2201      	movs	r2, #1
 8002c14:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002c16:	4b1c      	ldr	r3, [pc, #112]	; (8002c88 <xTaskResumeAll+0x11c>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1cc      	bne.n	8002bb8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002c24:	f000 fa08 	bl	8003038 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002c28:	4b1c      	ldr	r3, [pc, #112]	; (8002c9c <xTaskResumeAll+0x130>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d010      	beq.n	8002c56 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002c34:	f000 f836 	bl	8002ca4 <xTaskIncrementTick>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d002      	beq.n	8002c44 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002c3e:	4b16      	ldr	r3, [pc, #88]	; (8002c98 <xTaskResumeAll+0x12c>)
 8002c40:	2201      	movs	r2, #1
 8002c42:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3b01      	subs	r3, #1
 8002c48:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d1f1      	bne.n	8002c34 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8002c50:	4b12      	ldr	r3, [pc, #72]	; (8002c9c <xTaskResumeAll+0x130>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002c56:	4b10      	ldr	r3, [pc, #64]	; (8002c98 <xTaskResumeAll+0x12c>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d009      	beq.n	8002c72 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002c62:	4b0f      	ldr	r3, [pc, #60]	; (8002ca0 <xTaskResumeAll+0x134>)
 8002c64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	f3bf 8f4f 	dsb	sy
 8002c6e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002c72:	f000 fb7f 	bl	8003374 <vPortExitCritical>

	return xAlreadyYielded;
 8002c76:	68bb      	ldr	r3, [r7, #8]
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3710      	adds	r7, #16
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	20000494 	.word	0x20000494
 8002c84:	2000046c 	.word	0x2000046c
 8002c88:	2000042c 	.word	0x2000042c
 8002c8c:	20000474 	.word	0x20000474
 8002c90:	20000370 	.word	0x20000370
 8002c94:	2000036c 	.word	0x2000036c
 8002c98:	20000480 	.word	0x20000480
 8002c9c:	2000047c 	.word	0x2000047c
 8002ca0:	e000ed04 	.word	0xe000ed04

08002ca4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002caa:	2300      	movs	r3, #0
 8002cac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cae:	4b4e      	ldr	r3, [pc, #312]	; (8002de8 <xTaskIncrementTick+0x144>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	f040 808e 	bne.w	8002dd4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002cb8:	4b4c      	ldr	r3, [pc, #304]	; (8002dec <xTaskIncrementTick+0x148>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002cc0:	4a4a      	ldr	r2, [pc, #296]	; (8002dec <xTaskIncrementTick+0x148>)
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d120      	bne.n	8002d0e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002ccc:	4b48      	ldr	r3, [pc, #288]	; (8002df0 <xTaskIncrementTick+0x14c>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00a      	beq.n	8002cec <xTaskIncrementTick+0x48>
	__asm volatile
 8002cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cda:	f383 8811 	msr	BASEPRI, r3
 8002cde:	f3bf 8f6f 	isb	sy
 8002ce2:	f3bf 8f4f 	dsb	sy
 8002ce6:	603b      	str	r3, [r7, #0]
}
 8002ce8:	bf00      	nop
 8002cea:	e7fe      	b.n	8002cea <xTaskIncrementTick+0x46>
 8002cec:	4b40      	ldr	r3, [pc, #256]	; (8002df0 <xTaskIncrementTick+0x14c>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	60fb      	str	r3, [r7, #12]
 8002cf2:	4b40      	ldr	r3, [pc, #256]	; (8002df4 <xTaskIncrementTick+0x150>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a3e      	ldr	r2, [pc, #248]	; (8002df0 <xTaskIncrementTick+0x14c>)
 8002cf8:	6013      	str	r3, [r2, #0]
 8002cfa:	4a3e      	ldr	r2, [pc, #248]	; (8002df4 <xTaskIncrementTick+0x150>)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6013      	str	r3, [r2, #0]
 8002d00:	4b3d      	ldr	r3, [pc, #244]	; (8002df8 <xTaskIncrementTick+0x154>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	3301      	adds	r3, #1
 8002d06:	4a3c      	ldr	r2, [pc, #240]	; (8002df8 <xTaskIncrementTick+0x154>)
 8002d08:	6013      	str	r3, [r2, #0]
 8002d0a:	f000 f995 	bl	8003038 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002d0e:	4b3b      	ldr	r3, [pc, #236]	; (8002dfc <xTaskIncrementTick+0x158>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d348      	bcc.n	8002daa <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d18:	4b35      	ldr	r3, [pc, #212]	; (8002df0 <xTaskIncrementTick+0x14c>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d104      	bne.n	8002d2c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d22:	4b36      	ldr	r3, [pc, #216]	; (8002dfc <xTaskIncrementTick+0x158>)
 8002d24:	f04f 32ff 	mov.w	r2, #4294967295
 8002d28:	601a      	str	r2, [r3, #0]
					break;
 8002d2a:	e03e      	b.n	8002daa <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d2c:	4b30      	ldr	r3, [pc, #192]	; (8002df0 <xTaskIncrementTick+0x14c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002d3c:	693a      	ldr	r2, [r7, #16]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d203      	bcs.n	8002d4c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002d44:	4a2d      	ldr	r2, [pc, #180]	; (8002dfc <xTaskIncrementTick+0x158>)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002d4a:	e02e      	b.n	8002daa <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	3304      	adds	r3, #4
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7ff fbf0 	bl	8002536 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d004      	beq.n	8002d68 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	3318      	adds	r3, #24
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7ff fbe7 	bl	8002536 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	409a      	lsls	r2, r3
 8002d70:	4b23      	ldr	r3, [pc, #140]	; (8002e00 <xTaskIncrementTick+0x15c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	4a22      	ldr	r2, [pc, #136]	; (8002e00 <xTaskIncrementTick+0x15c>)
 8002d78:	6013      	str	r3, [r2, #0]
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d7e:	4613      	mov	r3, r2
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	4413      	add	r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4a1f      	ldr	r2, [pc, #124]	; (8002e04 <xTaskIncrementTick+0x160>)
 8002d88:	441a      	add	r2, r3
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	3304      	adds	r3, #4
 8002d8e:	4619      	mov	r1, r3
 8002d90:	4610      	mov	r0, r2
 8002d92:	f7ff fbac 	bl	80024ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d9a:	4b1b      	ldr	r3, [pc, #108]	; (8002e08 <xTaskIncrementTick+0x164>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d3b9      	bcc.n	8002d18 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002da4:	2301      	movs	r3, #1
 8002da6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002da8:	e7b6      	b.n	8002d18 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002daa:	4b17      	ldr	r3, [pc, #92]	; (8002e08 <xTaskIncrementTick+0x164>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002db0:	4914      	ldr	r1, [pc, #80]	; (8002e04 <xTaskIncrementTick+0x160>)
 8002db2:	4613      	mov	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	4413      	add	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	440b      	add	r3, r1
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d901      	bls.n	8002dc6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002dc6:	4b11      	ldr	r3, [pc, #68]	; (8002e0c <xTaskIncrementTick+0x168>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d007      	beq.n	8002dde <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	617b      	str	r3, [r7, #20]
 8002dd2:	e004      	b.n	8002dde <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002dd4:	4b0e      	ldr	r3, [pc, #56]	; (8002e10 <xTaskIncrementTick+0x16c>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	4a0d      	ldr	r2, [pc, #52]	; (8002e10 <xTaskIncrementTick+0x16c>)
 8002ddc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002dde:	697b      	ldr	r3, [r7, #20]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3718      	adds	r7, #24
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	20000494 	.word	0x20000494
 8002dec:	20000470 	.word	0x20000470
 8002df0:	20000424 	.word	0x20000424
 8002df4:	20000428 	.word	0x20000428
 8002df8:	20000484 	.word	0x20000484
 8002dfc:	2000048c 	.word	0x2000048c
 8002e00:	20000474 	.word	0x20000474
 8002e04:	20000370 	.word	0x20000370
 8002e08:	2000036c 	.word	0x2000036c
 8002e0c:	20000480 	.word	0x20000480
 8002e10:	2000047c 	.word	0x2000047c

08002e14 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002e14:	b480      	push	{r7}
 8002e16:	b087      	sub	sp, #28
 8002e18:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e1a:	4b27      	ldr	r3, [pc, #156]	; (8002eb8 <vTaskSwitchContext+0xa4>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002e22:	4b26      	ldr	r3, [pc, #152]	; (8002ebc <vTaskSwitchContext+0xa8>)
 8002e24:	2201      	movs	r2, #1
 8002e26:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002e28:	e03f      	b.n	8002eaa <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8002e2a:	4b24      	ldr	r3, [pc, #144]	; (8002ebc <vTaskSwitchContext+0xa8>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e30:	4b23      	ldr	r3, [pc, #140]	; (8002ec0 <vTaskSwitchContext+0xac>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	fab3 f383 	clz	r3, r3
 8002e3c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002e3e:	7afb      	ldrb	r3, [r7, #11]
 8002e40:	f1c3 031f 	rsb	r3, r3, #31
 8002e44:	617b      	str	r3, [r7, #20]
 8002e46:	491f      	ldr	r1, [pc, #124]	; (8002ec4 <vTaskSwitchContext+0xb0>)
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	4413      	add	r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	440b      	add	r3, r1
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10a      	bne.n	8002e70 <vTaskSwitchContext+0x5c>
	__asm volatile
 8002e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e5e:	f383 8811 	msr	BASEPRI, r3
 8002e62:	f3bf 8f6f 	isb	sy
 8002e66:	f3bf 8f4f 	dsb	sy
 8002e6a:	607b      	str	r3, [r7, #4]
}
 8002e6c:	bf00      	nop
 8002e6e:	e7fe      	b.n	8002e6e <vTaskSwitchContext+0x5a>
 8002e70:	697a      	ldr	r2, [r7, #20]
 8002e72:	4613      	mov	r3, r2
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	4413      	add	r3, r2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	4a12      	ldr	r2, [pc, #72]	; (8002ec4 <vTaskSwitchContext+0xb0>)
 8002e7c:	4413      	add	r3, r2
 8002e7e:	613b      	str	r3, [r7, #16]
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	685a      	ldr	r2, [r3, #4]
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	685a      	ldr	r2, [r3, #4]
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	3308      	adds	r3, #8
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d104      	bne.n	8002ea0 <vTaskSwitchContext+0x8c>
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	685a      	ldr	r2, [r3, #4]
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	605a      	str	r2, [r3, #4]
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	4a08      	ldr	r2, [pc, #32]	; (8002ec8 <vTaskSwitchContext+0xb4>)
 8002ea8:	6013      	str	r3, [r2, #0]
}
 8002eaa:	bf00      	nop
 8002eac:	371c      	adds	r7, #28
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	20000494 	.word	0x20000494
 8002ebc:	20000480 	.word	0x20000480
 8002ec0:	20000474 	.word	0x20000474
 8002ec4:	20000370 	.word	0x20000370
 8002ec8:	2000036c 	.word	0x2000036c

08002ecc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002ed4:	f000 f852 	bl	8002f7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002ed8:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <prvIdleTask+0x28>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d9f9      	bls.n	8002ed4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002ee0:	4b05      	ldr	r3, [pc, #20]	; (8002ef8 <prvIdleTask+0x2c>)
 8002ee2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	f3bf 8f4f 	dsb	sy
 8002eec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002ef0:	e7f0      	b.n	8002ed4 <prvIdleTask+0x8>
 8002ef2:	bf00      	nop
 8002ef4:	20000370 	.word	0x20000370
 8002ef8:	e000ed04 	.word	0xe000ed04

08002efc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f02:	2300      	movs	r3, #0
 8002f04:	607b      	str	r3, [r7, #4]
 8002f06:	e00c      	b.n	8002f22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4413      	add	r3, r2
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	4a12      	ldr	r2, [pc, #72]	; (8002f5c <prvInitialiseTaskLists+0x60>)
 8002f14:	4413      	add	r3, r2
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7ff fabc 	bl	8002494 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	3301      	adds	r3, #1
 8002f20:	607b      	str	r3, [r7, #4]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2b06      	cmp	r3, #6
 8002f26:	d9ef      	bls.n	8002f08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002f28:	480d      	ldr	r0, [pc, #52]	; (8002f60 <prvInitialiseTaskLists+0x64>)
 8002f2a:	f7ff fab3 	bl	8002494 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002f2e:	480d      	ldr	r0, [pc, #52]	; (8002f64 <prvInitialiseTaskLists+0x68>)
 8002f30:	f7ff fab0 	bl	8002494 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002f34:	480c      	ldr	r0, [pc, #48]	; (8002f68 <prvInitialiseTaskLists+0x6c>)
 8002f36:	f7ff faad 	bl	8002494 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002f3a:	480c      	ldr	r0, [pc, #48]	; (8002f6c <prvInitialiseTaskLists+0x70>)
 8002f3c:	f7ff faaa 	bl	8002494 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002f40:	480b      	ldr	r0, [pc, #44]	; (8002f70 <prvInitialiseTaskLists+0x74>)
 8002f42:	f7ff faa7 	bl	8002494 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002f46:	4b0b      	ldr	r3, [pc, #44]	; (8002f74 <prvInitialiseTaskLists+0x78>)
 8002f48:	4a05      	ldr	r2, [pc, #20]	; (8002f60 <prvInitialiseTaskLists+0x64>)
 8002f4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002f4c:	4b0a      	ldr	r3, [pc, #40]	; (8002f78 <prvInitialiseTaskLists+0x7c>)
 8002f4e:	4a05      	ldr	r2, [pc, #20]	; (8002f64 <prvInitialiseTaskLists+0x68>)
 8002f50:	601a      	str	r2, [r3, #0]
}
 8002f52:	bf00      	nop
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	20000370 	.word	0x20000370
 8002f60:	200003fc 	.word	0x200003fc
 8002f64:	20000410 	.word	0x20000410
 8002f68:	2000042c 	.word	0x2000042c
 8002f6c:	20000440 	.word	0x20000440
 8002f70:	20000458 	.word	0x20000458
 8002f74:	20000424 	.word	0x20000424
 8002f78:	20000428 	.word	0x20000428

08002f7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002f82:	e019      	b.n	8002fb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002f84:	f000 f9c6 	bl	8003314 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f88:	4b10      	ldr	r3, [pc, #64]	; (8002fcc <prvCheckTasksWaitingTermination+0x50>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	3304      	adds	r3, #4
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff face 	bl	8002536 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002f9a:	4b0d      	ldr	r3, [pc, #52]	; (8002fd0 <prvCheckTasksWaitingTermination+0x54>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	4a0b      	ldr	r2, [pc, #44]	; (8002fd0 <prvCheckTasksWaitingTermination+0x54>)
 8002fa2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002fa4:	4b0b      	ldr	r3, [pc, #44]	; (8002fd4 <prvCheckTasksWaitingTermination+0x58>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	4a0a      	ldr	r2, [pc, #40]	; (8002fd4 <prvCheckTasksWaitingTermination+0x58>)
 8002fac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002fae:	f000 f9e1 	bl	8003374 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 f810 	bl	8002fd8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002fb8:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <prvCheckTasksWaitingTermination+0x58>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d1e1      	bne.n	8002f84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002fc0:	bf00      	nop
 8002fc2:	bf00      	nop
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	20000440 	.word	0x20000440
 8002fd0:	2000046c 	.word	0x2000046c
 8002fd4:	20000454 	.word	0x20000454

08002fd8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d108      	bne.n	8002ffc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 fb7e 	bl	80036f0 <vPortFree>
				vPortFree( pxTCB );
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f000 fb7b 	bl	80036f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002ffa:	e018      	b.n	800302e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003002:	2b01      	cmp	r3, #1
 8003004:	d103      	bne.n	800300e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 fb72 	bl	80036f0 <vPortFree>
	}
 800300c:	e00f      	b.n	800302e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003014:	2b02      	cmp	r3, #2
 8003016:	d00a      	beq.n	800302e <prvDeleteTCB+0x56>
	__asm volatile
 8003018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800301c:	f383 8811 	msr	BASEPRI, r3
 8003020:	f3bf 8f6f 	isb	sy
 8003024:	f3bf 8f4f 	dsb	sy
 8003028:	60fb      	str	r3, [r7, #12]
}
 800302a:	bf00      	nop
 800302c:	e7fe      	b.n	800302c <prvDeleteTCB+0x54>
	}
 800302e:	bf00      	nop
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
	...

08003038 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800303e:	4b0c      	ldr	r3, [pc, #48]	; (8003070 <prvResetNextTaskUnblockTime+0x38>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d104      	bne.n	8003052 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003048:	4b0a      	ldr	r3, [pc, #40]	; (8003074 <prvResetNextTaskUnblockTime+0x3c>)
 800304a:	f04f 32ff 	mov.w	r2, #4294967295
 800304e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003050:	e008      	b.n	8003064 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003052:	4b07      	ldr	r3, [pc, #28]	; (8003070 <prvResetNextTaskUnblockTime+0x38>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	4a04      	ldr	r2, [pc, #16]	; (8003074 <prvResetNextTaskUnblockTime+0x3c>)
 8003062:	6013      	str	r3, [r2, #0]
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr
 8003070:	20000424 	.word	0x20000424
 8003074:	2000048c 	.word	0x2000048c

08003078 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800307e:	4b0b      	ldr	r3, [pc, #44]	; (80030ac <xTaskGetSchedulerState+0x34>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d102      	bne.n	800308c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003086:	2301      	movs	r3, #1
 8003088:	607b      	str	r3, [r7, #4]
 800308a:	e008      	b.n	800309e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800308c:	4b08      	ldr	r3, [pc, #32]	; (80030b0 <xTaskGetSchedulerState+0x38>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d102      	bne.n	800309a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003094:	2302      	movs	r3, #2
 8003096:	607b      	str	r3, [r7, #4]
 8003098:	e001      	b.n	800309e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800309a:	2300      	movs	r3, #0
 800309c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800309e:	687b      	ldr	r3, [r7, #4]
	}
 80030a0:	4618      	mov	r0, r3
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr
 80030ac:	20000478 	.word	0x20000478
 80030b0:	20000494 	.word	0x20000494

080030b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80030b4:	b480      	push	{r7}
 80030b6:	b085      	sub	sp, #20
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	3b04      	subs	r3, #4
 80030c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80030cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	3b04      	subs	r3, #4
 80030d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	f023 0201 	bic.w	r2, r3, #1
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	3b04      	subs	r3, #4
 80030e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80030e4:	4a0c      	ldr	r2, [pc, #48]	; (8003118 <pxPortInitialiseStack+0x64>)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	3b14      	subs	r3, #20
 80030ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	3b04      	subs	r3, #4
 80030fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f06f 0202 	mvn.w	r2, #2
 8003102:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	3b20      	subs	r3, #32
 8003108:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800310a:	68fb      	ldr	r3, [r7, #12]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3714      	adds	r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr
 8003118:	0800311d 	.word	0x0800311d

0800311c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800311c:	b480      	push	{r7}
 800311e:	b085      	sub	sp, #20
 8003120:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003122:	2300      	movs	r3, #0
 8003124:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003126:	4b12      	ldr	r3, [pc, #72]	; (8003170 <prvTaskExitError+0x54>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800312e:	d00a      	beq.n	8003146 <prvTaskExitError+0x2a>
	__asm volatile
 8003130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003134:	f383 8811 	msr	BASEPRI, r3
 8003138:	f3bf 8f6f 	isb	sy
 800313c:	f3bf 8f4f 	dsb	sy
 8003140:	60fb      	str	r3, [r7, #12]
}
 8003142:	bf00      	nop
 8003144:	e7fe      	b.n	8003144 <prvTaskExitError+0x28>
	__asm volatile
 8003146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800314a:	f383 8811 	msr	BASEPRI, r3
 800314e:	f3bf 8f6f 	isb	sy
 8003152:	f3bf 8f4f 	dsb	sy
 8003156:	60bb      	str	r3, [r7, #8]
}
 8003158:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800315a:	bf00      	nop
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d0fc      	beq.n	800315c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003162:	bf00      	nop
 8003164:	bf00      	nop
 8003166:	3714      	adds	r7, #20
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr
 8003170:	2000000c 	.word	0x2000000c
	...

08003180 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003180:	4b07      	ldr	r3, [pc, #28]	; (80031a0 <pxCurrentTCBConst2>)
 8003182:	6819      	ldr	r1, [r3, #0]
 8003184:	6808      	ldr	r0, [r1, #0]
 8003186:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800318a:	f380 8809 	msr	PSP, r0
 800318e:	f3bf 8f6f 	isb	sy
 8003192:	f04f 0000 	mov.w	r0, #0
 8003196:	f380 8811 	msr	BASEPRI, r0
 800319a:	4770      	bx	lr
 800319c:	f3af 8000 	nop.w

080031a0 <pxCurrentTCBConst2>:
 80031a0:	2000036c 	.word	0x2000036c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80031a4:	bf00      	nop
 80031a6:	bf00      	nop

080031a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80031a8:	4808      	ldr	r0, [pc, #32]	; (80031cc <prvPortStartFirstTask+0x24>)
 80031aa:	6800      	ldr	r0, [r0, #0]
 80031ac:	6800      	ldr	r0, [r0, #0]
 80031ae:	f380 8808 	msr	MSP, r0
 80031b2:	f04f 0000 	mov.w	r0, #0
 80031b6:	f380 8814 	msr	CONTROL, r0
 80031ba:	b662      	cpsie	i
 80031bc:	b661      	cpsie	f
 80031be:	f3bf 8f4f 	dsb	sy
 80031c2:	f3bf 8f6f 	isb	sy
 80031c6:	df00      	svc	0
 80031c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80031ca:	bf00      	nop
 80031cc:	e000ed08 	.word	0xe000ed08

080031d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80031d6:	4b46      	ldr	r3, [pc, #280]	; (80032f0 <xPortStartScheduler+0x120>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a46      	ldr	r2, [pc, #280]	; (80032f4 <xPortStartScheduler+0x124>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d10a      	bne.n	80031f6 <xPortStartScheduler+0x26>
	__asm volatile
 80031e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031e4:	f383 8811 	msr	BASEPRI, r3
 80031e8:	f3bf 8f6f 	isb	sy
 80031ec:	f3bf 8f4f 	dsb	sy
 80031f0:	613b      	str	r3, [r7, #16]
}
 80031f2:	bf00      	nop
 80031f4:	e7fe      	b.n	80031f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80031f6:	4b3e      	ldr	r3, [pc, #248]	; (80032f0 <xPortStartScheduler+0x120>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a3f      	ldr	r2, [pc, #252]	; (80032f8 <xPortStartScheduler+0x128>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d10a      	bne.n	8003216 <xPortStartScheduler+0x46>
	__asm volatile
 8003200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003204:	f383 8811 	msr	BASEPRI, r3
 8003208:	f3bf 8f6f 	isb	sy
 800320c:	f3bf 8f4f 	dsb	sy
 8003210:	60fb      	str	r3, [r7, #12]
}
 8003212:	bf00      	nop
 8003214:	e7fe      	b.n	8003214 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003216:	4b39      	ldr	r3, [pc, #228]	; (80032fc <xPortStartScheduler+0x12c>)
 8003218:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	b2db      	uxtb	r3, r3
 8003220:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	22ff      	movs	r2, #255	; 0xff
 8003226:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	b2db      	uxtb	r3, r3
 800322e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003230:	78fb      	ldrb	r3, [r7, #3]
 8003232:	b2db      	uxtb	r3, r3
 8003234:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003238:	b2da      	uxtb	r2, r3
 800323a:	4b31      	ldr	r3, [pc, #196]	; (8003300 <xPortStartScheduler+0x130>)
 800323c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800323e:	4b31      	ldr	r3, [pc, #196]	; (8003304 <xPortStartScheduler+0x134>)
 8003240:	2207      	movs	r2, #7
 8003242:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003244:	e009      	b.n	800325a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8003246:	4b2f      	ldr	r3, [pc, #188]	; (8003304 <xPortStartScheduler+0x134>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	3b01      	subs	r3, #1
 800324c:	4a2d      	ldr	r2, [pc, #180]	; (8003304 <xPortStartScheduler+0x134>)
 800324e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003250:	78fb      	ldrb	r3, [r7, #3]
 8003252:	b2db      	uxtb	r3, r3
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	b2db      	uxtb	r3, r3
 8003258:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800325a:	78fb      	ldrb	r3, [r7, #3]
 800325c:	b2db      	uxtb	r3, r3
 800325e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003262:	2b80      	cmp	r3, #128	; 0x80
 8003264:	d0ef      	beq.n	8003246 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003266:	4b27      	ldr	r3, [pc, #156]	; (8003304 <xPortStartScheduler+0x134>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f1c3 0307 	rsb	r3, r3, #7
 800326e:	2b04      	cmp	r3, #4
 8003270:	d00a      	beq.n	8003288 <xPortStartScheduler+0xb8>
	__asm volatile
 8003272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003276:	f383 8811 	msr	BASEPRI, r3
 800327a:	f3bf 8f6f 	isb	sy
 800327e:	f3bf 8f4f 	dsb	sy
 8003282:	60bb      	str	r3, [r7, #8]
}
 8003284:	bf00      	nop
 8003286:	e7fe      	b.n	8003286 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003288:	4b1e      	ldr	r3, [pc, #120]	; (8003304 <xPortStartScheduler+0x134>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	021b      	lsls	r3, r3, #8
 800328e:	4a1d      	ldr	r2, [pc, #116]	; (8003304 <xPortStartScheduler+0x134>)
 8003290:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003292:	4b1c      	ldr	r3, [pc, #112]	; (8003304 <xPortStartScheduler+0x134>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800329a:	4a1a      	ldr	r2, [pc, #104]	; (8003304 <xPortStartScheduler+0x134>)
 800329c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	b2da      	uxtb	r2, r3
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80032a6:	4b18      	ldr	r3, [pc, #96]	; (8003308 <xPortStartScheduler+0x138>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a17      	ldr	r2, [pc, #92]	; (8003308 <xPortStartScheduler+0x138>)
 80032ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80032b2:	4b15      	ldr	r3, [pc, #84]	; (8003308 <xPortStartScheduler+0x138>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a14      	ldr	r2, [pc, #80]	; (8003308 <xPortStartScheduler+0x138>)
 80032b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80032bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80032be:	f000 f8dd 	bl	800347c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80032c2:	4b12      	ldr	r3, [pc, #72]	; (800330c <xPortStartScheduler+0x13c>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80032c8:	f000 f8fc 	bl	80034c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80032cc:	4b10      	ldr	r3, [pc, #64]	; (8003310 <xPortStartScheduler+0x140>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a0f      	ldr	r2, [pc, #60]	; (8003310 <xPortStartScheduler+0x140>)
 80032d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80032d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80032d8:	f7ff ff66 	bl	80031a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80032dc:	f7ff fd9a 	bl	8002e14 <vTaskSwitchContext>
	prvTaskExitError();
 80032e0:	f7ff ff1c 	bl	800311c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3718      	adds	r7, #24
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	e000ed00 	.word	0xe000ed00
 80032f4:	410fc271 	.word	0x410fc271
 80032f8:	410fc270 	.word	0x410fc270
 80032fc:	e000e400 	.word	0xe000e400
 8003300:	20000498 	.word	0x20000498
 8003304:	2000049c 	.word	0x2000049c
 8003308:	e000ed20 	.word	0xe000ed20
 800330c:	2000000c 	.word	0x2000000c
 8003310:	e000ef34 	.word	0xe000ef34

08003314 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
	__asm volatile
 800331a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800331e:	f383 8811 	msr	BASEPRI, r3
 8003322:	f3bf 8f6f 	isb	sy
 8003326:	f3bf 8f4f 	dsb	sy
 800332a:	607b      	str	r3, [r7, #4]
}
 800332c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800332e:	4b0f      	ldr	r3, [pc, #60]	; (800336c <vPortEnterCritical+0x58>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	3301      	adds	r3, #1
 8003334:	4a0d      	ldr	r2, [pc, #52]	; (800336c <vPortEnterCritical+0x58>)
 8003336:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003338:	4b0c      	ldr	r3, [pc, #48]	; (800336c <vPortEnterCritical+0x58>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d10f      	bne.n	8003360 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003340:	4b0b      	ldr	r3, [pc, #44]	; (8003370 <vPortEnterCritical+0x5c>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00a      	beq.n	8003360 <vPortEnterCritical+0x4c>
	__asm volatile
 800334a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800334e:	f383 8811 	msr	BASEPRI, r3
 8003352:	f3bf 8f6f 	isb	sy
 8003356:	f3bf 8f4f 	dsb	sy
 800335a:	603b      	str	r3, [r7, #0]
}
 800335c:	bf00      	nop
 800335e:	e7fe      	b.n	800335e <vPortEnterCritical+0x4a>
	}
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr
 800336c:	2000000c 	.word	0x2000000c
 8003370:	e000ed04 	.word	0xe000ed04

08003374 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800337a:	4b12      	ldr	r3, [pc, #72]	; (80033c4 <vPortExitCritical+0x50>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d10a      	bne.n	8003398 <vPortExitCritical+0x24>
	__asm volatile
 8003382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003386:	f383 8811 	msr	BASEPRI, r3
 800338a:	f3bf 8f6f 	isb	sy
 800338e:	f3bf 8f4f 	dsb	sy
 8003392:	607b      	str	r3, [r7, #4]
}
 8003394:	bf00      	nop
 8003396:	e7fe      	b.n	8003396 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003398:	4b0a      	ldr	r3, [pc, #40]	; (80033c4 <vPortExitCritical+0x50>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	3b01      	subs	r3, #1
 800339e:	4a09      	ldr	r2, [pc, #36]	; (80033c4 <vPortExitCritical+0x50>)
 80033a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80033a2:	4b08      	ldr	r3, [pc, #32]	; (80033c4 <vPortExitCritical+0x50>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d105      	bne.n	80033b6 <vPortExitCritical+0x42>
 80033aa:	2300      	movs	r3, #0
 80033ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	f383 8811 	msr	BASEPRI, r3
}
 80033b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	2000000c 	.word	0x2000000c
	...

080033d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80033d0:	f3ef 8009 	mrs	r0, PSP
 80033d4:	f3bf 8f6f 	isb	sy
 80033d8:	4b15      	ldr	r3, [pc, #84]	; (8003430 <pxCurrentTCBConst>)
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	f01e 0f10 	tst.w	lr, #16
 80033e0:	bf08      	it	eq
 80033e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80033e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033ea:	6010      	str	r0, [r2, #0]
 80033ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80033f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80033f4:	f380 8811 	msr	BASEPRI, r0
 80033f8:	f3bf 8f4f 	dsb	sy
 80033fc:	f3bf 8f6f 	isb	sy
 8003400:	f7ff fd08 	bl	8002e14 <vTaskSwitchContext>
 8003404:	f04f 0000 	mov.w	r0, #0
 8003408:	f380 8811 	msr	BASEPRI, r0
 800340c:	bc09      	pop	{r0, r3}
 800340e:	6819      	ldr	r1, [r3, #0]
 8003410:	6808      	ldr	r0, [r1, #0]
 8003412:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003416:	f01e 0f10 	tst.w	lr, #16
 800341a:	bf08      	it	eq
 800341c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003420:	f380 8809 	msr	PSP, r0
 8003424:	f3bf 8f6f 	isb	sy
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	f3af 8000 	nop.w

08003430 <pxCurrentTCBConst>:
 8003430:	2000036c 	.word	0x2000036c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003434:	bf00      	nop
 8003436:	bf00      	nop

08003438 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
	__asm volatile
 800343e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003442:	f383 8811 	msr	BASEPRI, r3
 8003446:	f3bf 8f6f 	isb	sy
 800344a:	f3bf 8f4f 	dsb	sy
 800344e:	607b      	str	r3, [r7, #4]
}
 8003450:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003452:	f7ff fc27 	bl	8002ca4 <xTaskIncrementTick>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d003      	beq.n	8003464 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800345c:	4b06      	ldr	r3, [pc, #24]	; (8003478 <xPortSysTickHandler+0x40>)
 800345e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003462:	601a      	str	r2, [r3, #0]
 8003464:	2300      	movs	r3, #0
 8003466:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	f383 8811 	msr	BASEPRI, r3
}
 800346e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003470:	bf00      	nop
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	e000ed04 	.word	0xe000ed04

0800347c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003480:	4b0b      	ldr	r3, [pc, #44]	; (80034b0 <vPortSetupTimerInterrupt+0x34>)
 8003482:	2200      	movs	r2, #0
 8003484:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003486:	4b0b      	ldr	r3, [pc, #44]	; (80034b4 <vPortSetupTimerInterrupt+0x38>)
 8003488:	2200      	movs	r2, #0
 800348a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800348c:	4b0a      	ldr	r3, [pc, #40]	; (80034b8 <vPortSetupTimerInterrupt+0x3c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a0a      	ldr	r2, [pc, #40]	; (80034bc <vPortSetupTimerInterrupt+0x40>)
 8003492:	fba2 2303 	umull	r2, r3, r2, r3
 8003496:	099b      	lsrs	r3, r3, #6
 8003498:	4a09      	ldr	r2, [pc, #36]	; (80034c0 <vPortSetupTimerInterrupt+0x44>)
 800349a:	3b01      	subs	r3, #1
 800349c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800349e:	4b04      	ldr	r3, [pc, #16]	; (80034b0 <vPortSetupTimerInterrupt+0x34>)
 80034a0:	2207      	movs	r2, #7
 80034a2:	601a      	str	r2, [r3, #0]
}
 80034a4:	bf00      	nop
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	e000e010 	.word	0xe000e010
 80034b4:	e000e018 	.word	0xe000e018
 80034b8:	20000000 	.word	0x20000000
 80034bc:	10624dd3 	.word	0x10624dd3
 80034c0:	e000e014 	.word	0xe000e014

080034c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80034c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80034d4 <vPortEnableVFP+0x10>
 80034c8:	6801      	ldr	r1, [r0, #0]
 80034ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80034ce:	6001      	str	r1, [r0, #0]
 80034d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80034d2:	bf00      	nop
 80034d4:	e000ed88 	.word	0xe000ed88

080034d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80034d8:	b480      	push	{r7}
 80034da:	b085      	sub	sp, #20
 80034dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80034de:	f3ef 8305 	mrs	r3, IPSR
 80034e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2b0f      	cmp	r3, #15
 80034e8:	d914      	bls.n	8003514 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80034ea:	4a17      	ldr	r2, [pc, #92]	; (8003548 <vPortValidateInterruptPriority+0x70>)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	4413      	add	r3, r2
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80034f4:	4b15      	ldr	r3, [pc, #84]	; (800354c <vPortValidateInterruptPriority+0x74>)
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	7afa      	ldrb	r2, [r7, #11]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d20a      	bcs.n	8003514 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80034fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003502:	f383 8811 	msr	BASEPRI, r3
 8003506:	f3bf 8f6f 	isb	sy
 800350a:	f3bf 8f4f 	dsb	sy
 800350e:	607b      	str	r3, [r7, #4]
}
 8003510:	bf00      	nop
 8003512:	e7fe      	b.n	8003512 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003514:	4b0e      	ldr	r3, [pc, #56]	; (8003550 <vPortValidateInterruptPriority+0x78>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800351c:	4b0d      	ldr	r3, [pc, #52]	; (8003554 <vPortValidateInterruptPriority+0x7c>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	429a      	cmp	r2, r3
 8003522:	d90a      	bls.n	800353a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8003524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003528:	f383 8811 	msr	BASEPRI, r3
 800352c:	f3bf 8f6f 	isb	sy
 8003530:	f3bf 8f4f 	dsb	sy
 8003534:	603b      	str	r3, [r7, #0]
}
 8003536:	bf00      	nop
 8003538:	e7fe      	b.n	8003538 <vPortValidateInterruptPriority+0x60>
	}
 800353a:	bf00      	nop
 800353c:	3714      	adds	r7, #20
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	e000e3f0 	.word	0xe000e3f0
 800354c:	20000498 	.word	0x20000498
 8003550:	e000ed0c 	.word	0xe000ed0c
 8003554:	2000049c 	.word	0x2000049c

08003558 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b08a      	sub	sp, #40	; 0x28
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003560:	2300      	movs	r3, #0
 8003562:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003564:	f7ff faf4 	bl	8002b50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003568:	4b5b      	ldr	r3, [pc, #364]	; (80036d8 <pvPortMalloc+0x180>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003570:	f000 f920 	bl	80037b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003574:	4b59      	ldr	r3, [pc, #356]	; (80036dc <pvPortMalloc+0x184>)
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4013      	ands	r3, r2
 800357c:	2b00      	cmp	r3, #0
 800357e:	f040 8093 	bne.w	80036a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d01d      	beq.n	80035c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003588:	2208      	movs	r2, #8
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4413      	add	r3, r2
 800358e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f003 0307 	and.w	r3, r3, #7
 8003596:	2b00      	cmp	r3, #0
 8003598:	d014      	beq.n	80035c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f023 0307 	bic.w	r3, r3, #7
 80035a0:	3308      	adds	r3, #8
 80035a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f003 0307 	and.w	r3, r3, #7
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00a      	beq.n	80035c4 <pvPortMalloc+0x6c>
	__asm volatile
 80035ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035b2:	f383 8811 	msr	BASEPRI, r3
 80035b6:	f3bf 8f6f 	isb	sy
 80035ba:	f3bf 8f4f 	dsb	sy
 80035be:	617b      	str	r3, [r7, #20]
}
 80035c0:	bf00      	nop
 80035c2:	e7fe      	b.n	80035c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d06e      	beq.n	80036a8 <pvPortMalloc+0x150>
 80035ca:	4b45      	ldr	r3, [pc, #276]	; (80036e0 <pvPortMalloc+0x188>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d869      	bhi.n	80036a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80035d4:	4b43      	ldr	r3, [pc, #268]	; (80036e4 <pvPortMalloc+0x18c>)
 80035d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80035d8:	4b42      	ldr	r3, [pc, #264]	; (80036e4 <pvPortMalloc+0x18c>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80035de:	e004      	b.n	80035ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80035e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80035e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80035ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d903      	bls.n	80035fc <pvPortMalloc+0xa4>
 80035f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d1f1      	bne.n	80035e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80035fc:	4b36      	ldr	r3, [pc, #216]	; (80036d8 <pvPortMalloc+0x180>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003602:	429a      	cmp	r2, r3
 8003604:	d050      	beq.n	80036a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003606:	6a3b      	ldr	r3, [r7, #32]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2208      	movs	r2, #8
 800360c:	4413      	add	r3, r2
 800360e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	6a3b      	ldr	r3, [r7, #32]
 8003616:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361a:	685a      	ldr	r2, [r3, #4]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	1ad2      	subs	r2, r2, r3
 8003620:	2308      	movs	r3, #8
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	429a      	cmp	r2, r3
 8003626:	d91f      	bls.n	8003668 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003628:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4413      	add	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	f003 0307 	and.w	r3, r3, #7
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00a      	beq.n	8003650 <pvPortMalloc+0xf8>
	__asm volatile
 800363a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800363e:	f383 8811 	msr	BASEPRI, r3
 8003642:	f3bf 8f6f 	isb	sy
 8003646:	f3bf 8f4f 	dsb	sy
 800364a:	613b      	str	r3, [r7, #16]
}
 800364c:	bf00      	nop
 800364e:	e7fe      	b.n	800364e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003652:	685a      	ldr	r2, [r3, #4]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	1ad2      	subs	r2, r2, r3
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800365c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003662:	69b8      	ldr	r0, [r7, #24]
 8003664:	f000 f908 	bl	8003878 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003668:	4b1d      	ldr	r3, [pc, #116]	; (80036e0 <pvPortMalloc+0x188>)
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	4a1b      	ldr	r2, [pc, #108]	; (80036e0 <pvPortMalloc+0x188>)
 8003674:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003676:	4b1a      	ldr	r3, [pc, #104]	; (80036e0 <pvPortMalloc+0x188>)
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	4b1b      	ldr	r3, [pc, #108]	; (80036e8 <pvPortMalloc+0x190>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	429a      	cmp	r2, r3
 8003680:	d203      	bcs.n	800368a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003682:	4b17      	ldr	r3, [pc, #92]	; (80036e0 <pvPortMalloc+0x188>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a18      	ldr	r2, [pc, #96]	; (80036e8 <pvPortMalloc+0x190>)
 8003688:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800368a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800368c:	685a      	ldr	r2, [r3, #4]
 800368e:	4b13      	ldr	r3, [pc, #76]	; (80036dc <pvPortMalloc+0x184>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	431a      	orrs	r2, r3
 8003694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003696:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369a:	2200      	movs	r2, #0
 800369c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800369e:	4b13      	ldr	r3, [pc, #76]	; (80036ec <pvPortMalloc+0x194>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	3301      	adds	r3, #1
 80036a4:	4a11      	ldr	r2, [pc, #68]	; (80036ec <pvPortMalloc+0x194>)
 80036a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80036a8:	f7ff fa60 	bl	8002b6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	f003 0307 	and.w	r3, r3, #7
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00a      	beq.n	80036cc <pvPortMalloc+0x174>
	__asm volatile
 80036b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ba:	f383 8811 	msr	BASEPRI, r3
 80036be:	f3bf 8f6f 	isb	sy
 80036c2:	f3bf 8f4f 	dsb	sy
 80036c6:	60fb      	str	r3, [r7, #12]
}
 80036c8:	bf00      	nop
 80036ca:	e7fe      	b.n	80036ca <pvPortMalloc+0x172>
	return pvReturn;
 80036cc:	69fb      	ldr	r3, [r7, #28]
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3728      	adds	r7, #40	; 0x28
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	200040a8 	.word	0x200040a8
 80036dc:	200040bc 	.word	0x200040bc
 80036e0:	200040ac 	.word	0x200040ac
 80036e4:	200040a0 	.word	0x200040a0
 80036e8:	200040b0 	.word	0x200040b0
 80036ec:	200040b4 	.word	0x200040b4

080036f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b086      	sub	sp, #24
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d04d      	beq.n	800379e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003702:	2308      	movs	r3, #8
 8003704:	425b      	negs	r3, r3
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	4413      	add	r3, r2
 800370a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	685a      	ldr	r2, [r3, #4]
 8003714:	4b24      	ldr	r3, [pc, #144]	; (80037a8 <vPortFree+0xb8>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4013      	ands	r3, r2
 800371a:	2b00      	cmp	r3, #0
 800371c:	d10a      	bne.n	8003734 <vPortFree+0x44>
	__asm volatile
 800371e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003722:	f383 8811 	msr	BASEPRI, r3
 8003726:	f3bf 8f6f 	isb	sy
 800372a:	f3bf 8f4f 	dsb	sy
 800372e:	60fb      	str	r3, [r7, #12]
}
 8003730:	bf00      	nop
 8003732:	e7fe      	b.n	8003732 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00a      	beq.n	8003752 <vPortFree+0x62>
	__asm volatile
 800373c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003740:	f383 8811 	msr	BASEPRI, r3
 8003744:	f3bf 8f6f 	isb	sy
 8003748:	f3bf 8f4f 	dsb	sy
 800374c:	60bb      	str	r3, [r7, #8]
}
 800374e:	bf00      	nop
 8003750:	e7fe      	b.n	8003750 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	685a      	ldr	r2, [r3, #4]
 8003756:	4b14      	ldr	r3, [pc, #80]	; (80037a8 <vPortFree+0xb8>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4013      	ands	r3, r2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d01e      	beq.n	800379e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d11a      	bne.n	800379e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	685a      	ldr	r2, [r3, #4]
 800376c:	4b0e      	ldr	r3, [pc, #56]	; (80037a8 <vPortFree+0xb8>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	43db      	mvns	r3, r3
 8003772:	401a      	ands	r2, r3
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003778:	f7ff f9ea 	bl	8002b50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	4b0a      	ldr	r3, [pc, #40]	; (80037ac <vPortFree+0xbc>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4413      	add	r3, r2
 8003786:	4a09      	ldr	r2, [pc, #36]	; (80037ac <vPortFree+0xbc>)
 8003788:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800378a:	6938      	ldr	r0, [r7, #16]
 800378c:	f000 f874 	bl	8003878 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003790:	4b07      	ldr	r3, [pc, #28]	; (80037b0 <vPortFree+0xc0>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	3301      	adds	r3, #1
 8003796:	4a06      	ldr	r2, [pc, #24]	; (80037b0 <vPortFree+0xc0>)
 8003798:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800379a:	f7ff f9e7 	bl	8002b6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800379e:	bf00      	nop
 80037a0:	3718      	adds	r7, #24
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	200040bc 	.word	0x200040bc
 80037ac:	200040ac 	.word	0x200040ac
 80037b0:	200040b8 	.word	0x200040b8

080037b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80037ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80037be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80037c0:	4b27      	ldr	r3, [pc, #156]	; (8003860 <prvHeapInit+0xac>)
 80037c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f003 0307 	and.w	r3, r3, #7
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00c      	beq.n	80037e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	3307      	adds	r3, #7
 80037d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f023 0307 	bic.w	r3, r3, #7
 80037da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	4a1f      	ldr	r2, [pc, #124]	; (8003860 <prvHeapInit+0xac>)
 80037e4:	4413      	add	r3, r2
 80037e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80037ec:	4a1d      	ldr	r2, [pc, #116]	; (8003864 <prvHeapInit+0xb0>)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80037f2:	4b1c      	ldr	r3, [pc, #112]	; (8003864 <prvHeapInit+0xb0>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68ba      	ldr	r2, [r7, #8]
 80037fc:	4413      	add	r3, r2
 80037fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003800:	2208      	movs	r2, #8
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	1a9b      	subs	r3, r3, r2
 8003806:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f023 0307 	bic.w	r3, r3, #7
 800380e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	4a15      	ldr	r2, [pc, #84]	; (8003868 <prvHeapInit+0xb4>)
 8003814:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003816:	4b14      	ldr	r3, [pc, #80]	; (8003868 <prvHeapInit+0xb4>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2200      	movs	r2, #0
 800381c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800381e:	4b12      	ldr	r3, [pc, #72]	; (8003868 <prvHeapInit+0xb4>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2200      	movs	r2, #0
 8003824:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	1ad2      	subs	r2, r2, r3
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003834:	4b0c      	ldr	r3, [pc, #48]	; (8003868 <prvHeapInit+0xb4>)
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	4a0a      	ldr	r2, [pc, #40]	; (800386c <prvHeapInit+0xb8>)
 8003842:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	4a09      	ldr	r2, [pc, #36]	; (8003870 <prvHeapInit+0xbc>)
 800384a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800384c:	4b09      	ldr	r3, [pc, #36]	; (8003874 <prvHeapInit+0xc0>)
 800384e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003852:	601a      	str	r2, [r3, #0]
}
 8003854:	bf00      	nop
 8003856:	3714      	adds	r7, #20
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	200004a0 	.word	0x200004a0
 8003864:	200040a0 	.word	0x200040a0
 8003868:	200040a8 	.word	0x200040a8
 800386c:	200040b0 	.word	0x200040b0
 8003870:	200040ac 	.word	0x200040ac
 8003874:	200040bc 	.word	0x200040bc

08003878 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003880:	4b28      	ldr	r3, [pc, #160]	; (8003924 <prvInsertBlockIntoFreeList+0xac>)
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	e002      	b.n	800388c <prvInsertBlockIntoFreeList+0x14>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	60fb      	str	r3, [r7, #12]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	429a      	cmp	r2, r3
 8003894:	d8f7      	bhi.n	8003886 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	4413      	add	r3, r2
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d108      	bne.n	80038ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	685a      	ldr	r2, [r3, #4]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	441a      	add	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	68ba      	ldr	r2, [r7, #8]
 80038c4:	441a      	add	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d118      	bne.n	8003900 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	4b15      	ldr	r3, [pc, #84]	; (8003928 <prvInsertBlockIntoFreeList+0xb0>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d00d      	beq.n	80038f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685a      	ldr	r2, [r3, #4]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	441a      	add	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	601a      	str	r2, [r3, #0]
 80038f4:	e008      	b.n	8003908 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80038f6:	4b0c      	ldr	r3, [pc, #48]	; (8003928 <prvInsertBlockIntoFreeList+0xb0>)
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	601a      	str	r2, [r3, #0]
 80038fe:	e003      	b.n	8003908 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	429a      	cmp	r2, r3
 800390e:	d002      	beq.n	8003916 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003916:	bf00      	nop
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	200040a0 	.word	0x200040a0
 8003928:	200040a8 	.word	0x200040a8

0800392c <__errno>:
 800392c:	4b01      	ldr	r3, [pc, #4]	; (8003934 <__errno+0x8>)
 800392e:	6818      	ldr	r0, [r3, #0]
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	20000010 	.word	0x20000010

08003938 <__libc_init_array>:
 8003938:	b570      	push	{r4, r5, r6, lr}
 800393a:	4d0d      	ldr	r5, [pc, #52]	; (8003970 <__libc_init_array+0x38>)
 800393c:	4c0d      	ldr	r4, [pc, #52]	; (8003974 <__libc_init_array+0x3c>)
 800393e:	1b64      	subs	r4, r4, r5
 8003940:	10a4      	asrs	r4, r4, #2
 8003942:	2600      	movs	r6, #0
 8003944:	42a6      	cmp	r6, r4
 8003946:	d109      	bne.n	800395c <__libc_init_array+0x24>
 8003948:	4d0b      	ldr	r5, [pc, #44]	; (8003978 <__libc_init_array+0x40>)
 800394a:	4c0c      	ldr	r4, [pc, #48]	; (800397c <__libc_init_array+0x44>)
 800394c:	f000 fc8e 	bl	800426c <_init>
 8003950:	1b64      	subs	r4, r4, r5
 8003952:	10a4      	asrs	r4, r4, #2
 8003954:	2600      	movs	r6, #0
 8003956:	42a6      	cmp	r6, r4
 8003958:	d105      	bne.n	8003966 <__libc_init_array+0x2e>
 800395a:	bd70      	pop	{r4, r5, r6, pc}
 800395c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003960:	4798      	blx	r3
 8003962:	3601      	adds	r6, #1
 8003964:	e7ee      	b.n	8003944 <__libc_init_array+0xc>
 8003966:	f855 3b04 	ldr.w	r3, [r5], #4
 800396a:	4798      	blx	r3
 800396c:	3601      	adds	r6, #1
 800396e:	e7f2      	b.n	8003956 <__libc_init_array+0x1e>
 8003970:	08004390 	.word	0x08004390
 8003974:	08004390 	.word	0x08004390
 8003978:	08004390 	.word	0x08004390
 800397c:	08004394 	.word	0x08004394

08003980 <memcpy>:
 8003980:	440a      	add	r2, r1
 8003982:	4291      	cmp	r1, r2
 8003984:	f100 33ff 	add.w	r3, r0, #4294967295
 8003988:	d100      	bne.n	800398c <memcpy+0xc>
 800398a:	4770      	bx	lr
 800398c:	b510      	push	{r4, lr}
 800398e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003992:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003996:	4291      	cmp	r1, r2
 8003998:	d1f9      	bne.n	800398e <memcpy+0xe>
 800399a:	bd10      	pop	{r4, pc}

0800399c <memset>:
 800399c:	4402      	add	r2, r0
 800399e:	4603      	mov	r3, r0
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d100      	bne.n	80039a6 <memset+0xa>
 80039a4:	4770      	bx	lr
 80039a6:	f803 1b01 	strb.w	r1, [r3], #1
 80039aa:	e7f9      	b.n	80039a0 <memset+0x4>

080039ac <siprintf>:
 80039ac:	b40e      	push	{r1, r2, r3}
 80039ae:	b500      	push	{lr}
 80039b0:	b09c      	sub	sp, #112	; 0x70
 80039b2:	ab1d      	add	r3, sp, #116	; 0x74
 80039b4:	9002      	str	r0, [sp, #8]
 80039b6:	9006      	str	r0, [sp, #24]
 80039b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80039bc:	4809      	ldr	r0, [pc, #36]	; (80039e4 <siprintf+0x38>)
 80039be:	9107      	str	r1, [sp, #28]
 80039c0:	9104      	str	r1, [sp, #16]
 80039c2:	4909      	ldr	r1, [pc, #36]	; (80039e8 <siprintf+0x3c>)
 80039c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80039c8:	9105      	str	r1, [sp, #20]
 80039ca:	6800      	ldr	r0, [r0, #0]
 80039cc:	9301      	str	r3, [sp, #4]
 80039ce:	a902      	add	r1, sp, #8
 80039d0:	f000 f868 	bl	8003aa4 <_svfiprintf_r>
 80039d4:	9b02      	ldr	r3, [sp, #8]
 80039d6:	2200      	movs	r2, #0
 80039d8:	701a      	strb	r2, [r3, #0]
 80039da:	b01c      	add	sp, #112	; 0x70
 80039dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80039e0:	b003      	add	sp, #12
 80039e2:	4770      	bx	lr
 80039e4:	20000010 	.word	0x20000010
 80039e8:	ffff0208 	.word	0xffff0208

080039ec <__ssputs_r>:
 80039ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039f0:	688e      	ldr	r6, [r1, #8]
 80039f2:	429e      	cmp	r6, r3
 80039f4:	4682      	mov	sl, r0
 80039f6:	460c      	mov	r4, r1
 80039f8:	4690      	mov	r8, r2
 80039fa:	461f      	mov	r7, r3
 80039fc:	d838      	bhi.n	8003a70 <__ssputs_r+0x84>
 80039fe:	898a      	ldrh	r2, [r1, #12]
 8003a00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003a04:	d032      	beq.n	8003a6c <__ssputs_r+0x80>
 8003a06:	6825      	ldr	r5, [r4, #0]
 8003a08:	6909      	ldr	r1, [r1, #16]
 8003a0a:	eba5 0901 	sub.w	r9, r5, r1
 8003a0e:	6965      	ldr	r5, [r4, #20]
 8003a10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a18:	3301      	adds	r3, #1
 8003a1a:	444b      	add	r3, r9
 8003a1c:	106d      	asrs	r5, r5, #1
 8003a1e:	429d      	cmp	r5, r3
 8003a20:	bf38      	it	cc
 8003a22:	461d      	movcc	r5, r3
 8003a24:	0553      	lsls	r3, r2, #21
 8003a26:	d531      	bpl.n	8003a8c <__ssputs_r+0xa0>
 8003a28:	4629      	mov	r1, r5
 8003a2a:	f000 fb55 	bl	80040d8 <_malloc_r>
 8003a2e:	4606      	mov	r6, r0
 8003a30:	b950      	cbnz	r0, 8003a48 <__ssputs_r+0x5c>
 8003a32:	230c      	movs	r3, #12
 8003a34:	f8ca 3000 	str.w	r3, [sl]
 8003a38:	89a3      	ldrh	r3, [r4, #12]
 8003a3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a3e:	81a3      	strh	r3, [r4, #12]
 8003a40:	f04f 30ff 	mov.w	r0, #4294967295
 8003a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a48:	6921      	ldr	r1, [r4, #16]
 8003a4a:	464a      	mov	r2, r9
 8003a4c:	f7ff ff98 	bl	8003980 <memcpy>
 8003a50:	89a3      	ldrh	r3, [r4, #12]
 8003a52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003a56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a5a:	81a3      	strh	r3, [r4, #12]
 8003a5c:	6126      	str	r6, [r4, #16]
 8003a5e:	6165      	str	r5, [r4, #20]
 8003a60:	444e      	add	r6, r9
 8003a62:	eba5 0509 	sub.w	r5, r5, r9
 8003a66:	6026      	str	r6, [r4, #0]
 8003a68:	60a5      	str	r5, [r4, #8]
 8003a6a:	463e      	mov	r6, r7
 8003a6c:	42be      	cmp	r6, r7
 8003a6e:	d900      	bls.n	8003a72 <__ssputs_r+0x86>
 8003a70:	463e      	mov	r6, r7
 8003a72:	6820      	ldr	r0, [r4, #0]
 8003a74:	4632      	mov	r2, r6
 8003a76:	4641      	mov	r1, r8
 8003a78:	f000 faa8 	bl	8003fcc <memmove>
 8003a7c:	68a3      	ldr	r3, [r4, #8]
 8003a7e:	1b9b      	subs	r3, r3, r6
 8003a80:	60a3      	str	r3, [r4, #8]
 8003a82:	6823      	ldr	r3, [r4, #0]
 8003a84:	4433      	add	r3, r6
 8003a86:	6023      	str	r3, [r4, #0]
 8003a88:	2000      	movs	r0, #0
 8003a8a:	e7db      	b.n	8003a44 <__ssputs_r+0x58>
 8003a8c:	462a      	mov	r2, r5
 8003a8e:	f000 fb97 	bl	80041c0 <_realloc_r>
 8003a92:	4606      	mov	r6, r0
 8003a94:	2800      	cmp	r0, #0
 8003a96:	d1e1      	bne.n	8003a5c <__ssputs_r+0x70>
 8003a98:	6921      	ldr	r1, [r4, #16]
 8003a9a:	4650      	mov	r0, sl
 8003a9c:	f000 fab0 	bl	8004000 <_free_r>
 8003aa0:	e7c7      	b.n	8003a32 <__ssputs_r+0x46>
	...

08003aa4 <_svfiprintf_r>:
 8003aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003aa8:	4698      	mov	r8, r3
 8003aaa:	898b      	ldrh	r3, [r1, #12]
 8003aac:	061b      	lsls	r3, r3, #24
 8003aae:	b09d      	sub	sp, #116	; 0x74
 8003ab0:	4607      	mov	r7, r0
 8003ab2:	460d      	mov	r5, r1
 8003ab4:	4614      	mov	r4, r2
 8003ab6:	d50e      	bpl.n	8003ad6 <_svfiprintf_r+0x32>
 8003ab8:	690b      	ldr	r3, [r1, #16]
 8003aba:	b963      	cbnz	r3, 8003ad6 <_svfiprintf_r+0x32>
 8003abc:	2140      	movs	r1, #64	; 0x40
 8003abe:	f000 fb0b 	bl	80040d8 <_malloc_r>
 8003ac2:	6028      	str	r0, [r5, #0]
 8003ac4:	6128      	str	r0, [r5, #16]
 8003ac6:	b920      	cbnz	r0, 8003ad2 <_svfiprintf_r+0x2e>
 8003ac8:	230c      	movs	r3, #12
 8003aca:	603b      	str	r3, [r7, #0]
 8003acc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ad0:	e0d1      	b.n	8003c76 <_svfiprintf_r+0x1d2>
 8003ad2:	2340      	movs	r3, #64	; 0x40
 8003ad4:	616b      	str	r3, [r5, #20]
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	9309      	str	r3, [sp, #36]	; 0x24
 8003ada:	2320      	movs	r3, #32
 8003adc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ae0:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ae4:	2330      	movs	r3, #48	; 0x30
 8003ae6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003c90 <_svfiprintf_r+0x1ec>
 8003aea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003aee:	f04f 0901 	mov.w	r9, #1
 8003af2:	4623      	mov	r3, r4
 8003af4:	469a      	mov	sl, r3
 8003af6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003afa:	b10a      	cbz	r2, 8003b00 <_svfiprintf_r+0x5c>
 8003afc:	2a25      	cmp	r2, #37	; 0x25
 8003afe:	d1f9      	bne.n	8003af4 <_svfiprintf_r+0x50>
 8003b00:	ebba 0b04 	subs.w	fp, sl, r4
 8003b04:	d00b      	beq.n	8003b1e <_svfiprintf_r+0x7a>
 8003b06:	465b      	mov	r3, fp
 8003b08:	4622      	mov	r2, r4
 8003b0a:	4629      	mov	r1, r5
 8003b0c:	4638      	mov	r0, r7
 8003b0e:	f7ff ff6d 	bl	80039ec <__ssputs_r>
 8003b12:	3001      	adds	r0, #1
 8003b14:	f000 80aa 	beq.w	8003c6c <_svfiprintf_r+0x1c8>
 8003b18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b1a:	445a      	add	r2, fp
 8003b1c:	9209      	str	r2, [sp, #36]	; 0x24
 8003b1e:	f89a 3000 	ldrb.w	r3, [sl]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	f000 80a2 	beq.w	8003c6c <_svfiprintf_r+0x1c8>
 8003b28:	2300      	movs	r3, #0
 8003b2a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b32:	f10a 0a01 	add.w	sl, sl, #1
 8003b36:	9304      	str	r3, [sp, #16]
 8003b38:	9307      	str	r3, [sp, #28]
 8003b3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b3e:	931a      	str	r3, [sp, #104]	; 0x68
 8003b40:	4654      	mov	r4, sl
 8003b42:	2205      	movs	r2, #5
 8003b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b48:	4851      	ldr	r0, [pc, #324]	; (8003c90 <_svfiprintf_r+0x1ec>)
 8003b4a:	f7fc fb51 	bl	80001f0 <memchr>
 8003b4e:	9a04      	ldr	r2, [sp, #16]
 8003b50:	b9d8      	cbnz	r0, 8003b8a <_svfiprintf_r+0xe6>
 8003b52:	06d0      	lsls	r0, r2, #27
 8003b54:	bf44      	itt	mi
 8003b56:	2320      	movmi	r3, #32
 8003b58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b5c:	0711      	lsls	r1, r2, #28
 8003b5e:	bf44      	itt	mi
 8003b60:	232b      	movmi	r3, #43	; 0x2b
 8003b62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b66:	f89a 3000 	ldrb.w	r3, [sl]
 8003b6a:	2b2a      	cmp	r3, #42	; 0x2a
 8003b6c:	d015      	beq.n	8003b9a <_svfiprintf_r+0xf6>
 8003b6e:	9a07      	ldr	r2, [sp, #28]
 8003b70:	4654      	mov	r4, sl
 8003b72:	2000      	movs	r0, #0
 8003b74:	f04f 0c0a 	mov.w	ip, #10
 8003b78:	4621      	mov	r1, r4
 8003b7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b7e:	3b30      	subs	r3, #48	; 0x30
 8003b80:	2b09      	cmp	r3, #9
 8003b82:	d94e      	bls.n	8003c22 <_svfiprintf_r+0x17e>
 8003b84:	b1b0      	cbz	r0, 8003bb4 <_svfiprintf_r+0x110>
 8003b86:	9207      	str	r2, [sp, #28]
 8003b88:	e014      	b.n	8003bb4 <_svfiprintf_r+0x110>
 8003b8a:	eba0 0308 	sub.w	r3, r0, r8
 8003b8e:	fa09 f303 	lsl.w	r3, r9, r3
 8003b92:	4313      	orrs	r3, r2
 8003b94:	9304      	str	r3, [sp, #16]
 8003b96:	46a2      	mov	sl, r4
 8003b98:	e7d2      	b.n	8003b40 <_svfiprintf_r+0x9c>
 8003b9a:	9b03      	ldr	r3, [sp, #12]
 8003b9c:	1d19      	adds	r1, r3, #4
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	9103      	str	r1, [sp, #12]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	bfbb      	ittet	lt
 8003ba6:	425b      	neglt	r3, r3
 8003ba8:	f042 0202 	orrlt.w	r2, r2, #2
 8003bac:	9307      	strge	r3, [sp, #28]
 8003bae:	9307      	strlt	r3, [sp, #28]
 8003bb0:	bfb8      	it	lt
 8003bb2:	9204      	strlt	r2, [sp, #16]
 8003bb4:	7823      	ldrb	r3, [r4, #0]
 8003bb6:	2b2e      	cmp	r3, #46	; 0x2e
 8003bb8:	d10c      	bne.n	8003bd4 <_svfiprintf_r+0x130>
 8003bba:	7863      	ldrb	r3, [r4, #1]
 8003bbc:	2b2a      	cmp	r3, #42	; 0x2a
 8003bbe:	d135      	bne.n	8003c2c <_svfiprintf_r+0x188>
 8003bc0:	9b03      	ldr	r3, [sp, #12]
 8003bc2:	1d1a      	adds	r2, r3, #4
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	9203      	str	r2, [sp, #12]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	bfb8      	it	lt
 8003bcc:	f04f 33ff 	movlt.w	r3, #4294967295
 8003bd0:	3402      	adds	r4, #2
 8003bd2:	9305      	str	r3, [sp, #20]
 8003bd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003ca0 <_svfiprintf_r+0x1fc>
 8003bd8:	7821      	ldrb	r1, [r4, #0]
 8003bda:	2203      	movs	r2, #3
 8003bdc:	4650      	mov	r0, sl
 8003bde:	f7fc fb07 	bl	80001f0 <memchr>
 8003be2:	b140      	cbz	r0, 8003bf6 <_svfiprintf_r+0x152>
 8003be4:	2340      	movs	r3, #64	; 0x40
 8003be6:	eba0 000a 	sub.w	r0, r0, sl
 8003bea:	fa03 f000 	lsl.w	r0, r3, r0
 8003bee:	9b04      	ldr	r3, [sp, #16]
 8003bf0:	4303      	orrs	r3, r0
 8003bf2:	3401      	adds	r4, #1
 8003bf4:	9304      	str	r3, [sp, #16]
 8003bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bfa:	4826      	ldr	r0, [pc, #152]	; (8003c94 <_svfiprintf_r+0x1f0>)
 8003bfc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c00:	2206      	movs	r2, #6
 8003c02:	f7fc faf5 	bl	80001f0 <memchr>
 8003c06:	2800      	cmp	r0, #0
 8003c08:	d038      	beq.n	8003c7c <_svfiprintf_r+0x1d8>
 8003c0a:	4b23      	ldr	r3, [pc, #140]	; (8003c98 <_svfiprintf_r+0x1f4>)
 8003c0c:	bb1b      	cbnz	r3, 8003c56 <_svfiprintf_r+0x1b2>
 8003c0e:	9b03      	ldr	r3, [sp, #12]
 8003c10:	3307      	adds	r3, #7
 8003c12:	f023 0307 	bic.w	r3, r3, #7
 8003c16:	3308      	adds	r3, #8
 8003c18:	9303      	str	r3, [sp, #12]
 8003c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c1c:	4433      	add	r3, r6
 8003c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8003c20:	e767      	b.n	8003af2 <_svfiprintf_r+0x4e>
 8003c22:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c26:	460c      	mov	r4, r1
 8003c28:	2001      	movs	r0, #1
 8003c2a:	e7a5      	b.n	8003b78 <_svfiprintf_r+0xd4>
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	3401      	adds	r4, #1
 8003c30:	9305      	str	r3, [sp, #20]
 8003c32:	4619      	mov	r1, r3
 8003c34:	f04f 0c0a 	mov.w	ip, #10
 8003c38:	4620      	mov	r0, r4
 8003c3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c3e:	3a30      	subs	r2, #48	; 0x30
 8003c40:	2a09      	cmp	r2, #9
 8003c42:	d903      	bls.n	8003c4c <_svfiprintf_r+0x1a8>
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0c5      	beq.n	8003bd4 <_svfiprintf_r+0x130>
 8003c48:	9105      	str	r1, [sp, #20]
 8003c4a:	e7c3      	b.n	8003bd4 <_svfiprintf_r+0x130>
 8003c4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c50:	4604      	mov	r4, r0
 8003c52:	2301      	movs	r3, #1
 8003c54:	e7f0      	b.n	8003c38 <_svfiprintf_r+0x194>
 8003c56:	ab03      	add	r3, sp, #12
 8003c58:	9300      	str	r3, [sp, #0]
 8003c5a:	462a      	mov	r2, r5
 8003c5c:	4b0f      	ldr	r3, [pc, #60]	; (8003c9c <_svfiprintf_r+0x1f8>)
 8003c5e:	a904      	add	r1, sp, #16
 8003c60:	4638      	mov	r0, r7
 8003c62:	f3af 8000 	nop.w
 8003c66:	1c42      	adds	r2, r0, #1
 8003c68:	4606      	mov	r6, r0
 8003c6a:	d1d6      	bne.n	8003c1a <_svfiprintf_r+0x176>
 8003c6c:	89ab      	ldrh	r3, [r5, #12]
 8003c6e:	065b      	lsls	r3, r3, #25
 8003c70:	f53f af2c 	bmi.w	8003acc <_svfiprintf_r+0x28>
 8003c74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c76:	b01d      	add	sp, #116	; 0x74
 8003c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c7c:	ab03      	add	r3, sp, #12
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	462a      	mov	r2, r5
 8003c82:	4b06      	ldr	r3, [pc, #24]	; (8003c9c <_svfiprintf_r+0x1f8>)
 8003c84:	a904      	add	r1, sp, #16
 8003c86:	4638      	mov	r0, r7
 8003c88:	f000 f87a 	bl	8003d80 <_printf_i>
 8003c8c:	e7eb      	b.n	8003c66 <_svfiprintf_r+0x1c2>
 8003c8e:	bf00      	nop
 8003c90:	08004354 	.word	0x08004354
 8003c94:	0800435e 	.word	0x0800435e
 8003c98:	00000000 	.word	0x00000000
 8003c9c:	080039ed 	.word	0x080039ed
 8003ca0:	0800435a 	.word	0x0800435a

08003ca4 <_printf_common>:
 8003ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ca8:	4616      	mov	r6, r2
 8003caa:	4699      	mov	r9, r3
 8003cac:	688a      	ldr	r2, [r1, #8]
 8003cae:	690b      	ldr	r3, [r1, #16]
 8003cb0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	bfb8      	it	lt
 8003cb8:	4613      	movlt	r3, r2
 8003cba:	6033      	str	r3, [r6, #0]
 8003cbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003cc0:	4607      	mov	r7, r0
 8003cc2:	460c      	mov	r4, r1
 8003cc4:	b10a      	cbz	r2, 8003cca <_printf_common+0x26>
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	6033      	str	r3, [r6, #0]
 8003cca:	6823      	ldr	r3, [r4, #0]
 8003ccc:	0699      	lsls	r1, r3, #26
 8003cce:	bf42      	ittt	mi
 8003cd0:	6833      	ldrmi	r3, [r6, #0]
 8003cd2:	3302      	addmi	r3, #2
 8003cd4:	6033      	strmi	r3, [r6, #0]
 8003cd6:	6825      	ldr	r5, [r4, #0]
 8003cd8:	f015 0506 	ands.w	r5, r5, #6
 8003cdc:	d106      	bne.n	8003cec <_printf_common+0x48>
 8003cde:	f104 0a19 	add.w	sl, r4, #25
 8003ce2:	68e3      	ldr	r3, [r4, #12]
 8003ce4:	6832      	ldr	r2, [r6, #0]
 8003ce6:	1a9b      	subs	r3, r3, r2
 8003ce8:	42ab      	cmp	r3, r5
 8003cea:	dc26      	bgt.n	8003d3a <_printf_common+0x96>
 8003cec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003cf0:	1e13      	subs	r3, r2, #0
 8003cf2:	6822      	ldr	r2, [r4, #0]
 8003cf4:	bf18      	it	ne
 8003cf6:	2301      	movne	r3, #1
 8003cf8:	0692      	lsls	r2, r2, #26
 8003cfa:	d42b      	bmi.n	8003d54 <_printf_common+0xb0>
 8003cfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d00:	4649      	mov	r1, r9
 8003d02:	4638      	mov	r0, r7
 8003d04:	47c0      	blx	r8
 8003d06:	3001      	adds	r0, #1
 8003d08:	d01e      	beq.n	8003d48 <_printf_common+0xa4>
 8003d0a:	6823      	ldr	r3, [r4, #0]
 8003d0c:	68e5      	ldr	r5, [r4, #12]
 8003d0e:	6832      	ldr	r2, [r6, #0]
 8003d10:	f003 0306 	and.w	r3, r3, #6
 8003d14:	2b04      	cmp	r3, #4
 8003d16:	bf08      	it	eq
 8003d18:	1aad      	subeq	r5, r5, r2
 8003d1a:	68a3      	ldr	r3, [r4, #8]
 8003d1c:	6922      	ldr	r2, [r4, #16]
 8003d1e:	bf0c      	ite	eq
 8003d20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d24:	2500      	movne	r5, #0
 8003d26:	4293      	cmp	r3, r2
 8003d28:	bfc4      	itt	gt
 8003d2a:	1a9b      	subgt	r3, r3, r2
 8003d2c:	18ed      	addgt	r5, r5, r3
 8003d2e:	2600      	movs	r6, #0
 8003d30:	341a      	adds	r4, #26
 8003d32:	42b5      	cmp	r5, r6
 8003d34:	d11a      	bne.n	8003d6c <_printf_common+0xc8>
 8003d36:	2000      	movs	r0, #0
 8003d38:	e008      	b.n	8003d4c <_printf_common+0xa8>
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	4652      	mov	r2, sl
 8003d3e:	4649      	mov	r1, r9
 8003d40:	4638      	mov	r0, r7
 8003d42:	47c0      	blx	r8
 8003d44:	3001      	adds	r0, #1
 8003d46:	d103      	bne.n	8003d50 <_printf_common+0xac>
 8003d48:	f04f 30ff 	mov.w	r0, #4294967295
 8003d4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d50:	3501      	adds	r5, #1
 8003d52:	e7c6      	b.n	8003ce2 <_printf_common+0x3e>
 8003d54:	18e1      	adds	r1, r4, r3
 8003d56:	1c5a      	adds	r2, r3, #1
 8003d58:	2030      	movs	r0, #48	; 0x30
 8003d5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d5e:	4422      	add	r2, r4
 8003d60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003d68:	3302      	adds	r3, #2
 8003d6a:	e7c7      	b.n	8003cfc <_printf_common+0x58>
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	4622      	mov	r2, r4
 8003d70:	4649      	mov	r1, r9
 8003d72:	4638      	mov	r0, r7
 8003d74:	47c0      	blx	r8
 8003d76:	3001      	adds	r0, #1
 8003d78:	d0e6      	beq.n	8003d48 <_printf_common+0xa4>
 8003d7a:	3601      	adds	r6, #1
 8003d7c:	e7d9      	b.n	8003d32 <_printf_common+0x8e>
	...

08003d80 <_printf_i>:
 8003d80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d84:	7e0f      	ldrb	r7, [r1, #24]
 8003d86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003d88:	2f78      	cmp	r7, #120	; 0x78
 8003d8a:	4691      	mov	r9, r2
 8003d8c:	4680      	mov	r8, r0
 8003d8e:	460c      	mov	r4, r1
 8003d90:	469a      	mov	sl, r3
 8003d92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003d96:	d807      	bhi.n	8003da8 <_printf_i+0x28>
 8003d98:	2f62      	cmp	r7, #98	; 0x62
 8003d9a:	d80a      	bhi.n	8003db2 <_printf_i+0x32>
 8003d9c:	2f00      	cmp	r7, #0
 8003d9e:	f000 80d8 	beq.w	8003f52 <_printf_i+0x1d2>
 8003da2:	2f58      	cmp	r7, #88	; 0x58
 8003da4:	f000 80a3 	beq.w	8003eee <_printf_i+0x16e>
 8003da8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003dac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003db0:	e03a      	b.n	8003e28 <_printf_i+0xa8>
 8003db2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003db6:	2b15      	cmp	r3, #21
 8003db8:	d8f6      	bhi.n	8003da8 <_printf_i+0x28>
 8003dba:	a101      	add	r1, pc, #4	; (adr r1, 8003dc0 <_printf_i+0x40>)
 8003dbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003dc0:	08003e19 	.word	0x08003e19
 8003dc4:	08003e2d 	.word	0x08003e2d
 8003dc8:	08003da9 	.word	0x08003da9
 8003dcc:	08003da9 	.word	0x08003da9
 8003dd0:	08003da9 	.word	0x08003da9
 8003dd4:	08003da9 	.word	0x08003da9
 8003dd8:	08003e2d 	.word	0x08003e2d
 8003ddc:	08003da9 	.word	0x08003da9
 8003de0:	08003da9 	.word	0x08003da9
 8003de4:	08003da9 	.word	0x08003da9
 8003de8:	08003da9 	.word	0x08003da9
 8003dec:	08003f39 	.word	0x08003f39
 8003df0:	08003e5d 	.word	0x08003e5d
 8003df4:	08003f1b 	.word	0x08003f1b
 8003df8:	08003da9 	.word	0x08003da9
 8003dfc:	08003da9 	.word	0x08003da9
 8003e00:	08003f5b 	.word	0x08003f5b
 8003e04:	08003da9 	.word	0x08003da9
 8003e08:	08003e5d 	.word	0x08003e5d
 8003e0c:	08003da9 	.word	0x08003da9
 8003e10:	08003da9 	.word	0x08003da9
 8003e14:	08003f23 	.word	0x08003f23
 8003e18:	682b      	ldr	r3, [r5, #0]
 8003e1a:	1d1a      	adds	r2, r3, #4
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	602a      	str	r2, [r5, #0]
 8003e20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e0a3      	b.n	8003f74 <_printf_i+0x1f4>
 8003e2c:	6820      	ldr	r0, [r4, #0]
 8003e2e:	6829      	ldr	r1, [r5, #0]
 8003e30:	0606      	lsls	r6, r0, #24
 8003e32:	f101 0304 	add.w	r3, r1, #4
 8003e36:	d50a      	bpl.n	8003e4e <_printf_i+0xce>
 8003e38:	680e      	ldr	r6, [r1, #0]
 8003e3a:	602b      	str	r3, [r5, #0]
 8003e3c:	2e00      	cmp	r6, #0
 8003e3e:	da03      	bge.n	8003e48 <_printf_i+0xc8>
 8003e40:	232d      	movs	r3, #45	; 0x2d
 8003e42:	4276      	negs	r6, r6
 8003e44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e48:	485e      	ldr	r0, [pc, #376]	; (8003fc4 <_printf_i+0x244>)
 8003e4a:	230a      	movs	r3, #10
 8003e4c:	e019      	b.n	8003e82 <_printf_i+0x102>
 8003e4e:	680e      	ldr	r6, [r1, #0]
 8003e50:	602b      	str	r3, [r5, #0]
 8003e52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003e56:	bf18      	it	ne
 8003e58:	b236      	sxthne	r6, r6
 8003e5a:	e7ef      	b.n	8003e3c <_printf_i+0xbc>
 8003e5c:	682b      	ldr	r3, [r5, #0]
 8003e5e:	6820      	ldr	r0, [r4, #0]
 8003e60:	1d19      	adds	r1, r3, #4
 8003e62:	6029      	str	r1, [r5, #0]
 8003e64:	0601      	lsls	r1, r0, #24
 8003e66:	d501      	bpl.n	8003e6c <_printf_i+0xec>
 8003e68:	681e      	ldr	r6, [r3, #0]
 8003e6a:	e002      	b.n	8003e72 <_printf_i+0xf2>
 8003e6c:	0646      	lsls	r6, r0, #25
 8003e6e:	d5fb      	bpl.n	8003e68 <_printf_i+0xe8>
 8003e70:	881e      	ldrh	r6, [r3, #0]
 8003e72:	4854      	ldr	r0, [pc, #336]	; (8003fc4 <_printf_i+0x244>)
 8003e74:	2f6f      	cmp	r7, #111	; 0x6f
 8003e76:	bf0c      	ite	eq
 8003e78:	2308      	moveq	r3, #8
 8003e7a:	230a      	movne	r3, #10
 8003e7c:	2100      	movs	r1, #0
 8003e7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003e82:	6865      	ldr	r5, [r4, #4]
 8003e84:	60a5      	str	r5, [r4, #8]
 8003e86:	2d00      	cmp	r5, #0
 8003e88:	bfa2      	ittt	ge
 8003e8a:	6821      	ldrge	r1, [r4, #0]
 8003e8c:	f021 0104 	bicge.w	r1, r1, #4
 8003e90:	6021      	strge	r1, [r4, #0]
 8003e92:	b90e      	cbnz	r6, 8003e98 <_printf_i+0x118>
 8003e94:	2d00      	cmp	r5, #0
 8003e96:	d04d      	beq.n	8003f34 <_printf_i+0x1b4>
 8003e98:	4615      	mov	r5, r2
 8003e9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8003e9e:	fb03 6711 	mls	r7, r3, r1, r6
 8003ea2:	5dc7      	ldrb	r7, [r0, r7]
 8003ea4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003ea8:	4637      	mov	r7, r6
 8003eaa:	42bb      	cmp	r3, r7
 8003eac:	460e      	mov	r6, r1
 8003eae:	d9f4      	bls.n	8003e9a <_printf_i+0x11a>
 8003eb0:	2b08      	cmp	r3, #8
 8003eb2:	d10b      	bne.n	8003ecc <_printf_i+0x14c>
 8003eb4:	6823      	ldr	r3, [r4, #0]
 8003eb6:	07de      	lsls	r6, r3, #31
 8003eb8:	d508      	bpl.n	8003ecc <_printf_i+0x14c>
 8003eba:	6923      	ldr	r3, [r4, #16]
 8003ebc:	6861      	ldr	r1, [r4, #4]
 8003ebe:	4299      	cmp	r1, r3
 8003ec0:	bfde      	ittt	le
 8003ec2:	2330      	movle	r3, #48	; 0x30
 8003ec4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003ec8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003ecc:	1b52      	subs	r2, r2, r5
 8003ece:	6122      	str	r2, [r4, #16]
 8003ed0:	f8cd a000 	str.w	sl, [sp]
 8003ed4:	464b      	mov	r3, r9
 8003ed6:	aa03      	add	r2, sp, #12
 8003ed8:	4621      	mov	r1, r4
 8003eda:	4640      	mov	r0, r8
 8003edc:	f7ff fee2 	bl	8003ca4 <_printf_common>
 8003ee0:	3001      	adds	r0, #1
 8003ee2:	d14c      	bne.n	8003f7e <_printf_i+0x1fe>
 8003ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ee8:	b004      	add	sp, #16
 8003eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003eee:	4835      	ldr	r0, [pc, #212]	; (8003fc4 <_printf_i+0x244>)
 8003ef0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003ef4:	6829      	ldr	r1, [r5, #0]
 8003ef6:	6823      	ldr	r3, [r4, #0]
 8003ef8:	f851 6b04 	ldr.w	r6, [r1], #4
 8003efc:	6029      	str	r1, [r5, #0]
 8003efe:	061d      	lsls	r5, r3, #24
 8003f00:	d514      	bpl.n	8003f2c <_printf_i+0x1ac>
 8003f02:	07df      	lsls	r7, r3, #31
 8003f04:	bf44      	itt	mi
 8003f06:	f043 0320 	orrmi.w	r3, r3, #32
 8003f0a:	6023      	strmi	r3, [r4, #0]
 8003f0c:	b91e      	cbnz	r6, 8003f16 <_printf_i+0x196>
 8003f0e:	6823      	ldr	r3, [r4, #0]
 8003f10:	f023 0320 	bic.w	r3, r3, #32
 8003f14:	6023      	str	r3, [r4, #0]
 8003f16:	2310      	movs	r3, #16
 8003f18:	e7b0      	b.n	8003e7c <_printf_i+0xfc>
 8003f1a:	6823      	ldr	r3, [r4, #0]
 8003f1c:	f043 0320 	orr.w	r3, r3, #32
 8003f20:	6023      	str	r3, [r4, #0]
 8003f22:	2378      	movs	r3, #120	; 0x78
 8003f24:	4828      	ldr	r0, [pc, #160]	; (8003fc8 <_printf_i+0x248>)
 8003f26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f2a:	e7e3      	b.n	8003ef4 <_printf_i+0x174>
 8003f2c:	0659      	lsls	r1, r3, #25
 8003f2e:	bf48      	it	mi
 8003f30:	b2b6      	uxthmi	r6, r6
 8003f32:	e7e6      	b.n	8003f02 <_printf_i+0x182>
 8003f34:	4615      	mov	r5, r2
 8003f36:	e7bb      	b.n	8003eb0 <_printf_i+0x130>
 8003f38:	682b      	ldr	r3, [r5, #0]
 8003f3a:	6826      	ldr	r6, [r4, #0]
 8003f3c:	6961      	ldr	r1, [r4, #20]
 8003f3e:	1d18      	adds	r0, r3, #4
 8003f40:	6028      	str	r0, [r5, #0]
 8003f42:	0635      	lsls	r5, r6, #24
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	d501      	bpl.n	8003f4c <_printf_i+0x1cc>
 8003f48:	6019      	str	r1, [r3, #0]
 8003f4a:	e002      	b.n	8003f52 <_printf_i+0x1d2>
 8003f4c:	0670      	lsls	r0, r6, #25
 8003f4e:	d5fb      	bpl.n	8003f48 <_printf_i+0x1c8>
 8003f50:	8019      	strh	r1, [r3, #0]
 8003f52:	2300      	movs	r3, #0
 8003f54:	6123      	str	r3, [r4, #16]
 8003f56:	4615      	mov	r5, r2
 8003f58:	e7ba      	b.n	8003ed0 <_printf_i+0x150>
 8003f5a:	682b      	ldr	r3, [r5, #0]
 8003f5c:	1d1a      	adds	r2, r3, #4
 8003f5e:	602a      	str	r2, [r5, #0]
 8003f60:	681d      	ldr	r5, [r3, #0]
 8003f62:	6862      	ldr	r2, [r4, #4]
 8003f64:	2100      	movs	r1, #0
 8003f66:	4628      	mov	r0, r5
 8003f68:	f7fc f942 	bl	80001f0 <memchr>
 8003f6c:	b108      	cbz	r0, 8003f72 <_printf_i+0x1f2>
 8003f6e:	1b40      	subs	r0, r0, r5
 8003f70:	6060      	str	r0, [r4, #4]
 8003f72:	6863      	ldr	r3, [r4, #4]
 8003f74:	6123      	str	r3, [r4, #16]
 8003f76:	2300      	movs	r3, #0
 8003f78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f7c:	e7a8      	b.n	8003ed0 <_printf_i+0x150>
 8003f7e:	6923      	ldr	r3, [r4, #16]
 8003f80:	462a      	mov	r2, r5
 8003f82:	4649      	mov	r1, r9
 8003f84:	4640      	mov	r0, r8
 8003f86:	47d0      	blx	sl
 8003f88:	3001      	adds	r0, #1
 8003f8a:	d0ab      	beq.n	8003ee4 <_printf_i+0x164>
 8003f8c:	6823      	ldr	r3, [r4, #0]
 8003f8e:	079b      	lsls	r3, r3, #30
 8003f90:	d413      	bmi.n	8003fba <_printf_i+0x23a>
 8003f92:	68e0      	ldr	r0, [r4, #12]
 8003f94:	9b03      	ldr	r3, [sp, #12]
 8003f96:	4298      	cmp	r0, r3
 8003f98:	bfb8      	it	lt
 8003f9a:	4618      	movlt	r0, r3
 8003f9c:	e7a4      	b.n	8003ee8 <_printf_i+0x168>
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	4632      	mov	r2, r6
 8003fa2:	4649      	mov	r1, r9
 8003fa4:	4640      	mov	r0, r8
 8003fa6:	47d0      	blx	sl
 8003fa8:	3001      	adds	r0, #1
 8003faa:	d09b      	beq.n	8003ee4 <_printf_i+0x164>
 8003fac:	3501      	adds	r5, #1
 8003fae:	68e3      	ldr	r3, [r4, #12]
 8003fb0:	9903      	ldr	r1, [sp, #12]
 8003fb2:	1a5b      	subs	r3, r3, r1
 8003fb4:	42ab      	cmp	r3, r5
 8003fb6:	dcf2      	bgt.n	8003f9e <_printf_i+0x21e>
 8003fb8:	e7eb      	b.n	8003f92 <_printf_i+0x212>
 8003fba:	2500      	movs	r5, #0
 8003fbc:	f104 0619 	add.w	r6, r4, #25
 8003fc0:	e7f5      	b.n	8003fae <_printf_i+0x22e>
 8003fc2:	bf00      	nop
 8003fc4:	08004365 	.word	0x08004365
 8003fc8:	08004376 	.word	0x08004376

08003fcc <memmove>:
 8003fcc:	4288      	cmp	r0, r1
 8003fce:	b510      	push	{r4, lr}
 8003fd0:	eb01 0402 	add.w	r4, r1, r2
 8003fd4:	d902      	bls.n	8003fdc <memmove+0x10>
 8003fd6:	4284      	cmp	r4, r0
 8003fd8:	4623      	mov	r3, r4
 8003fda:	d807      	bhi.n	8003fec <memmove+0x20>
 8003fdc:	1e43      	subs	r3, r0, #1
 8003fde:	42a1      	cmp	r1, r4
 8003fe0:	d008      	beq.n	8003ff4 <memmove+0x28>
 8003fe2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003fe6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003fea:	e7f8      	b.n	8003fde <memmove+0x12>
 8003fec:	4402      	add	r2, r0
 8003fee:	4601      	mov	r1, r0
 8003ff0:	428a      	cmp	r2, r1
 8003ff2:	d100      	bne.n	8003ff6 <memmove+0x2a>
 8003ff4:	bd10      	pop	{r4, pc}
 8003ff6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ffa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003ffe:	e7f7      	b.n	8003ff0 <memmove+0x24>

08004000 <_free_r>:
 8004000:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004002:	2900      	cmp	r1, #0
 8004004:	d044      	beq.n	8004090 <_free_r+0x90>
 8004006:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800400a:	9001      	str	r0, [sp, #4]
 800400c:	2b00      	cmp	r3, #0
 800400e:	f1a1 0404 	sub.w	r4, r1, #4
 8004012:	bfb8      	it	lt
 8004014:	18e4      	addlt	r4, r4, r3
 8004016:	f000 f913 	bl	8004240 <__malloc_lock>
 800401a:	4a1e      	ldr	r2, [pc, #120]	; (8004094 <_free_r+0x94>)
 800401c:	9801      	ldr	r0, [sp, #4]
 800401e:	6813      	ldr	r3, [r2, #0]
 8004020:	b933      	cbnz	r3, 8004030 <_free_r+0x30>
 8004022:	6063      	str	r3, [r4, #4]
 8004024:	6014      	str	r4, [r2, #0]
 8004026:	b003      	add	sp, #12
 8004028:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800402c:	f000 b90e 	b.w	800424c <__malloc_unlock>
 8004030:	42a3      	cmp	r3, r4
 8004032:	d908      	bls.n	8004046 <_free_r+0x46>
 8004034:	6825      	ldr	r5, [r4, #0]
 8004036:	1961      	adds	r1, r4, r5
 8004038:	428b      	cmp	r3, r1
 800403a:	bf01      	itttt	eq
 800403c:	6819      	ldreq	r1, [r3, #0]
 800403e:	685b      	ldreq	r3, [r3, #4]
 8004040:	1949      	addeq	r1, r1, r5
 8004042:	6021      	streq	r1, [r4, #0]
 8004044:	e7ed      	b.n	8004022 <_free_r+0x22>
 8004046:	461a      	mov	r2, r3
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	b10b      	cbz	r3, 8004050 <_free_r+0x50>
 800404c:	42a3      	cmp	r3, r4
 800404e:	d9fa      	bls.n	8004046 <_free_r+0x46>
 8004050:	6811      	ldr	r1, [r2, #0]
 8004052:	1855      	adds	r5, r2, r1
 8004054:	42a5      	cmp	r5, r4
 8004056:	d10b      	bne.n	8004070 <_free_r+0x70>
 8004058:	6824      	ldr	r4, [r4, #0]
 800405a:	4421      	add	r1, r4
 800405c:	1854      	adds	r4, r2, r1
 800405e:	42a3      	cmp	r3, r4
 8004060:	6011      	str	r1, [r2, #0]
 8004062:	d1e0      	bne.n	8004026 <_free_r+0x26>
 8004064:	681c      	ldr	r4, [r3, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	6053      	str	r3, [r2, #4]
 800406a:	4421      	add	r1, r4
 800406c:	6011      	str	r1, [r2, #0]
 800406e:	e7da      	b.n	8004026 <_free_r+0x26>
 8004070:	d902      	bls.n	8004078 <_free_r+0x78>
 8004072:	230c      	movs	r3, #12
 8004074:	6003      	str	r3, [r0, #0]
 8004076:	e7d6      	b.n	8004026 <_free_r+0x26>
 8004078:	6825      	ldr	r5, [r4, #0]
 800407a:	1961      	adds	r1, r4, r5
 800407c:	428b      	cmp	r3, r1
 800407e:	bf04      	itt	eq
 8004080:	6819      	ldreq	r1, [r3, #0]
 8004082:	685b      	ldreq	r3, [r3, #4]
 8004084:	6063      	str	r3, [r4, #4]
 8004086:	bf04      	itt	eq
 8004088:	1949      	addeq	r1, r1, r5
 800408a:	6021      	streq	r1, [r4, #0]
 800408c:	6054      	str	r4, [r2, #4]
 800408e:	e7ca      	b.n	8004026 <_free_r+0x26>
 8004090:	b003      	add	sp, #12
 8004092:	bd30      	pop	{r4, r5, pc}
 8004094:	200040c0 	.word	0x200040c0

08004098 <sbrk_aligned>:
 8004098:	b570      	push	{r4, r5, r6, lr}
 800409a:	4e0e      	ldr	r6, [pc, #56]	; (80040d4 <sbrk_aligned+0x3c>)
 800409c:	460c      	mov	r4, r1
 800409e:	6831      	ldr	r1, [r6, #0]
 80040a0:	4605      	mov	r5, r0
 80040a2:	b911      	cbnz	r1, 80040aa <sbrk_aligned+0x12>
 80040a4:	f000 f8bc 	bl	8004220 <_sbrk_r>
 80040a8:	6030      	str	r0, [r6, #0]
 80040aa:	4621      	mov	r1, r4
 80040ac:	4628      	mov	r0, r5
 80040ae:	f000 f8b7 	bl	8004220 <_sbrk_r>
 80040b2:	1c43      	adds	r3, r0, #1
 80040b4:	d00a      	beq.n	80040cc <sbrk_aligned+0x34>
 80040b6:	1cc4      	adds	r4, r0, #3
 80040b8:	f024 0403 	bic.w	r4, r4, #3
 80040bc:	42a0      	cmp	r0, r4
 80040be:	d007      	beq.n	80040d0 <sbrk_aligned+0x38>
 80040c0:	1a21      	subs	r1, r4, r0
 80040c2:	4628      	mov	r0, r5
 80040c4:	f000 f8ac 	bl	8004220 <_sbrk_r>
 80040c8:	3001      	adds	r0, #1
 80040ca:	d101      	bne.n	80040d0 <sbrk_aligned+0x38>
 80040cc:	f04f 34ff 	mov.w	r4, #4294967295
 80040d0:	4620      	mov	r0, r4
 80040d2:	bd70      	pop	{r4, r5, r6, pc}
 80040d4:	200040c4 	.word	0x200040c4

080040d8 <_malloc_r>:
 80040d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040dc:	1ccd      	adds	r5, r1, #3
 80040de:	f025 0503 	bic.w	r5, r5, #3
 80040e2:	3508      	adds	r5, #8
 80040e4:	2d0c      	cmp	r5, #12
 80040e6:	bf38      	it	cc
 80040e8:	250c      	movcc	r5, #12
 80040ea:	2d00      	cmp	r5, #0
 80040ec:	4607      	mov	r7, r0
 80040ee:	db01      	blt.n	80040f4 <_malloc_r+0x1c>
 80040f0:	42a9      	cmp	r1, r5
 80040f2:	d905      	bls.n	8004100 <_malloc_r+0x28>
 80040f4:	230c      	movs	r3, #12
 80040f6:	603b      	str	r3, [r7, #0]
 80040f8:	2600      	movs	r6, #0
 80040fa:	4630      	mov	r0, r6
 80040fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004100:	4e2e      	ldr	r6, [pc, #184]	; (80041bc <_malloc_r+0xe4>)
 8004102:	f000 f89d 	bl	8004240 <__malloc_lock>
 8004106:	6833      	ldr	r3, [r6, #0]
 8004108:	461c      	mov	r4, r3
 800410a:	bb34      	cbnz	r4, 800415a <_malloc_r+0x82>
 800410c:	4629      	mov	r1, r5
 800410e:	4638      	mov	r0, r7
 8004110:	f7ff ffc2 	bl	8004098 <sbrk_aligned>
 8004114:	1c43      	adds	r3, r0, #1
 8004116:	4604      	mov	r4, r0
 8004118:	d14d      	bne.n	80041b6 <_malloc_r+0xde>
 800411a:	6834      	ldr	r4, [r6, #0]
 800411c:	4626      	mov	r6, r4
 800411e:	2e00      	cmp	r6, #0
 8004120:	d140      	bne.n	80041a4 <_malloc_r+0xcc>
 8004122:	6823      	ldr	r3, [r4, #0]
 8004124:	4631      	mov	r1, r6
 8004126:	4638      	mov	r0, r7
 8004128:	eb04 0803 	add.w	r8, r4, r3
 800412c:	f000 f878 	bl	8004220 <_sbrk_r>
 8004130:	4580      	cmp	r8, r0
 8004132:	d13a      	bne.n	80041aa <_malloc_r+0xd2>
 8004134:	6821      	ldr	r1, [r4, #0]
 8004136:	3503      	adds	r5, #3
 8004138:	1a6d      	subs	r5, r5, r1
 800413a:	f025 0503 	bic.w	r5, r5, #3
 800413e:	3508      	adds	r5, #8
 8004140:	2d0c      	cmp	r5, #12
 8004142:	bf38      	it	cc
 8004144:	250c      	movcc	r5, #12
 8004146:	4629      	mov	r1, r5
 8004148:	4638      	mov	r0, r7
 800414a:	f7ff ffa5 	bl	8004098 <sbrk_aligned>
 800414e:	3001      	adds	r0, #1
 8004150:	d02b      	beq.n	80041aa <_malloc_r+0xd2>
 8004152:	6823      	ldr	r3, [r4, #0]
 8004154:	442b      	add	r3, r5
 8004156:	6023      	str	r3, [r4, #0]
 8004158:	e00e      	b.n	8004178 <_malloc_r+0xa0>
 800415a:	6822      	ldr	r2, [r4, #0]
 800415c:	1b52      	subs	r2, r2, r5
 800415e:	d41e      	bmi.n	800419e <_malloc_r+0xc6>
 8004160:	2a0b      	cmp	r2, #11
 8004162:	d916      	bls.n	8004192 <_malloc_r+0xba>
 8004164:	1961      	adds	r1, r4, r5
 8004166:	42a3      	cmp	r3, r4
 8004168:	6025      	str	r5, [r4, #0]
 800416a:	bf18      	it	ne
 800416c:	6059      	strne	r1, [r3, #4]
 800416e:	6863      	ldr	r3, [r4, #4]
 8004170:	bf08      	it	eq
 8004172:	6031      	streq	r1, [r6, #0]
 8004174:	5162      	str	r2, [r4, r5]
 8004176:	604b      	str	r3, [r1, #4]
 8004178:	4638      	mov	r0, r7
 800417a:	f104 060b 	add.w	r6, r4, #11
 800417e:	f000 f865 	bl	800424c <__malloc_unlock>
 8004182:	f026 0607 	bic.w	r6, r6, #7
 8004186:	1d23      	adds	r3, r4, #4
 8004188:	1af2      	subs	r2, r6, r3
 800418a:	d0b6      	beq.n	80040fa <_malloc_r+0x22>
 800418c:	1b9b      	subs	r3, r3, r6
 800418e:	50a3      	str	r3, [r4, r2]
 8004190:	e7b3      	b.n	80040fa <_malloc_r+0x22>
 8004192:	6862      	ldr	r2, [r4, #4]
 8004194:	42a3      	cmp	r3, r4
 8004196:	bf0c      	ite	eq
 8004198:	6032      	streq	r2, [r6, #0]
 800419a:	605a      	strne	r2, [r3, #4]
 800419c:	e7ec      	b.n	8004178 <_malloc_r+0xa0>
 800419e:	4623      	mov	r3, r4
 80041a0:	6864      	ldr	r4, [r4, #4]
 80041a2:	e7b2      	b.n	800410a <_malloc_r+0x32>
 80041a4:	4634      	mov	r4, r6
 80041a6:	6876      	ldr	r6, [r6, #4]
 80041a8:	e7b9      	b.n	800411e <_malloc_r+0x46>
 80041aa:	230c      	movs	r3, #12
 80041ac:	603b      	str	r3, [r7, #0]
 80041ae:	4638      	mov	r0, r7
 80041b0:	f000 f84c 	bl	800424c <__malloc_unlock>
 80041b4:	e7a1      	b.n	80040fa <_malloc_r+0x22>
 80041b6:	6025      	str	r5, [r4, #0]
 80041b8:	e7de      	b.n	8004178 <_malloc_r+0xa0>
 80041ba:	bf00      	nop
 80041bc:	200040c0 	.word	0x200040c0

080041c0 <_realloc_r>:
 80041c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041c4:	4680      	mov	r8, r0
 80041c6:	4614      	mov	r4, r2
 80041c8:	460e      	mov	r6, r1
 80041ca:	b921      	cbnz	r1, 80041d6 <_realloc_r+0x16>
 80041cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041d0:	4611      	mov	r1, r2
 80041d2:	f7ff bf81 	b.w	80040d8 <_malloc_r>
 80041d6:	b92a      	cbnz	r2, 80041e4 <_realloc_r+0x24>
 80041d8:	f7ff ff12 	bl	8004000 <_free_r>
 80041dc:	4625      	mov	r5, r4
 80041de:	4628      	mov	r0, r5
 80041e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041e4:	f000 f838 	bl	8004258 <_malloc_usable_size_r>
 80041e8:	4284      	cmp	r4, r0
 80041ea:	4607      	mov	r7, r0
 80041ec:	d802      	bhi.n	80041f4 <_realloc_r+0x34>
 80041ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80041f2:	d812      	bhi.n	800421a <_realloc_r+0x5a>
 80041f4:	4621      	mov	r1, r4
 80041f6:	4640      	mov	r0, r8
 80041f8:	f7ff ff6e 	bl	80040d8 <_malloc_r>
 80041fc:	4605      	mov	r5, r0
 80041fe:	2800      	cmp	r0, #0
 8004200:	d0ed      	beq.n	80041de <_realloc_r+0x1e>
 8004202:	42bc      	cmp	r4, r7
 8004204:	4622      	mov	r2, r4
 8004206:	4631      	mov	r1, r6
 8004208:	bf28      	it	cs
 800420a:	463a      	movcs	r2, r7
 800420c:	f7ff fbb8 	bl	8003980 <memcpy>
 8004210:	4631      	mov	r1, r6
 8004212:	4640      	mov	r0, r8
 8004214:	f7ff fef4 	bl	8004000 <_free_r>
 8004218:	e7e1      	b.n	80041de <_realloc_r+0x1e>
 800421a:	4635      	mov	r5, r6
 800421c:	e7df      	b.n	80041de <_realloc_r+0x1e>
	...

08004220 <_sbrk_r>:
 8004220:	b538      	push	{r3, r4, r5, lr}
 8004222:	4d06      	ldr	r5, [pc, #24]	; (800423c <_sbrk_r+0x1c>)
 8004224:	2300      	movs	r3, #0
 8004226:	4604      	mov	r4, r0
 8004228:	4608      	mov	r0, r1
 800422a:	602b      	str	r3, [r5, #0]
 800422c:	f7fc fc9c 	bl	8000b68 <_sbrk>
 8004230:	1c43      	adds	r3, r0, #1
 8004232:	d102      	bne.n	800423a <_sbrk_r+0x1a>
 8004234:	682b      	ldr	r3, [r5, #0]
 8004236:	b103      	cbz	r3, 800423a <_sbrk_r+0x1a>
 8004238:	6023      	str	r3, [r4, #0]
 800423a:	bd38      	pop	{r3, r4, r5, pc}
 800423c:	200040c8 	.word	0x200040c8

08004240 <__malloc_lock>:
 8004240:	4801      	ldr	r0, [pc, #4]	; (8004248 <__malloc_lock+0x8>)
 8004242:	f000 b811 	b.w	8004268 <__retarget_lock_acquire_recursive>
 8004246:	bf00      	nop
 8004248:	200040cc 	.word	0x200040cc

0800424c <__malloc_unlock>:
 800424c:	4801      	ldr	r0, [pc, #4]	; (8004254 <__malloc_unlock+0x8>)
 800424e:	f000 b80c 	b.w	800426a <__retarget_lock_release_recursive>
 8004252:	bf00      	nop
 8004254:	200040cc 	.word	0x200040cc

08004258 <_malloc_usable_size_r>:
 8004258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800425c:	1f18      	subs	r0, r3, #4
 800425e:	2b00      	cmp	r3, #0
 8004260:	bfbc      	itt	lt
 8004262:	580b      	ldrlt	r3, [r1, r0]
 8004264:	18c0      	addlt	r0, r0, r3
 8004266:	4770      	bx	lr

08004268 <__retarget_lock_acquire_recursive>:
 8004268:	4770      	bx	lr

0800426a <__retarget_lock_release_recursive>:
 800426a:	4770      	bx	lr

0800426c <_init>:
 800426c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800426e:	bf00      	nop
 8004270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004272:	bc08      	pop	{r3}
 8004274:	469e      	mov	lr, r3
 8004276:	4770      	bx	lr

08004278 <_fini>:
 8004278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800427a:	bf00      	nop
 800427c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800427e:	bc08      	pop	{r3}
 8004280:	469e      	mov	lr, r3
 8004282:	4770      	bx	lr
