# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 11:53:57 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Error: (vsim-3906) Connection type 'wire[31:0]$[0:1]' is incompatible with 'wire[31:0]$[0:3]' for  port (inputs):  Array ranges [0:3] & [0:1] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/result_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/datapath.v Line: 113
# ** Error: (vsim-3906) Connection type 'wire[31:0]$[0:2]' is incompatible with 'wire[31:0]$[0:3]' for  port (inputs):  Array ranges [0:3] & [0:2] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/pc_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/datapath.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'pc_src'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_pc_source.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/cps File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
# Error loading design
# End time: 11:53:58 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 5
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 11:56:51 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Error: (vsim-3906) Connection type 'wire[31:0]$[0:2]' is incompatible with 'wire[31:0]$[0:3]' for  port (inputs):  Array ranges [0:3] & [0:2] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/pc_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/datapath.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'pc_src'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_pc_source.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/cps File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
# Error loading design
# End time: 11:56:52 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 4
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 11:59:17 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'pc_src'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_pc_source.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/cps File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint sim:/riscv_single_cycle_testbench/*
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
quit -sim
# End time: 12:01:49 on Nov 29,2024, Elapsed time: 0:02:32
# Errors: 0, Warnings: 4
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 12:01:57 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'pc_src'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_pc_source.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/cps File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/clk \
sim:/riscv_single_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/rf/register_file_data
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "instructions.hex". (Max is 8.)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'pc_src'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_pc_source.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/cps File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
# Load canceled
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "instructions.hex". (Max is 8.)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'pc_src'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_pc_source.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/cps File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "instructions.hex". (Max is 8.)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/pc/data_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'pc_src'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_pc_source.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/cps File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
# Load canceled
# Load canceled
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "instructions.hex". (Max is 8.)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'pc_src'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_pc_source.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/cps File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
# Load canceled
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "instructions.hex". (Max is 8.)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/pc_src
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'pc_src'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_pc_source.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/cps File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "instructions.hex". (Max is 8.)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
quit -sim
# End time: 12:23:47 on Nov 29,2024, Elapsed time: 0:21:50
# Errors: 0, Warnings: 5
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 12:24:03 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
quit -sim
# End time: 12:24:49 on Nov 29,2024, Elapsed time: 0:00:46
# Errors: 0, Warnings: 2
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 12:24:56 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/clk \
sim:/riscv_single_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/pc_src
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/pc/data_out
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "instructions.hex". (Max is 8.)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/cps/branch \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/cps/jump \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/cps/jalr \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/cps/zero
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
# Load canceled
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "instructions.hex". (Max is 8.)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/cm/opcode
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "instructions.hex". (Max is 8.)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory/*
run
run -all
# Break key hit
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 12
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "instructions.hex". (Max is 8.)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory/rom_data
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "instructions.hex". (Max is 8.)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
quit -sim
# End time: 12:35:14 on Nov 29,2024, Elapsed time: 0:10:18
# Errors: 0, Warnings: 3
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 12:35:28 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/clk \
sim:/riscv_single_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory/rom_data
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (10) in data on line 1 of file "C:\Users\Lenovo\Desktop\T5\ComputerArchitecture\computer-architecture\CAs\CA2\single-cycle\code\instructions.hex". (Max is 8.)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
quit -sim
# End time: 12:41:24 on Nov 29,2024, Elapsed time: 0:05:56
# Errors: 0, Warnings: 5
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 12:41:51 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/clk \
sim:/riscv_single_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory/rom_data
run -all
# ** Warning: (vsim-7) Failed to open readmem file "C:UsersLenovoDesktopT5ComputerArchitecturecomputer-architectureCAsCA2single-cyclecodeinstructions.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-7) Failed to open readmem file "C:UsersLenovoDesktopT5ComputerArchitecturecomputer-architectureCAsCA2single-cyclecodeinstructions.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-7) Failed to open readmem file "C:UsersLenovoDesktopT5ComputerArchitecturecomputer-architectureCAsCA2single-cyclecodeinstructions.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
quit -sim
# End time: 12:50:29 on Nov 29,2024, Elapsed time: 0:08:38
# Errors: 0, Warnings: 3
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 12:52:10 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint sim:/riscv_single_cycle_testbench/*
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory/rom_data
run -all
# ** Warning: (vsim-7) Failed to open readmem file "C:UsersLenovoDesktopT5ComputerArchitecturecomputer-architectureCAsCA2single-cyclecodeinstructions.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
quit -sim
# End time: 12:56:04 on Nov 29,2024, Elapsed time: 0:03:54
# Errors: 0, Warnings: 5
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 12:56:14 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint /riscv_single_cycle_testbench/clk
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory/rom_data
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory/rom_data
run -all
# ** Warning: (vsim-7) Failed to open readmem file "C:UsersLenovoDesktopT5ComputerArchitecturecomputer-architectureCAsCA2single-cyclecodeinstructions.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
quit -sim
# End time: 13:08:06 on Nov 29,2024, Elapsed time: 0:11:52
# Errors: 0, Warnings: 3
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 13:08:21 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/clk \
sim:/riscv_single_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory/rom_data
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
quit -sim
# End time: 13:13:52 on Nov 29,2024, Elapsed time: 0:05:31
# Errors: 0, Warnings: 2
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 13:14:04 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/clk \
sim:/riscv_single_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory/rom_data
# Load canceled
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3410) Illegal character '#' in data on line 1 of file "instructions.hex".    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/rom.v(14)
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/pc/data_out
run -all
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/cm/branch \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/cm/alu_op \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/cm/jump \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/cm/jalr
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/cm/opcode
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
# Load canceled
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_address
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
quit -sim
# End time: 13:25:14 on Nov 29,2024, Elapsed time: 0:11:10
# Errors: 0, Warnings: 2
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 13:25:39 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/clk \
sim:/riscv_single_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/opcode
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/cm/imm_src
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/controller_instance/pc_src
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/next_pc
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
quit -sim
# End time: 13:38:13 on Nov 29,2024, Elapsed time: 0:12:34
# Errors: 0, Warnings: 2
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 13:38:42 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint /riscv_single_cycle_testbench/clk
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_address
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
