#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun  8 11:26:53 2022
# Process ID: 6548
# Current directory: D:/projets/2020_2/project_DIJKSTRA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4920 D:\projets\2020_2\project_DIJKSTRA\project_DIJKSTRA.xpr
# Log file: D:/projets/2020_2/project_DIJKSTRA/vivado.log
# Journal file: D:/projets/2020_2/project_DIJKSTRA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.xpr
INFO: [Project 1-313] Project file moved from 'D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.910 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.910 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B48339A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2671.625 ; gain = 1525.715
set_property PROGRAM.FILE {D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.runs/impl_1/design_dijkstra_all_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.runs/impl_1/design_dijkstra_all_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.runs/impl_1/design_dijkstra_all_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_dijkstra_all_i/ila_0"}]]
update_compile_order -fileset sources_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_dijkstra_all_i/ila_0"}]
ERROR: [Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_dijkstra_all_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jun-08 11:28:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_dijkstra_all_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_dijkstra_all_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Jun-08 11:28:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra/design_dijkstra.bd}
Reading block design file <D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra/design_dijkstra.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:comparateur1:1.0 - comparateur1_0
Adding component instance block -- xilinx.com:module_ref:comparateur2:1.0 - comparateur2_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:module_ref:ROM:1.0 - ROM_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:UPDATE_RAM:1.0 - UPDATE_RAM_0
Adding component instance block -- xilinx.com:module_ref:DIJKSTRA_CONTROLLER:1.0 - DIJKSTRA_CONTROLLER_0
Adding component instance block -- xilinx.com:module_ref:NEAREST_NODE:1.0 - NEAREST_NODE_0
Successfully read diagram <design_dijkstra> from block design file <D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra/design_dijkstra.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2867.129 ; gain = 93.664
open_bd_design {D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd}
Reading block design file <D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd>...
Adding component instance block -- xilinx.com:module_ref:comparateur1:1.0 - comparateur1_0
Adding component instance block -- xilinx.com:module_ref:comparateur2:1.0 - comparateur2_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:ROM:1.0 - ROM_0
Adding component instance block -- xilinx.com:module_ref:dpram:1.0 - dpram_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:UPDATE_RAM:1.0 - UPDATE_RAM_0
Adding component instance block -- xilinx.com:module_ref:DIJKSTRA_CONTROLLER:1.0 - DIJKSTRA_CONTROLLER_0
Adding component instance block -- xilinx.com:module_ref:NEAREST_NODE:1.0 - NEAREST_NODE_0
Successfully read diagram <design_dijkstra_all> from block design file <D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd>
current_bd_design [get_bd_designs design_dijkstra]
startgroup
delete_bd_objs [get_bd_nets UPDATE_RAM_0_we_ram] [get_bd_nets DIJKSTRA_CONTROLLER_0_node] [get_bd_nets NEAREST_NODE_0_en_ram_ext] [get_bd_nets DIJKSTRA_CONTROLLER_0_led_c] [get_bd_nets blk_mem_gen_1_douta] [get_bd_nets xlconstant_0_dout] [get_bd_nets NEAREST_NODE_0_next_node] [get_bd_nets DIJKSTRA_CONTROLLER_0_flag_finished] [get_bd_nets blk_mem_gen_1_doutb] [get_bd_nets UPDATE_RAM_0_addr_ram] [get_bd_nets clk_0_1] [get_bd_nets NEAREST_NODE_0_we_ram_ext] [get_bd_nets NEAREST_NODE_0_comp_in1] [get_bd_nets DIJKSTRA_CONTROLLER_0_flag_read_path] [get_bd_nets NEAREST_NODE_0_led_n] [get_bd_nets blk_mem_gen_0_douta] [get_bd_nets UPDATE_RAM_0_comp_in1] [get_bd_nets ROM_0_data_rom] [get_bd_nets NEAREST_NODE_0_comp_in2] [get_bd_nets rst_n_0_1] [get_bd_nets comparateur1_0_comp_out] [get_bd_nets UPDATE_RAM_0_comp_in2] [get_bd_nets DIJKSTRA_CONTROLLER_0_flag_init] [get_bd_nets UPDATE_RAM_0_flag_RAM] [get_bd_nets DIJKSTRA_CONTROLLER_0_en_UpdateRam] [get_bd_nets DIJKSTRA_CONTROLLER_0_en_NearestNode] [get_bd_nets UPDATE_RAM_0_led_u] [get_bd_nets NEAREST_NODE_0_din_ram_ext] [get_bd_nets DIJKSTRA_CONTROLLER_0_node_seen] [get_bd_nets clk_1] [get_bd_nets xlconstant_1_dout] [get_bd_nets UPDATE_RAM_0_en_rom] [get_bd_nets NEAREST_NODE_0_en_ram] [get_bd_nets xlconstant_2_dout] [get_bd_nets UPDATE_RAM_0_din_ram] [get_bd_nets UPDATE_RAM_0_addr_rom] [get_bd_nets NEAREST_NODE_0_addr_ram_ext] [get_bd_nets NEAREST_NODE_0_addr_ram] [get_bd_nets UPDATE_RAM_0_en_ram] [get_bd_nets NEAREST_NODE_0_flag_end_write] [get_bd_nets en_0_1] [get_bd_nets comparateur2_0_comp_out] [get_bd_nets NEAREST_NODE_0_flag_node]
delete_bd_objs [get_bd_cells comparateur2_0] [get_bd_cells UPDATE_RAM_0] [get_bd_cells comparateur1_0] [get_bd_cells xlconstant_0] [get_bd_cells xlconstant_1] [get_bd_cells NEAREST_NODE_0] [get_bd_cells xlconstant_2] [get_bd_cells blk_mem_gen_0] [get_bd_cells ROM_0] [get_bd_cells DIJKSTRA_CONTROLLER_0] [get_bd_cells blk_mem_gen_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports rst_n] [get_bd_ports clk] [get_bd_ports en] [get_bd_ports flag_finished] [get_bd_ports led_u] [get_bd_ports led_c] [get_bd_ports led_n]
endgroup
current_bd_design design_dijkstra_all
set tmpCopyObjs [concat  [get_bd_cells {ila_0 xlconstant_1 comparateur2_0 clk_wiz_0 NEAREST_NODE_0 comparateur1_0 xlconstant_0 xlconstant_2 blk_mem_gen_0 ROM_0 dpram_0 UPDATE_RAM_0 DIJKSTRA_CONTROLLER_0}] [get_bd_ports {rst_n resetn en clk flag_finished led_n led_u led_c}] [get_bd_nets {DIJKSTRA_CONTROLLER_0_en_NearestNode DIJKSTRA_CONTROLLER_0_en_UpdateRam DIJKSTRA_CONTROLLER_0_flag_finished DIJKSTRA_CONTROLLER_0_flag_init DIJKSTRA_CONTROLLER_0_flag_read_path DIJKSTRA_CONTROLLER_0_led_c DIJKSTRA_CONTROLLER_0_node DIJKSTRA_CONTROLLER_0_node_seen NEAREST_NODE_0_addr_ram NEAREST_NODE_0_addr_ram_ext NEAREST_NODE_0_comp_in1 NEAREST_NODE_0_comp_in2 NEAREST_NODE_0_din_ram_ext NEAREST_NODE_0_en_ram_ext NEAREST_NODE_0_flag_end_write NEAREST_NODE_0_flag_node NEAREST_NODE_0_led_n NEAREST_NODE_0_next_node NEAREST_NODE_0_we_ram_ext ROM_0_data_rom UPDATE_RAM_0_addr_ram UPDATE_RAM_0_addr_rom UPDATE_RAM_0_comp_in1 UPDATE_RAM_0_comp_in2 UPDATE_RAM_0_din_ram UPDATE_RAM_0_en_rom UPDATE_RAM_0_flag_RAM UPDATE_RAM_0_led_u UPDATE_RAM_0_we_ram blk_mem_gen_0_douta clk_0_1 clk_1 comparateur1_0_comp_out comparateur2_0_comp_out dpram_0_data_out_a dpram_0_data_out_b en_0_1 resetn_0_1 rst_n_0_1 xlconstant_0_dout xlconstant_1_dout xlconstant_2_dout}]]
current_bd_design design_dijkstra
copy_bd_objs -from_design design_dijkstra_all / $tmpCopyObjs
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/addra> is being overridden by the user with net <NEAREST_NODE_0_addr_ram_ext>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/dina> is being overridden by the user with net <NEAREST_NODE_0_din_ram_ext>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/ena> is being overridden by the user with net <NEAREST_NODE_0_en_ram_ext>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/wea> is being overridden by the user with net <NEAREST_NODE_0_we_ram_ext>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/douta> is being overridden by the user with net <blk_mem_gen_0_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/clka> is being overridden by the user with net <clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
copy_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:01:28 . Memory (MB): peak = 3153.879 ; gain = 234.477
regenerate_bd_layout
delete_bd_objs [get_bd_nets dpram_0_data_out_a] [get_bd_cells dpram_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {10} CONFIG.Write_Depth_A {32} CONFIG.Read_Width_A {10} CONFIG.Write_Width_B {10} CONFIG.Read_Width_B {10} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_1]
set_property location {4 1134 587} [get_bd_cells blk_mem_gen_1]
connect_bd_net [get_bd_pins blk_mem_gen_1/addrb] [get_bd_pins NEAREST_NODE_0/addr_ram]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/addrb> is being overridden by the user with net </NEAREST_NODE_0_addr_ram>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins blk_mem_gen_1/clkb] [get_bd_pins clk_wiz_0/clk_out1]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/clkb> is being overridden by the user with net </clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins clk_wiz_0/clk_out1]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/clka> is being overridden by the user with net </clk_0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
startgroup
connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins NEAREST_NODE_0/data_ram]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/doutb> is being overridden by the user with net </dpram_0_data_out_b>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins blk_mem_gen_1/dinb]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/dinb> is being overridden by the user with net </dpram_0_data_out_b>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins blk_mem_gen_1/dinb]'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins NEAREST_NODE_0/data_ram]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins NEAREST_NODE_0/data_ram]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/doutb> is being overridden by the user with net </dpram_0_data_out_b>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins blk_mem_gen_1/enb] [get_bd_pins NEAREST_NODE_0/en_ram]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/enb> is being overridden by the user with net <NEAREST_NODE_0_en_ram>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins UPDATE_RAM_0/en_ram] [get_bd_pins blk_mem_gen_1/ena]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/ena> is being overridden by the user with net <UPDATE_RAM_0_en_ram>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins UPDATE_RAM_0/we_ram] [get_bd_pins blk_mem_gen_1/wea]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/wea> is being overridden by the user with net </UPDATE_RAM_0_we_ram>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B48339A
connect_bd_net [get_bd_pins UPDATE_RAM_0/din_ram] [get_bd_pins blk_mem_gen_1/dina]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/dina> is being overridden by the user with net </UPDATE_RAM_0_din_ram>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins UPDATE_RAM_0/data_ram] [get_bd_pins blk_mem_gen_1/douta]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/douta> is being overridden by the user with net <blk_mem_gen_1_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins UPDATE_RAM_0/addr_ram]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_1/addra> is being overridden by the user with net </UPDATE_RAM_0_addr_ram>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <D:\projets\2020_2\project_DIJKSTRA\project_DIJKSTRA.srcs\sources_1\bd\design_dijkstra\design_dijkstra.bd> 
Wrote  : <D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra/ui/bd_9cdebe57.ui> 
set_property top design_dijkstra_wrapper [current_fileset]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  8 11:36:18 2022...
