# rv32_5_Stage_Pipeline
Data memory byte accesible

JALR removed
00000000 -- NOP

R,I,L,S,U working
Load store - 4 cycle, R,I,U 5 cycle

Not resolved for hazards

References
Harris & Harris 5 stage pipeline MIPS architecture
https://github.com/merldsu/RISCV_Pipeline_Core.git
https://github.com/Moo-osama/RISCV-verilog.git
