# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/outputfunc.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/NextState.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/DFlipFlop.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/SelectDB.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/RegFile.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/IR.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/InsMemory.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/Extend.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/DBDR.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/DataMemory.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/BDR.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/ALUoutDR.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/ADR.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "../../../CPU.srcs/sources_1/new/MCPU.v"
verilog xil_defaultlib  "../../../CPU.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
