{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573156290811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573156290811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 21:51:30 2019 " "Processing started: Thu Nov 07 21:51:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573156290811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156290811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seconds_counter -c seconds_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off seconds_counter -c seconds_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156290811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573156291905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573156291905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seconds_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seconds_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seconds_counter-countTo60 " "Found design unit 1: seconds_counter-countTo60" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573156316182 ""} { "Info" "ISGN_ENTITY_NAME" "1 seconds_counter " "Found entity 1: seconds_counter" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573156316182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seconds_counter " "Elaborating entity \"seconds_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573156316229 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkt seconds_counter.vhd(33) " "VHDL Process Statement warning at seconds_counter.vhd(33): signal \"clkt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count0 seconds_counter.vhd(54) " "VHDL Process Statement warning at seconds_counter.vhd(54): signal \"count0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count1 seconds_counter.vhd(67) " "VHDL Process Statement warning at seconds_counter.vhd(67): signal \"count1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l1 seconds_counter.vhd(36) " "VHDL Process Statement warning at seconds_counter.vhd(36): inferring latch(es) for signal or variable \"l1\", which holds its previous value in one or more paths through the process" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l2 seconds_counter.vhd(36) " "VHDL Process Statement warning at seconds_counter.vhd(36): inferring latch(es) for signal or variable \"l2\", which holds its previous value in one or more paths through the process" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l2\[0\] seconds_counter.vhd(36) " "Inferred latch for \"l2\[0\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l2\[1\] seconds_counter.vhd(36) " "Inferred latch for \"l2\[1\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l2\[2\] seconds_counter.vhd(36) " "Inferred latch for \"l2\[2\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l2\[3\] seconds_counter.vhd(36) " "Inferred latch for \"l2\[3\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l2\[4\] seconds_counter.vhd(36) " "Inferred latch for \"l2\[4\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l2\[5\] seconds_counter.vhd(36) " "Inferred latch for \"l2\[5\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l2\[6\] seconds_counter.vhd(36) " "Inferred latch for \"l2\[6\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1\[0\] seconds_counter.vhd(36) " "Inferred latch for \"l1\[0\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1\[1\] seconds_counter.vhd(36) " "Inferred latch for \"l1\[1\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1\[2\] seconds_counter.vhd(36) " "Inferred latch for \"l1\[2\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1\[3\] seconds_counter.vhd(36) " "Inferred latch for \"l1\[3\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1\[4\] seconds_counter.vhd(36) " "Inferred latch for \"l1\[4\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1\[5\] seconds_counter.vhd(36) " "Inferred latch for \"l1\[5\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1\[6\] seconds_counter.vhd(36) " "Inferred latch for \"l1\[6\]\" at seconds_counter.vhd(36)" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156316354 "|seconds_counter"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "l2\[3\]\$latch l2\[0\]\$latch " "Duplicate LATCH primitive \"l2\[3\]\$latch\" merged with LATCH primitive \"l2\[0\]\$latch\"" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 36 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573156317479 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1573156317479 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seconds_counter.vhd" "" { Text "D:/GUCian/H S5/Digital System Design/Ass1_Counter/seconds_counter.vhd" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1573156317495 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1573156317495 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573156317713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573156318682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573156318682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573156318823 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573156318823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573156318823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573156318823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "642 " "Peak virtual memory: 642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573156319042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 21:51:59 2019 " "Processing ended: Thu Nov 07 21:51:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573156319042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573156319042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573156319042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573156319042 ""}
