QuestaSim-64 qrun 2021.3 Utility 2021.07 Jul 13 2021
Start time: 10:34:58 on Jan 30,2024
qrun -autoorder -batch -access=rw+/. "+incdir+/playground_lib/uvm-1.1d/src" -L /usr/share/questa/questasim//uvm-1.1d -vcom.options -timescale 1ns/1ns -end -mfcu design.sv testbench.sv -vsim.options -voptargs="+acc=npr" -end -do " run -all; exit" 
Creating library 'qrun.out/work'.
QuestaSim-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
Start time: 10:34:58 on Jan 30,2024
vlog "+incdir+/playground_lib/uvm-1.1d/src" -L /usr/share/questa/questasim//uvm-1.1d -mfcu design.sv testbench.sv -work qrun.out/work -csession=incr -writesessionid "+qrun.out/top_dus" -statslog qrun.out/stats_log 
** Note: (vlog-2286) i3c_top.sv(1): Using implicit +incdir+/usr/share/questa/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package uvm_pkg (uvm-1.1d Built-in)
-- Compiling package design_sv_unit
-- Importing package uvm_pkg (uvm-1.1d Built-in)
-- Compiling module top
** Warning: (vlog-2292) An included file is associated with a closed UVM package, but no closed UVM package was imported

Top level modules:
	top
End time: 10:35:00 on Jan 30,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 1
QuestaSim-64 vopt 2021.3 Compiler 2021.07 Jul 13 2021
Start time: 10:35:00 on Jan 30,2024
vopt -access=rw+/. -L /usr/share/questa/questasim//uvm-1.1d -mfcu -findtoplevels /home/runner/qrun.out/work+0+ -work qrun.out/work -statslog qrun.out/stats_log -o qrun_opt 

Top level modules:
	top

Analyzing design...
-- Loading module top
-- Loading package /usr/share/questa/questasim//uvm-1.1d.questa_uvm_pkg
-- Importing package /usr/share/questa/questasim//uvm-1.1d.uvm_pkg (uvm-1.1d Built-in)
Optimizing 5 design-units (inlining 0/1 module instances):
-- Optimizing package uvm_pkg (uvm-1.1d Built-in)(fast)
-- Optimizing package /usr/share/questa/questasim//uvm-1.1d.uvm_pkg (uvm-1.1d Built-in)(fast)
-- Optimizing package /usr/share/questa/questasim//uvm-1.1d.questa_uvm_pkg(fast)
-- Optimizing package design_sv_unit(fast)
-- Optimizing module top(fast)
Optimized design name is qrun_opt
End time: 10:35:06 on Jan 30,2024, Elapsed time: 0:00:06
Errors: 0, Warnings: 0
# vsim -batch -L /usr/share/questa/questasim//uvm-1.1d -voptargs="+acc=npr" -lib qrun.out/work -do " run -all; exit" -statslog qrun.out/stats_log qrun_opt -appendlog -l qrun.log 
# Start time: 10:35:06 on Jan 30,2024
# //  Questa Sim-64
# //  Version 2021.3 linux_x86_64 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.design_sv_unit(fast)
# Loading /usr/share/questa/questasim//uvm-1.1d.uvm_pkg(fast)
# Loading /usr/share/questa/questasim//uvm-1.1d.questa_uvm_pkg(fast)
# Loading work.top(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /design_sv_unit File: s_agent.sv Line: 16
# Loading /usr/share/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test base_test...
# UVM_INFO base_env.sv(20) @ 0: uvm_test_top.env [NO_OF_SLAVES] no_of_slaves=5
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               base_test               -     @444 
#   env                      base_env                -     @452 
#     magent                 m_agent                 -     @485 
#       mon                  m_mon                   -     @535 
#     sagent[0]              s_agent                 -     @494 
#       sl_mon               m_mon                   -     @544 
#     sagent[1]              s_agent                 -     @502 
#       sl_drv               s_drv                   -     @553 
#         rsp_port           uvm_analysis_port       -     @570 
#         seq_item_port      uvm_seq_item_pull_port  -     @561 
#       sl_mon               m_mon                   -     @702 
#       sl_seq               uvm_sequencer           -     @579 
#         rsp_export         uvm_analysis_export     -     @587 
#         seq_item_export    uvm_seq_item_pull_imp   -     @693 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sagent[2]              s_agent                 -     @510 
#       sl_mon               m_mon                   -     @716 
#     sagent[3]              s_agent                 -     @518 
#       sl_drv               s_drv                   -     @725 
#         rsp_port           uvm_analysis_port       -     @742 
#         seq_item_port      uvm_seq_item_pull_port  -     @733 
#       sl_mon               m_mon                   -     @874 
#       sl_seq               uvm_sequencer           -     @751 
#         rsp_export         uvm_analysis_export     -     @759 
#         seq_item_export    uvm_seq_item_pull_imp   -     @865 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sagent[4]              s_agent                 -     @526 
#       sl_mon               m_mon                   -     @888 
# --------------------------------------------------------------
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [NO_OF_SLAVES]     1
# [RNTST]     1
# [UVMTOP]     1
# ** Note: $finish    : /usr/share/questa/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 207  Instance: /top
# End time: 10:35:07 on Jan 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   1
#     vopt: Errors:   0, Warnings:   0
#     vsim: Errors:   0, Warnings:   1
#   Totals: Errors:   0, Warnings:   2
