<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4770" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4770{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4770{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4770{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4770{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_4770{left:429px;bottom:998px;letter-spacing:-0.13px;}
#t6_4770{left:523px;bottom:998px;letter-spacing:-0.12px;}
#t7_4770{left:523px;bottom:976px;letter-spacing:-0.11px;}
#t8_4770{left:81px;bottom:952px;letter-spacing:-0.14px;}
#t9_4770{left:142px;bottom:952px;letter-spacing:-0.18px;}
#ta_4770{left:189px;bottom:952px;letter-spacing:-0.14px;}
#tb_4770{left:429px;bottom:952px;letter-spacing:-0.14px;}
#tc_4770{left:523px;bottom:952px;letter-spacing:-0.12px;}
#td_4770{left:523px;bottom:930px;letter-spacing:-0.13px;}
#te_4770{left:523px;bottom:909px;letter-spacing:-0.12px;}
#tf_4770{left:189px;bottom:885px;letter-spacing:-0.11px;}
#tg_4770{left:429px;bottom:885px;letter-spacing:-0.14px;}
#th_4770{left:523px;bottom:885px;letter-spacing:-0.12px;}
#ti_4770{left:523px;bottom:863px;letter-spacing:-0.11px;}
#tj_4770{left:189px;bottom:839px;letter-spacing:-0.14px;}
#tk_4770{left:429px;bottom:839px;letter-spacing:-0.13px;}
#tl_4770{left:523px;bottom:839px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tm_4770{left:523px;bottom:817px;letter-spacing:-0.11px;}
#tn_4770{left:189px;bottom:793px;letter-spacing:-0.14px;}
#to_4770{left:429px;bottom:793px;letter-spacing:-0.14px;}
#tp_4770{left:523px;bottom:793px;letter-spacing:-0.13px;}
#tq_4770{left:189px;bottom:768px;letter-spacing:-0.17px;}
#tr_4770{left:429px;bottom:768px;letter-spacing:-0.13px;}
#ts_4770{left:523px;bottom:768px;letter-spacing:-0.12px;}
#tt_4770{left:523px;bottom:747px;letter-spacing:-0.11px;}
#tu_4770{left:791px;bottom:754px;}
#tv_4770{left:523px;bottom:730px;letter-spacing:-0.12px;}
#tw_4770{left:523px;bottom:713px;letter-spacing:-0.13px;}
#tx_4770{left:523px;bottom:697px;letter-spacing:-0.14px;}
#ty_4770{left:523px;bottom:675px;letter-spacing:-0.11px;}
#tz_4770{left:523px;bottom:658px;letter-spacing:-0.1px;}
#t10_4770{left:81px;bottom:634px;letter-spacing:-0.16px;}
#t11_4770{left:138px;bottom:634px;letter-spacing:-0.16px;}
#t12_4770{left:189px;bottom:634px;letter-spacing:-0.14px;}
#t13_4770{left:429px;bottom:634px;letter-spacing:-0.13px;}
#t14_4770{left:523px;bottom:634px;letter-spacing:-0.12px;}
#t15_4770{left:705px;bottom:634px;}
#t16_4770{left:708px;bottom:634px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_4770{left:523px;bottom:617px;letter-spacing:-0.11px;}
#t18_4770{left:680px;bottom:617px;}
#t19_4770{left:683px;bottom:617px;letter-spacing:-0.12px;}
#t1a_4770{left:523px;bottom:596px;letter-spacing:-0.11px;}
#t1b_4770{left:523px;bottom:579px;letter-spacing:-0.12px;}
#t1c_4770{left:81px;bottom:609px;letter-spacing:-0.17px;}
#t1d_4770{left:138px;bottom:609px;letter-spacing:-0.16px;}
#t1e_4770{left:189px;bottom:609px;letter-spacing:-0.14px;}
#t1f_4770{left:429px;bottom:609px;letter-spacing:-0.13px;}
#t1g_4770{left:81px;bottom:585px;letter-spacing:-0.17px;}
#t1h_4770{left:138px;bottom:585px;letter-spacing:-0.16px;}
#t1i_4770{left:188px;bottom:585px;letter-spacing:-0.15px;}
#t1j_4770{left:429px;bottom:585px;letter-spacing:-0.13px;}
#t1k_4770{left:81px;bottom:561px;letter-spacing:-0.16px;}
#t1l_4770{left:138px;bottom:561px;letter-spacing:-0.16px;}
#t1m_4770{left:189px;bottom:561px;letter-spacing:-0.14px;}
#t1n_4770{left:429px;bottom:561px;letter-spacing:-0.12px;}
#t1o_4770{left:81px;bottom:536px;letter-spacing:-0.16px;}
#t1p_4770{left:138px;bottom:536px;letter-spacing:-0.16px;}
#t1q_4770{left:189px;bottom:536px;letter-spacing:-0.14px;}
#t1r_4770{left:429px;bottom:536px;letter-spacing:-0.13px;}
#t1s_4770{left:523px;bottom:536px;letter-spacing:-0.12px;}
#t1t_4770{left:705px;bottom:536px;}
#t1u_4770{left:708px;bottom:536px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_4770{left:523px;bottom:519px;letter-spacing:-0.11px;}
#t1w_4770{left:680px;bottom:519px;}
#t1x_4770{left:683px;bottom:519px;letter-spacing:-0.12px;}
#t1y_4770{left:523px;bottom:498px;letter-spacing:-0.11px;}
#t1z_4770{left:523px;bottom:481px;letter-spacing:-0.12px;}
#t20_4770{left:81px;bottom:512px;letter-spacing:-0.17px;}
#t21_4770{left:138px;bottom:512px;letter-spacing:-0.16px;}
#t22_4770{left:189px;bottom:512px;letter-spacing:-0.14px;}
#t23_4770{left:429px;bottom:512px;letter-spacing:-0.13px;}
#t24_4770{left:81px;bottom:487px;letter-spacing:-0.15px;}
#t25_4770{left:138px;bottom:487px;letter-spacing:-0.17px;}
#t26_4770{left:189px;bottom:487px;letter-spacing:-0.15px;}
#t27_4770{left:429px;bottom:487px;letter-spacing:-0.13px;}
#t28_4770{left:81px;bottom:463px;letter-spacing:-0.16px;}
#t29_4770{left:138px;bottom:463px;letter-spacing:-0.16px;}
#t2a_4770{left:189px;bottom:463px;letter-spacing:-0.14px;}
#t2b_4770{left:429px;bottom:463px;letter-spacing:-0.12px;}
#t2c_4770{left:81px;bottom:435px;letter-spacing:-0.16px;}
#t2d_4770{left:138px;bottom:435px;letter-spacing:-0.16px;}
#t2e_4770{left:189px;bottom:435px;letter-spacing:-0.14px;}
#t2f_4770{left:429px;bottom:435px;letter-spacing:-0.13px;}
#t2g_4770{left:523px;bottom:435px;letter-spacing:-0.12px;}
#t2h_4770{left:705px;bottom:435px;}
#t2i_4770{left:708px;bottom:435px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2j_4770{left:523px;bottom:419px;letter-spacing:-0.11px;}
#t2k_4770{left:680px;bottom:418px;}
#t2l_4770{left:683px;bottom:419px;letter-spacing:-0.12px;}
#t2m_4770{left:523px;bottom:397px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t2n_4770{left:81px;bottom:411px;letter-spacing:-0.17px;}
#t2o_4770{left:138px;bottom:411px;letter-spacing:-0.16px;}
#t2p_4770{left:189px;bottom:411px;letter-spacing:-0.14px;}
#t2q_4770{left:429px;bottom:411px;letter-spacing:-0.13px;}
#t2r_4770{left:81px;bottom:386px;letter-spacing:-0.16px;}
#t2s_4770{left:138px;bottom:386px;letter-spacing:-0.17px;}
#t2t_4770{left:189px;bottom:386px;letter-spacing:-0.15px;}
#t2u_4770{left:429px;bottom:386px;letter-spacing:-0.13px;}
#t2v_4770{left:81px;bottom:362px;letter-spacing:-0.16px;}
#t2w_4770{left:138px;bottom:362px;letter-spacing:-0.16px;}
#t2x_4770{left:189px;bottom:362px;letter-spacing:-0.14px;}
#t2y_4770{left:429px;bottom:362px;letter-spacing:-0.12px;}
#t2z_4770{left:81px;bottom:338px;letter-spacing:-0.16px;}
#t30_4770{left:138px;bottom:338px;letter-spacing:-0.16px;}
#t31_4770{left:189px;bottom:338px;letter-spacing:-0.14px;}
#t32_4770{left:429px;bottom:338px;letter-spacing:-0.13px;}
#t33_4770{left:523px;bottom:338px;letter-spacing:-0.12px;}
#t34_4770{left:705px;bottom:338px;}
#t35_4770{left:708px;bottom:338px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t36_4770{left:523px;bottom:321px;letter-spacing:-0.11px;}
#t37_4770{left:680px;bottom:321px;}
#t38_4770{left:683px;bottom:321px;letter-spacing:-0.12px;}
#t39_4770{left:523px;bottom:299px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t3a_4770{left:81px;bottom:313px;letter-spacing:-0.17px;}
#t3b_4770{left:138px;bottom:313px;letter-spacing:-0.16px;}
#t3c_4770{left:189px;bottom:313px;letter-spacing:-0.14px;}
#t3d_4770{left:429px;bottom:313px;letter-spacing:-0.13px;}
#t3e_4770{left:81px;bottom:289px;letter-spacing:-0.17px;}
#t3f_4770{left:138px;bottom:289px;letter-spacing:-0.16px;}
#t3g_4770{left:188px;bottom:289px;letter-spacing:-0.15px;}
#t3h_4770{left:429px;bottom:289px;letter-spacing:-0.13px;}
#t3i_4770{left:81px;bottom:264px;letter-spacing:-0.16px;}
#t3j_4770{left:138px;bottom:264px;letter-spacing:-0.16px;}
#t3k_4770{left:189px;bottom:264px;letter-spacing:-0.14px;}
#t3l_4770{left:429px;bottom:264px;letter-spacing:-0.12px;}
#t3m_4770{left:81px;bottom:240px;letter-spacing:-0.16px;}
#t3n_4770{left:138px;bottom:240px;letter-spacing:-0.16px;}
#t3o_4770{left:189px;bottom:240px;letter-spacing:-0.14px;}
#t3p_4770{left:429px;bottom:240px;letter-spacing:-0.13px;}
#t3q_4770{left:523px;bottom:240px;letter-spacing:-0.12px;}
#t3r_4770{left:705px;bottom:240px;}
#t3s_4770{left:708px;bottom:240px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3t_4770{left:523px;bottom:223px;letter-spacing:-0.11px;}
#t3u_4770{left:680px;bottom:223px;}
#t3v_4770{left:683px;bottom:223px;letter-spacing:-0.12px;}
#t3w_4770{left:523px;bottom:202px;letter-spacing:-0.12px;}
#t3x_4770{left:523px;bottom:185px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3y_4770{left:81px;bottom:215px;letter-spacing:-0.17px;}
#t3z_4770{left:138px;bottom:215px;letter-spacing:-0.16px;}
#t40_4770{left:189px;bottom:215px;letter-spacing:-0.14px;}
#t41_4770{left:429px;bottom:215px;letter-spacing:-0.13px;}
#t42_4770{left:81px;bottom:191px;letter-spacing:-0.17px;}
#t43_4770{left:138px;bottom:191px;letter-spacing:-0.16px;}
#t44_4770{left:188px;bottom:191px;letter-spacing:-0.15px;}
#t45_4770{left:429px;bottom:191px;letter-spacing:-0.13px;}
#t46_4770{left:81px;bottom:166px;letter-spacing:-0.16px;}
#t47_4770{left:138px;bottom:166px;letter-spacing:-0.16px;}
#t48_4770{left:189px;bottom:166px;letter-spacing:-0.14px;}
#t49_4770{left:429px;bottom:166px;letter-spacing:-0.12px;}
#t4a_4770{left:175px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t4b_4770{left:261px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t4c_4770{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t4d_4770{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t4e_4770{left:222px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t4f_4770{left:451px;bottom:1046px;letter-spacing:-0.16px;}
#t4g_4770{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t4h_4770{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t4i_4770{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4770{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4770{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4770{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4770{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4770{font-size:14px;font-family:Arial_b5v;color:#000;}
.s6_4770{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4770{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4770" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4770Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4770" style="-webkit-user-select: none;"><object width="935" height="1210" data="4770/4770.svg" type="image/svg+xml" id="pdf4770" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4770" class="t s1_4770">2-248 </span><span id="t2_4770" class="t s1_4770">Vol. 4 </span>
<span id="t3_4770" class="t s2_4770">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4770" class="t s3_4770">63:56 </span><span id="t5_4770" class="t s3_4770">Package </span><span id="t6_4770" class="t s3_4770">Maximum Ratio Limit for16C </span>
<span id="t7_4770" class="t s3_4770">Maximum turbo ratio limit of 16 core active. </span>
<span id="t8_4770" class="t s3_4770">1AFH </span><span id="t9_4770" class="t s3_4770">431 </span><span id="ta_4770" class="t s3_4770">MSR_TURBO_RATIO_LIMIT2 </span><span id="tb_4770" class="t s3_4770">Package </span><span id="tc_4770" class="t s3_4770">Maximum Ratio Limit of Turbo Mode </span>
<span id="td_4770" class="t s3_4770">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="te_4770" class="t s3_4770">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="tf_4770" class="t s3_4770">7:0 </span><span id="tg_4770" class="t s3_4770">Package </span><span id="th_4770" class="t s3_4770">Maximum Ratio Limit for 17C </span>
<span id="ti_4770" class="t s3_4770">Maximum turbo ratio limit of 17 core active. </span>
<span id="tj_4770" class="t s3_4770">15:8 </span><span id="tk_4770" class="t s3_4770">Package </span><span id="tl_4770" class="t s3_4770">Maximum Ratio Limit for 18C </span>
<span id="tm_4770" class="t s3_4770">Maximum turbo ratio limit of 18 core active. </span>
<span id="tn_4770" class="t s3_4770">62:16 </span><span id="to_4770" class="t s3_4770">Package </span><span id="tp_4770" class="t s3_4770">Reserved </span>
<span id="tq_4770" class="t s3_4770">63 </span><span id="tr_4770" class="t s3_4770">Package </span><span id="ts_4770" class="t s3_4770">Semaphore for Turbo Ratio Limit Configuration </span>
<span id="tt_4770" class="t s3_4770">If 1, the processor uses override configuration </span>
<span id="tu_4770" class="t s4_4770">1 </span>
<span id="tv_4770" class="t s3_4770">specified in MSR_TURBO_RATIO_LIMIT, </span>
<span id="tw_4770" class="t s3_4770">MSR_TURBO_RATIO_LIMIT1, and </span>
<span id="tx_4770" class="t s3_4770">MSR_TURBO_RATIO_LIMIT2. </span>
<span id="ty_4770" class="t s3_4770">If 0, the processor uses factory-set configuration </span>
<span id="tz_4770" class="t s3_4770">(Default). </span>
<span id="t10_4770" class="t s3_4770">414H </span><span id="t11_4770" class="t s3_4770">1044 </span><span id="t12_4770" class="t s3_4770">IA32_MC5_CTL </span><span id="t13_4770" class="t s3_4770">Package </span><span id="t14_4770" class="t s3_4770">See Section 16.3.2.1, “IA32_MC</span><span id="t15_4770" class="t s5_4770">i</span><span id="t16_4770" class="t s3_4770">_CTL MSRs,” through </span>
<span id="t17_4770" class="t s3_4770">Section 16.3.2.4, “IA32_MC</span><span id="t18_4770" class="t s5_4770">i</span><span id="t19_4770" class="t s3_4770">_MISC MSRs.” </span>
<span id="t1a_4770" class="t s3_4770">Bank MC5 reports MC errors from the Intel QPI 0 </span>
<span id="t1b_4770" class="t s3_4770">module. </span>
<span id="t1c_4770" class="t s3_4770">415H </span><span id="t1d_4770" class="t s3_4770">1045 </span><span id="t1e_4770" class="t s3_4770">IA32_MC5_STATUS </span><span id="t1f_4770" class="t s3_4770">Package </span>
<span id="t1g_4770" class="t s3_4770">416H </span><span id="t1h_4770" class="t s3_4770">1046 </span><span id="t1i_4770" class="t s3_4770">IA32_MC5_ADDR </span><span id="t1j_4770" class="t s3_4770">Package </span>
<span id="t1k_4770" class="t s3_4770">417H </span><span id="t1l_4770" class="t s3_4770">1047 </span><span id="t1m_4770" class="t s3_4770">IA32_MC5_MISC </span><span id="t1n_4770" class="t s3_4770">Package </span>
<span id="t1o_4770" class="t s3_4770">418H </span><span id="t1p_4770" class="t s3_4770">1048 </span><span id="t1q_4770" class="t s3_4770">IA32_MC6_CTL </span><span id="t1r_4770" class="t s3_4770">Package </span><span id="t1s_4770" class="t s3_4770">See Section 16.3.2.1, “IA32_MC</span><span id="t1t_4770" class="t s5_4770">i</span><span id="t1u_4770" class="t s3_4770">_CTL MSRs,” through </span>
<span id="t1v_4770" class="t s3_4770">Section 16.3.2.4, “IA32_MC</span><span id="t1w_4770" class="t s5_4770">i</span><span id="t1x_4770" class="t s3_4770">_MISC MSRs.” </span>
<span id="t1y_4770" class="t s3_4770">Bank MC6 reports MC errors from the integrated I/O </span>
<span id="t1z_4770" class="t s3_4770">module. </span>
<span id="t20_4770" class="t s3_4770">419H </span><span id="t21_4770" class="t s3_4770">1049 </span><span id="t22_4770" class="t s3_4770">IA32_MC6_STATUS </span><span id="t23_4770" class="t s3_4770">Package </span>
<span id="t24_4770" class="t s3_4770">41AH </span><span id="t25_4770" class="t s3_4770">1050 </span><span id="t26_4770" class="t s3_4770">IA32_MC6_ADDR </span><span id="t27_4770" class="t s3_4770">Package </span>
<span id="t28_4770" class="t s3_4770">41BH </span><span id="t29_4770" class="t s3_4770">1051 </span><span id="t2a_4770" class="t s3_4770">IA32_MC6_MISC </span><span id="t2b_4770" class="t s3_4770">Package </span>
<span id="t2c_4770" class="t s3_4770">41CH </span><span id="t2d_4770" class="t s3_4770">1052 </span><span id="t2e_4770" class="t s3_4770">IA32_MC7_CTL </span><span id="t2f_4770" class="t s3_4770">Package </span><span id="t2g_4770" class="t s3_4770">See Section 16.3.2.1, “IA32_MC</span><span id="t2h_4770" class="t s5_4770">i</span><span id="t2i_4770" class="t s3_4770">_CTL MSRs,” through </span>
<span id="t2j_4770" class="t s3_4770">Section 16.3.2.4, “IA32_MC</span><span id="t2k_4770" class="t s5_4770">i</span><span id="t2l_4770" class="t s3_4770">_MISC MSRs.” </span>
<span id="t2m_4770" class="t s3_4770">Bank MC7 reports MC errors from the home agent HA 0. </span>
<span id="t2n_4770" class="t s3_4770">41DH </span><span id="t2o_4770" class="t s3_4770">1053 </span><span id="t2p_4770" class="t s3_4770">IA32_MC7_STATUS </span><span id="t2q_4770" class="t s3_4770">Package </span>
<span id="t2r_4770" class="t s3_4770">41EH </span><span id="t2s_4770" class="t s3_4770">1054 </span><span id="t2t_4770" class="t s3_4770">IA32_MC7_ADDR </span><span id="t2u_4770" class="t s3_4770">Package </span>
<span id="t2v_4770" class="t s3_4770">41FH </span><span id="t2w_4770" class="t s3_4770">1055 </span><span id="t2x_4770" class="t s3_4770">IA32_MC7_MISC </span><span id="t2y_4770" class="t s3_4770">Package </span>
<span id="t2z_4770" class="t s3_4770">420H </span><span id="t30_4770" class="t s3_4770">1056 </span><span id="t31_4770" class="t s3_4770">IA32_MC8_CTL </span><span id="t32_4770" class="t s3_4770">Package </span><span id="t33_4770" class="t s3_4770">See Section 16.3.2.1, “IA32_MC</span><span id="t34_4770" class="t s5_4770">i</span><span id="t35_4770" class="t s3_4770">_CTL MSRs,” through </span>
<span id="t36_4770" class="t s3_4770">Section 16.3.2.4, “IA32_MC</span><span id="t37_4770" class="t s5_4770">i</span><span id="t38_4770" class="t s3_4770">_MISC MSRs.” </span>
<span id="t39_4770" class="t s3_4770">Bank MC8 reports MC errors from the home agent HA 1. </span>
<span id="t3a_4770" class="t s3_4770">421H </span><span id="t3b_4770" class="t s3_4770">1057 </span><span id="t3c_4770" class="t s3_4770">IA32_MC8_STATUS </span><span id="t3d_4770" class="t s3_4770">Package </span>
<span id="t3e_4770" class="t s3_4770">422H </span><span id="t3f_4770" class="t s3_4770">1058 </span><span id="t3g_4770" class="t s3_4770">IA32_MC8_ADDR </span><span id="t3h_4770" class="t s3_4770">Package </span>
<span id="t3i_4770" class="t s3_4770">423H </span><span id="t3j_4770" class="t s3_4770">1059 </span><span id="t3k_4770" class="t s3_4770">IA32_MC8_MISC </span><span id="t3l_4770" class="t s3_4770">Package </span>
<span id="t3m_4770" class="t s3_4770">424H </span><span id="t3n_4770" class="t s3_4770">1060 </span><span id="t3o_4770" class="t s3_4770">IA32_MC9_CTL </span><span id="t3p_4770" class="t s3_4770">Package </span><span id="t3q_4770" class="t s3_4770">See Section 16.3.2.1, “IA32_MC</span><span id="t3r_4770" class="t s5_4770">i</span><span id="t3s_4770" class="t s3_4770">_CTL MSRs,” through </span>
<span id="t3t_4770" class="t s3_4770">Section 16.3.2.4, “IA32_MC</span><span id="t3u_4770" class="t s5_4770">i</span><span id="t3v_4770" class="t s3_4770">_MISC MSRs.” </span>
<span id="t3w_4770" class="t s3_4770">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t3x_4770" class="t s3_4770">channel of the integrated memory controllers. </span>
<span id="t3y_4770" class="t s3_4770">425H </span><span id="t3z_4770" class="t s3_4770">1061 </span><span id="t40_4770" class="t s3_4770">IA32_MC9_STATUS </span><span id="t41_4770" class="t s3_4770">Package </span>
<span id="t42_4770" class="t s3_4770">426H </span><span id="t43_4770" class="t s3_4770">1062 </span><span id="t44_4770" class="t s3_4770">IA32_MC9_ADDR </span><span id="t45_4770" class="t s3_4770">Package </span>
<span id="t46_4770" class="t s3_4770">427H </span><span id="t47_4770" class="t s3_4770">1063 </span><span id="t48_4770" class="t s3_4770">IA32_MC9_MISC </span><span id="t49_4770" class="t s3_4770">Package </span>
<span id="t4a_4770" class="t s6_4770">Table 2-32. </span><span id="t4b_4770" class="t s6_4770">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t4c_4770" class="t s7_4770">Register </span>
<span id="t4d_4770" class="t s7_4770">Address </span><span id="t4e_4770" class="t s7_4770">Register Name / Bit Fields </span><span id="t4f_4770" class="t s7_4770">Scope </span><span id="t4g_4770" class="t s7_4770">Bit Description </span>
<span id="t4h_4770" class="t s7_4770">Hex </span><span id="t4i_4770" class="t s7_4770">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
