Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jul  3 23:39:18 2022
| Host         : DESKTOP-D4Q528Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13338)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1521)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13338)
----------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: sw0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw1 (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[0]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[1]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[1]_rep__0/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[1]_rep__1/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[2]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[2]_rep__0/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[2]_rep__1/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[2]_rep__2/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[3]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[3]_rep__0/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[3]_rep__1/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[3]_rep__2/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[4]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[4]_rep__0/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[5]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[5]_rep__0/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[7]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[7]_rep__0/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[8]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sx_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[0]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[0]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[0]_rep__0/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[10]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[11]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[12]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[13]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[14]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[1]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[1]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[1]_rep__0/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[1]_rep__1/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[2]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[2]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[2]_rep__0/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[2]_rep__1/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[2]_rep__2/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[3]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[4]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[5]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[6]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[7]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[8]/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: HDMI_top/display_timings_inst/o_sy_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/boss_life_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/boss_life_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/boss_life_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/boss_life_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/boss_life_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/boss_life_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/boss_life_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/boss_life_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/boss_life_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/boss_life_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/bullet_1/sprite_y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/clear_stage_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/direction_x_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy1/sprite_y_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/direction_x_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_x_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy2/sprite_y_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/direction_x_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_x_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy3/sprite_y_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/direction_x_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/life_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/life_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_x_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy4/sprite_y_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/direction_x_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/life_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/life_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_x_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy5/sprite_y_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/direction_x_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/life_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/life_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_x_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/enemy6/sprite_y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/game_clear_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_x_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_1/sprite_y_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/healpack_available_1_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/min_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/min_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/min_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/nolabel_line492/sprite_y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_dead_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/player_flame/sprite_x_flip_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/player_flame/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/player_flame/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/player_flame/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/player_flame/sprite_y_flip_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/player_flame/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/player_flame/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/player_flame/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/player_flame/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/player_flame/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/player_flame/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_top/gfx_inst/player_flame/sprite_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_life_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_life_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_life_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_life_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon/sprite_x_flip_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon/sprite_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon/sprite_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon/sprite_y_flip_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon/sprite_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon/sprite_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_x_flip_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_x_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_y_flip_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_y_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_y_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/player_weapon_2/sprite_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/sec10_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/sec10_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/sec10_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/sec1_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/sec1_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/sec1_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/sec1_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/sprite_compositor_1/moving_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/sprite_compositor_1/sprite_x_flip_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/stage_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/stage_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: HDMI_top/gfx_inst/stage_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1521)
---------------------------------------------------
 There are 1521 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.735     -175.439                     42                 7787        0.043        0.000                      0                 7787        0.538        0.000                       0                  3198  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk_fpga_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.753        0.000                      0                 7547        0.043        0.000                      0                 7547        3.750        0.000                       0                  3072  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_1x_pre       -4.735     -175.439                     42                  240        0.305        0.000                      0                  240        6.234        0.000                       0                   113  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 2.479ns (28.348%)  route 6.266ns (71.652%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     4.481 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.477     6.958    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     7.082    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.615 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=5, routed)           1.188     8.803    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X31Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.927 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=6, routed)           0.923     9.849    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.973 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.684    10.658    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X35Y94         LUT5 (Prop_lut5_I3_O)        0.124    10.782 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[9]_i_1/O
                         net (fo=14, routed)          0.994    11.776    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1
    SLICE_X37Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.480    12.659    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X37Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[13]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[13]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 2.479ns (28.348%)  route 6.266ns (71.652%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     4.481 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.477     6.958    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     7.082    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.615 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=5, routed)           1.188     8.803    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X31Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.927 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=6, routed)           0.923     9.849    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.973 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.684    10.658    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X35Y94         LUT5 (Prop_lut5_I3_O)        0.124    10.782 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[9]_i_1/O
                         net (fo=14, routed)          0.994    11.776    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1
    SLICE_X37Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.480    12.659    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X37Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[14]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[14]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 2.479ns (28.348%)  route 6.266ns (71.652%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     4.481 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.477     6.958    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     7.082    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.615 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=5, routed)           1.188     8.803    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X31Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.927 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=6, routed)           0.923     9.849    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.973 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.684    10.658    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X35Y94         LUT5 (Prop_lut5_I3_O)        0.124    10.782 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[9]_i_1/O
                         net (fo=14, routed)          0.994    11.776    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1
    SLICE_X37Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.480    12.659    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X37Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[17]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[17]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 2.479ns (28.348%)  route 6.266ns (71.652%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     4.481 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.477     6.958    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     7.082    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.615 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=5, routed)           1.188     8.803    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X31Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.927 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=6, routed)           0.923     9.849    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.973 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.684    10.658    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X35Y94         LUT5 (Prop_lut5_I3_O)        0.124    10.782 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[9]_i_1/O
                         net (fo=14, routed)          0.994    11.776    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1
    SLICE_X37Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.480    12.659    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X37Y98         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[18]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[18]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 2.605ns (29.570%)  route 6.205ns (70.430%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          2.441     6.924    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.048    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_4__0_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.580 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=6, routed)           0.978     8.558    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X31Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.682 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17/O
                         net (fo=1, routed)           0.931     9.614    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.s_avalid_en[1]
    SLICE_X29Y108        LUT4 (Prop_lut4_I0_O)        0.124     9.738 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_9/O
                         net (fo=1, routed)           0.586    10.324    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3
    SLICE_X30Y108        LUT6 (Prop_lut6_I4_O)        0.124    10.448 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_3__0/O
                         net (fo=3, routed)           0.700    11.148    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_valid_i0__2
    SLICE_X34Y107        LUT3 (Prop_lut3_I2_O)        0.124    11.272 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_1__0/O
                         net (fo=4, routed)           0.568    11.841    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_1__0_n_0
    SLICE_X34Y107        FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.653    12.832    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X34Y107        FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X34Y107        FDRE (Setup_fdre_C_CE)      -0.169    12.638    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 2.605ns (29.570%)  route 6.205ns (70.430%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          2.441     6.924    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.048    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_4__0_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.580 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=6, routed)           0.978     8.558    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X31Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.682 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17/O
                         net (fo=1, routed)           0.931     9.614    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.s_avalid_en[1]
    SLICE_X29Y108        LUT4 (Prop_lut4_I0_O)        0.124     9.738 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_9/O
                         net (fo=1, routed)           0.586    10.324    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3
    SLICE_X30Y108        LUT6 (Prop_lut6_I4_O)        0.124    10.448 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_3__0/O
                         net (fo=3, routed)           0.700    11.148    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_valid_i0__2
    SLICE_X34Y107        LUT3 (Prop_lut3_I2_O)        0.124    11.272 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_1__0/O
                         net (fo=4, routed)           0.568    11.841    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_1__0_n_0
    SLICE_X34Y107        FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.653    12.832    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X34Y107        FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X34Y107        FDRE (Setup_fdre_C_CE)      -0.169    12.638    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 2.605ns (29.570%)  route 6.205ns (70.430%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          2.441     6.924    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.048    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_4__0_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.580 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=6, routed)           0.978     8.558    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X31Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.682 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17/O
                         net (fo=1, routed)           0.931     9.614    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.s_avalid_en[1]
    SLICE_X29Y108        LUT4 (Prop_lut4_I0_O)        0.124     9.738 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_9/O
                         net (fo=1, routed)           0.586    10.324    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3
    SLICE_X30Y108        LUT6 (Prop_lut6_I4_O)        0.124    10.448 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_3__0/O
                         net (fo=3, routed)           0.700    11.148    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_valid_i0__2
    SLICE_X34Y107        LUT3 (Prop_lut3_I2_O)        0.124    11.272 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_1__0/O
                         net (fo=4, routed)           0.568    11.841    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_1__0_n_0
    SLICE_X34Y107        FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.653    12.832    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X34Y107        FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X34Y107        FDRE (Setup_fdre_C_CE)      -0.169    12.638    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 2.605ns (29.570%)  route 6.205ns (70.430%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          2.441     6.924    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.048    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_4__0_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.580 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=6, routed)           0.978     8.558    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X31Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.682 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_17/O
                         net (fo=1, routed)           0.931     9.614    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.s_avalid_en[1]
    SLICE_X29Y108        LUT4 (Prop_lut4_I0_O)        0.124     9.738 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[3]_i_9/O
                         net (fo=1, routed)           0.586    10.324    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3
    SLICE_X30Y108        LUT6 (Prop_lut6_I4_O)        0.124    10.448 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[3]_i_3__0/O
                         net (fo=3, routed)           0.700    11.148    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_valid_i0__2
    SLICE_X34Y107        LUT3 (Prop_lut3_I2_O)        0.124    11.272 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_1__0/O
                         net (fo=4, routed)           0.568    11.841    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_1__0_n_0
    SLICE_X34Y107        FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.653    12.832    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X34Y107        FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X34Y107        FDRE (Setup_fdre_C_CE)      -0.169    12.638    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 2.479ns (28.798%)  route 6.129ns (71.202%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     4.481 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.477     6.958    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     7.082    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.615 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=5, routed)           1.188     8.803    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X31Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.927 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=6, routed)           0.923     9.849    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.973 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.684    10.658    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X35Y94         LUT5 (Prop_lut5_I3_O)        0.124    10.782 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[9]_i_1/O
                         net (fo=14, routed)          0.857    11.639    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1
    SLICE_X39Y99         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.480    12.659    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X39Y99         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[12]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[12]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 2.479ns (28.798%)  route 6.129ns (71.202%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.737     3.031    zynq_module/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.450     4.481 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          2.477     6.958    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[3]
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3/O
                         net (fo=1, routed)           0.000     7.082    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry_i_3_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.615 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30_carry/CO[3]
                         net (fo=5, routed)           1.188     8.803    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_30
    SLICE_X31Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.927 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[25]_i_3/O
                         net (fo=6, routed)           0.923     9.849    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_3__0
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.973 f  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=24, routed)          0.684    10.658    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_aid_match__6
    SLICE_X35Y94         LUT5 (Prop_lut5_I3_O)        0.124    10.782 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[9]_i_1/O
                         net (fo=14, routed)          0.857    11.639    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1
    SLICE_X39Y99         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        1.480    12.659    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X39Y99         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[15]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[15]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  0.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/mySPIRxTx_v1_0_0/inst/m00_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.533%)  route 0.232ns (64.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.570     0.906    zynq_module/design_1_i/mySPIRxTx_v1_0_0/inst/axis_aclk
    SLICE_X56Y81         FDRE                                         r  zynq_module/design_1_i/mySPIRxTx_v1_0_0/inst/m00_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  zynq_module/design_1_i/mySPIRxTx_v1_0_0/inst/m00_axis_tdata_reg[5]/Q
                         net (fo=1, routed)           0.232     1.266    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X3Y16         RAMB36E1                                     r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.878     1.244    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y16         RAMB36E1                                     r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.980    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.243     1.223    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.403%)  route 0.244ns (65.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.551     0.887    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X53Y91         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.244     1.259    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X46Y91         SRLC32E                                      r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.823     1.189    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y91         SRLC32E                                      r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.216    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.547     0.883    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y83         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/Q
                         net (fo=1, routed)           0.101     1.125    zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X50Y83         SRLC32E                                      r  zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.813     1.179    zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X50Y83         SRLC32E                                      r  zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X50Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.080    zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.347%)  route 0.232ns (52.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.551     0.887    zynq_module/design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  zynq_module/design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  zynq_module/design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_reg_out_reg[1]/Q
                         net (fo=2, routed)           0.232     1.283    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rid[1]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.328 r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[36]_i_1__1/O
                         net (fo=1, routed)           0.000     1.328    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer[36]
    SLICE_X42Y92         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.823     1.189    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X42Y92         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[36]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.120     1.274    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.392%)  route 0.144ns (43.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.639     0.975    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X43Y101        FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.144     1.260    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X43Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.305 r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.305    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X43Y99         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.825     1.191    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X43Y99         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.735%)  route 0.186ns (59.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.553     0.889    zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X49Y88         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/Q
                         net (fo=2, routed)           0.186     1.203    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[24]
    SLICE_X51Y90         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.819     1.185    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y90         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)        -0.008     1.142    zynq_module/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.782%)  route 0.253ns (64.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.546     0.882    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X41Y71         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/Q
                         net (fo=4, routed)           0.253     1.276    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[0]
    SLICE_X53Y72         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.807     1.173    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X53Y72         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[0]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y72         FDRE (Hold_fdre_C_D)         0.070     1.208    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.437%)  route 0.233ns (55.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.556     0.892    zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X48Y97         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/Q
                         net (fo=5, routed)           0.233     1.265    zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[0]
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.310 r  zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.310    zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
    SLICE_X53Y94         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.820     1.186    zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X53Y94         FDRE                                         r  zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.091     1.242    zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.449%)  route 0.176ns (55.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.553     0.889    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y89         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=15, routed)          0.176     1.206    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_1
    SLICE_X50Y88         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.818     1.184    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X50Y88         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y88         FDRE (Hold_fdre_C_CE)       -0.016     1.133    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.449%)  route 0.176ns (55.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.553     0.889    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y89         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=15, routed)          0.176     1.206    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_1
    SLICE_X50Y88         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3072, routed)        0.818     1.184    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X50Y88         FDRE                                         r  zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y88         FDRE (Hold_fdre_C_CE)       -0.016     1.133    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_module/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13    zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13    zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  zynq_module/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y102   zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/single_ahb_wr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y101   zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y102   zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[1]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y82    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y82    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y85    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y85    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y85    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y85    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y85    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y85    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y82    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y82    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y82    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y82    zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :           42  Failing Endpoints,  Worst Slack       -4.735ns,  Total Violation     -175.439ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.735ns  (required time - arrival time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        18.075ns  (logic 2.951ns (16.326%)  route 15.124ns (83.674%))
  Logic Levels:           18  (LUT4=1 LUT5=3 LUT6=13 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 19.978 - 13.468 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.905     7.036    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X61Y107        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     7.492 r  HDMI_top/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=555, routed)         1.464     8.956    HDMI_top/display_timings_inst/sy[3]
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.080 r  HDMI_top/display_timings_inst/g0_b0__295_i_4/O
                         net (fo=66, routed)          1.154    10.234    HDMI_top/display_timings_inst/g0_b0__295_i_4_n_0
    SLICE_X42Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.358 f  HDMI_top/display_timings_inst/g0_b0__310/O
                         net (fo=2, routed)           0.808    11.167    HDMI_top/display_timings_inst/g0_b0__310_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    11.291 f  HDMI_top/display_timings_inst/o_tmds[2]_i_297/O
                         net (fo=1, routed)           0.730    12.021    HDMI_top/display_timings_inst/o_tmds[2]_i_297_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.145 f  HDMI_top/display_timings_inst/o_tmds[2]_i_243/O
                         net (fo=1, routed)           0.000    12.145    HDMI_top/display_timings_inst/o_tmds[2]_i_243_n_0
    SLICE_X46Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    12.359 f  HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138/O
                         net (fo=1, routed)           1.048    13.407    HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I2_O)        0.297    13.704 r  HDMI_top/display_timings_inst/o_tmds[2]_i_54/O
                         net (fo=1, routed)           0.574    14.277    HDMI_top/display_timings_inst/o_tmds[2]_i_54_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.401 f  HDMI_top/display_timings_inst/o_tmds[2]_i_22/O
                         net (fo=1, routed)           0.733    15.135    HDMI_top/display_timings_inst/o_tmds[2]_i_22_n_0
    SLICE_X46Y109        LUT6 (Prop_lut6_I4_O)        0.124    15.259 f  HDMI_top/display_timings_inst/o_tmds[2]_i_12__0/O
                         net (fo=6, routed)           1.617    16.876    HDMI_top/display_timings_inst/gfx_inst/healpack_available_1152_out
    SLICE_X83Y109        LUT6 (Prop_lut6_I4_O)        0.124    17.000 f  HDMI_top/display_timings_inst/o_tmds[1]_i_6/O
                         net (fo=26, routed)          0.899    17.899    HDMI_top/display_timings_inst/o_sx_reg[9]_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.023 r  HDMI_top/display_timings_inst/o_tmds[2]_i_6/O
                         net (fo=1, routed)           0.664    18.687    HDMI_top/gfx_inst/nolabel_line542/o_tmds_reg[2]_4
    SLICE_X90Y110        LUT6 (Prop_lut6_I5_O)        0.124    18.811 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[2]_i_2/O
                         net (fo=8, routed)           0.899    19.710    HDMI_top/gfx_inst/nolabel_line542/red[2]
    SLICE_X90Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.834 f  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7/O
                         net (fo=2, routed)           0.775    20.610    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7_n_0
    SLICE_X91Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.734 r  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_3/O
                         net (fo=31, routed)          0.473    21.207    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_10_0
    SLICE_X91Y108        LUT5 (Prop_lut5_I3_O)        0.124    21.331 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_34__1/O
                         net (fo=12, routed)          1.172    22.503    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_34__1_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.627 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_14/O
                         net (fo=12, routed)          0.808    23.435    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_37__1_1
    SLICE_X94Y107        LUT6 (Prop_lut6_I3_O)        0.124    23.559 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_8__1/O
                         net (fo=2, routed)           0.661    24.221    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_8__1_n_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I0_O)        0.124    24.345 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_2/O
                         net (fo=1, routed)           0.642    24.987    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_2_n_0
    SLICE_X99Y108        LUT6 (Prop_lut6_I0_O)        0.124    25.111 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_1/O
                         net (fo=1, routed)           0.000    25.111    HDMI_top/HDMI_out/encode_ch2/bias_reg[4]_5[3]
    SLICE_X99Y108        FDRE                                         r  HDMI_top/HDMI_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.781    19.978    HDMI_top/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X99Y108        FDRE                                         r  HDMI_top/HDMI_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.534    20.512    
                         clock uncertainty           -0.168    20.343    
    SLICE_X99Y108        FDRE (Setup_fdre_C_D)        0.032    20.375    HDMI_top/HDMI_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.375    
                         arrival time                         -25.111    
  -------------------------------------------------------------------
                         slack                                 -4.735    

Slack (VIOLATED) :        -4.702ns  (required time - arrival time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch0/o_tmds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        18.027ns  (logic 3.261ns (18.089%)  route 14.766ns (81.911%))
  Logic Levels:           20  (LUT3=1 LUT4=3 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns = ( 19.969 - 13.468 ) 
    Source Clock Delay      (SCD):    7.038ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.907     7.038    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X66Y105        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     7.556 r  HDMI_top/display_timings_inst/o_sy_reg[4]/Q
                         net (fo=495, routed)         1.111     8.667    HDMI_top/display_timings_inst/sy[4]
    SLICE_X59Y109        LUT4 (Prop_lut4_I2_O)        0.124     8.791 r  HDMI_top/display_timings_inst/g0_b0__285_i_1/O
                         net (fo=73, routed)          1.205     9.996    HDMI_top/display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y[4]
    SLICE_X52Y112        LUT5 (Prop_lut5_I4_O)        0.124    10.120 f  HDMI_top/display_timings_inst/g0_b1__164/O
                         net (fo=2, routed)           0.940    11.059    HDMI_top/display_timings_inst/g0_b1__164_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I3_O)        0.124    11.183 f  HDMI_top/display_timings_inst/healpack_available_1_reg_i_240/O
                         net (fo=1, routed)           0.154    11.338    HDMI_top/display_timings_inst/healpack_available_1_reg_i_240_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I5_O)        0.124    11.462 f  HDMI_top/display_timings_inst/healpack_available_1_reg_i_203/O
                         net (fo=1, routed)           0.760    12.222    HDMI_top/display_timings_inst/healpack_available_1_reg_i_203_n_0
    SLICE_X55Y115        LUT6 (Prop_lut6_I5_O)        0.124    12.346 r  HDMI_top/display_timings_inst/healpack_available_1_reg_i_116/O
                         net (fo=1, routed)           0.667    13.013    HDMI_top/display_timings_inst/healpack_available_1_reg_i_116_n_0
    SLICE_X55Y115        LUT6 (Prop_lut6_I0_O)        0.124    13.137 r  HDMI_top/display_timings_inst/healpack_available_1_reg_i_42/O
                         net (fo=1, routed)           0.000    13.137    HDMI_top/display_timings_inst/healpack_available_1_reg_i_42_n_0
    SLICE_X55Y115        MUXF7 (Prop_muxf7_I0_O)      0.212    13.349 r  HDMI_top/display_timings_inst/healpack_available_1_reg_i_12/O
                         net (fo=11, routed)          0.984    14.333    HDMI_top/display_timings_inst/healpack_available_1_reg_i_12_n_0
    SLICE_X65Y118        LUT5 (Prop_lut5_I2_O)        0.299    14.632 f  HDMI_top/display_timings_inst/healpack_available_1_reg_i_3/O
                         net (fo=34, routed)          0.880    15.511    HDMI_top/gfx_inst/enemy1/sprite_hit
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124    15.635 r  HDMI_top/gfx_inst/enemy1/bias[1]_i_51/O
                         net (fo=2, routed)           0.458    16.094    HDMI_top/gfx_inst/enemy1/bias[1]_i_51_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I0_O)        0.124    16.218 r  HDMI_top/gfx_inst/enemy1/o_tmds[2]_i_8__0/O
                         net (fo=2, routed)           0.314    16.532    HDMI_top/gfx_inst/enemy1/enemy_4_attacked_reg_i_3_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124    16.656 r  HDMI_top/gfx_inst/enemy1/bias[1]_i_45/O
                         net (fo=2, routed)           1.111    17.767    HDMI_top/gfx_inst/enemy1/o_tmds[2]_i_8__0_0
    SLICE_X89Y115        LUT5 (Prop_lut5_I0_O)        0.124    17.891 r  HDMI_top/gfx_inst/enemy1/bias[1]_i_27/O
                         net (fo=1, routed)           1.096    18.987    HDMI_top/gfx_inst/enemy4/bias[1]_i_5__1_0
    SLICE_X90Y112        LUT6 (Prop_lut6_I1_O)        0.124    19.111 r  HDMI_top/gfx_inst/enemy4/bias[1]_i_13__0/O
                         net (fo=3, routed)           0.677    19.788    HDMI_top/gfx_inst/nolabel_line542/o_tmds[7]_i_2__1_0[0]
    SLICE_X93Y112        LUT3 (Prop_lut3_I0_O)        0.124    19.912 r  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7__1/O
                         net (fo=4, routed)           0.833    20.745    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7__1_n_0
    SLICE_X92Y114        LUT5 (Prop_lut5_I3_O)        0.124    20.869 r  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_2__1/O
                         net (fo=15, routed)          0.662    21.531    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_8__1_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I1_O)        0.124    21.655 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_39__1/O
                         net (fo=10, routed)          0.582    22.237    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_39__1_n_0
    SLICE_X94Y116        LUT4 (Prop_lut4_I1_O)        0.124    22.361 f  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_15__1/O
                         net (fo=13, routed)          0.895    23.257    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_41__1_0
    SLICE_X96Y115        LUT6 (Prop_lut6_I1_O)        0.124    23.381 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_4__0/O
                         net (fo=7, routed)           0.774    24.155    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_4__0_n_0
    SLICE_X94Y114        LUT5 (Prop_lut5_I0_O)        0.124    24.279 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[9]_i_2__0/O
                         net (fo=7, routed)           0.662    24.941    HDMI_top/display_timings_inst/o_tmds_reg[1]_0
    SLICE_X99Y118        LUT6 (Prop_lut6_I1_O)        0.124    25.065 r  HDMI_top/display_timings_inst/o_tmds[3]_i_1/O
                         net (fo=1, routed)           0.000    25.065    HDMI_top/HDMI_out/encode_ch0/o_tmds0_in[3]
    SLICE_X99Y118        FDRE                                         r  HDMI_top/HDMI_out/encode_ch0/o_tmds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.772    19.969    HDMI_top/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X99Y118        FDRE                                         r  HDMI_top/HDMI_out/encode_ch0/o_tmds_reg[3]/C
                         clock pessimism              0.534    20.503    
                         clock uncertainty           -0.168    20.334    
    SLICE_X99Y118        FDRE (Setup_fdre_C_D)        0.029    20.363    HDMI_top/HDMI_out/encode_ch0/o_tmds_reg[3]
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                         -25.065    
  -------------------------------------------------------------------
                         slack                                 -4.702    

Slack (VIOLATED) :        -4.697ns  (required time - arrival time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        18.025ns  (logic 2.951ns (16.371%)  route 15.074ns (83.628%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT5=2 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.499ns = ( 19.967 - 13.468 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.905     7.036    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X61Y107        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     7.492 r  HDMI_top/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=555, routed)         1.464     8.956    HDMI_top/display_timings_inst/sy[3]
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.080 r  HDMI_top/display_timings_inst/g0_b0__295_i_4/O
                         net (fo=66, routed)          1.154    10.234    HDMI_top/display_timings_inst/g0_b0__295_i_4_n_0
    SLICE_X42Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.358 f  HDMI_top/display_timings_inst/g0_b0__310/O
                         net (fo=2, routed)           0.808    11.167    HDMI_top/display_timings_inst/g0_b0__310_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    11.291 f  HDMI_top/display_timings_inst/o_tmds[2]_i_297/O
                         net (fo=1, routed)           0.730    12.021    HDMI_top/display_timings_inst/o_tmds[2]_i_297_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.145 f  HDMI_top/display_timings_inst/o_tmds[2]_i_243/O
                         net (fo=1, routed)           0.000    12.145    HDMI_top/display_timings_inst/o_tmds[2]_i_243_n_0
    SLICE_X46Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    12.359 f  HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138/O
                         net (fo=1, routed)           1.048    13.407    HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I2_O)        0.297    13.704 r  HDMI_top/display_timings_inst/o_tmds[2]_i_54/O
                         net (fo=1, routed)           0.574    14.277    HDMI_top/display_timings_inst/o_tmds[2]_i_54_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.401 f  HDMI_top/display_timings_inst/o_tmds[2]_i_22/O
                         net (fo=1, routed)           0.733    15.135    HDMI_top/display_timings_inst/o_tmds[2]_i_22_n_0
    SLICE_X46Y109        LUT6 (Prop_lut6_I4_O)        0.124    15.259 f  HDMI_top/display_timings_inst/o_tmds[2]_i_12__0/O
                         net (fo=6, routed)           1.617    16.876    HDMI_top/display_timings_inst/gfx_inst/healpack_available_1152_out
    SLICE_X83Y109        LUT6 (Prop_lut6_I4_O)        0.124    17.000 f  HDMI_top/display_timings_inst/o_tmds[1]_i_6/O
                         net (fo=26, routed)          0.875    17.875    HDMI_top/gfx_inst/nolabel_line542/o_tmds_reg[5]_4
    SLICE_X95Y113        LUT2 (Prop_lut2_I1_O)        0.124    17.999 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[5]_i_10/O
                         net (fo=16, routed)          1.013    19.012    HDMI_top/gfx_inst/healpack_1/bias[1]_i_7__0_2
    SLICE_X98Y115        LUT6 (Prop_lut6_I4_O)        0.124    19.136 r  HDMI_top/gfx_inst/healpack_1/bias[1]_i_11/O
                         net (fo=2, routed)           0.821    19.957    HDMI_top/gfx_inst/player_flame/o_tmds[7]_i_2__0
    SLICE_X99Y116        LUT6 (Prop_lut6_I1_O)        0.124    20.081 r  HDMI_top/gfx_inst/player_flame/bias[1]_i_7__0/O
                         net (fo=3, routed)           0.996    21.077    HDMI_top/gfx_inst/player_flame/o_tmds[5]_i_2__0
    SLICE_X100Y116       LUT5 (Prop_lut5_I3_O)        0.124    21.201 r  HDMI_top/gfx_inst/player_flame/bias[1]_i_2__0/O
                         net (fo=32, routed)          0.536    21.737    HDMI_top/gfx_inst/nolabel_line542/o_tmds_reg[1]_0
    SLICE_X100Y117       LUT4 (Prop_lut4_I2_O)        0.124    21.861 f  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_40/O
                         net (fo=2, routed)           0.487    22.348    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_40_n_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I3_O)        0.124    22.472 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_34__0/O
                         net (fo=2, routed)           0.887    23.359    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_34__0_n_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I1_O)        0.124    23.483 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_16__0/O
                         net (fo=3, routed)           0.663    24.146    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_16__0_n_0
    SLICE_X101Y121       LUT6 (Prop_lut6_I2_O)        0.124    24.270 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_5__0/O
                         net (fo=1, routed)           0.667    24.937    HDMI_top/HDMI_out/encode_ch1/bias_reg[4]_6
    SLICE_X101Y121       LUT6 (Prop_lut6_I3_O)        0.124    25.061 r  HDMI_top/HDMI_out/encode_ch1/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000    25.061    HDMI_top/HDMI_out/encode_ch1/bias[4]_i_1__0_n_0
    SLICE_X101Y121       FDRE                                         r  HDMI_top/HDMI_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.770    19.967    HDMI_top/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X101Y121       FDRE                                         r  HDMI_top/HDMI_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.534    20.501    
                         clock uncertainty           -0.168    20.332    
    SLICE_X101Y121       FDRE (Setup_fdre_C_D)        0.031    20.363    HDMI_top/HDMI_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                         -25.061    
  -------------------------------------------------------------------
                         slack                                 -4.697    

Slack (VIOLATED) :        -4.660ns  (required time - arrival time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch0/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        17.986ns  (logic 3.261ns (18.131%)  route 14.725ns (81.869%))
  Logic Levels:           20  (LUT3=1 LUT4=3 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns = ( 19.969 - 13.468 ) 
    Source Clock Delay      (SCD):    7.038ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.907     7.038    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X66Y105        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     7.556 r  HDMI_top/display_timings_inst/o_sy_reg[4]/Q
                         net (fo=495, routed)         1.111     8.667    HDMI_top/display_timings_inst/sy[4]
    SLICE_X59Y109        LUT4 (Prop_lut4_I2_O)        0.124     8.791 r  HDMI_top/display_timings_inst/g0_b0__285_i_1/O
                         net (fo=73, routed)          1.205     9.996    HDMI_top/display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y[4]
    SLICE_X52Y112        LUT5 (Prop_lut5_I4_O)        0.124    10.120 f  HDMI_top/display_timings_inst/g0_b1__164/O
                         net (fo=2, routed)           0.940    11.059    HDMI_top/display_timings_inst/g0_b1__164_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I3_O)        0.124    11.183 f  HDMI_top/display_timings_inst/healpack_available_1_reg_i_240/O
                         net (fo=1, routed)           0.154    11.338    HDMI_top/display_timings_inst/healpack_available_1_reg_i_240_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I5_O)        0.124    11.462 f  HDMI_top/display_timings_inst/healpack_available_1_reg_i_203/O
                         net (fo=1, routed)           0.760    12.222    HDMI_top/display_timings_inst/healpack_available_1_reg_i_203_n_0
    SLICE_X55Y115        LUT6 (Prop_lut6_I5_O)        0.124    12.346 r  HDMI_top/display_timings_inst/healpack_available_1_reg_i_116/O
                         net (fo=1, routed)           0.667    13.013    HDMI_top/display_timings_inst/healpack_available_1_reg_i_116_n_0
    SLICE_X55Y115        LUT6 (Prop_lut6_I0_O)        0.124    13.137 r  HDMI_top/display_timings_inst/healpack_available_1_reg_i_42/O
                         net (fo=1, routed)           0.000    13.137    HDMI_top/display_timings_inst/healpack_available_1_reg_i_42_n_0
    SLICE_X55Y115        MUXF7 (Prop_muxf7_I0_O)      0.212    13.349 r  HDMI_top/display_timings_inst/healpack_available_1_reg_i_12/O
                         net (fo=11, routed)          0.984    14.333    HDMI_top/display_timings_inst/healpack_available_1_reg_i_12_n_0
    SLICE_X65Y118        LUT5 (Prop_lut5_I2_O)        0.299    14.632 f  HDMI_top/display_timings_inst/healpack_available_1_reg_i_3/O
                         net (fo=34, routed)          0.880    15.511    HDMI_top/gfx_inst/enemy1/sprite_hit
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124    15.635 r  HDMI_top/gfx_inst/enemy1/bias[1]_i_51/O
                         net (fo=2, routed)           0.458    16.094    HDMI_top/gfx_inst/enemy1/bias[1]_i_51_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I0_O)        0.124    16.218 r  HDMI_top/gfx_inst/enemy1/o_tmds[2]_i_8__0/O
                         net (fo=2, routed)           0.314    16.532    HDMI_top/gfx_inst/enemy1/enemy_4_attacked_reg_i_3_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124    16.656 r  HDMI_top/gfx_inst/enemy1/bias[1]_i_45/O
                         net (fo=2, routed)           1.111    17.767    HDMI_top/gfx_inst/enemy1/o_tmds[2]_i_8__0_0
    SLICE_X89Y115        LUT5 (Prop_lut5_I0_O)        0.124    17.891 r  HDMI_top/gfx_inst/enemy1/bias[1]_i_27/O
                         net (fo=1, routed)           1.096    18.987    HDMI_top/gfx_inst/enemy4/bias[1]_i_5__1_0
    SLICE_X90Y112        LUT6 (Prop_lut6_I1_O)        0.124    19.111 r  HDMI_top/gfx_inst/enemy4/bias[1]_i_13__0/O
                         net (fo=3, routed)           0.677    19.788    HDMI_top/gfx_inst/nolabel_line542/o_tmds[7]_i_2__1_0[0]
    SLICE_X93Y112        LUT3 (Prop_lut3_I0_O)        0.124    19.912 r  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7__1/O
                         net (fo=4, routed)           0.833    20.745    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7__1_n_0
    SLICE_X92Y114        LUT5 (Prop_lut5_I3_O)        0.124    20.869 r  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_2__1/O
                         net (fo=15, routed)          0.662    21.531    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_8__1_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I1_O)        0.124    21.655 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_39__1/O
                         net (fo=10, routed)          0.582    22.237    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_39__1_n_0
    SLICE_X94Y116        LUT4 (Prop_lut4_I1_O)        0.124    22.361 f  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_15__1/O
                         net (fo=13, routed)          0.895    23.257    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_41__1_0
    SLICE_X96Y115        LUT6 (Prop_lut6_I1_O)        0.124    23.381 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_4__0/O
                         net (fo=7, routed)           0.774    24.155    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_4__0_n_0
    SLICE_X94Y114        LUT5 (Prop_lut5_I0_O)        0.124    24.279 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[9]_i_2__0/O
                         net (fo=7, routed)           0.620    24.899    HDMI_top/display_timings_inst/o_tmds_reg[1]_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I1_O)        0.124    25.023 r  HDMI_top/display_timings_inst/o_tmds[2]_i_1/O
                         net (fo=1, routed)           0.000    25.023    HDMI_top/HDMI_out/encode_ch0/o_tmds0_in[2]
    SLICE_X97Y118        FDRE                                         r  HDMI_top/HDMI_out/encode_ch0/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.772    19.969    HDMI_top/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X97Y118        FDRE                                         r  HDMI_top/HDMI_out/encode_ch0/o_tmds_reg[2]/C
                         clock pessimism              0.534    20.503    
                         clock uncertainty           -0.168    20.334    
    SLICE_X97Y118        FDRE (Setup_fdre_C_D)        0.029    20.363    HDMI_top/HDMI_out/encode_ch0/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                         -25.023    
  -------------------------------------------------------------------
                         slack                                 -4.660    

Slack (VIOLATED) :        -4.571ns  (required time - arrival time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        17.955ns  (logic 2.951ns (16.436%)  route 15.004ns (83.564%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.509ns = ( 19.977 - 13.468 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.905     7.036    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X61Y107        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     7.492 r  HDMI_top/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=555, routed)         1.464     8.956    HDMI_top/display_timings_inst/sy[3]
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.080 r  HDMI_top/display_timings_inst/g0_b0__295_i_4/O
                         net (fo=66, routed)          1.154    10.234    HDMI_top/display_timings_inst/g0_b0__295_i_4_n_0
    SLICE_X42Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.358 f  HDMI_top/display_timings_inst/g0_b0__310/O
                         net (fo=2, routed)           0.808    11.167    HDMI_top/display_timings_inst/g0_b0__310_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    11.291 f  HDMI_top/display_timings_inst/o_tmds[2]_i_297/O
                         net (fo=1, routed)           0.730    12.021    HDMI_top/display_timings_inst/o_tmds[2]_i_297_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.145 f  HDMI_top/display_timings_inst/o_tmds[2]_i_243/O
                         net (fo=1, routed)           0.000    12.145    HDMI_top/display_timings_inst/o_tmds[2]_i_243_n_0
    SLICE_X46Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    12.359 f  HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138/O
                         net (fo=1, routed)           1.048    13.407    HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I2_O)        0.297    13.704 r  HDMI_top/display_timings_inst/o_tmds[2]_i_54/O
                         net (fo=1, routed)           0.574    14.277    HDMI_top/display_timings_inst/o_tmds[2]_i_54_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.401 f  HDMI_top/display_timings_inst/o_tmds[2]_i_22/O
                         net (fo=1, routed)           0.733    15.135    HDMI_top/display_timings_inst/o_tmds[2]_i_22_n_0
    SLICE_X46Y109        LUT6 (Prop_lut6_I4_O)        0.124    15.259 f  HDMI_top/display_timings_inst/o_tmds[2]_i_12__0/O
                         net (fo=6, routed)           1.617    16.876    HDMI_top/display_timings_inst/gfx_inst/healpack_available_1152_out
    SLICE_X83Y109        LUT6 (Prop_lut6_I4_O)        0.124    17.000 f  HDMI_top/display_timings_inst/o_tmds[1]_i_6/O
                         net (fo=26, routed)          0.899    17.899    HDMI_top/display_timings_inst/o_sx_reg[9]_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.023 r  HDMI_top/display_timings_inst/o_tmds[2]_i_6/O
                         net (fo=1, routed)           0.664    18.687    HDMI_top/gfx_inst/nolabel_line542/o_tmds_reg[2]_4
    SLICE_X90Y110        LUT6 (Prop_lut6_I5_O)        0.124    18.811 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[2]_i_2/O
                         net (fo=8, routed)           0.899    19.710    HDMI_top/gfx_inst/nolabel_line542/red[2]
    SLICE_X90Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.834 f  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7/O
                         net (fo=2, routed)           0.775    20.610    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7_n_0
    SLICE_X91Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.734 r  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_3/O
                         net (fo=31, routed)          0.473    21.207    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_10_0
    SLICE_X91Y108        LUT5 (Prop_lut5_I3_O)        0.124    21.331 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_34__1/O
                         net (fo=12, routed)          1.172    22.503    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_34__1_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.627 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_14/O
                         net (fo=12, routed)          0.702    23.329    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_37__1_1
    SLICE_X97Y109        LUT6 (Prop_lut6_I1_O)        0.124    23.453 f  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_3/O
                         net (fo=6, routed)           0.545    23.998    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_3_n_0
    SLICE_X98Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.122 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[9]_i_1/O
                         net (fo=8, routed)           0.745    24.866    HDMI_top/gfx_inst/nolabel_line542/bias_reg[4]_0
    SLICE_X98Y109        LUT2 (Prop_lut2_I1_O)        0.124    24.990 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[4]_i_1/O
                         net (fo=1, routed)           0.000    24.990    HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[4]_0
    SLICE_X98Y109        FDSE                                         r  HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.780    19.977    HDMI_top/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X98Y109        FDSE                                         r  HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[4]/C
                         clock pessimism              0.534    20.511    
                         clock uncertainty           -0.168    20.342    
    SLICE_X98Y109        FDSE (Setup_fdse_C_D)        0.077    20.419    HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[4]
  -------------------------------------------------------------------
                         required time                         20.419    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                 -4.571    

Slack (VIOLATED) :        -4.558ns  (required time - arrival time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch1/o_tmds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        17.890ns  (logic 2.951ns (16.495%)  route 14.939ns (83.505%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.504ns = ( 19.972 - 13.468 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.905     7.036    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X61Y107        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     7.492 r  HDMI_top/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=555, routed)         1.464     8.956    HDMI_top/display_timings_inst/sy[3]
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.080 r  HDMI_top/display_timings_inst/g0_b0__295_i_4/O
                         net (fo=66, routed)          1.154    10.234    HDMI_top/display_timings_inst/g0_b0__295_i_4_n_0
    SLICE_X42Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.358 f  HDMI_top/display_timings_inst/g0_b0__310/O
                         net (fo=2, routed)           0.808    11.167    HDMI_top/display_timings_inst/g0_b0__310_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    11.291 f  HDMI_top/display_timings_inst/o_tmds[2]_i_297/O
                         net (fo=1, routed)           0.730    12.021    HDMI_top/display_timings_inst/o_tmds[2]_i_297_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.145 f  HDMI_top/display_timings_inst/o_tmds[2]_i_243/O
                         net (fo=1, routed)           0.000    12.145    HDMI_top/display_timings_inst/o_tmds[2]_i_243_n_0
    SLICE_X46Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    12.359 f  HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138/O
                         net (fo=1, routed)           1.048    13.407    HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I2_O)        0.297    13.704 r  HDMI_top/display_timings_inst/o_tmds[2]_i_54/O
                         net (fo=1, routed)           0.574    14.277    HDMI_top/display_timings_inst/o_tmds[2]_i_54_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.401 f  HDMI_top/display_timings_inst/o_tmds[2]_i_22/O
                         net (fo=1, routed)           0.733    15.135    HDMI_top/display_timings_inst/o_tmds[2]_i_22_n_0
    SLICE_X46Y109        LUT6 (Prop_lut6_I4_O)        0.124    15.259 f  HDMI_top/display_timings_inst/o_tmds[2]_i_12__0/O
                         net (fo=6, routed)           1.617    16.876    HDMI_top/display_timings_inst/gfx_inst/healpack_available_1152_out
    SLICE_X83Y109        LUT6 (Prop_lut6_I4_O)        0.124    17.000 f  HDMI_top/display_timings_inst/o_tmds[1]_i_6/O
                         net (fo=26, routed)          0.875    17.875    HDMI_top/gfx_inst/nolabel_line542/o_tmds_reg[5]_4
    SLICE_X95Y113        LUT2 (Prop_lut2_I1_O)        0.124    17.999 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[5]_i_10/O
                         net (fo=16, routed)          1.013    19.012    HDMI_top/gfx_inst/healpack_1/bias[1]_i_7__0_2
    SLICE_X98Y115        LUT6 (Prop_lut6_I4_O)        0.124    19.136 r  HDMI_top/gfx_inst/healpack_1/bias[1]_i_11/O
                         net (fo=2, routed)           0.821    19.957    HDMI_top/gfx_inst/player_flame/o_tmds[7]_i_2__0
    SLICE_X99Y116        LUT6 (Prop_lut6_I1_O)        0.124    20.081 r  HDMI_top/gfx_inst/player_flame/bias[1]_i_7__0/O
                         net (fo=3, routed)           0.996    21.077    HDMI_top/gfx_inst/player_flame/o_tmds[5]_i_2__0
    SLICE_X100Y116       LUT5 (Prop_lut5_I3_O)        0.124    21.201 r  HDMI_top/gfx_inst/player_flame/bias[1]_i_2__0/O
                         net (fo=32, routed)          0.499    21.700    HDMI_top/gfx_inst/nolabel_line542/o_tmds_reg[1]_0
    SLICE_X101Y117       LUT5 (Prop_lut5_I3_O)        0.124    21.824 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_28__1/O
                         net (fo=10, routed)          0.685    22.509    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_28__1_n_0
    SLICE_X101Y118       LUT4 (Prop_lut4_I0_O)        0.124    22.633 f  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_12__0/O
                         net (fo=7, routed)           0.802    23.436    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_25__1_1
    SLICE_X100Y120       LUT3 (Prop_lut3_I0_O)        0.124    23.560 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[9]_i_2/O
                         net (fo=3, routed)           0.640    24.200    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_3__0_0
    SLICE_X100Y119       LUT5 (Prop_lut5_I1_O)        0.124    24.324 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[9]_i_1__0/O
                         net (fo=5, routed)           0.478    24.802    HDMI_top/gfx_inst/nolabel_line542/bias_reg[4]_4
    SLICE_X101Y116       LUT5 (Prop_lut5_I4_O)        0.124    24.926 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[4]_i_1__1/O
                         net (fo=1, routed)           0.000    24.926    HDMI_top/HDMI_out/encode_ch1/o_tmds_reg[4]_0
    SLICE_X101Y116       FDRE                                         r  HDMI_top/HDMI_out/encode_ch1/o_tmds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.775    19.972    HDMI_top/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X101Y116       FDRE                                         r  HDMI_top/HDMI_out/encode_ch1/o_tmds_reg[4]/C
                         clock pessimism              0.534    20.506    
                         clock uncertainty           -0.168    20.337    
    SLICE_X101Y116       FDRE (Setup_fdre_C_D)        0.031    20.368    HDMI_top/HDMI_out/encode_ch1/o_tmds_reg[4]
  -------------------------------------------------------------------
                         required time                         20.368    
                         arrival time                         -24.926    
  -------------------------------------------------------------------
                         slack                                 -4.558    

Slack (VIOLATED) :        -4.554ns  (required time - arrival time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        17.979ns  (logic 2.975ns (16.547%)  route 15.004ns (83.453%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.509ns = ( 19.977 - 13.468 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.905     7.036    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X61Y107        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     7.492 r  HDMI_top/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=555, routed)         1.464     8.956    HDMI_top/display_timings_inst/sy[3]
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.080 r  HDMI_top/display_timings_inst/g0_b0__295_i_4/O
                         net (fo=66, routed)          1.154    10.234    HDMI_top/display_timings_inst/g0_b0__295_i_4_n_0
    SLICE_X42Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.358 f  HDMI_top/display_timings_inst/g0_b0__310/O
                         net (fo=2, routed)           0.808    11.167    HDMI_top/display_timings_inst/g0_b0__310_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    11.291 f  HDMI_top/display_timings_inst/o_tmds[2]_i_297/O
                         net (fo=1, routed)           0.730    12.021    HDMI_top/display_timings_inst/o_tmds[2]_i_297_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.145 f  HDMI_top/display_timings_inst/o_tmds[2]_i_243/O
                         net (fo=1, routed)           0.000    12.145    HDMI_top/display_timings_inst/o_tmds[2]_i_243_n_0
    SLICE_X46Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    12.359 f  HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138/O
                         net (fo=1, routed)           1.048    13.407    HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I2_O)        0.297    13.704 r  HDMI_top/display_timings_inst/o_tmds[2]_i_54/O
                         net (fo=1, routed)           0.574    14.277    HDMI_top/display_timings_inst/o_tmds[2]_i_54_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.401 f  HDMI_top/display_timings_inst/o_tmds[2]_i_22/O
                         net (fo=1, routed)           0.733    15.135    HDMI_top/display_timings_inst/o_tmds[2]_i_22_n_0
    SLICE_X46Y109        LUT6 (Prop_lut6_I4_O)        0.124    15.259 f  HDMI_top/display_timings_inst/o_tmds[2]_i_12__0/O
                         net (fo=6, routed)           1.617    16.876    HDMI_top/display_timings_inst/gfx_inst/healpack_available_1152_out
    SLICE_X83Y109        LUT6 (Prop_lut6_I4_O)        0.124    17.000 f  HDMI_top/display_timings_inst/o_tmds[1]_i_6/O
                         net (fo=26, routed)          0.899    17.899    HDMI_top/display_timings_inst/o_sx_reg[9]_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.023 r  HDMI_top/display_timings_inst/o_tmds[2]_i_6/O
                         net (fo=1, routed)           0.664    18.687    HDMI_top/gfx_inst/nolabel_line542/o_tmds_reg[2]_4
    SLICE_X90Y110        LUT6 (Prop_lut6_I5_O)        0.124    18.811 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[2]_i_2/O
                         net (fo=8, routed)           0.899    19.710    HDMI_top/gfx_inst/nolabel_line542/red[2]
    SLICE_X90Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.834 f  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7/O
                         net (fo=2, routed)           0.775    20.610    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7_n_0
    SLICE_X91Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.734 r  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_3/O
                         net (fo=31, routed)          0.473    21.207    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_10_0
    SLICE_X91Y108        LUT5 (Prop_lut5_I3_O)        0.124    21.331 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_34__1/O
                         net (fo=12, routed)          1.172    22.503    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_34__1_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.627 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_14/O
                         net (fo=12, routed)          0.702    23.329    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_37__1_1
    SLICE_X97Y109        LUT6 (Prop_lut6_I1_O)        0.124    23.453 f  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_3/O
                         net (fo=6, routed)           0.545    23.998    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_3_n_0
    SLICE_X98Y109        LUT5 (Prop_lut5_I0_O)        0.124    24.122 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[9]_i_1/O
                         net (fo=8, routed)           0.745    24.866    HDMI_top/gfx_inst/nolabel_line542/bias_reg[4]_0
    SLICE_X98Y109        LUT2 (Prop_lut2_I1_O)        0.148    25.014 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[7]_i_1__1/O
                         net (fo=1, routed)           0.000    25.014    HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[7]_1
    SLICE_X98Y109        FDRE                                         r  HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.780    19.977    HDMI_top/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X98Y109        FDRE                                         r  HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[7]/C
                         clock pessimism              0.534    20.511    
                         clock uncertainty           -0.168    20.342    
    SLICE_X98Y109        FDRE (Setup_fdre_C_D)        0.118    20.460    HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[7]
  -------------------------------------------------------------------
                         required time                         20.460    
                         arrival time                         -25.014    
  -------------------------------------------------------------------
                         slack                                 -4.554    

Slack (VIOLATED) :        -4.547ns  (required time - arrival time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        17.883ns  (logic 2.951ns (16.501%)  route 14.932ns (83.499%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 19.978 - 13.468 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.905     7.036    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X61Y107        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     7.492 r  HDMI_top/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=555, routed)         1.464     8.956    HDMI_top/display_timings_inst/sy[3]
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.080 r  HDMI_top/display_timings_inst/g0_b0__295_i_4/O
                         net (fo=66, routed)          1.154    10.234    HDMI_top/display_timings_inst/g0_b0__295_i_4_n_0
    SLICE_X42Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.358 f  HDMI_top/display_timings_inst/g0_b0__310/O
                         net (fo=2, routed)           0.808    11.167    HDMI_top/display_timings_inst/g0_b0__310_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    11.291 f  HDMI_top/display_timings_inst/o_tmds[2]_i_297/O
                         net (fo=1, routed)           0.730    12.021    HDMI_top/display_timings_inst/o_tmds[2]_i_297_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.145 f  HDMI_top/display_timings_inst/o_tmds[2]_i_243/O
                         net (fo=1, routed)           0.000    12.145    HDMI_top/display_timings_inst/o_tmds[2]_i_243_n_0
    SLICE_X46Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    12.359 f  HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138/O
                         net (fo=1, routed)           1.048    13.407    HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I2_O)        0.297    13.704 r  HDMI_top/display_timings_inst/o_tmds[2]_i_54/O
                         net (fo=1, routed)           0.574    14.277    HDMI_top/display_timings_inst/o_tmds[2]_i_54_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.401 f  HDMI_top/display_timings_inst/o_tmds[2]_i_22/O
                         net (fo=1, routed)           0.733    15.135    HDMI_top/display_timings_inst/o_tmds[2]_i_22_n_0
    SLICE_X46Y109        LUT6 (Prop_lut6_I4_O)        0.124    15.259 f  HDMI_top/display_timings_inst/o_tmds[2]_i_12__0/O
                         net (fo=6, routed)           1.617    16.876    HDMI_top/display_timings_inst/gfx_inst/healpack_available_1152_out
    SLICE_X83Y109        LUT6 (Prop_lut6_I4_O)        0.124    17.000 f  HDMI_top/display_timings_inst/o_tmds[1]_i_6/O
                         net (fo=26, routed)          0.899    17.899    HDMI_top/display_timings_inst/o_sx_reg[9]_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.023 r  HDMI_top/display_timings_inst/o_tmds[2]_i_6/O
                         net (fo=1, routed)           0.664    18.687    HDMI_top/gfx_inst/nolabel_line542/o_tmds_reg[2]_4
    SLICE_X90Y110        LUT6 (Prop_lut6_I5_O)        0.124    18.811 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[2]_i_2/O
                         net (fo=8, routed)           0.899    19.710    HDMI_top/gfx_inst/nolabel_line542/red[2]
    SLICE_X90Y109        LUT6 (Prop_lut6_I0_O)        0.124    19.834 f  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7/O
                         net (fo=2, routed)           0.775    20.610    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7_n_0
    SLICE_X91Y108        LUT5 (Prop_lut5_I1_O)        0.124    20.734 r  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_3/O
                         net (fo=31, routed)          0.473    21.207    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_10_0
    SLICE_X91Y108        LUT5 (Prop_lut5_I3_O)        0.124    21.331 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_34__1/O
                         net (fo=12, routed)          1.172    22.503    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_34__1_n_0
    SLICE_X96Y108        LUT4 (Prop_lut4_I0_O)        0.124    22.627 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_14/O
                         net (fo=12, routed)          0.808    23.435    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_37__1_1
    SLICE_X94Y107        LUT6 (Prop_lut6_I3_O)        0.124    23.559 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_8__1/O
                         net (fo=2, routed)           0.619    24.178    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_8__1_n_0
    SLICE_X94Y107        LUT3 (Prop_lut3_I2_O)        0.124    24.302 r  HDMI_top/gfx_inst/nolabel_line542/bias[2]_i_2/O
                         net (fo=1, routed)           0.493    24.795    HDMI_top/gfx_inst/nolabel_line542/bias[2]_i_2_n_0
    SLICE_X95Y107        LUT5 (Prop_lut5_I0_O)        0.124    24.919 r  HDMI_top/gfx_inst/nolabel_line542/bias[2]_i_1/O
                         net (fo=1, routed)           0.000    24.919    HDMI_top/HDMI_out/encode_ch2/bias_reg[4]_5[1]
    SLICE_X95Y107        FDRE                                         r  HDMI_top/HDMI_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.781    19.978    HDMI_top/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X95Y107        FDRE                                         r  HDMI_top/HDMI_out/encode_ch2/bias_reg[2]/C
                         clock pessimism              0.534    20.512    
                         clock uncertainty           -0.168    20.343    
    SLICE_X95Y107        FDRE (Setup_fdre_C_D)        0.029    20.372    HDMI_top/HDMI_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -24.919    
  -------------------------------------------------------------------
                         slack                                 -4.547    

Slack (VIOLATED) :        -4.542ns  (required time - arrival time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        17.952ns  (logic 3.041ns (16.939%)  route 14.911ns (83.061%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.499ns = ( 19.967 - 13.468 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.905     7.036    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X61Y107        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     7.492 r  HDMI_top/display_timings_inst/o_sy_reg[3]/Q
                         net (fo=555, routed)         1.464     8.956    HDMI_top/display_timings_inst/sy[3]
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.124     9.080 r  HDMI_top/display_timings_inst/g0_b0__295_i_4/O
                         net (fo=66, routed)          1.154    10.234    HDMI_top/display_timings_inst/g0_b0__295_i_4_n_0
    SLICE_X42Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.358 f  HDMI_top/display_timings_inst/g0_b0__310/O
                         net (fo=2, routed)           0.808    11.167    HDMI_top/display_timings_inst/g0_b0__310_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    11.291 f  HDMI_top/display_timings_inst/o_tmds[2]_i_297/O
                         net (fo=1, routed)           0.730    12.021    HDMI_top/display_timings_inst/o_tmds[2]_i_297_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I1_O)        0.124    12.145 f  HDMI_top/display_timings_inst/o_tmds[2]_i_243/O
                         net (fo=1, routed)           0.000    12.145    HDMI_top/display_timings_inst/o_tmds[2]_i_243_n_0
    SLICE_X46Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    12.359 f  HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138/O
                         net (fo=1, routed)           1.048    13.407    HDMI_top/display_timings_inst/o_tmds_reg[2]_i_138_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I2_O)        0.297    13.704 r  HDMI_top/display_timings_inst/o_tmds[2]_i_54/O
                         net (fo=1, routed)           0.574    14.277    HDMI_top/display_timings_inst/o_tmds[2]_i_54_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.401 f  HDMI_top/display_timings_inst/o_tmds[2]_i_22/O
                         net (fo=1, routed)           0.733    15.135    HDMI_top/display_timings_inst/o_tmds[2]_i_22_n_0
    SLICE_X46Y109        LUT6 (Prop_lut6_I4_O)        0.124    15.259 f  HDMI_top/display_timings_inst/o_tmds[2]_i_12__0/O
                         net (fo=6, routed)           1.617    16.876    HDMI_top/display_timings_inst/gfx_inst/healpack_available_1152_out
    SLICE_X83Y109        LUT6 (Prop_lut6_I4_O)        0.124    17.000 f  HDMI_top/display_timings_inst/o_tmds[1]_i_6/O
                         net (fo=26, routed)          0.875    17.875    HDMI_top/gfx_inst/nolabel_line542/o_tmds_reg[5]_4
    SLICE_X95Y113        LUT2 (Prop_lut2_I1_O)        0.124    17.999 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[5]_i_10/O
                         net (fo=16, routed)          1.013    19.012    HDMI_top/gfx_inst/healpack_1/bias[1]_i_7__0_2
    SLICE_X98Y115        LUT6 (Prop_lut6_I4_O)        0.124    19.136 r  HDMI_top/gfx_inst/healpack_1/bias[1]_i_11/O
                         net (fo=2, routed)           0.821    19.957    HDMI_top/gfx_inst/player_flame/o_tmds[7]_i_2__0
    SLICE_X99Y116        LUT6 (Prop_lut6_I1_O)        0.124    20.081 r  HDMI_top/gfx_inst/player_flame/bias[1]_i_7__0/O
                         net (fo=3, routed)           0.996    21.077    HDMI_top/gfx_inst/player_flame/o_tmds[5]_i_2__0
    SLICE_X100Y116       LUT5 (Prop_lut5_I3_O)        0.124    21.201 r  HDMI_top/gfx_inst/player_flame/bias[1]_i_2__0/O
                         net (fo=32, routed)          0.499    21.700    HDMI_top/gfx_inst/nolabel_line542/o_tmds_reg[1]_0
    SLICE_X101Y117       LUT5 (Prop_lut5_I3_O)        0.124    21.824 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_28__1/O
                         net (fo=10, routed)          0.685    22.509    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_28__1_n_0
    SLICE_X101Y118       LUT4 (Prop_lut4_I0_O)        0.124    22.633 f  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_12__0/O
                         net (fo=7, routed)           0.739    23.372    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_25__1_1
    SLICE_X101Y116       LUT6 (Prop_lut6_I2_O)        0.124    23.496 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_4/O
                         net (fo=9, routed)           1.154    24.650    HDMI_top/gfx_inst/nolabel_line542/bias_reg[4]_8
    SLICE_X100Y121       LUT6 (Prop_lut6_I2_O)        0.124    24.774 r  HDMI_top/gfx_inst/nolabel_line542/bias[2]_i_3__0/O
                         net (fo=1, routed)           0.000    24.774    HDMI_top/gfx_inst/nolabel_line542/bias[2]_i_3__0_n_0
    SLICE_X100Y121       MUXF7 (Prop_muxf7_I1_O)      0.214    24.988 r  HDMI_top/gfx_inst/nolabel_line542/bias_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    24.988    HDMI_top/HDMI_out/encode_ch1/bias_reg[3]_0[1]
    SLICE_X100Y121       FDRE                                         r  HDMI_top/HDMI_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.770    19.967    HDMI_top/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X100Y121       FDRE                                         r  HDMI_top/HDMI_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.534    20.501    
                         clock uncertainty           -0.168    20.332    
    SLICE_X100Y121       FDRE (Setup_fdre_C_D)        0.113    20.445    HDMI_top/HDMI_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.445    
                         arrival time                         -24.988    
  -------------------------------------------------------------------
                         slack                                 -4.542    

Slack (VIOLATED) :        -4.539ns  (required time - arrival time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch0/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        17.916ns  (logic 3.261ns (18.202%)  route 14.655ns (81.798%))
  Logic Levels:           20  (LUT3=2 LUT4=2 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.500ns = ( 19.968 - 13.468 ) 
    Source Clock Delay      (SCD):    7.038ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.907     7.038    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X66Y105        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     7.556 r  HDMI_top/display_timings_inst/o_sy_reg[4]/Q
                         net (fo=495, routed)         1.111     8.667    HDMI_top/display_timings_inst/sy[4]
    SLICE_X59Y109        LUT4 (Prop_lut4_I2_O)        0.124     8.791 r  HDMI_top/display_timings_inst/g0_b0__285_i_1/O
                         net (fo=73, routed)          1.205     9.996    HDMI_top/display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y[4]
    SLICE_X52Y112        LUT5 (Prop_lut5_I4_O)        0.124    10.120 f  HDMI_top/display_timings_inst/g0_b1__164/O
                         net (fo=2, routed)           0.940    11.059    HDMI_top/display_timings_inst/g0_b1__164_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I3_O)        0.124    11.183 f  HDMI_top/display_timings_inst/healpack_available_1_reg_i_240/O
                         net (fo=1, routed)           0.154    11.338    HDMI_top/display_timings_inst/healpack_available_1_reg_i_240_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I5_O)        0.124    11.462 f  HDMI_top/display_timings_inst/healpack_available_1_reg_i_203/O
                         net (fo=1, routed)           0.760    12.222    HDMI_top/display_timings_inst/healpack_available_1_reg_i_203_n_0
    SLICE_X55Y115        LUT6 (Prop_lut6_I5_O)        0.124    12.346 r  HDMI_top/display_timings_inst/healpack_available_1_reg_i_116/O
                         net (fo=1, routed)           0.667    13.013    HDMI_top/display_timings_inst/healpack_available_1_reg_i_116_n_0
    SLICE_X55Y115        LUT6 (Prop_lut6_I0_O)        0.124    13.137 r  HDMI_top/display_timings_inst/healpack_available_1_reg_i_42/O
                         net (fo=1, routed)           0.000    13.137    HDMI_top/display_timings_inst/healpack_available_1_reg_i_42_n_0
    SLICE_X55Y115        MUXF7 (Prop_muxf7_I0_O)      0.212    13.349 r  HDMI_top/display_timings_inst/healpack_available_1_reg_i_12/O
                         net (fo=11, routed)          0.984    14.333    HDMI_top/display_timings_inst/healpack_available_1_reg_i_12_n_0
    SLICE_X65Y118        LUT5 (Prop_lut5_I2_O)        0.299    14.632 f  HDMI_top/display_timings_inst/healpack_available_1_reg_i_3/O
                         net (fo=34, routed)          0.880    15.511    HDMI_top/gfx_inst/enemy1/sprite_hit
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124    15.635 r  HDMI_top/gfx_inst/enemy1/bias[1]_i_51/O
                         net (fo=2, routed)           0.458    16.094    HDMI_top/gfx_inst/enemy1/bias[1]_i_51_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I0_O)        0.124    16.218 r  HDMI_top/gfx_inst/enemy1/o_tmds[2]_i_8__0/O
                         net (fo=2, routed)           0.314    16.532    HDMI_top/gfx_inst/enemy1/enemy_4_attacked_reg_i_3_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124    16.656 r  HDMI_top/gfx_inst/enemy1/bias[1]_i_45/O
                         net (fo=2, routed)           1.111    17.767    HDMI_top/gfx_inst/enemy1/o_tmds[2]_i_8__0_0
    SLICE_X89Y115        LUT5 (Prop_lut5_I0_O)        0.124    17.891 r  HDMI_top/gfx_inst/enemy1/bias[1]_i_27/O
                         net (fo=1, routed)           1.096    18.987    HDMI_top/gfx_inst/enemy4/bias[1]_i_5__1_0
    SLICE_X90Y112        LUT6 (Prop_lut6_I1_O)        0.124    19.111 r  HDMI_top/gfx_inst/enemy4/bias[1]_i_13__0/O
                         net (fo=3, routed)           0.677    19.788    HDMI_top/gfx_inst/nolabel_line542/o_tmds[7]_i_2__1_0[0]
    SLICE_X93Y112        LUT3 (Prop_lut3_I0_O)        0.124    19.912 r  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7__1/O
                         net (fo=4, routed)           0.833    20.745    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_7__1_n_0
    SLICE_X92Y114        LUT5 (Prop_lut5_I3_O)        0.124    20.869 r  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_2__1/O
                         net (fo=15, routed)          0.570    21.439    HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_8__1_0
    SLICE_X93Y116        LUT4 (Prop_lut4_I2_O)        0.124    21.563 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_43/O
                         net (fo=3, routed)           0.768    22.331    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_43_n_0
    SLICE_X94Y117        LUT5 (Prop_lut5_I0_O)        0.124    22.455 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_28__0/O
                         net (fo=3, routed)           0.597    23.052    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_28__0_n_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I1_O)        0.124    23.176 r  HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_10__0/O
                         net (fo=3, routed)           0.743    23.919    HDMI_top/gfx_inst/nolabel_line542/bias[4]_i_10__0_n_0
    SLICE_X97Y120        LUT3 (Prop_lut3_I0_O)        0.124    24.043 r  HDMI_top/gfx_inst/nolabel_line542/bias[3]_i_2__1/O
                         net (fo=1, routed)           0.786    24.829    HDMI_top/gfx_inst/nolabel_line542/bias[3]_i_2__1_n_0
    SLICE_X94Y120        LUT6 (Prop_lut6_I0_O)        0.124    24.953 r  HDMI_top/gfx_inst/nolabel_line542/bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    24.953    HDMI_top/HDMI_out/encode_ch0/D[2]
    SLICE_X94Y120        FDRE                                         r  HDMI_top/HDMI_out/encode_ch0/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         1.771    19.968    HDMI_top/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X94Y120        FDRE                                         r  HDMI_top/HDMI_out/encode_ch0/bias_reg[3]/C
                         clock pessimism              0.534    20.502    
                         clock uncertainty           -0.168    20.333    
    SLICE_X94Y120        FDRE (Setup_fdre_C_D)        0.081    20.414    HDMI_top/HDMI_out/encode_ch0/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.414    
                         arrival time                         -24.953    
  -------------------------------------------------------------------
                         slack                                 -4.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/display_timings_inst/o_sy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.914%)  route 0.210ns (53.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.665     2.097    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X84Y103        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.141     2.238 f  HDMI_top/display_timings_inst/o_sy_reg[0]/Q
                         net (fo=12, routed)          0.210     2.448    HDMI_top/display_timings_inst/sy[0]
    SLICE_X84Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.493 r  HDMI_top/display_timings_inst/o_sy[0]_i_1/O
                         net (fo=1, routed)           0.000     2.493    HDMI_top/display_timings_inst/o_sy[0]_i_1_n_0
    SLICE_X84Y103        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.938     2.658    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X84Y103        FDRE                                         r  HDMI_top/display_timings_inst/o_sy_reg[0]/C
                         clock pessimism             -0.562     2.097    
    SLICE_X84Y103        FDRE (Hold_fdre_C_D)         0.091     2.188    HDMI_top/display_timings_inst/o_sy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/display_timings_inst/o_sy_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.274ns (58.482%)  route 0.195ns (41.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.659     2.091    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X66Y110        FDSE                                         r  HDMI_top/display_timings_inst/o_sy_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDSE (Prop_fdse_C_Q)         0.164     2.255 r  HDMI_top/display_timings_inst/o_sy_reg[11]/Q
                         net (fo=170, routed)         0.195     2.449    HDMI_top/display_timings_inst/sy[11]
    SLICE_X66Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.559 r  HDMI_top/display_timings_inst/o_sy_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.559    HDMI_top/display_timings_inst/o_sy_reg[12]_i_1_n_5
    SLICE_X66Y110        FDSE                                         r  HDMI_top/display_timings_inst/o_sy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.932     2.652    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X66Y110        FDSE                                         r  HDMI_top/display_timings_inst/o_sy_reg[11]/C
                         clock pessimism             -0.562     2.091    
    SLICE_X66Y110        FDSE (Hold_fdse_C_D)         0.134     2.225    HDMI_top/display_timings_inst/o_sy_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 HDMI_top/HDMI_out/encode_ch1/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch1/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.914%)  route 0.256ns (55.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.678     2.110    HDMI_top/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X100Y123       FDRE                                         r  HDMI_top/HDMI_out/encode_ch1/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y123       FDRE (Prop_fdre_C_Q)         0.164     2.274 r  HDMI_top/HDMI_out/encode_ch1/bias_reg[1]/Q
                         net (fo=12, routed)          0.256     2.530    HDMI_top/gfx_inst/nolabel_line542/o_tmds_reg[9]_1[0]
    SLICE_X100Y123       LUT5 (Prop_lut5_I3_O)        0.045     2.575 r  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_1/O
                         net (fo=1, routed)           0.000     2.575    HDMI_top/HDMI_out/encode_ch1/bias_reg[3]_0[0]
    SLICE_X100Y123       FDRE                                         r  HDMI_top/HDMI_out/encode_ch1/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.949     2.669    HDMI_top/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X100Y123       FDRE                                         r  HDMI_top/HDMI_out/encode_ch1/bias_reg[1]/C
                         clock pessimism             -0.560     2.110    
    SLICE_X100Y123       FDRE (Hold_fdre_C_D)         0.121     2.231    HDMI_top/HDMI_out/encode_ch1/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 HDMI_top/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/serialize_chc/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.141ns (14.918%)  route 0.804ns (85.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.708     2.140    HDMI_top/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y127       FDRE                                         r  HDMI_top/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     2.281 r  HDMI_top/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.804     3.085    HDMI_top/HDMI_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y127        OSERDESE2                                    r  HDMI_top/HDMI_out/serialize_chc/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.979     2.699    HDMI_top/HDMI_out/serialize_chc/o_clk_1x
    OLOGIC_X1Y127        OSERDESE2                                    r  HDMI_top/HDMI_out/serialize_chc/slave10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_top/HDMI_out/serialize_chc/slave10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 HDMI_top/HDMI_out/encode_ch0/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch0/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.665%)  route 0.270ns (56.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.682     2.114    HDMI_top/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X94Y118        FDRE                                         r  HDMI_top/HDMI_out/encode_ch0/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y118        FDRE (Prop_fdre_C_Q)         0.164     2.278 r  HDMI_top/HDMI_out/encode_ch0/bias_reg[1]/Q
                         net (fo=13, routed)          0.270     2.547    HDMI_top/gfx_inst/nolabel_line542/bias_reg[4]_17[0]
    SLICE_X94Y118        LUT5 (Prop_lut5_I3_O)        0.045     2.592 r  HDMI_top/gfx_inst/nolabel_line542/bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.592    HDMI_top/HDMI_out/encode_ch0/D[0]
    SLICE_X94Y118        FDRE                                         r  HDMI_top/HDMI_out/encode_ch0/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.954     2.674    HDMI_top/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X94Y118        FDRE                                         r  HDMI_top/HDMI_out/encode_ch0/bias_reg[1]/C
                         clock pessimism             -0.561     2.114    
    SLICE_X94Y118        FDRE (Hold_fdre_C_D)         0.121     2.235    HDMI_top/HDMI_out/encode_ch0/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/display_timings_inst/o_sy_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.310ns (61.444%)  route 0.195ns (38.556%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.659     2.091    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X66Y110        FDSE                                         r  HDMI_top/display_timings_inst/o_sy_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDSE (Prop_fdse_C_Q)         0.164     2.255 r  HDMI_top/display_timings_inst/o_sy_reg[11]/Q
                         net (fo=170, routed)         0.195     2.449    HDMI_top/display_timings_inst/sy[11]
    SLICE_X66Y110        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.595 r  HDMI_top/display_timings_inst/o_sy_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.595    HDMI_top/display_timings_inst/o_sy_reg[12]_i_1_n_4
    SLICE_X66Y110        FDSE                                         r  HDMI_top/display_timings_inst/o_sy_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.932     2.652    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X66Y110        FDSE                                         r  HDMI_top/display_timings_inst/o_sy_reg[12]/C
                         clock pessimism             -0.562     2.091    
    SLICE_X66Y110        FDSE (Hold_fdse_C_D)         0.134     2.225    HDMI_top/display_timings_inst/o_sy_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 HDMI_top/display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/display_timings_inst/o_sy_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.274ns (54.156%)  route 0.232ns (45.844%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.659     2.091    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X66Y111        FDSE                                         r  HDMI_top/display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDSE (Prop_fdse_C_Q)         0.164     2.255 r  HDMI_top/display_timings_inst/o_sy_reg[15]/Q
                         net (fo=158, routed)         0.232     2.487    HDMI_top/display_timings_inst/sy[15]
    SLICE_X66Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.597 r  HDMI_top/display_timings_inst/o_sy_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.597    HDMI_top/display_timings_inst/o_sy_reg[15]_i_3_n_5
    SLICE_X66Y111        FDSE                                         r  HDMI_top/display_timings_inst/o_sy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.932     2.652    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X66Y111        FDSE                                         r  HDMI_top/display_timings_inst/o_sy_reg[15]/C
                         clock pessimism             -0.562     2.091    
    SLICE_X66Y111        FDSE (Hold_fdse_C_D)         0.134     2.225    HDMI_top/display_timings_inst/o_sy_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 HDMI_top/HDMI_out/encode_ch2/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.200%)  route 0.328ns (63.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.689     2.121    HDMI_top/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X99Y108        FDRE                                         r  HDMI_top/HDMI_out/encode_ch2/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y108        FDRE (Prop_fdre_C_Q)         0.141     2.262 r  HDMI_top/HDMI_out/encode_ch2/bias_reg[4]/Q
                         net (fo=7, routed)           0.328     2.589    HDMI_top/gfx_inst/nolabel_line542/o_tmds_reg[9][3]
    SLICE_X98Y109        LUT5 (Prop_lut5_I2_O)        0.045     2.634 r  HDMI_top/gfx_inst/nolabel_line542/o_tmds[9]_i_1/O
                         net (fo=8, routed)           0.000     2.634    HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[9]_0
    SLICE_X98Y109        FDSE                                         r  HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.963     2.683    HDMI_top/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X98Y109        FDSE                                         r  HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[9]/C
                         clock pessimism             -0.547     2.137    
    SLICE_X98Y109        FDSE (Hold_fdse_C_D)         0.121     2.258    HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 HDMI_top/display_timings_inst/o_sx_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/display_timings_inst/o_sx_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.252ns (51.255%)  route 0.240ns (48.745%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.663     2.095    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X80Y111        FDSE                                         r  HDMI_top/display_timings_inst/o_sx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y111        FDSE (Prop_fdse_C_Q)         0.141     2.236 r  HDMI_top/display_timings_inst/o_sx_reg[15]/Q
                         net (fo=157, routed)         0.240     2.475    HDMI_top/display_timings_inst/sx[8]
    SLICE_X80Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.586 r  HDMI_top/display_timings_inst/o_sx_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.586    HDMI_top/display_timings_inst/data0[15]
    SLICE_X80Y111        FDSE                                         r  HDMI_top/display_timings_inst/o_sx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.936     2.656    HDMI_top/display_timings_inst/o_clk_1x
    SLICE_X80Y111        FDSE                                         r  HDMI_top/display_timings_inst/o_sx_reg[15]/C
                         clock pessimism             -0.562     2.095    
    SLICE_X80Y111        FDSE (Hold_fdse_C_D)         0.105     2.200    HDMI_top/display_timings_inst/o_sx_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 HDMI_top/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_top/HDMI_out/serialize_ch0/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.141ns (14.106%)  route 0.859ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.708     2.140    HDMI_top/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y127       FDRE                                         r  HDMI_top/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     2.281 r  HDMI_top/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.859     3.139    HDMI_top/HDMI_out/serialize_ch0/i_rst_oserdes
    OLOGIC_X1Y126        OSERDESE2                                    r  HDMI_top/HDMI_out/serialize_ch0/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_top/display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_top/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_top/display_clocks_inst/bufg_clk_pix/O
                         net (fo=111, routed)         0.978     2.698    HDMI_top/HDMI_out/serialize_ch0/o_clk_1x
    OLOGIC_X1Y126        OSERDESE2                                    r  HDMI_top/HDMI_out/serialize_ch0/master10/CLKDIV
                         clock pessimism             -0.527     2.172    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.731    HDMI_top/HDMI_out/serialize_ch0/master10
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.409    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y17   HDMI_top/display_clocks_inst/bufg_clk_pix/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    HDMI_top/HDMI_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    HDMI_top/HDMI_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    HDMI_top/HDMI_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    HDMI_top/HDMI_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    HDMI_top/HDMI_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    HDMI_top/HDMI_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    HDMI_top/HDMI_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    HDMI_top/HDMI_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X99Y115    HDMI_top/HDMI_out/encode_ch0/o_tmds_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X97Y108    HDMI_top/HDMI_out/encode_ch2/bias_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X95Y107    HDMI_top/HDMI_out/encode_ch2/bias_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X95Y106    HDMI_top/HDMI_out/encode_ch2/bias_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X99Y108    HDMI_top/HDMI_out/encode_ch2/bias_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y103    HDMI_top/display_timings_inst/o_sy_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X60Y98     HDMI_top/display_timings_inst/o_sy_reg[1]_rep/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X80Y103    HDMI_top/display_timings_inst/o_sy_reg[1]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X63Y98     HDMI_top/display_timings_inst/o_sy_reg[2]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X99Y109    HDMI_top/HDMI_out/encode_ch2/o_tmds_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X94Y119    HDMI_top/HDMI_out/encode_ch0/bias_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X94Y120    HDMI_top/HDMI_out/encode_ch0/bias_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X97Y120    HDMI_top/HDMI_out/encode_ch0/o_tmds_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X100Y121   HDMI_top/HDMI_out/encode_ch1/bias_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X101Y121   HDMI_top/HDMI_out/encode_ch1/bias_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X102Y121   HDMI_top/HDMI_out/encode_ch1/o_tmds_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X101Y120   HDMI_top/HDMI_out/encode_ch1/o_tmds_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X102Y121   HDMI_top/HDMI_out/encode_ch1/o_tmds_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X100Y119   HDMI_top/HDMI_out/encode_ch1/o_tmds_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X64Y109    HDMI_top/display_timings_inst/o_sx_reg[2]_rep__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y18   HDMI_top/display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    HDMI_top/HDMI_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    HDMI_top/HDMI_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    HDMI_top/HDMI_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    HDMI_top/HDMI_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    HDMI_top/HDMI_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    HDMI_top/HDMI_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    HDMI_top/HDMI_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    HDMI_top/HDMI_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  HDMI_top/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



