
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354557500                       # Number of ticks simulated
final_tick                               2261607294500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              200056630                       # Simulator instruction rate (inst/s)
host_op_rate                                200048668                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              601634162                       # Simulator tick rate (ticks/s)
host_mem_usage                                 737532                       # Number of bytes of host memory used
host_seconds                                     0.59                       # Real time elapsed on the host
sim_insts                                   117889012                       # Number of instructions simulated
sim_ops                                     117889012                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       107520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       189696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        74880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        76480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       566720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1036480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       107520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        76480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        205184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       554368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          554368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         2964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         8855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8662                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8662                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    303251236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    535021823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     59747714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    211192825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    215705492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1598386721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2923305811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    303251236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     59747714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    215705492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        578704441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1563548931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1563548931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1563548931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    303251236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    535021823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     59747714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    211192825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    215705492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1598386721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4486854741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138964000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151223500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61981500     75.51%     75.51% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.49%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.414500                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64919                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.926922                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.622804                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.791695                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048091                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921468                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969560                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130049                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130049                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30567                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25708                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25708                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56275                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56275                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56275                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56275                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2868                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2868                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2136                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2136                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27844                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27844                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61279                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61279                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61279                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61279                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085778                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085778                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076713                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076713                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081659                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081659                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081659                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081659                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3230                       # number of writebacks
system.cpu0.dcache.writebacks::total             3230                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971962                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338160                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.244964                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.618028                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.353934                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051988                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334751                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334751                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163651                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163651                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163651                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163651                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163651                       # number of overall hits
system.cpu0.icache.overall_hits::total         163651                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166134                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166134                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166134                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166134                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166134                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166134                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014946                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014946                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014946                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014946                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014946                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014946                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351607000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357393000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1019586000     93.81%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.266428                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.125472                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.306115                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.960313                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170520                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722579                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893098                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22216                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22216                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1574                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          678                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066162                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1006                       # number of writebacks
system.cpu1.dcache.writebacks::total             1006                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803920                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.408964                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.394956                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375799                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623818                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357129500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357294000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.128784                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   271.979536                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149248                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531210                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533455                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551078500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560511500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509986500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.812172                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.674825                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.137346                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335302                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621362                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956664                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155990                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155990                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155990                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155990                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6920                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12744                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12744                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12744                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12744                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8405                       # number of writebacks
system.cpu3.dcache.writebacks::total             8405                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871203                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.419467                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.451735                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401210                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598539                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     16562                       # number of replacements
system.l2.tags.tagsinuse                  8001.880060                       # Cycle average of tags in use
system.l2.tags.total_refs                       25870                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16562                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.562009                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3856.410613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       153.310666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       346.265086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        12.262553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         9.330666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        72.627488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        36.929910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        50.276736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        16.277117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   869.282949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   623.308965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   178.106138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   290.787066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   512.564168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   974.139940                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.470753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.018715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.042269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.008866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.004508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.006137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.106114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.076088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.021741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.035496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.062569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.118914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976792                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2835                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.958740                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    435148                       # Number of tag accesses
system.l2.tags.data_accesses                   435148                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12642                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12642                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5431                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           97                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          880                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1373                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         3076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4817                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5116                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          803                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1683                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          938                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          952                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         3076                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3854                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11306                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          803                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1683                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          938                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          952                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         3076                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3854                       # number of overall hits
system.l2.overall_hits::total                   11306                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8191                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1680                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3206                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         2875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4809                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1680                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2964                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          331                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1170                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         8866                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16206                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1680                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2964                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          331                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1170                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1195                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         8866                       # number of overall misses
system.l2.overall_misses::total                 16206                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12642                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12642                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               22                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4647                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12720                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27512                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4647                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12720                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27512                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.642857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.727273                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.807393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.847724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.871925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.856441                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.676601                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.260835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.279794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.399601                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.503281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.424242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.491537                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.484534                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.676601                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.637831                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.260835                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.551367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.279794                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.697013                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.589052                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.676601                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.637831                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.260835                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.551367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.279794                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.697013                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.589052                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8662                       # number of writebacks
system.l2.writebacks::total                      8662                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8015                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8662                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6677                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              137                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              31                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8220                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8015                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        47995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1590848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1590928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1590928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             31779                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   31779    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               31779                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33933                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28437                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4593                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62370                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12734                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301753                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166022                       # Number of instructions committed
system.switch_cpus0.committedOps               166022                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160215                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17162                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160215                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220954                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112972                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62634                       # number of memory refs
system.switch_cpus0.num_load_insts              34137                       # Number of load instructions
system.switch_cpus0.num_store_insts             28497                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231017.652716                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70735.347284                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234415                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765585                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22560                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95974     57.77%     59.49% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35097     21.13%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28777     17.32%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166134                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522807511                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655455855.938867                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867351655.061134                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191773                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808227                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522807397                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520453877.578205                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353519.421795                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523214590                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644633076.573199                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878581513.426801                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636402                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363598                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6901                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1388                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          763                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          625                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18550                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12642                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5509                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             132                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9604                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       529616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       208728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1358880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2958608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           16562                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            72812                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.259174                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.704486                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62081     85.26%     85.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5484      7.53%     92.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2399      3.29%     96.09% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2803      3.85%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     45      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              72812                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.072150                       # Number of seconds simulated
sim_ticks                                 72150118500                       # Number of ticks simulated
final_tick                               2334113922000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2985938                       # Simulator instruction rate (inst/s)
host_op_rate                                  2985937                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              818113729                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742652                       # Number of bytes of host memory used
host_seconds                                    88.19                       # Real time elapsed on the host
sim_insts                                   263332195                       # Number of instructions simulated
sim_ops                                     263332195                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        15744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       114944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       207744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       870016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     14078336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        12480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        25280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15341440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        15744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       114944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       870016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        12480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1013184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     15248832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15248832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        13594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       219974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              239710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        238263                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             238263                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       218212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       234178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1593123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      2879330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     12058414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    195125612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       172973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       350381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             212632222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       218212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1593123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     12058414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       172973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14042721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       211348676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            211348676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       211348676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       218212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       234178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1593123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      2879330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     12058414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    195125612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       172973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       350381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            423980898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      75                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2806                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     886     33.33%     33.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    170      6.40%     39.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     74      2.78%     42.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.04%     42.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1527     57.45%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2658                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      886     43.93%     43.93% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     170      8.43%     52.35% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      74      3.67%     56.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.05%     56.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     886     43.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2017                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             72208204000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               12750000      0.02%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                3626000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              132162500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         72356907000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.580223                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.758841                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 2170     84.73%     84.73% # number of callpals executed
system.cpu0.kern.callpal::rdps                    148      5.78%     90.51% # number of callpals executed
system.cpu0.kern.callpal::rti                     243      9.49%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  2561                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              245                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              559                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          473.817817                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              38139                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              559                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.227191                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   473.817817                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.925425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.925425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           252148                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          252148                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        78175                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          78175                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        43301                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         43301                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1618                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1618                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1373                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1373                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       121476                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          121476                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       121476                       # number of overall hits
system.cpu0.dcache.overall_hits::total         121476                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          641                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          641                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          408                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          408                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           46                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          117                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1049                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1049                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1049                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1049                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        78816                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        78816                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        43709                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        43709                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1490                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1490                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       122525                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       122525                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       122525                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       122525                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008133                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008133                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.009334                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009334                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.027644                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.027644                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.078523                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.078523                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008562                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008562                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008562                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008562                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          247                       # number of writebacks
system.cpu0.dcache.writebacks::total              247                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             1029                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             147664                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1029                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.502430                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           782183                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          782183                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       389548                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         389548                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       389548                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          389548                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       389548                       # number of overall hits
system.cpu0.icache.overall_hits::total         389548                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         1029                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1029                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         1029                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1029                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         1029                       # number of overall misses
system.cpu0.icache.overall_misses::total         1029                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       390577                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       390577                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       390577                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       390577                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       390577                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       390577                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002635                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002635                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002635                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002635                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002635                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002635                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         1029                       # number of writebacks
system.cpu0.icache.writebacks::total             1029                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      76                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2023                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     496     31.63%     31.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     74      4.72%     36.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.06%     36.42% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    997     63.58%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1568                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      496     46.53%     46.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      74      6.94%     53.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.09%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     495     46.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1066                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             71966991500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3626000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               51410500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         72022192500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.496489                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.679847                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.84%      0.90% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.12%      1.02% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1398     83.76%     84.78% # number of callpals executed
system.cpu1.kern.callpal::rdps                    148      8.87%     93.65% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.06%     93.71% # number of callpals executed
system.cpu1.kern.callpal::rti                      95      5.69%     99.40% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.54%     99.94% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1669                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 76                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.013158                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.323077                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65273000     49.16%     49.16% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            67496000     50.84%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5586                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          492.387904                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              96384                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5586                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.254565                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   492.387904                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.961695                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961695                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           285054                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          285054                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        79005                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          79005                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        52983                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         52983                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          759                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          759                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          820                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          820                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       131988                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          131988                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       131988                       # number of overall hits
system.cpu1.dcache.overall_hits::total         131988                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3603                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3603                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2266                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2266                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          109                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           46                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5869                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5869                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5869                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5869                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        82608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        82608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        55249                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        55249                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          866                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          866                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       137857                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       137857                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       137857                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       137857                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.043616                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.043616                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.041014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041014                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.125576                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.125576                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.053118                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.053118                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.042573                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.042573                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.042573                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.042573                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3311                       # number of writebacks
system.cpu1.dcache.writebacks::total             3311                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3372                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999816                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             483074                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3372                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           143.260380                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.001029                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998787                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000002                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           780900                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          780900                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       385389                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         385389                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       385389                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          385389                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       385389                       # number of overall hits
system.cpu1.icache.overall_hits::total         385389                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3374                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3374                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3374                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3374                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3374                       # number of overall misses
system.cpu1.icache.overall_misses::total         3374                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       388763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       388763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       388763                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       388763                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       388763                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       388763                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008679                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008679                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008679                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008679                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008679                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008679                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3372                       # number of writebacks
system.cpu1.icache.writebacks::total             3372                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     130                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     90184                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4684     42.24%     42.24% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     40      0.36%     42.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     74      0.67%     43.26% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     43.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   6291     56.73%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               11090                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4683     49.40%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      40      0.42%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      74      0.78%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.61% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4682     49.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 9480                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             71734520500     99.14%     99.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2860000      0.00%     99.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                3626000      0.01%     99.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     99.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              615920000      0.85%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         72357038500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999787                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.744238                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.854824                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       161     73.52%     73.52% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      2.74%     76.26% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.91%     77.17% # number of syscalls executed
system.cpu2.kern.syscall::17                       37     16.89%     94.06% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.46%     94.52% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.46%     94.98% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.46%     95.43% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.46%     95.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        6      2.74%     98.63% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.46%     99.09% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.46%     99.54% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.46%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   219                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  184      0.38%      0.38% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.39% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 9310     19.05%     19.45% # number of callpals executed
system.cpu2.kern.callpal::rdps                    344      0.70%     20.15% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     20.15% # number of callpals executed
system.cpu2.kern.callpal::rti                    1665      3.41%     23.56% # number of callpals executed
system.cpu2.kern.callpal::callsys                 234      0.48%     24.04% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     24.04% # number of callpals executed
system.cpu2.kern.callpal::rdunique              37118     75.96%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 48868                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1848                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1618                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1617                      
system.cpu2.kern.mode_good::user                 1618                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.875000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.933353                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        4688314000      6.41%      6.41% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         68447341500     93.59%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     184                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           418490                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.495396                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           46229194                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           418490                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           110.466663                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.452809                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.042587                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000884                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.996177                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997061                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          226                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         94420333                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        94420333                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     30730604                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       30730604                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     15668316                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15668316                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        89885                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        89885                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        92442                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        92442                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     46398920                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        46398920                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     46398920                       # number of overall hits
system.cpu2.dcache.overall_hits::total       46398920                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       133735                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       133735                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       282866                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       282866                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2680                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2680                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           74                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       416601                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        416601                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       416601                       # number of overall misses
system.cpu2.dcache.overall_misses::total       416601                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     30864339                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     30864339                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     15951182                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15951182                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        92565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        92565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        92516                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        92516                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     46815521                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     46815521                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     46815521                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     46815521                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004333                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.017733                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.017733                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.028953                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.028953                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000800                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000800                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008899                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008899                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008899                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008899                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       357795                       # number of writebacks
system.cpu2.dcache.writebacks::total           357795                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            78382                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          141960653                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            78382                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1811.138437                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.858408                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.141592                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.001677                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.998323                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          381                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        287676166                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       287676166                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    143720510                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      143720510                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    143720510                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       143720510                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    143720510                       # number of overall hits
system.cpu2.icache.overall_hits::total      143720510                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        78382                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        78382                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        78382                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         78382                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        78382                       # number of overall misses
system.cpu2.icache.overall_misses::total        78382                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    143798892                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    143798892                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    143798892                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    143798892                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    143798892                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    143798892                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000545                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000545                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000545                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000545                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000545                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000545                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        78382                       # number of writebacks
system.cpu2.icache.writebacks::total            78382                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      79                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1473                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     372     28.27%     28.27% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     74      5.62%     33.89% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.23%     34.12% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    867     65.88%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1316                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      372     45.37%     45.37% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      74      9.02%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.37%     54.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     371     45.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  820                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             72181528000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                3626000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               43325000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         72228830500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.427912                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.623100                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.22%      0.22% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1164     83.50%     83.72% # number of callpals executed
system.cpu3.kern.callpal::rdps                    151     10.83%     94.55% # number of callpals executed
system.cpu3.kern.callpal::rti                      76      5.45%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1394                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               79                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              931                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          451.365753                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               5368                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              931                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.765843                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   451.365753                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.881574                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.881574                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            98701                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           98701                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        29337                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          29337                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        17334                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         17334                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          263                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          263                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          248                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          248                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        46671                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           46671                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        46671                       # number of overall hits
system.cpu3.dcache.overall_hits::total          46671                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1046                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1046                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          368                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          368                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           35                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           42                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1414                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1414                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1414                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1414                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        30383                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        30383                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        17702                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        17702                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        48085                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        48085                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        48085                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        48085                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.034427                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.034427                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.020789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.020789                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.117450                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.117450                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.144828                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.144828                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.029406                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.029406                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.029406                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029406                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          380                       # number of writebacks
system.cpu3.dcache.writebacks::total              380                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1589                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              76933                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1589                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            48.415985                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           290497                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          290497                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       142865                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         142865                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       142865                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          142865                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       142865                       # number of overall hits
system.cpu3.icache.overall_hits::total         142865                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1589                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1589                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1589                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1589                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1589                       # number of overall misses
system.cpu3.icache.overall_misses::total         1589                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       144454                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       144454                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       144454                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       144454                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       144454                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       144454                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.011000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011000                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.011000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.011000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011000                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1589                       # number of writebacks
system.cpu3.icache.writebacks::total             1589                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 322                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2666496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        329                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1529                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1529                       # Transaction distribution
system.iobus.trans_dist::WriteReq               43346                       # Transaction distribution
system.iobus.trans_dist::WriteResp              43346                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        83520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   89750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4768                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1869                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          852                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8793                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2667264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2667264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2676057                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                41760                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41760                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               375840                       # Number of tag accesses
system.iocache.tags.data_accesses              375840                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           96                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               96                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        41664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        41664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           96                       # number of demand (read+write) misses
system.iocache.demand_misses::total                96                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           96                       # number of overall misses
system.iocache.overall_misses::total               96                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           96                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             96                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        41664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        41664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           96                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              96                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           96                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             96                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           41664                       # number of writebacks
system.iocache.writebacks::total                41664                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    243185                       # number of replacements
system.l2.tags.tagsinuse                  7908.728249                       # Cycle average of tags in use
system.l2.tags.total_refs                      380397                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    243185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.564229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4963.150905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         2.837460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         6.750451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.262007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.958720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         7.022078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         6.503613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        10.250218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         1.268847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    33.188130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    41.614161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   137.931000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    75.133361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1133.100012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1413.154367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    39.911714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    33.691204                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.605853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.005080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.016837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.009172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.138318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.172504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.004113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.965421                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          947                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990723                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8301302                       # Number of tag accesses
system.l2.tags.data_accesses                  8301302                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       361733                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           361733                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        53833                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            53833                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   40                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        91852                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 92212                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          783                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        64788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              68543                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data          251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       106057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            108569                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          783                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          264                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1578                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2007                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        64788                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       197909                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1394                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          601                       # number of demand (read+write) hits
system.l2.demand_hits::total                   269324                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          783                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          264                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1578                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2007                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        64788                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       197909                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1394                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          601                       # number of overall hits
system.l2.overall_hits::total                  269324                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          274                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           55                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                412                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           89                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              147                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           71                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1804                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       190820                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              192903                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        13594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15831                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        29190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           31014                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          246                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          264                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1796                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3247                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        13594                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       220010                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          396                       # number of demand (read+write) misses
system.l2.demand_misses::total                 239748                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          246                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          264                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1796                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3247                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        13594                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       220010                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          195                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          396                       # number of overall misses
system.l2.overall_misses::total                239748                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       361733                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       361733                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        53833                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        53833                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          290                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              452                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           91                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            164                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       282672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            285115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         1029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         3374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        78382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          84374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data          444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         3135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       135247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        139583                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         1029                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          528                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3374                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5254                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        78382                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       417919                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1589                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          997                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               509072                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         1029                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          528                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3374                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5254                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        78382                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       417919                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1589                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          997                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              509072                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.944828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.982143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.521739                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.983333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.911504                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.978022                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.607143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.904762                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.896341                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.845238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.851345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.675058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.866667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.676580                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.239067                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.532306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.173433                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.122719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.187629                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.434685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.460287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.215827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.248349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.222190                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.239067                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.532306                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.618005                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.173433                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.526442                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.122719                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.397192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.470951                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.239067                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.532306                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.618005                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.173433                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.526442                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.122719                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.397192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.470951                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               196599                       # number of writebacks
system.l2.writebacks::total                    196599                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1433                       # Transaction distribution
system.membus.trans_dist::ReadResp              48374                       # Transaction distribution
system.membus.trans_dist::WriteReq               1682                       # Transaction distribution
system.membus.trans_dist::WriteResp              1682                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       238263                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36039                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              649                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            262                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             591                       # Transaction distribution
system.membus.trans_dist::ReadExReq            193007                       # Transaction distribution
system.membus.trans_dist::ReadExResp           192871                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         46941                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         41664                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        41664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       125184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       125184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       713708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       719938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 845122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2672640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2672640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     27924160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     27932953                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30605593                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            560036                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  560036    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              560036                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               81159                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              46125                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              127284                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              42833                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          42833                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               144714188                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             390577                       # Number of instructions committed
system.switch_cpus0.committedOps               390577                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       375083                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              28344                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        26633                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              375083                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       491380                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       292321                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               127699                       # number of memory refs
system.switch_cpus0.num_load_insts              81499                       # Number of load instructions
system.switch_cpus0.num_store_insts             46200                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      144322566.776143                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      391621.223857                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.002706                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.997294                       # Percentage of idle cycles
system.switch_cpus0.Branches                    61016                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         1734      0.44%      0.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           242687     62.14%     62.58% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             782      0.20%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           86191     22.07%     84.85% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          46348     11.87%     96.71% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         12835      3.29%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            390577                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               83346                       # DTB read hits
system.switch_cpus1.dtb.read_misses               130                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           30239                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              56169                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          17485                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              139515                       # DTB hits
system.switch_cpus1.dtb.data_misses               148                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           47724                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             154912                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         155033                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               144044013                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             388605                       # Number of instructions committed
system.switch_cpus1.committedOps               388605                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       374965                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           355                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              11825                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        37706                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              374965                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  355                       # number of float instructions
system.switch_cpus1.num_int_register_reads       513819                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       277007                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          190                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               139921                       # number of memory refs
system.switch_cpus1.num_load_insts              83606                       # Number of load instructions
system.switch_cpus1.num_store_insts             56315                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      143655894.381389                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      388118.618611                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.002694                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.997306                       # Percentage of idle cycles
system.switch_cpus1.Branches                    54036                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5480      1.41%      1.41% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           231493     59.55%     60.96% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             624      0.16%     61.12% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           85100     21.89%     83.02% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          56596     14.56%     97.58% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          9421      2.42%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            388763                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            30911549                       # DTB read hits
system.switch_cpus2.dtb.read_misses             14679                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        30061155                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           16045494                       # DTB write hits
system.switch_cpus2.dtb.write_misses            25877                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       14426789                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            46957043                       # DTB hits
system.switch_cpus2.dtb.data_misses             40556                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        44487944                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          137059602                       # ITB hits
system.switch_cpus2.itb.fetch_misses              624                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      137060226                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               144714266                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          143758315                       # Number of instructions committed
system.switch_cpus2.committedOps            143758315                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    130851415                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       1398950                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            4581877                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     17960743                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           130851415                       # number of integer instructions
system.switch_cpus2.num_fp_insts              1398950                       # number of float instructions
system.switch_cpus2.num_int_register_reads    186264670                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     94036507                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      1002874                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       942727                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             47044017                       # number of memory refs
system.switch_cpus2.num_load_insts           30972005                       # Number of load instructions
system.switch_cpus2.num_store_insts          16072012                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      502280.985045                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      144211985.014955                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.996529                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.003471                       # Percentage of idle cycles
system.switch_cpus2.Branches                 24187741                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     10778513      7.50%      7.50% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         84877430     59.03%     66.52% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          156683      0.11%     66.63% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         220390      0.15%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             36      0.00%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            128      0.00%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           111      0.00%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         109563      0.08%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        31074231     21.61%     88.47% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       16073994     11.18%     99.65% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        507813      0.35%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         143798892                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               30668                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              21                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              18076                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               48744                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              21                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              17263                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          17263                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               144457740                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             144451                       # Number of instructions committed
system.switch_cpus3.committedOps               144451                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       138598                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               5908                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        11054                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              138598                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads       190329                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       108022                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                48849                       # number of memory refs
system.switch_cpus3.num_load_insts              30688                       # Number of load instructions
system.switch_cpus3.num_store_insts             18161                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      144313207.415399                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      144532.584601                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001001                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998999                       # Percentage of idle cycles
system.switch_cpus3.Branches                    19736                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          920      0.64%      0.64% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            87561     60.62%     61.25% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             502      0.35%     61.60% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.01%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           31285     21.66%     83.26% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          18167     12.58%     95.84% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6008      4.16%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            144454                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      1022394                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       487645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        72909                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10864                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         7313                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3551                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1433                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            227702                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1682                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1682                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       361733                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        53833                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           46248                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             657                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            936                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           285251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          285251                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         84374                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       141895                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         2393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         6365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        16864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       207382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1243406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1492956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        87296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        71047                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       353664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       588320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8256000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     49726014                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       148288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       111668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               59342297                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          326705                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1352214                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.145251                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.553812                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1242456     91.88%     91.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  58963      4.36%     96.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  15852      1.17%     97.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  34028      2.52%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    915      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1352214                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.261556                       # Number of seconds simulated
sim_ticks                                261555871500                       # Number of ticks simulated
final_tick                               2595669793500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1971037                       # Simulator instruction rate (inst/s)
host_op_rate                                  1971037                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              220488970                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742652                       # Number of bytes of host memory used
host_seconds                                  1186.25                       # Real time elapsed on the host
sim_insts                                  2338149696                       # Number of instructions simulated
sim_ops                                    2338149696                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        64256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     18838528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       152448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     19808704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       110528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     19684096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        68032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     17892416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           76619008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        64256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       152448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       110528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        68032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        395264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     38361536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38361536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       294352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       309511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       307564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       279569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1197172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        599399                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             599399                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       245668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     72024871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       582851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     75734121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       422579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     75257710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       260105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     68407625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             292935531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       245668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       582851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       422579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       260105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1511203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       146666698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            146666698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       146666698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       245668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     72024871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       582851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     75734121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       422579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     75257710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       260105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     68407625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            439602229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    252661                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1673     27.45%     27.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     54      0.89%     28.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    267      4.38%     32.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     17      0.28%     33.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4083     67.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                6094                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1673     45.55%     45.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      54      1.47%     47.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     267      7.27%     54.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      17      0.46%     54.75% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1662     45.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3673                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            261261107000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                4050000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               13083000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2281500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              274915000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        261555436500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.407054                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.602724                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    9      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      0.00%      0.01% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.00%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 5240      2.18%      2.19% # number of callpals executed
system.cpu0.kern.callpal::rdps                    538      0.22%      2.41% # number of callpals executed
system.cpu0.kern.callpal::rti                     517      0.21%      2.63% # number of callpals executed
system.cpu0.kern.callpal::callsys                  13      0.01%      2.63% # number of callpals executed
system.cpu0.kern.callpal::rdunique             234285     97.37%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                240617                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              527                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                449                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                449                      
system.cpu0.kern.mode_good::user                  449                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.851992                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.920082                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       73039967000     21.87%     21.87% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        260893009000     78.13%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           675805                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          507.782623                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          136273717                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           675805                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           201.646506                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   507.782623                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.991763                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991763                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          282                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        274458541                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       274458541                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    115025478                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      115025478                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     20206184                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      20206184                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       464193                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       464193                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       464802                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       464802                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    135231662                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       135231662                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    135231662                       # number of overall hits
system.cpu0.dcache.overall_hits::total      135231662                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       601484                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       601484                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       103557                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       103557                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         7489                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7489                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         6441                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6441                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       705041                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        705041                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       705041                       # number of overall misses
system.cpu0.dcache.overall_misses::total       705041                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    115626962                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    115626962                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     20309741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     20309741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       471682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       471682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       471243                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       471243                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    135936703                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    135936703                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    135936703                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    135936703                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005202                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005099                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005099                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.015877                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.015877                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.013668                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.013668                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005187                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005187                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005187                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005187                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       261097                       # number of writebacks
system.cpu0.dcache.writebacks::total           261097                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            11022                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          478541593                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11022                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         43416.947287                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1045695454                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1045695454                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    522831194                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      522831194                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    522831194                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       522831194                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    522831194                       # number of overall hits
system.cpu0.icache.overall_hits::total      522831194                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        11022                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11022                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        11022                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11022                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        11022                       # number of overall misses
system.cpu0.icache.overall_misses::total        11022                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    522842216                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    522842216                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    522842216                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    522842216                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    522842216                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    522842216                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000021                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000021                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        11022                       # number of writebacks
system.cpu0.icache.writebacks::total            11022                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    230373                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1521     29.17%     29.17% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    267      5.12%     34.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     21      0.40%     34.70% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3405     65.30%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                5214                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1521     45.88%     45.88% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     267      8.05%     53.94% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      21      0.63%     54.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1506     45.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3315                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            261469036500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               13083000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2787500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              198099500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        261683006500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.442291                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.635788                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   19      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   22      0.01%      0.02% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.00%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 4450      2.04%      2.06% # number of callpals executed
system.cpu1.kern.callpal::rdps                    538      0.25%      2.30% # number of callpals executed
system.cpu1.kern.callpal::rti                     476      0.22%      2.52% # number of callpals executed
system.cpu1.kern.callpal::callsys                  26      0.01%      2.53% # number of callpals executed
system.cpu1.kern.callpal::rdunique             213124     97.47%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                218658                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              468                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                455                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 30                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                466                      
system.cpu1.kern.mode_good::user                  455                      
system.cpu1.kern.mode_good::idle                   11                      
system.cpu1.kern.mode_switch_good::kernel     0.995726                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.366667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.977964                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         428496000      0.13%      0.13% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        256640110000     76.94%     77.07% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         76503762000     22.93%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           610875                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          502.704014                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          133199581                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           610875                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           218.047196                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   502.704014                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.981844                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981844                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          296                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        268244057                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       268244057                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    112488712                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      112488712                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     19809908                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      19809908                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       423930                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       423930                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       425264                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       425264                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    132298620                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       132298620                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    132298620                       # number of overall hits
system.cpu1.dcache.overall_hits::total      132298620                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       543275                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       543275                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       102494                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       102494                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4533                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4533                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3073                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3073                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       645769                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        645769                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       645769                       # number of overall misses
system.cpu1.dcache.overall_misses::total       645769                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    113031987                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    113031987                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     19912402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19912402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       428463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       428463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       428337                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       428337                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    132944389                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    132944389                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    132944389                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    132944389                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.004806                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004806                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005147                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005147                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.010580                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010580                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.007174                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.007174                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004857                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004857                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004857                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004857                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       231617                       # number of writebacks
system.cpu1.dcache.writebacks::total           231617                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            10537                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          493868531                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10537                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         46869.937458                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1028318247                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1028318247                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    514143318                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      514143318                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    514143318                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       514143318                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    514143318                       # number of overall hits
system.cpu1.icache.overall_hits::total      514143318                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        10537                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10537                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        10537                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10537                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        10537                       # number of overall misses
system.cpu1.icache.overall_misses::total        10537                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    514153855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    514153855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    514153855                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    514153855                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    514153855                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    514153855                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000020                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000020                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        10537                       # number of writebacks
system.cpu1.icache.writebacks::total            10537                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    272300                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1575     29.49%     29.49% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    267      5.00%     34.49% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     14      0.26%     34.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3484     65.24%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                5340                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1575     45.90%     45.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     267      7.78%     53.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      14      0.41%     54.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1575     45.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3431                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            261328322000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               13083000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1672500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              212308500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        261555386000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.452067                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.642509                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1     11.11%     11.11% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     44.44%     55.56% # number of syscalls executed
system.cpu2.kern.syscall::74                        4     44.44%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     9                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   26      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                    9      0.00%      0.01% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 4589      1.76%      1.78% # number of callpals executed
system.cpu2.kern.callpal::rdps                    538      0.21%      1.98% # number of callpals executed
system.cpu2.kern.callpal::rti                     474      0.18%      2.17% # number of callpals executed
system.cpu2.kern.callpal::callsys                  27      0.01%      2.18% # number of callpals executed
system.cpu2.kern.callpal::rdunique             254614     97.82%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                260278                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              483                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                470                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                470                      
system.cpu2.kern.mode_good::user                  470                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.973085                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.986359                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         481246000      0.18%      0.18% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        261074140000     99.82%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           642803                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          501.120728                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          136660359                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           642803                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           212.600686                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   501.120728                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.978751                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.978751                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          309                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        274639730                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       274639730                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    115011488                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      115011488                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     20270065                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      20270065                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       505111                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       505111                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       508480                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       508480                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    135281553                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       135281553                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    135281553                       # number of overall hits
system.cpu2.dcache.overall_hits::total      135281553                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       577341                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       577341                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       100590                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       100590                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         6709                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         6709                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         3177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3177                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       677931                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        677931                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       677931                       # number of overall misses
system.cpu2.dcache.overall_misses::total       677931                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    115588829                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115588829                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     20370655                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     20370655                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       511820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       511820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       511657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       511657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    135959484                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    135959484                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    135959484                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    135959484                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004995                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004995                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004938                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004938                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.013108                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.013108                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.006209                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006209                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004986                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004986                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004986                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004986                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       249702                       # number of writebacks
system.cpu2.dcache.writebacks::total           249702                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            10926                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          502992154                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            10926                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         46036.257917                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1046234306                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1046234306                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    523100764                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      523100764                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    523100764                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       523100764                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    523100764                       # number of overall hits
system.cpu2.icache.overall_hits::total      523100764                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        10926                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        10926                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        10926                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         10926                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        10926                       # number of overall misses
system.cpu2.icache.overall_misses::total        10926                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    523111690                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    523111690                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    523111690                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    523111690                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    523111690                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    523111690                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000021                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000021                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        10926                       # number of writebacks
system.cpu2.icache.writebacks::total            10926                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    210634                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1544     29.28%     29.28% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    267      5.06%     34.34% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     30      0.57%     34.91% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3432     65.09%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5273                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1544     45.67%     45.67% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     267      7.90%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      30      0.89%     54.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1540     45.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3381                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            261470266000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               13083000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                3266500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              197074000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        261683689500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.448718                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.641191                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   15      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   26      0.01%      0.02% # number of callpals executed
system.cpu3.kern.callpal::tbi                       9      0.00%      0.03% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4505      2.26%      2.29% # number of callpals executed
system.cpu3.kern.callpal::rdps                    537      0.27%      2.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     479      0.24%      2.80% # number of callpals executed
system.cpu3.kern.callpal::callsys                  28      0.01%      2.81% # number of callpals executed
system.cpu3.kern.callpal::rdunique             193613     97.19%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                199212                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              505                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                461                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                461                      
system.cpu3.kern.mode_good::user                  461                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.912871                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.954451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       77036008500     23.07%     23.07% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        256941191000     76.93%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      26                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           592936                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          507.385737                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          132845278                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           592936                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           224.046572                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   507.385737                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.990988                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990988                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          352                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        267479458                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       267479458                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    112446918                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      112446918                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     19574564                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      19574564                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       384940                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       384940                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       384037                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       384037                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    132021482                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       132021482                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    132021482                       # number of overall hits
system.cpu3.dcache.overall_hits::total      132021482                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       523743                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       523743                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       104018                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       104018                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4630                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4630                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         5481                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5481                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       627761                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        627761                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       627761                       # number of overall misses
system.cpu3.dcache.overall_misses::total       627761                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    112970661                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    112970661                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     19678582                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     19678582                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       389570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       389570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       389518                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       389518                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    132649243                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    132649243                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    132649243                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    132649243                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.004636                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004636                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005286                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005286                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.011885                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.011885                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014071                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014071                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004732                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004732                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004732                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004732                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       226571                       # number of writebacks
system.cpu3.dcache.writebacks::total           226571                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            10164                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          493476174                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10164                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         48551.374852                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1029521458                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1029521458                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    514745483                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      514745483                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    514745483                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       514745483                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    514745483                       # number of overall hits
system.cpu3.icache.overall_hits::total      514745483                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        10164                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10164                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        10164                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10164                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        10164                       # number of overall misses
system.cpu3.icache.overall_misses::total        10164                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    514755647                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    514755647                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    514755647                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    514755647                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    514755647                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    514755647                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000020                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000020                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        10164                       # number of writebacks
system.cpu3.icache.writebacks::total            10164                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  334                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 334                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1427                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1427                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3522                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3522                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          595                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          284                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10959                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    10959                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1206019                       # number of replacements
system.l2.tags.tagsinuse                  8145.764573                       # Cycle average of tags in use
system.l2.tags.total_refs                     3390023                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1206019                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.810920                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      598.117196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.004125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.004310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.004086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.004330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     9.150436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1958.552860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     9.034708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1871.840342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     8.664174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1971.211748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     7.359045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1711.817214                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.073012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.239081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.228496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.001058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.240626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.208962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994356                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8077                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         6253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985962                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  40255990                       # Number of tag accesses
system.l2.tags.data_accesses                 40255990                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       968987                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           968987                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11120                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11120                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          212                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          159                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          265                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          143                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  779                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          121                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          108                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                310                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         9264                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         7928                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         9106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         8777                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35075                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        10018                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         8155                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         9199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         9101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36473                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       363470                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       295176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       332512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       302857                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1294015                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        10018                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       372734                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         8155                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       303104                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         9199                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       341618                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         9101                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       311634                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1365563                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        10018                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       372734                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         8155                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       303104                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         9199                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       341618                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         9101                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       311634                       # number of overall hits
system.l2.overall_hits::total                 1365563                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          291                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1260                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          552                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          249                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2352                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           59                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          138                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              388                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        69855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        68358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        70913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        70559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              279685                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         1727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1063                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6176                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       224497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       241154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       236654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       209018                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          911323                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1004                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       294352                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2382                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       309512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         1727                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       307567                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1063                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       279577                       # number of demand (read+write) misses
system.l2.demand_misses::total                1197184                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1004                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       294352                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2382                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       309512                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         1727                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       307567                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1063                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       279577                       # number of overall misses
system.l2.overall_misses::total               1197184                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       968987                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       968987                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11120                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11120                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          503                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1419                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          817                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          392                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3131                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          255                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          246                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            698                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        79119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        76286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        80019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        79336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314760                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        11022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        10537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        10926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        10164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          42649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       587967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       536330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       569166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       511875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2205338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        11022                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       667086                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        10537                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       612616                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        10926                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       649185                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        10164                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       591211                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2562747                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        11022                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       667086                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        10537                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       612616                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        10926                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       649185                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        10164                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       591211                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2562747                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.578529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.887949                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.675643                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.635204                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.751198                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.525490                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.694118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.508929                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.560976                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.555874                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.882911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.896075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.886202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.889369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.888566                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.091091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.226061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.158063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.104585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.144810                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.381819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.449637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.415791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.408338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.413235                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.091091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.441250                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.226061                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.505230                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.158063                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.473774                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.104585                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.472889                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.467149                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.091091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.441250                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.226061                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.505230                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.158063                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.473774                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.104585                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.472889                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.467149                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               599399                       # number of writebacks
system.l2.writebacks::total                    599399                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 334                       # Transaction distribution
system.membus.trans_dist::ReadResp             917833                       # Transaction distribution
system.membus.trans_dist::WriteReq               1427                       # Transaction distribution
system.membus.trans_dist::WriteResp              1427                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       599399                       # Transaction distribution
system.membus.trans_dist::CleanEvict           595675                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            41528                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          17862                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2752                       # Transaction distribution
system.membus.trans_dist::ReadExReq            333277                       # Transaction distribution
system.membus.trans_dist::ReadExResp           279673                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        917499                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3705164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3708686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3708686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10959                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    114980544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    114991503                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               114991503                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2507007                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2507007    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2507007                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           115862821                       # DTB read hits
system.switch_cpus0.dtb.read_misses              9433                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       115688347                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           20781709                       # DTB write hits
system.switch_cpus0.dtb.write_misses             2255                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       20508569                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           136644530                       # DTB hits
system.switch_cpus0.dtb.data_misses             11688                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       136196916                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          521868987                       # ITB hits
system.switch_cpus0.itb.fetch_misses               19                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      521869006                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               523110640                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          522830528                       # Number of instructions committed
system.switch_cpus0.committedOps            522830528                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    378817805                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     171275649                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            3310931                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     46945028                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           378817805                       # number of integer instructions
system.switch_cpus0.num_fp_insts            171275649                       # number of float instructions
system.switch_cpus0.num_int_register_reads    664039429                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    254268109                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    204346477                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    157535763                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            136892703                       # number of memory refs
system.switch_cpus0.num_load_insts          116108411                       # Number of load instructions
system.switch_cpus0.num_store_insts          20784292                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      269512.433721                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      522841127.566279                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.999485                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.000515                       # Percentage of idle cycles
system.switch_cpus0.Branches                 52501009                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     37415899      7.16%      7.16% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        243053340     46.49%     53.64% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          519791      0.10%     53.74% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     53.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       61300272     11.72%     65.47% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        8964760      1.71%     67.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     67.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      31370145      6.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        2001485      0.38%     73.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        467240      0.09%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       116582774     22.30%     95.95% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       20785004      3.98%     99.93% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        381506      0.07%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         522842216                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           113245726                       # DTB read hits
system.switch_cpus1.dtb.read_misses              9130                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       113113554                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           20341165                       # DTB write hits
system.switch_cpus1.dtb.write_misses             2280                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       20096913                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           133586891                       # DTB hits
system.switch_cpus1.dtb.data_misses             11410                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       133210467                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          513351893                       # ITB hits
system.switch_cpus1.itb.fetch_misses               17                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      513351910                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               523366092                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          514142445                       # Number of instructions committed
system.switch_cpus1.committedOps            514142445                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    373602636                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     166411797                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            3154705                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     46402414                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           373602636                       # number of integer instructions
system.switch_cpus1.num_fp_insts            166411797                       # number of float instructions
system.switch_cpus1.num_int_register_reads    653015765                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    251722265                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    198709906                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    152976748                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            133813398                       # number of memory refs
system.switch_cpus1.num_load_insts          113469580                       # Number of load instructions
system.switch_cpus1.num_store_insts          20343818                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      8962245.534784                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      514403846.465216                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.982876                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.017124                       # Percentage of idle cycles
system.switch_cpus1.Branches                 51678390                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     37025765      7.20%      7.20% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        240842136     46.84%     54.04% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          518903      0.10%     54.14% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       59512212     11.57%     65.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        8693920      1.69%     67.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     67.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      30515580      5.94%     73.35% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1984530      0.39%     73.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        463020      0.09%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       113899976     22.15%     95.97% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       20344021      3.96%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        353792      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         514153855                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           115844272                       # DTB read hits
system.switch_cpus2.dtb.read_misses              9437                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       115697947                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           20882788                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2255                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       20615878                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           136727060                       # DTB hits
system.switch_cpus2.dtb.data_misses             11692                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       136313825                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          522221148                       # ITB hits
system.switch_cpus2.itb.fetch_misses               53                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      522221201                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               523111743                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          523099998                       # Number of instructions committed
system.switch_cpus2.committedOps            523099998                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    378692201                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     172305855                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            3447069                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     46519662                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           378692201                       # number of integer instructions
system.switch_cpus2.num_fp_insts            172305855                       # number of float instructions
system.switch_cpus2.num_int_register_reads    664841034                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    254123309                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    205636661                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    158467377                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            136995459                       # number of memory refs
system.switch_cpus2.num_load_insts          116110086                       # Number of load instructions
system.switch_cpus2.num_store_insts          20885373                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles         523111743                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.Branches                 52324337                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     37038611      7.08%      7.08% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        242899207     46.43%     53.51% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          519746      0.10%     53.61% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     53.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       61655377     11.79%     65.40% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        9013205      1.72%     67.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     67.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      31576855      6.04%     73.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        2026280      0.39%     73.55% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        473405      0.09%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       116624722     22.29%     95.93% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       20885620      3.99%     99.92% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        398662      0.08%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         523111690                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           113165014                       # DTB read hits
system.switch_cpus3.dtb.read_misses              8898                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       113032502                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           20068514                       # DTB write hits
system.switch_cpus3.dtb.write_misses             2219                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       19823856                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           133233528                       # DTB hits
system.switch_cpus3.dtb.data_misses             11117                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       132856358                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          513954824                       # ITB hits
system.switch_cpus3.itb.fetch_misses               16                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      513954840                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               523368059                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          514744530                       # Number of instructions committed
system.switch_cpus3.committedOps            514744530                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    374128967                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     166703838                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            3024716                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     46552870                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           374128967                       # number of integer instructions
system.switch_cpus3.num_fp_insts            166703838                       # number of float instructions
system.switch_cpus3.num_int_register_reads    654247697                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    252269652                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    198984038                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    153266047                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            133440244                       # number of memory refs
system.switch_cpus3.num_load_insts          113369129                       # Number of load instructions
system.switch_cpus3.num_store_insts          20071115                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      8360191.347662                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      515007867.652338                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.984026                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.015974                       # Percentage of idle cycles
system.switch_cpus3.Branches                 51602111                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     37058372      7.20%      7.20% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        241685062     46.95%     54.15% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          520027      0.10%     54.25% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       59633919     11.58%     65.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        8715940      1.69%     67.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     67.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      30547235      5.93%     73.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        1972235      0.38%     73.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt        459710      0.09%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       113760158     22.10%     96.04% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       20071314      3.90%     99.94% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        331675      0.06%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         514755647                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      5305752                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2607396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       427646                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          25337                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        20485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4852                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                334                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2312187                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1427                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1427                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       968987                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11120                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1292455                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           42295                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         18172                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          60467                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           368364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          368364                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         42649                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2269204                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        24965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2045505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        22522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1851710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        26734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1953567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        22197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1810252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7757452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       892352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     61468095                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       767040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     55893400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1011712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     59107064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       770112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     54361920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              234271695                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1206019                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6513532                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.158658                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487920                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5724952     87.89%     87.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 636957      9.78%     97.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  60923      0.94%     98.61% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  88177      1.35%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2523      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6513532                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.052778                       # Number of seconds simulated
sim_ticks                                 52777546500                       # Number of ticks simulated
final_tick                               2648447340000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37000819                       # Simulator instruction rate (inst/s)
host_op_rate                                 37000806                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              798965062                       # Simulator tick rate (ticks/s)
host_mem_usage                                 743676                       # Number of bytes of host memory used
host_seconds                                    66.06                       # Real time elapsed on the host
sim_insts                                  2444175772                       # Number of instructions simulated
sim_ops                                    2444175772                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        93184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       534144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       407296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     10224192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        25856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        81792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11372480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        93184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       407296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        528000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8047360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8047360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         8346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         6364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       159753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              177695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        125740                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             125740                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1765599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     10120668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        31529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        82459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      7717221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    193722382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       489905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1549750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             215479513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1765599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        31529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      7717221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       489905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10004254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       152476963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            152476963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       152476963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1765599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     10120668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        31529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        82459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      7717221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    193722382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       489905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1549750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            367956476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      3414                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     959     36.98%     36.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    156      6.02%     43.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     55      2.12%     45.12% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.04%     45.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1422     54.84%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2593                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      957     45.04%     45.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     156      7.34%     52.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      55      2.59%     54.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.05%     55.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     956     44.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2125                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             52641297000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               11700000      0.02%     99.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2695000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              122130500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         52777934500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997914                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.672293                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.819514                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.12%      0.12% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      2.06%      2.18% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2070     80.61%     82.79% # number of callpals executed
system.cpu0.kern.callpal::rdps                    113      4.40%     87.19% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.04%     87.23% # number of callpals executed
system.cpu0.kern.callpal::rti                     311     12.11%     99.34% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.58%     99.92% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.08%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  2568                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              363                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.264463                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.419565                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       52705417000     99.86%     99.86% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      0.14%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12637                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          488.007583                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             267277                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13149                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.326793                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   488.007583                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.953140                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.953140                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           557697                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          557697                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       139094                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         139094                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       115187                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        115187                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2606                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2606                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2502                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2502                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       254281                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          254281                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       254281                       # number of overall hits
system.cpu0.dcache.overall_hits::total         254281                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5725                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5725                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         7118                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7118                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          148                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           88                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           88                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12843                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12843                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12843                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12843                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       144819                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       144819                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       122305                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       122305                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2590                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2590                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       267124                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       267124                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       267124                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       267124                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.039532                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039532                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.058199                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058199                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.053740                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.053740                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.033977                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033977                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.048079                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.048079                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.048079                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.048079                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8314                       # number of writebacks
system.cpu0.dcache.writebacks::total             8314                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             5045                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999990                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45345748                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5557                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          8160.113011                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999990                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1535361                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1535361                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       760110                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         760110                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       760110                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          760110                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       760110                       # number of overall hits
system.cpu0.icache.overall_hits::total         760110                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         5047                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         5047                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         5047                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          5047                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         5047                       # number of overall misses
system.cpu0.icache.overall_misses::total         5047                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       765157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       765157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       765157                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       765157                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       765157                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       765157                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006596                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006596                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006596                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006596                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006596                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006596                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         5045                       # number of writebacks
system.cpu0.icache.writebacks::total             5045                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       961                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     227     26.67%     26.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     55      6.46%     33.14% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.12%     33.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    568     66.75%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 851                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      227     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      55     10.81%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.20%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     226     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  509                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             52737831500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2695000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               28676500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         52769367500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397887                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.598120                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  739     81.66%     81.66% # number of callpals executed
system.cpu1.kern.callpal::rdps                    110     12.15%     93.81% # number of callpals executed
system.cpu1.kern.callpal::rti                      56      6.19%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   905                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 56                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements              207                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          478.904364                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              30241                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              659                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            45.889226                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   478.904364                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.935360                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935360                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            52037                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           52037                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        16242                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          16242                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         8966                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          8966                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          174                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          174                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          166                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        25208                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           25208                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        25208                       # number of overall hits
system.cpu1.dcache.overall_hits::total          25208                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          259                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          259                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           37                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           12                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           16                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          296                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           296                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          296                       # number of overall misses
system.cpu1.dcache.overall_misses::total          296                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        16501                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        16501                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         9003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         9003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        25504                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        25504                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        25504                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        25504                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015696                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015696                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004110                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004110                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.064516                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.064516                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.087912                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.087912                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011606                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011606                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011606                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011606                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu1.dcache.writebacks::total               48                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              271                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20487233                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              783                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         26165.048531                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           148301                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          148301                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        73744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          73744                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        73744                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           73744                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        73744                       # number of overall hits
system.cpu1.icache.overall_hits::total          73744                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          271                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          271                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          271                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           271                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          271                       # number of overall misses
system.cpu1.icache.overall_misses::total          271                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        74015                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        74015                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        74015                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        74015                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        74015                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        74015                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003661                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003661                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003661                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003661                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003661                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003661                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          271                       # number of writebacks
system.cpu1.icache.writebacks::total              271                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     12659                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4089     46.29%     46.29% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      5      0.06%     46.34% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     55      0.62%     46.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     46.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4684     53.02%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                8834                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4089     49.64%     49.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       5      0.06%     49.70% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      55      0.67%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4088     49.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 8238                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             52196729500     98.92%     98.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 357500      0.00%     98.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2695000      0.01%     98.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     98.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              569073000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         52769019500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.872758                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.932533                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.56%      0.56% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.56%      1.12% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      3.35%      4.47% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.56%      5.03% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      0.56%      5.59% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.56%      6.15% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.56%      6.70% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.56%      7.26% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.56%      7.82% # number of syscalls executed
system.cpu2.kern.syscall::73                        5      2.79%     10.61% # number of syscalls executed
system.cpu2.kern.syscall::121                     160     89.39%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   179                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   40      0.39%      0.40% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.03%      0.43% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 8502     83.66%     84.10% # number of callpals executed
system.cpu2.kern.callpal::rdps                    778      7.66%     91.75% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     91.76% # number of callpals executed
system.cpu2.kern.callpal::rti                     271      2.67%     94.43% # number of callpals executed
system.cpu2.kern.callpal::callsys                 188      1.85%     96.28% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.06%     96.34% # number of callpals executed
system.cpu2.kern.callpal::rdunique                372      3.66%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 10162                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              312                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                261                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                262                      
system.cpu2.kern.mode_good::user                  261                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.839744                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.912740                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2070382000      3.94%      3.94% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         50432680000     96.06%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      40                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           246954                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.316916                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35659840                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           247369                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           144.156463                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.316916                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998666                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998666                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         72049653                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        72049653                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     21634447                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       21634447                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     13843230                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13843230                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        87334                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        87334                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        88703                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        88703                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     35477677                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        35477677                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     35477677                       # number of overall hits
system.cpu2.dcache.overall_hits::total       35477677                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       202121                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       202121                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        43726                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        43726                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1588                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1588                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           48                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       245847                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        245847                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       245847                       # number of overall misses
system.cpu2.dcache.overall_misses::total       245847                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     21836568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21836568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     13886956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13886956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        88922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        88922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        88751                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        88751                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     35723524                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     35723524                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     35723524                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     35723524                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009256                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009256                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.003149                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003149                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.017858                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.017858                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000541                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000541                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006882                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006882                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006882                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006882                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       178195                       # number of writebacks
system.cpu2.dcache.writebacks::total           178195                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            56397                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999095                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          126842503                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            56909                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2228.865434                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999095                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999998                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        210017008                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       210017008                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    104923901                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      104923901                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    104923901                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       104923901                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    104923901                       # number of overall hits
system.cpu2.icache.overall_hits::total      104923901                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        56402                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        56402                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        56402                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         56402                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        56402                       # number of overall misses
system.cpu2.icache.overall_misses::total        56402                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    104980303                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    104980303                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    104980303                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    104980303                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    104980303                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    104980303                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000537                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000537                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000537                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000537                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000537                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000537                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        56397                       # number of writebacks
system.cpu2.icache.writebacks::total            56397                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1747                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     320     30.48%     30.48% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     55      5.24%     35.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.29%     36.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    672     64.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1050                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      320     45.98%     45.98% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      55      7.90%     53.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.43%     54.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     318     45.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  696                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             52731113000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2695000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               34668500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         52768828000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.473214                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.662857                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.08%      0.08% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   59      5.00%      5.08% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.42%      5.51% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  869     73.64%     79.15% # number of callpals executed
system.cpu3.kern.callpal::rdps                    111      9.41%     88.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     124     10.51%     99.07% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.76%     99.83% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.17%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1180                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              183                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.366120                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.536000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       52541182000     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8186500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      59                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2299                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          478.963530                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              66253                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2757                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            24.030831                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   478.963530                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.935476                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.935476                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           130404                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          130404                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        38359                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          38359                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        21692                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         21692                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          608                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          608                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          628                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          628                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        60051                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           60051                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        60051                       # number of overall hits
system.cpu3.dcache.overall_hits::total          60051                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1850                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1850                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          710                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          710                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           49                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2560                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2560                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2560                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2560                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        40209                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        40209                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        22402                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        22402                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          653                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          653                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        62611                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        62611                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        62611                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        62611                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.046010                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.046010                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.031694                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.031694                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.074581                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.074581                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.038285                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.038285                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.040887                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040887                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.040887                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040887                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1151                       # number of writebacks
system.cpu3.dcache.writebacks::total             1151                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1624                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21593310                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2136                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10109.227528                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           420798                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          420798                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       207963                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         207963                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       207963                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          207963                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       207963                       # number of overall hits
system.cpu3.icache.overall_hits::total         207963                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1624                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1624                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1624                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1624                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1624                       # number of overall misses
system.cpu3.icache.overall_misses::total         1624                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       209587                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       209587                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       209587                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       209587                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       209587                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       209587                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.007749                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007749                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.007749                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007749                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.007749                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007749                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1624                       # number of writebacks
system.cpu3.icache.writebacks::total             1624                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    90112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         13                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  997                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 997                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2357                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2357                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          802                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3878                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6708                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1716                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          786                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5909                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    96077                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1415                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1431                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12735                       # Number of tag accesses
system.iocache.tags.data_accesses               12735                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1408                       # number of writebacks
system.iocache.writebacks::total                 1408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    178946                       # number of replacements
system.l2.tags.tagsinuse                  8061.073045                       # Cycle average of tags in use
system.l2.tags.total_refs                      408124                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    186911                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.183520                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2635.076612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    17.948290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    52.519224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    22.951566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    58.584347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   514.965568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  4678.593760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    16.671238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    63.762440                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.321665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.006411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.007151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.062862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.571117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.007784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984018                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3856                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2756                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.972290                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5282411                       # Number of tag accesses
system.l2.tags.data_accesses                  5282411                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       187708                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           187708                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        53107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            53107                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           87                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  102                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1423                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        19965                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           95                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21483                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         3590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        50038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              55093                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          146                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        66195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         1027                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             70146                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         3590                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4201                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          245                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        50038                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        86160                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1220                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1122                       # number of demand (read+write) hits
system.l2.demand_hits::total                   146722                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         3590                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4201                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          245                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          146                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        50038                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        86160                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1220                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1122                       # number of overall hits
system.l2.overall_hits::total                  146722                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          177                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                235                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               76                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        23576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          565                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29611                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         6364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8250                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         2962                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       136191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          714                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          139915                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1456                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8412                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           68                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         6364                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       159767                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          404                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1279                       # number of demand (read+write) misses
system.l2.demand_misses::total                 177776                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1456                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8412                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           68                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         6364                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       159767                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          404                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1279                       # number of overall misses
system.l2.overall_misses::total                177776                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       187708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       187708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        53107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        53107                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              337                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             84                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        43541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             51094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         5046                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        56402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          63343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         5740                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data          194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       202386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        210061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         5046                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12613                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          214                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        56402                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       245927                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1624                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2401                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               324498                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         5046                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12613                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          214                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        56402                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       245927                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1624                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2401                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              324498                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.961957                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.243478                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.720000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.697329                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.904762                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.792958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.541467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.856061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.579540                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.288545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.095941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.112833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.248768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.130243                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.516028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.247423                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.672927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.410109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.666068                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.288545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.666931                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.095941                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.317757                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.112833                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.649652                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.248768                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.532695                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547849                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.288545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.666931                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.095941                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.317757                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.112833                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.649652                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.248768                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.532695                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547849                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               124332                       # number of writebacks
system.l2.writebacks::total                    124332                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 990                       # Transaction distribution
system.membus.trans_dist::ReadResp             149162                       # Transaction distribution
system.membus.trans_dist::WriteReq                949                       # Transaction distribution
system.membus.trans_dist::WriteResp               949                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       125740                       # Transaction distribution
system.membus.trans_dist::CleanEvict            50430                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              443                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            169                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             388                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29563                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29534                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148172                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       531189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       535067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 539305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5909                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19329984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19335893                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19426453                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            357871                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  357871    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              357871                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              147729                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             125675                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              273404                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             197064                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         197216                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               105556258                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             764675                       # Number of instructions committed
system.switch_cpus0.committedOps               764675                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       734963                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              32817                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        67400                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              734963                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1015336                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       529135                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               274884                       # number of memory refs
system.switch_cpus0.num_load_insts             148880                       # Number of load instructions
system.switch_cpus0.num_store_insts            126004                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      104790997.552012                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      765260.447988                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.007250                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.992750                       # Percentage of idle cycles
system.switch_cpus0.Branches                   107854                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        11152      1.46%      1.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           450769     58.91%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1064      0.14%     60.51% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.15%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.03%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          155320     20.30%     80.99% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         126181     16.49%     97.48% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         19272      2.52%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            765157                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               16687                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               9244                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               25931                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              11515                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          11515                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               105538731                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts              74015                       # Number of instructions committed
system.switch_cpus1.committedOps                74015                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses        70483                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3184                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         4868                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts               70483                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads        95430                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        55865                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                25987                       # number of memory refs
system.switch_cpus1.num_load_insts              16687                       # Number of load instructions
system.switch_cpus1.num_store_insts              9300                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      105464783.464319                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      73947.535681                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000701                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999299                       # Percentage of idle cycles
system.switch_cpus1.Branches                     9703                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          493      0.67%      0.67% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            42979     58.07%     58.73% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             277      0.37%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           17057     23.05%     82.15% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           9301     12.57%     94.72% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3908      5.28%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total             74015                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            21924669                       # DTB read hits
system.switch_cpus2.dtb.read_misses              2044                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        21340810                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           13975950                       # DTB write hits
system.switch_cpus2.dtb.write_misses               63                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13473296                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            35900619                       # DTB hits
system.switch_cpus2.dtb.data_misses              2107                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        34814106                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          100955502                       # ITB hits
system.switch_cpus2.itb.fetch_misses              317                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      100955819                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               105537028                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          104978184                       # Number of instructions committed
system.switch_cpus2.committedOps            104978184                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     93450127                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          1694                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            7185292                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      9951595                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            93450127                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 1694                       # number of float instructions
system.switch_cpus2.num_int_register_reads    124766149                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     66025351                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          716                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          665                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             35903790                       # number of memory refs
system.switch_cpus2.num_load_insts           21927588                       # Number of load instructions
system.switch_cpus2.num_store_insts          13976202                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      574391.972080                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      104962636.027920                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.994557                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.005443                       # Percentage of idle cycles
system.switch_cpus2.Branches                 18241026                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     10312137      9.82%      9.82% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         58591275     55.81%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            9491      0.01%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            515      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              5      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             16      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        22028151     20.98%     86.63% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       13976858     13.31%     99.94% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         61853      0.06%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         104980303                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               40315                       # DTB read hits
system.switch_cpus3.dtb.read_misses               326                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              23006                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               63321                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              34665                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          34790                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               105537050                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             209202                       # Number of instructions committed
system.switch_cpus3.committedOps               209202                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       200386                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           363                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               5894                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        20819                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              200386                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  363                       # number of float instructions
system.switch_cpus3.num_int_register_reads       268029                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       154826                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          186                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          189                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                64492                       # number of memory refs
system.switch_cpus3.num_load_insts              41204                       # Number of load instructions
system.switch_cpus3.num_store_insts             23288                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      105327430.837263                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      209619.162737                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001986                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998014                       # Percentage of idle cycles
system.switch_cpus3.Branches                    29391                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         3300      1.57%      1.57% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           129702     61.88%     63.46% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             359      0.17%     63.63% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             26      0.01%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           42615     20.33%     83.98% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          23299     11.12%     95.09% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         10283      4.91%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            209587                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       652298                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       311714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        33410                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4497                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2992                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1505                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                990                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            276086                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               949                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              949                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       187708                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        53107                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           65793                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             468                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           177                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            51123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           51123                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         63344                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       211752                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        13425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        41299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       161900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       735013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                964214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       536192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1353019                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        19200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        22272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6751872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     27229834                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       145600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       238096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               36296085                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          181776                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           836013                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.117475                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.545045                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 793015     94.86%     94.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13170      1.58%     96.43% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4687      0.56%     96.99% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  24897      2.98%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    244      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             836013                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
