{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670005107694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670005107700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 13:18:27 2022 " "Processing started: Fri Dec 02 13:18:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670005107700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005107700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ball_thrower -c Ball_thrower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ball_thrower -c Ball_thrower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005107700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670005108217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670005108217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_thrower.v 1 1 " "Found 1 design units, including 1 entities, in source file ball_thrower.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball_thrower " "Found entity 1: Ball_thrower" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670005116463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005116463 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "field_generate.v " "Can't analyze file -- file field_generate.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670005116469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "M:/Verilog_ball_thrower-main/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670005116475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005116475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "angleup ANGLEUP angle_power.v(2) " "Verilog HDL Declaration information at angle_power.v(2): object \"angleup\" differs only in case from object \"ANGLEUP\" in the same scope" {  } { { "angle_power.v" "" { Text "M:/Verilog_ball_thrower-main/angle_power.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670005116481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "angledown ANGLEDOWN angle_power.v(2) " "Verilog HDL Declaration information at angle_power.v(2): object \"angledown\" differs only in case from object \"ANGLEDOWN\" in the same scope" {  } { { "angle_power.v" "" { Text "M:/Verilog_ball_thrower-main/angle_power.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670005116481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "powerup POWERUP angle_power.v(2) " "Verilog HDL Declaration information at angle_power.v(2): object \"powerup\" differs only in case from object \"POWERUP\" in the same scope" {  } { { "angle_power.v" "" { Text "M:/Verilog_ball_thrower-main/angle_power.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670005116482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "powerdown POWERDOWN angle_power.v(2) " "Verilog HDL Declaration information at angle_power.v(2): object \"powerdown\" differs only in case from object \"POWERDOWN\" in the same scope" {  } { { "angle_power.v" "" { Text "M:/Verilog_ball_thrower-main/angle_power.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670005116482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_power.v 1 1 " "Found 1 design units, including 1 entities, in source file angle_power.v" { { "Info" "ISGN_ENTITY_NAME" "1 angle_power " "Found entity 1: angle_power" {  } { { "angle_power.v" "" { Text "M:/Verilog_ball_thrower-main/angle_power.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670005116483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005116483 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ball ball.v(1) " "Verilog Module Declaration warning at ball.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ball\"" {  } { { "ball.v" "" { Text "M:/Verilog_ball_thrower-main/ball.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670005116489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.v 1 1 " "Found 1 design units, including 1 entities, in source file ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.v" "" { Text "M:/Verilog_ball_thrower-main/ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670005116489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005116489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_clock " "Found entity 1: switch_clock" {  } { { "switch_clock.v" "" { Text "M:/Verilog_ball_thrower-main/switch_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670005116495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005116495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vxinitial.v 1 1 " "Found 1 design units, including 1 entities, in source file vxinitial.v" { { "Info" "ISGN_ENTITY_NAME" "1 vxinitial " "Found entity 1: vxinitial" {  } { { "vxinitial.v" "" { Text "M:/Verilog_ball_thrower-main/vxinitial.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670005116500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005116500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "look_up.v 1 1 " "Found 1 design units, including 1 entities, in source file look_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 Look_Up " "Found entity 1: Look_Up" {  } { { "Look_up.v" "" { Text "M:/Verilog_ball_thrower-main/Look_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670005116507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005116507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsync Ball_thrower.v(55) " "Verilog HDL Implicit Net warning at Ball_thrower.v(55): created implicit net for \"hsync\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670005116508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vsync Ball_thrower.v(55) " "Verilog HDL Implicit Net warning at Ball_thrower.v(55): created implicit net for \"vsync\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670005116508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blank_n Ball_thrower.v(55) " "Verilog HDL Implicit Net warning at Ball_thrower.v(55): created implicit net for \"blank_n\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670005116508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ball_thrower " "Elaborating entity \"Ball_thrower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670005116556 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R Ball_thrower.v(57) " "Verilog HDL warning at Ball_thrower.v(57): object R used but never assigned" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670005116560 "|Ball_thrower"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "G Ball_thrower.v(58) " "Verilog HDL warning at Ball_thrower.v(58): object G used but never assigned" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670005116560 "|Ball_thrower"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "B Ball_thrower.v(59) " "Verilog HDL warning at Ball_thrower.v(59): object B used but never assigned" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 59 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670005116560 "|Ball_thrower"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R 0 Ball_thrower.v(57) " "Net \"R\" at Ball_thrower.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670005116560 "|Ball_thrower"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "G 0 Ball_thrower.v(58) " "Net \"G\" at Ball_thrower.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670005116560 "|Ball_thrower"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "B 0 Ball_thrower.v(59) " "Net \"B\" at Ball_thrower.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670005116560 "|Ball_thrower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS Ball_thrower.v(13) " "Output port \"VGA_HS\" at Ball_thrower.v(13) has no driver" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670005116561 "|Ball_thrower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS Ball_thrower.v(14) " "Output port \"VGA_VS\" at Ball_thrower.v(14) has no driver" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670005116561 "|Ball_thrower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N Ball_thrower.v(15) " "Output port \"VGA_BLANK_N\" at Ball_thrower.v(15) has no driver" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670005116561 "|Ball_thrower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N Ball_thrower.v(16) " "Output port \"VGA_SYNC_N\" at Ball_thrower.v(16) has no driver" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670005116561 "|Ball_thrower"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_clock switch_clock:clocks " "Elaborating entity \"switch_clock\" for hierarchy \"switch_clock:clocks\"" {  } { { "Ball_thrower.v" "clocks" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670005116567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "angle_power angle_power:aandp " "Elaborating entity \"angle_power\" for hierarchy \"angle_power:aandp\"" {  } { { "Ball_thrower.v" "aandp" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670005116573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA\"" {  } { { "Ball_thrower.v" "VGA" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670005116583 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670005117142 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670005117184 "|Ball_thrower|VGA_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670005117184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670005117240 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670005117525 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/Verilog_ball_thrower-main/output_files/Ball_thrower.map.smsg " "Generated suppressed messages file M:/Verilog_ball_thrower-main/output_files/Ball_thrower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005117601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670005117938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670005117938 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Ball_thrower.v" "" { Text "M:/Verilog_ball_thrower-main/Ball_thrower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670005118183 "|Ball_thrower|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670005118183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670005118184 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670005118184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670005118184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670005118184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670005118306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 13:18:38 2022 " "Processing ended: Fri Dec 02 13:18:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670005118306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670005118306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670005118306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005118306 ""}
