<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1312" content="Analyzing design file &apos;mmult_accel.cpp&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1465" content="Validating synthesis directives ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:03:32 . Memory (MB): peak = 218.805 ; gain = 164.688" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:03:33 . Memory (MB): peak = 218.805 ; gain = 164.688" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1467" content="Starting code transformations ..." tag=""/>
	<Message prefix="[XFORM 203-603]" severity="INFO" keynum="792" content="Inlining function &apos;pop_stream&lt;float, 4, 5, 5&gt;&apos; into &apos;wrapped_mmult_hw&lt;float, 32, 1024, 4, 5, 5&gt;&apos; (./mmult.h:151)." tag=""/>
	<Message prefix="[XFORM 203-603]" severity="INFO" keynum="792" content="Inlining function &apos;pop_stream&lt;float, 4, 5, 5&gt;&apos; into &apos;wrapped_mmult_hw&lt;float, 32, 1024, 4, 5, 5&gt;&apos; (./mmult.h:141)." tag=""/>
	<Message prefix="[XFORM 203-603]" severity="INFO" keynum="792" content="Inlining function &apos;mmult_hw&lt;float, 32&gt;&apos; into &apos;wrapped_mmult_hw&lt;float, 32, 1024, 4, 5, 5&gt;&apos; (./mmult.h:155)." tag=""/>
	<Message prefix="[XFORM 203-603]" severity="INFO" keynum="792" content="Inlining function &apos;push_stream&lt;float, 4, 5, 5&gt;&apos; into &apos;wrapped_mmult_hw&lt;float, 32, 1024, 4, 5, 5&gt;&apos; (./mmult.h:163)." tag=""/>
	<Message prefix="[XFORM 203-603]" severity="INFO" keynum="792" content="Inlining function &apos;wrapped_mmult_hw&lt;float, 32, 1024, 4, 5, 5&gt;&apos; into &apos;HLS_accel&apos; (mmult_accel.cpp:36)." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:03:36 . Memory (MB): peak = 218.805 ; gain = 164.688" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1472" content="Checking synthesizability ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:03:36 . Memory (MB): peak = 218.805 ; gain = 164.688" tag=""/>
	<Message prefix="[XFORM 203-1103]" severity="WARNING" keynum="910" content="Ignored data pack directive on non-struct variable &apos;OUTPUT_STREAM.data.V&apos; (mmult_accel.cpp:21)." tag=""/>
	<Message prefix="[XFORM 203-1103]" severity="WARNING" keynum="910" content="Ignored data pack directive on non-struct variable &apos;INPUT_STREAM.data.V&apos; (mmult_accel.cpp:21)." tag=""/>
	<Message prefix="[XFORM 203-502]" severity="INFO" keynum="813" content="Unrolling all sub-loops inside loop &apos;L2&apos; (./mmult.h:55) in function &apos;HLS_accel&apos; for pipelining." tag=""/>
	<Message prefix="[XFORM 203-501]" severity="INFO" keynum="891" content="Unrolling loop &apos;L3&apos; (./mmult.h:59) in function &apos;HLS_accel&apos; completely." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:03:37 . Memory (MB): peak = 222.145 ; gain = 168.027" tag=""/>
	<Message prefix="[XFORM 203-541]" severity="INFO" keynum="789" content="Flattening a loop nest &apos;Loop-1&apos; (./mmult.h:136:13) in function &apos;HLS_accel&apos;." tag=""/>
	<Message prefix="[XFORM 203-541]" severity="INFO" keynum="789" content="Flattening a loop nest &apos;Loop-2&apos; (./mmult.h:146:14) in function &apos;HLS_accel&apos;." tag=""/>
	<Message prefix="[XFORM 203-541]" severity="INFO" keynum="789" content="Flattening a loop nest &apos;L1&apos; (./mmult.h:54:3) in function &apos;HLS_accel&apos;." tag=""/>
	<Message prefix="[XFORM 203-541]" severity="INFO" keynum="789" content="Flattening a loop nest &apos;Loop-4&apos; (./mmult.h:158:15) in function &apos;HLS_accel&apos;." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:03:38 . Memory (MB): peak = 223.680 ; gain = 169.563" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1317" content="Starting hardware synthesis ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1385" content="Synthesizing &apos;HLS_accel&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1477" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-42]" severity="INFO" keynum="HLS_42_1438" content="-- Implementing module &apos;HLS_accel&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1478" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="139" content="Starting scheduling ..." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="107" content="Pipelining loop &apos;Loop 1&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="110" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="107" content="Pipelining loop &apos;Loop 2&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="110" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="107" content="Pipelining loop &apos;L1_L2&apos;." tag=""/>
	<Message prefix="[SCHED 204-69]" severity="WARNING" keynum="104" content="Unable to schedule &apos;load&apos; operation (&apos;a_load_2&apos;, ./mmult.h:59-&gt;./mmult.h:155-&gt;mmult_accel.cpp:36) on array &apos;a&apos;, ./mmult.h:129-&gt;mmult_accel.cpp:36 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;a&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="110" content="Pipelining result : Target II = 1, Final II = 16, Depth = 167." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="107" content="Pipelining loop &apos;Loop 4&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="110" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3." tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="138" content="Finished scheduling." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 153.815 seconds; current allocated memory: 157.536 MB." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="439" content="Starting micro-architecture generation ..." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="211" content="Performing variable lifetime analysis." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="210" content="Exploring resource sharing." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="206" content="Binding ..." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="438" content="Finished micro-architecture generation." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.939 seconds; current allocated memory: 159.801 MB." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1483" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1484" content="-- Generating RTL for module &apos;HLS_accel&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1485" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/INPUT_STREAM_data_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/INPUT_STREAM_keep_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/INPUT_STREAM_strb_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/INPUT_STREAM_user_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/INPUT_STREAM_last_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/INPUT_STREAM_id_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/INPUT_STREAM_dest_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/OUTPUT_STREAM_data_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/OUTPUT_STREAM_keep_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/OUTPUT_STREAM_strb_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/OUTPUT_STREAM_user_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/OUTPUT_STREAM_last_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/OUTPUT_STREAM_id_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;HLS_accel/OUTPUT_STREAM_dest_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on function &apos;HLS_accel&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="364" content="Bundling port &apos;return&apos; to AXI-Lite port CONTROL_BUS." tag=""/>
	<Message prefix="[SYN 201-210]" severity="INFO" keynum="402" content="Renamed object name &apos;HLS_accel_fadd_32ns_32ns_32_5_full_dsp_1&apos; to &apos;HLS_accel_fadd_32bkb&apos; due to the length limit 20" tag=""/>
	<Message prefix="[SYN 201-210]" severity="INFO" keynum="402" content="Renamed object name &apos;HLS_accel_fmul_32ns_32ns_32_4_max_dsp_1&apos; to &apos;HLS_accel_fmul_32cud&apos; due to the length limit 20" tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="368" content="Generating core module &apos;HLS_accel_fadd_32bkb&apos;: 2 instance(s)." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="368" content="Generating core module &apos;HLS_accel_fmul_32cud&apos;: 2 instance(s)." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="369" content="Finished creating RTL model for &apos;HLS_accel&apos;." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.963 seconds; current allocated memory: 164.302 MB." tag=""/>
	<Message prefix="[RTMG 210-278]" severity="INFO" keynum="RTMG_278_1790" content="Implementing memory &apos;HLS_accel_a_ram (RAM)&apos; using block RAMs." tag=""/>
	<Message prefix="[RTMG 210-278]" severity="INFO" keynum="RTMG_278_1790" content="Implementing memory &apos;HLS_accel_out_ram (RAM)&apos; using block RAMs." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:03:47 . Memory (MB): peak = 236.898 ; gain = 182.781" tag=""/>
	<Message prefix="[SYSC 207-301]" severity="INFO" keynum="SYSC_301_1065" content="Generating SystemC RTL for HLS_accel." tag=""/>
	<Message prefix="[VHDL 208-304]" severity="INFO" keynum="VHDL_304_1066" content="Generating VHDL RTL for HLS_accel." tag=""/>
	<Message prefix="[VLOG 209-307]" severity="INFO" keynum="VLOG_307_1067" content="Generating Verilog RTL for HLS_accel." tag=""/>
</Messages>
