{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717875491982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717875491982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 16:38:11 2024 " "Processing started: Sat Jun 08 16:38:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717875491982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717875491982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RAMCore2 -c RAMCore2 " "Command: quartus_sta RAMCore2 -c RAMCore2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717875491982 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1717875492051 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717875492168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717875492200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1717875492200 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "TimeQuest Timing Analyzer is analyzing 40 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1717875492312 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RAMCore2.sdc " "Synopsys Design Constraints File file not found: 'RAMCore2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1717875492349 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1717875492354 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492354 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CLK25\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{CLK25\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492354 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CLK_24M\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -duty_cycle 50.00 -name \{CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{CLK_24M\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -duty_cycle 50.00 -name \{CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492354 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492354 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1717875492354 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492354 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RAMs_drive:RAM_controller\|v_count_write\[0\] RAMs_drive:RAM_controller\|v_count_write\[0\] " "create_clock -period 1.000 -name RAMs_drive:RAM_controller\|v_count_write\[0\] RAMs_drive:RAM_controller\|v_count_write\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492354 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492354 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Par_Reg~0  from: datab  to: combout " "Cell: RAM_controller\|Par_Reg~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Par_Reg~1  from: datac  to: combout " "Cell: RAM_controller\|Par_Reg~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[0\]~8  from: datab  to: combout " "Cell: RAM_controller\|Parity_register\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[1\]~7  from: datac  to: combout " "Cell: RAM_controller\|Parity_register\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[2\]~3  from: datac  to: combout " "Cell: RAM_controller\|Parity_register\[2\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[4\]~6  from: datab  to: combout " "Cell: RAM_controller\|Parity_register\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[5\]~5  from: datac  to: combout " "Cell: RAM_controller\|Parity_register\[5\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[6\]~10  from: dataa  to: combout " "Cell: RAM_controller\|Parity_register\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492434 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1717875492434 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1717875492434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492442 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492444 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492444 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1717875492444 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1717875492456 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717875492493 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717875492493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.811 " "Worst-case setup slack is -9.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.811            -700.630 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.811            -700.630 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.393            -592.357 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.393            -592.357 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.636             -81.447 SW\[0\]  " "   -3.636             -81.447 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277             -15.075 RAMs_drive:RAM_controller\|v_count_write\[0\]  " "   -2.277             -15.075 RAMs_drive:RAM_controller\|v_count_write\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875492493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.427 " "Worst-case hold slack is -2.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.427             -41.765 SW\[0\]  " "   -2.427             -41.765 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.681              -9.410 RAMs_drive:RAM_controller\|v_count_write\[0\]  " "   -1.681              -9.410 RAMs_drive:RAM_controller\|v_count_write\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388              -0.686 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.388              -0.686 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.342               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875492503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.787 " "Worst-case recovery slack is -2.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.787            -125.507 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.787            -125.507 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.933             -34.418 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.933             -34.418 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875492505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.024 " "Worst-case removal slack is 1.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.024               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.024               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.086               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.086               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875492511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[0\]  " "   -3.000              -3.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764             -42.935 RAMs_drive:RAM_controller\|v_count_write\[0\]  " "   -1.764             -42.935 RAMs_drive:RAM_controller\|v_count_write\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.824               0.000 CLOCK_50  " "    9.824               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.622               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.622               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  639.736               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  639.736               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875492513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875492513 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717875492694 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1717875492708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1717875493036 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Par_Reg~0  from: datab  to: combout " "Cell: RAM_controller\|Par_Reg~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493101 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Par_Reg~1  from: datac  to: combout " "Cell: RAM_controller\|Par_Reg~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493101 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[0\]~8  from: datab  to: combout " "Cell: RAM_controller\|Parity_register\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493101 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[1\]~7  from: datac  to: combout " "Cell: RAM_controller\|Parity_register\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493101 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[2\]~3  from: datac  to: combout " "Cell: RAM_controller\|Parity_register\[2\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493101 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[4\]~6  from: datab  to: combout " "Cell: RAM_controller\|Parity_register\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493101 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[5\]~5  from: datac  to: combout " "Cell: RAM_controller\|Parity_register\[5\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493101 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[6\]~10  from: dataa  to: combout " "Cell: RAM_controller\|Parity_register\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493101 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1717875493101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493101 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493101 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493101 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717875493117 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717875493117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.797 " "Worst-case setup slack is -8.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.797            -625.317 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.797            -625.317 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.692            -524.438 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.692            -524.438 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.379             -72.287 SW\[0\]  " "   -3.379             -72.287 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.111             -13.777 RAMs_drive:RAM_controller\|v_count_write\[0\]  " "   -2.111             -13.777 RAMs_drive:RAM_controller\|v_count_write\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875493121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.074 " "Worst-case hold slack is -2.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.074             -36.126 SW\[0\]  " "   -2.074             -36.126 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.512              -8.309 RAMs_drive:RAM_controller\|v_count_write\[0\]  " "   -1.512              -8.309 RAMs_drive:RAM_controller\|v_count_write\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441              -1.224 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.441              -1.224 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.297               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875493128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.483 " "Worst-case recovery slack is -2.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.483            -111.508 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.483            -111.508 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.694             -30.076 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.694             -30.076 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875493128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.931 " "Worst-case removal slack is 0.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.931               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.934               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[0\]  " "   -3.000              -3.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500             -35.537 RAMs_drive:RAM_controller\|v_count_write\[0\]  " "   -1.500             -35.537 RAMs_drive:RAM_controller\|v_count_write\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.784               0.000 CLOCK_50  " "    9.784               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.610               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.610               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  639.740               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  639.740               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875493139 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1717875493362 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Par_Reg~0  from: datab  to: combout " "Cell: RAM_controller\|Par_Reg~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Par_Reg~1  from: datac  to: combout " "Cell: RAM_controller\|Par_Reg~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[0\]~8  from: datab  to: combout " "Cell: RAM_controller\|Parity_register\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[1\]~7  from: datac  to: combout " "Cell: RAM_controller\|Parity_register\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[2\]~3  from: datac  to: combout " "Cell: RAM_controller\|Parity_register\[2\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[4\]~6  from: datab  to: combout " "Cell: RAM_controller\|Parity_register\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[5\]~5  from: datac  to: combout " "Cell: RAM_controller\|Parity_register\[5\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RAM_controller\|Parity_register\[6\]~10  from: dataa  to: combout " "Cell: RAM_controller\|Parity_register\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493438 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1717875493438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493438 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493438 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1717875493450 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1717875493450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.711 " "Worst-case setup slack is -5.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.711            -407.231 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.711            -407.231 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.377            -309.962 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.377            -309.962 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166             -42.225 SW\[0\]  " "   -2.166             -42.225 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.095              -6.377 RAMs_drive:RAM_controller\|v_count_write\[0\]  " "   -1.095              -6.377 RAMs_drive:RAM_controller\|v_count_write\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875493459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.643 " "Worst-case hold slack is -1.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.643             -30.201 SW\[0\]  " "   -1.643             -30.201 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.918              -5.251 RAMs_drive:RAM_controller\|v_count_write\[0\]  " "   -0.918              -5.251 RAMs_drive:RAM_controller\|v_count_write\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297              -0.861 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.297              -0.861 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.179               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875493471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.957 " "Worst-case recovery slack is -1.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.957             -91.567 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.957             -91.567 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227             -21.990 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.227             -21.990 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875493481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.464 " "Worst-case removal slack is 0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.464               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.571               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875493491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[0\]  " "   -3.000              -3.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807              -9.639 RAMs_drive:RAM_controller\|v_count_write\[0\]  " "   -0.807              -9.639 RAMs_drive:RAM_controller\|v_count_write\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.584               0.000 CLOCK_50  " "    9.584               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.604               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.604               0.000 CLK25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  639.742               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  639.742               0.000 CLK_24M\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1717875493496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1717875493496 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717875493911 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1717875493911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717875494039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 16:38:14 2024 " "Processing ended: Sat Jun 08 16:38:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717875494039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717875494039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717875494039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717875494039 ""}
