xrun(64): 20.09-s012: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s012: Started on May 08, 2024 at 17:16:31 IST
xrun
	+access+rwc
	+xmstatus
	+xm64bit
	+TESTFILE1=./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.data.scan.ex1.ts1.verilog
	+TESTFILE2=./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.data.logic.ex1.ts2.verilog
	+HEARTBEAT
	+FAILSET
	+xmtimescale+1ns/1ps
	+xmoverride_timescale
	+xmseq_udp_delay+2ps
	+libext+.v+.V+.z+.Z+.gz
	+xmlibdirname+./test_scripts/Inca_libs_17_12_52
	-l ./test_scripts/ncverilog_FULLSCAN.log
	-v ../lib/slow_vdd1v0_basiccells.v
	./test_scripts/dff.test_netlist.v
	./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.mainsim.v

   User defined plus("+") options:
	+TESTFILE1=./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.data.scan.ex1.ts1.verilog
	+TESTFILE2=./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.data.logic.ex1.ts2.verilog
	+HEARTBEAT
	+FAILSET

xrun: *W,LEXTSF: Unknown suffix (.z) found in a libext option.  The suffixes will be mapped to Verilog.
xrun: *W,LEXTSF: Unknown suffix (.Z) found in a libext option.  The suffixes will be mapped to Verilog.
xrun: *W,LEXTSF: Unknown suffix (.gz) found in a libext option.  The suffixes will be mapped to Verilog.
DEFINE gpdk045_1 /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,9): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045' (cds.lib command ignored).
DEFINE designLib /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,10): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib' (cds.lib command ignored).
DEFINE gpdk045_1 /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,9): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045' (cds.lib command ignored).
DEFINE designLib /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,10): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib' (cds.lib command ignored).
DEFINE gpdk045_1 /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,9): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045' (cds.lib command ignored).
DEFINE designLib /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,10): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib' (cds.lib command ignored).
DEFINE gpdk045_1 /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,9): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045' (cds.lib command ignored).
DEFINE designLib /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,10): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib' (cds.lib command ignored).
DEFINE gpdk045_1 /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,9): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045' (cds.lib command ignored).
DEFINE designLib /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,10): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib' (cds.lib command ignored).
DEFINE gpdk045_1 /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045
|
xmvlog: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,9): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045' (cds.lib command ignored).
DEFINE designLib /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib
|
xmvlog: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,10): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib' (cds.lib command ignored).
file: ./test_scripts/dff.test_netlist.v
	module worklib.dff:v
		errors: 0, warnings: 0
file: ./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.mainsim.v
	module worklib.test_scripts_FULLSCAN_dff_atpg:v
		errors: 0, warnings: 0
file: ../lib/slow_vdd1v0_basiccells.v
	module slow_vdd1v0_basiccells.SDFFQX1:v
		errors: 0, warnings: 0
	module slow_vdd1v0_basiccells.NOR2BX1:v
		errors: 0, warnings: 0
	module slow_vdd1v0_basiccells._HDFF_verplex:v
		errors: 0, warnings: 0
	primitive slow_vdd1v0_basiccells.DFF_UDP:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
xmvlog: Memory Usage - Current physical: 25.0M, Current virtual: 61.5M
xmvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.2s, 14.8% cpu)
DEFINE gpdk045_1 /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,9): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045' (cds.lib command ignored).
DEFINE designLib /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,10): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib' (cds.lib command ignored).
DEFINE gpdk045_1 /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,9): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045' (cds.lib command ignored).
DEFINE designLib /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib
|
xrun: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,10): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib' (cds.lib command ignored).
DEFINE gpdk045_1 /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045
|
xmelab: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,9): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045' (cds.lib command ignored).
DEFINE designLib /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib
|
xmelab: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,10): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib' (cds.lib command ignored).
xmelab: *N,INFSUD: -NOSPECIFY is automatically used with -SEQ_UDP_DELAY.
		Caching library 'worklib' ....... Done
		Caching library 'slow_vdd1v0_basiccells' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		test_scripts_FULLSCAN_dff_atpg
	Building instance overlay tables: .................... Done
	Generating native compiled code:
DEFINE gpdk045_1 /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045
|
xmvlog_cg: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,9): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045' (cds.lib command ignored).
DEFINE designLib /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib
|
xmvlog_cg: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,10): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib' (cds.lib command ignored).
		worklib.test_scripts_FULLSCAN_dff_atpg:v <0x67aa990e>
			streams:  18, words: 102521
		worklib.dff:v <0x0e020193>
			streams:   0, words:     0
		slow_vdd1v0_basiccells.SDFFQX1:v <0x7c2c0502>
			streams:   1, words:   219
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       5
		UDPs:                    1       1
		Primitives:              8       5
		Registers:              83      84
		Scalar wires:           15       -
		Initial blocks:          1       1
		Cont. assignments:       3       4
		Pseudo assignments:      6       6
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.test_scripts_FULLSCAN_dff_atpg:v
xmelab: Memory Usage - Final: 54.4M, Peak: 54.4M, Peak virtual: 130.8M
xmelab: CPU Usage - 0.0s system + 0.0s user = 0.1s total (0.4s, 17.4% cpu)
DEFINE gpdk045_1 /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045
|
xmsim: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,9): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/gpdk045' (cds.lib command ignored).
DEFINE designLib /home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib
|
xmsim: *W,DLCPTH (/home/installs/IC618/share/cdssetup/cds.lib,10): cds.lib Permission denied '/home/msis/Desktop/py_workshop/CCSVerilog_Bind_Primitives/designLib' (cds.lib command ignored).
Loading snapshot worklib.test_scripts_FULLSCAN_dff_atpg:v .................... Done
xcelium> source /home/installs/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run

INFO (TVE-200): Simulating vector file: ./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.data.scan.ex1.ts1.verilog 

INFO (TVE-189): Design:  dff   Test Mode:  FULLSCAN   InExperiment:  dff_atpg 

INFO (TVE-202): Simulating Test: 0  Odometer: 1.1.1.1.1.1  Relative Cycle: 1  Time: 0.00 ps  Tests Passed 0 of 0, Failed 0. 

INFO (TVE-211): Simulating Test: 1  Odometer: 1.1.1.2.1.1  Relative Cycle: 2  Time: 80000.00 ps  Relative Scan: 1  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-211): Simulating Test: 1  Odometer: 1.1.1.2.1.2  Relative Cycle: 4  Time: 240000.00 ps  Relative Scan: 2  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-201): Simulation complete on vector file: ./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.data.scan.ex1.ts1.verilog 

INFO (TVE-210): Results for vector file: ./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.data.scan.ex1.ts1.verilog 
                      Number of Cycles:           6 
                      Number of Tests:            1 
                        - Passed Tests:           1 
                        - Failed Tests:           0 
                      Number of Compares:         1 
                        - Good Compares:          1 
                        - Miscompares:            0 
                      Time:                       480000.00 ps 


INFO (TVE-200): Simulating vector file: ./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.data.logic.ex1.ts2.verilog 

INFO (TVE-189): Design:  dff   Test Mode:  FULLSCAN   InExperiment:  dff_atpg 

INFO (TVE-202): Simulating Test: 0  Odometer: 1.2.1.1.1.1  Relative Cycle: 1  Time: 480000.00 ps  Tests Passed 0 of 0, Failed 0. 

INFO (TVE-211): Simulating Test: 2  Odometer: 1.2.1.2.1.1  Relative Cycle: 2  Time: 560000.00 ps  Relative Scan: 1  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-202): Simulating Test: 2  Odometer: 1.2.1.2.1.2  Relative Cycle: 4  Time: 720000.00 ps  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-202): Simulating Test: 2  Odometer: 1.2.1.2.1.3  Relative Cycle: 4  Time: 720000.00 ps  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-202): Simulating Test: 2  Odometer: 1.2.1.2.1.4  Relative Cycle: 4  Time: 720000.00 ps  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-211): Simulating Test: 2  Odometer: 1.2.1.2.1.5  Relative Cycle: 5  Time: 800000.00 ps  Relative Scan: 2  Overlap Tests 2 and 3.  Tests Passed 1 of 1, Failed 0. 

INFO (TVE-202): Simulating Test: 3  Odometer: 1.2.1.2.2.1  Relative Cycle: 5  Time: 800000.00 ps  Tests Passed 2 of 2, Failed 0. 

INFO (TVE-202): Simulating Test: 3  Odometer: 1.2.1.2.2.2  Relative Cycle: 7  Time: 960000.00 ps  Tests Passed 2 of 2, Failed 0. 

INFO (TVE-202): Simulating Test: 3  Odometer: 1.2.1.2.2.3  Relative Cycle: 7  Time: 960000.00 ps  Tests Passed 2 of 2, Failed 0. 

INFO (TVE-202): Simulating Test: 3  Odometer: 1.2.1.2.2.4  Relative Cycle: 7  Time: 960000.00 ps  Tests Passed 2 of 2, Failed 0. 

INFO (TVE-211): Simulating Test: 3  Odometer: 1.2.1.2.2.5  Relative Cycle: 8  Time: 1040000.00 ps  Relative Scan: 3  Overlap Tests 3 and 4.  Tests Passed 2 of 2, Failed 0. 

INFO (TVE-202): Simulating Test: 4  Odometer: 1.2.1.2.3.1  Relative Cycle: 8  Time: 1040000.00 ps  Tests Passed 3 of 3, Failed 0. 

INFO (TVE-202): Simulating Test: 4  Odometer: 1.2.1.2.3.2  Relative Cycle: 10  Time: 1200000.00 ps  Tests Passed 3 of 3, Failed 0. 

INFO (TVE-202): Simulating Test: 4  Odometer: 1.2.1.2.3.3  Relative Cycle: 10  Time: 1200000.00 ps  Tests Passed 3 of 3, Failed 0. 

INFO (TVE-202): Simulating Test: 4  Odometer: 1.2.1.2.3.4  Relative Cycle: 10  Time: 1200000.00 ps  Tests Passed 3 of 3, Failed 0. 

INFO (TVE-211): Simulating Test: 4  Odometer: 1.2.1.2.3.5  Relative Cycle: 11  Time: 1280000.00 ps  Relative Scan: 4  Tests Passed 3 of 3, Failed 0. 

INFO (TVE-201): Simulation complete on vector file: ./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.data.logic.ex1.ts2.verilog 

INFO (TVE-210): Results for vector file: ./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.data.logic.ex1.ts2.verilog 
                      Number of Cycles:           13 
                      Number of Tests:            3 
                        - Passed Tests:           3 
                        - Failed Tests:           0 
                      Number of Compares:         9 
                        - Good Compares:          9 
                        - Miscompares:            0 
                      Time:                       1520000.00 ps 


INFO (TVE-209): Cumulative Results: 
                      Number of Files Simulated:  2 
                      Total Number of Cycles:     19 
                      Total Number of Tests:      4 
                        - Total Passed Tests:     4 
                        - Total Failed Tests:     0 
                      Total Number of Compares:   10 
                        - Total Good Compares:    10 
                        - Total Miscompares:      0 

Simulation complete via $finish(1) at time 1520 NS + 0
./test_scripts/testresults/verilog/VER.FULLSCAN.dff_atpg.mainsim.v:193       $finish; 
xcelium> exit
xmsim: Memory Usage - Final: 65.0M, Peak: 65.0M, Peak virtual: 349.0M
xmsim: CPU Usage - 0.0s system + 0.0s user = 0.1s total (1.3s, 4.4% cpu)
TOOL:	xrun(64)	20.09-s012: Exiting on May 08, 2024 at 17:16:33 IST  (total: 00:00:02)
