library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity upcount is
	port (
		resetn, e: in std_logic;
		q: out std_logic_vector (7 downto 0)
	);
end upcount;

architecture behavior of upcount is
signal count: std_logic_vector (7 downto 0) ;
begin
	process ( clock, resetn )
	begin
		if resetn = '0' then
			count <= "0000" ;
		elsif (clock'event and clock = '1') then
			if e = '1' then
			count <= count + 1 ;
			else
			count <= count ;
			end if ;
		end if ;
	end process ;
	q <= count ;
end behavior ;