<stg><name>correlator</name>


<trans_list>

<trans id="636" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="36" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="60" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="61" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="36" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi36ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %correlators_output_V = alloca i64

]]></Node>
<StgValue><ssdm name="correlators_output_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="36" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi36ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %temp_input_V = alloca i64

]]></Node>
<StgValue><ssdm name="temp_input_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi36ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %correlators_output_V_addr = getelementptr i36 %correlators_output_V, i64, i64

]]></Node>
<StgValue><ssdm name="correlators_output_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi36ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %store_ln728 = store i36, i6 %correlators_output_V_addr

]]></Node>
<StgValue><ssdm name="store_ln728"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi36ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %temp_input_V_addr = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="36" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi36ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %store_ln728 = store i36, i5 %temp_input_V_addr

]]></Node>
<StgValue><ssdm name="store_ln728"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %br_ln93 = br void %bb272

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb272:0 %i = phi i6, void %_ZN8ap_fixedILi36ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %add_ln93, void %bb272.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb272:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb272:2 %icmp_ln93 = icmp_eq  i6 %i, i6

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb272:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb272:4 %add_ln93 = add i6 %i, i6

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb272:5 %br_ln93 = br i1 %icmp_ln93, void %bb272.split, void %bb271.preheader

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="6">
<![CDATA[
bb272.split:0 %i_cast = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb272.split:1 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb272.split:2 %correlators_output_V_addr_1 = getelementptr i36 %correlators_output_V, i64, i64 %i_cast

]]></Node>
<StgValue><ssdm name="correlators_output_V_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="36" op_1_bw="6">
<![CDATA[
bb272.split:3 %store_ln205 = store i36, i6 %correlators_output_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
bb272.split:4 %br_ln0 = br void %bb272

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
bb271.preheader:0 %br_ln0 = br void %bb271

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
bb271:0 %i_1 = phi i5 %add_ln96, void %bb271.split, i5, void %bb271.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb271:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb271:2 %icmp_ln96 = icmp_eq  i5 %i_1, i5

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb271:3 %empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb271:4 %add_ln96 = add i5 %i_1, i5

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb271:5 %br_ln96 = br i1 %icmp_ln96, void %bb271.split, void

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="5">
<![CDATA[
bb271.split:0 %i_1_cast = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb271.split:1 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb271.split:2 %temp_input_V_addr_31 = getelementptr i36 %temp_input_V, i64, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_31"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="36" op_1_bw="5">
<![CDATA[
bb271.split:3 %store_ln205 = store i36, i5 %temp_input_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
bb271.split:4 %br_ln0 = br void %bb271

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %temp_input_V_addr_1 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %temp_input_V_addr_2 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %temp_input_V_addr_3 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_3"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %temp_input_V_addr_4 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %temp_input_V_addr_5 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_5"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %temp_input_V_addr_6 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_6"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %temp_input_V_addr_7 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_7"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %temp_input_V_addr_8 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_8"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %temp_input_V_addr_9 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_9"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %temp_input_V_addr_10 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_10"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %temp_input_V_addr_11 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_11"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %temp_input_V_addr_12 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_12"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %temp_input_V_addr_13 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_13"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %temp_input_V_addr_14 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_14"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %temp_input_V_addr_15 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_15"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %temp_input_V_addr_16 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_16"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %temp_input_V_addr_17 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_17"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %temp_input_V_addr_18 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_18"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %temp_input_V_addr_19 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_19"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %temp_input_V_addr_20 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_20"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %temp_input_V_addr_21 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_21"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %temp_input_V_addr_22 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_22"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %temp_input_V_addr_23 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_23"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %temp_input_V_addr_24 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_24"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %temp_input_V_addr_25 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_25"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %temp_input_V_addr_26 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_26"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %temp_input_V_addr_27 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_27"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %temp_input_V_addr_28 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_28"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %temp_input_V_addr_29 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_29"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %temp_input_V_addr_30 = getelementptr i36 %temp_input_V, i64, i64

]]></Node>
<StgValue><ssdm name="temp_input_V_addr_30"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:30 %br_ln101 = br void %bb270

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb270:0 %j = phi i8, void, i8 %add_ln101, void

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb270:1 %icmp_ln101 = icmp_eq  i8 %j, i8

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb270:2 %empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb270:3 %add_ln101 = add i8 %j, i8

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb270:4 %br_ln101 = br i1 %icmp_ln101, void %bb270.split, void

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:2 %temp_input_V_load = load i5 %temp_input_V_addr_1

]]></Node>
<StgValue><ssdm name="temp_input_V_load"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:4 %temp_input_V_load_1 = load i5 %temp_input_V_addr_3

]]></Node>
<StgValue><ssdm name="temp_input_V_load_1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0">
<![CDATA[
:0 %ret_ln131 = ret

]]></Node>
<StgValue><ssdm name="ret_ln131"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="131" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:2 %temp_input_V_load = load i5 %temp_input_V_addr_1

]]></Node>
<StgValue><ssdm name="temp_input_V_load"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:4 %temp_input_V_load_1 = load i5 %temp_input_V_addr_3

]]></Node>
<StgValue><ssdm name="temp_input_V_load_1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:6 %temp_input_V_load_2 = load i5 %temp_input_V_addr_4

]]></Node>
<StgValue><ssdm name="temp_input_V_load_2"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:8 %temp_input_V_load_3 = load i5 %temp_input_V_addr_5

]]></Node>
<StgValue><ssdm name="temp_input_V_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="135" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:6 %temp_input_V_load_2 = load i5 %temp_input_V_addr_4

]]></Node>
<StgValue><ssdm name="temp_input_V_load_2"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:8 %temp_input_V_load_3 = load i5 %temp_input_V_addr_5

]]></Node>
<StgValue><ssdm name="temp_input_V_load_3"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:10 %temp_input_V_load_4 = load i5 %temp_input_V_addr_6

]]></Node>
<StgValue><ssdm name="temp_input_V_load_4"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:12 %temp_input_V_load_5 = load i5 %temp_input_V_addr_7

]]></Node>
<StgValue><ssdm name="temp_input_V_load_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="139" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:10 %temp_input_V_load_4 = load i5 %temp_input_V_addr_6

]]></Node>
<StgValue><ssdm name="temp_input_V_load_4"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:12 %temp_input_V_load_5 = load i5 %temp_input_V_addr_7

]]></Node>
<StgValue><ssdm name="temp_input_V_load_5"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:14 %temp_input_V_load_6 = load i5 %temp_input_V_addr_8

]]></Node>
<StgValue><ssdm name="temp_input_V_load_6"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:16 %temp_input_V_load_7 = load i5 %temp_input_V_addr_9

]]></Node>
<StgValue><ssdm name="temp_input_V_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="143" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:14 %temp_input_V_load_6 = load i5 %temp_input_V_addr_8

]]></Node>
<StgValue><ssdm name="temp_input_V_load_6"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:16 %temp_input_V_load_7 = load i5 %temp_input_V_addr_9

]]></Node>
<StgValue><ssdm name="temp_input_V_load_7"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:18 %temp_input_V_load_8 = load i5 %temp_input_V_addr_10

]]></Node>
<StgValue><ssdm name="temp_input_V_load_8"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:20 %temp_input_V_load_9 = load i5 %temp_input_V_addr_11

]]></Node>
<StgValue><ssdm name="temp_input_V_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="147" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:18 %temp_input_V_load_8 = load i5 %temp_input_V_addr_10

]]></Node>
<StgValue><ssdm name="temp_input_V_load_8"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:20 %temp_input_V_load_9 = load i5 %temp_input_V_addr_11

]]></Node>
<StgValue><ssdm name="temp_input_V_load_9"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:22 %temp_input_V_load_10 = load i5 %temp_input_V_addr_12

]]></Node>
<StgValue><ssdm name="temp_input_V_load_10"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:24 %temp_input_V_load_11 = load i5 %temp_input_V_addr_13

]]></Node>
<StgValue><ssdm name="temp_input_V_load_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="151" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:22 %temp_input_V_load_10 = load i5 %temp_input_V_addr_12

]]></Node>
<StgValue><ssdm name="temp_input_V_load_10"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:24 %temp_input_V_load_11 = load i5 %temp_input_V_addr_13

]]></Node>
<StgValue><ssdm name="temp_input_V_load_11"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:26 %temp_input_V_load_12 = load i5 %temp_input_V_addr_14

]]></Node>
<StgValue><ssdm name="temp_input_V_load_12"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:28 %temp_input_V_load_13 = load i5 %temp_input_V_addr_15

]]></Node>
<StgValue><ssdm name="temp_input_V_load_13"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="155" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:26 %temp_input_V_load_12 = load i5 %temp_input_V_addr_14

]]></Node>
<StgValue><ssdm name="temp_input_V_load_12"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:28 %temp_input_V_load_13 = load i5 %temp_input_V_addr_15

]]></Node>
<StgValue><ssdm name="temp_input_V_load_13"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:30 %temp_input_V_load_14 = load i5 %temp_input_V_addr_16

]]></Node>
<StgValue><ssdm name="temp_input_V_load_14"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:32 %temp_input_V_load_15 = load i5 %temp_input_V_addr_17

]]></Node>
<StgValue><ssdm name="temp_input_V_load_15"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="159" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:30 %temp_input_V_load_14 = load i5 %temp_input_V_addr_16

]]></Node>
<StgValue><ssdm name="temp_input_V_load_14"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:32 %temp_input_V_load_15 = load i5 %temp_input_V_addr_17

]]></Node>
<StgValue><ssdm name="temp_input_V_load_15"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:34 %temp_input_V_load_16 = load i5 %temp_input_V_addr_18

]]></Node>
<StgValue><ssdm name="temp_input_V_load_16"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:36 %temp_input_V_load_17 = load i5 %temp_input_V_addr_19

]]></Node>
<StgValue><ssdm name="temp_input_V_load_17"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="163" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:34 %temp_input_V_load_16 = load i5 %temp_input_V_addr_18

]]></Node>
<StgValue><ssdm name="temp_input_V_load_16"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:36 %temp_input_V_load_17 = load i5 %temp_input_V_addr_19

]]></Node>
<StgValue><ssdm name="temp_input_V_load_17"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:38 %temp_input_V_load_18 = load i5 %temp_input_V_addr_20

]]></Node>
<StgValue><ssdm name="temp_input_V_load_18"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:40 %temp_input_V_load_19 = load i5 %temp_input_V_addr_21

]]></Node>
<StgValue><ssdm name="temp_input_V_load_19"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="167" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:38 %temp_input_V_load_18 = load i5 %temp_input_V_addr_20

]]></Node>
<StgValue><ssdm name="temp_input_V_load_18"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:40 %temp_input_V_load_19 = load i5 %temp_input_V_addr_21

]]></Node>
<StgValue><ssdm name="temp_input_V_load_19"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:42 %temp_input_V_load_20 = load i5 %temp_input_V_addr_22

]]></Node>
<StgValue><ssdm name="temp_input_V_load_20"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:44 %temp_input_V_load_21 = load i5 %temp_input_V_addr_23

]]></Node>
<StgValue><ssdm name="temp_input_V_load_21"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="171" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:42 %temp_input_V_load_20 = load i5 %temp_input_V_addr_22

]]></Node>
<StgValue><ssdm name="temp_input_V_load_20"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:44 %temp_input_V_load_21 = load i5 %temp_input_V_addr_23

]]></Node>
<StgValue><ssdm name="temp_input_V_load_21"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:46 %temp_input_V_load_22 = load i5 %temp_input_V_addr_24

]]></Node>
<StgValue><ssdm name="temp_input_V_load_22"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:48 %temp_input_V_load_23 = load i5 %temp_input_V_addr_25

]]></Node>
<StgValue><ssdm name="temp_input_V_load_23"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="175" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:46 %temp_input_V_load_22 = load i5 %temp_input_V_addr_24

]]></Node>
<StgValue><ssdm name="temp_input_V_load_22"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:48 %temp_input_V_load_23 = load i5 %temp_input_V_addr_25

]]></Node>
<StgValue><ssdm name="temp_input_V_load_23"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:50 %temp_input_V_load_24 = load i5 %temp_input_V_addr_26

]]></Node>
<StgValue><ssdm name="temp_input_V_load_24"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:52 %temp_input_V_load_25 = load i5 %temp_input_V_addr_27

]]></Node>
<StgValue><ssdm name="temp_input_V_load_25"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="8">
<![CDATA[
bb270.split:0 %zext_ln101 = zext i8 %j

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:50 %temp_input_V_load_24 = load i5 %temp_input_V_addr_26

]]></Node>
<StgValue><ssdm name="temp_input_V_load_24"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:52 %temp_input_V_load_25 = load i5 %temp_input_V_addr_27

]]></Node>
<StgValue><ssdm name="temp_input_V_load_25"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:54 %temp_input_V_load_26 = load i5 %temp_input_V_addr_28

]]></Node>
<StgValue><ssdm name="temp_input_V_load_26"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:56 %temp_input_V_load_27 = load i5 %temp_input_V_addr_29

]]></Node>
<StgValue><ssdm name="temp_input_V_load_27"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb270.split:62 %input_V_addr = getelementptr i36 %input_V, i64, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="36" op_0_bw="8">
<![CDATA[
bb270.split:63 %input_V_load = load i8 %input_V_addr

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="186" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:54 %temp_input_V_load_26 = load i5 %temp_input_V_addr_28

]]></Node>
<StgValue><ssdm name="temp_input_V_load_26"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:56 %temp_input_V_load_27 = load i5 %temp_input_V_addr_29

]]></Node>
<StgValue><ssdm name="temp_input_V_load_27"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:58 %temp_input_V_load_28 = load i5 %temp_input_V_addr_30

]]></Node>
<StgValue><ssdm name="temp_input_V_load_28"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:60 %temp_input_V_load_29 = load i5 %temp_input_V_addr

]]></Node>
<StgValue><ssdm name="temp_input_V_load_29"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="36" op_0_bw="8">
<![CDATA[
bb270.split:63 %input_V_load = load i8 %input_V_addr

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:64 %store_ln205 = store i36 %input_V_load, i5 %temp_input_V_addr, i36 %temp_input_V_load_29

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="192" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="36" op_1_bw="5">
<![CDATA[
bb270.split:3 %store_ln205 = store i36 %temp_input_V_load, i5 %temp_input_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:5 %store_ln205 = store i36 %temp_input_V_load_1, i5 %temp_input_V_addr_1, i36 %temp_input_V_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:58 %temp_input_V_load_28 = load i5 %temp_input_V_addr_30

]]></Node>
<StgValue><ssdm name="temp_input_V_load_28"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="36" op_0_bw="5">
<![CDATA[
bb270.split:60 %temp_input_V_load_29 = load i5 %temp_input_V_addr

]]></Node>
<StgValue><ssdm name="temp_input_V_load_29"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="196" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:7 %store_ln205 = store i36 %temp_input_V_load_2, i5 %temp_input_V_addr_3, i36 %temp_input_V_load_1

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="197" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:9 %store_ln205 = store i36 %temp_input_V_load_3, i5 %temp_input_V_addr_4, i36 %temp_input_V_load_2

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="198" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:11 %store_ln205 = store i36 %temp_input_V_load_4, i5 %temp_input_V_addr_5, i36 %temp_input_V_load_3

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:13 %store_ln205 = store i36 %temp_input_V_load_5, i5 %temp_input_V_addr_6, i36 %temp_input_V_load_4

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="200" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:15 %store_ln205 = store i36 %temp_input_V_load_6, i5 %temp_input_V_addr_7, i36 %temp_input_V_load_5

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:17 %store_ln205 = store i36 %temp_input_V_load_7, i5 %temp_input_V_addr_8, i36 %temp_input_V_load_6

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="202" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:19 %store_ln205 = store i36 %temp_input_V_load_8, i5 %temp_input_V_addr_9, i36 %temp_input_V_load_7

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:21 %store_ln205 = store i36 %temp_input_V_load_9, i5 %temp_input_V_addr_10, i36 %temp_input_V_load_8

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="204" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:23 %store_ln205 = store i36 %temp_input_V_load_10, i5 %temp_input_V_addr_11, i36 %temp_input_V_load_9

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:25 %store_ln205 = store i36 %temp_input_V_load_11, i5 %temp_input_V_addr_12, i36 %temp_input_V_load_10

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="206" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:27 %store_ln205 = store i36 %temp_input_V_load_12, i5 %temp_input_V_addr_13, i36 %temp_input_V_load_11

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="207" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:29 %store_ln205 = store i36 %temp_input_V_load_13, i5 %temp_input_V_addr_14, i36 %temp_input_V_load_12

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="208" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:31 %store_ln205 = store i36 %temp_input_V_load_14, i5 %temp_input_V_addr_15, i36 %temp_input_V_load_13

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="209" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:33 %store_ln205 = store i36 %temp_input_V_load_15, i5 %temp_input_V_addr_16, i36 %temp_input_V_load_14

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="210" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:35 %store_ln205 = store i36 %temp_input_V_load_16, i5 %temp_input_V_addr_17, i36 %temp_input_V_load_15

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="211" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:37 %store_ln205 = store i36 %temp_input_V_load_17, i5 %temp_input_V_addr_18, i36 %temp_input_V_load_16

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="212" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:39 %store_ln205 = store i36 %temp_input_V_load_18, i5 %temp_input_V_addr_19, i36 %temp_input_V_load_17

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="213" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:41 %store_ln205 = store i36 %temp_input_V_load_19, i5 %temp_input_V_addr_20, i36 %temp_input_V_load_18

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="214" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:43 %store_ln205 = store i36 %temp_input_V_load_20, i5 %temp_input_V_addr_21, i36 %temp_input_V_load_19

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="215" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:45 %store_ln205 = store i36 %temp_input_V_load_21, i5 %temp_input_V_addr_22, i36 %temp_input_V_load_20

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="216" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:47 %store_ln205 = store i36 %temp_input_V_load_22, i5 %temp_input_V_addr_23, i36 %temp_input_V_load_21

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="217" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:49 %store_ln205 = store i36 %temp_input_V_load_23, i5 %temp_input_V_addr_24, i36 %temp_input_V_load_22

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="218" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:51 %store_ln205 = store i36 %temp_input_V_load_24, i5 %temp_input_V_addr_25, i36 %temp_input_V_load_23

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="219" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:53 %store_ln205 = store i36 %temp_input_V_load_25, i5 %temp_input_V_addr_26, i36 %temp_input_V_load_24

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="220" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:55 %store_ln205 = store i36 %temp_input_V_load_26, i5 %temp_input_V_addr_27, i36 %temp_input_V_load_25

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="221" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:57 %store_ln205 = store i36 %temp_input_V_load_27, i5 %temp_input_V_addr_28, i36 %temp_input_V_load_26

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="222" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb270.split:1 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="223" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:59 %store_ln205 = store i36 %temp_input_V_load_28, i5 %temp_input_V_addr_29, i36 %temp_input_V_load_27

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="224" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="36" op_1_bw="5" op_2_bw="0">
<![CDATA[
bb270.split:61 %store_ln205 = store i36 %temp_input_V_load_29, i5 %temp_input_V_addr_30, i36 %temp_input_V_load_28

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="225" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:65 %sext_ln1116 = sext i36 %temp_input_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="226" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:66 %sext_ln1116_1 = sext i36 %temp_input_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="227" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:67 %sext_ln1116_2 = sext i36 %temp_input_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="228" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:68 %sext_ln1116_3 = sext i36 %temp_input_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="229" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:69 %sext_ln1116_4 = sext i36 %temp_input_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="230" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:70 %sext_ln1116_5 = sext i36 %temp_input_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="231" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:71 %sext_ln1116_6 = sext i36 %temp_input_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="232" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:72 %sext_ln1116_7 = sext i36 %temp_input_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="233" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:73 %sext_ln1116_8 = sext i36 %temp_input_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="234" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:74 %sext_ln1116_9 = sext i36 %temp_input_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="235" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:75 %sext_ln1116_10 = sext i36 %temp_input_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="236" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:76 %sext_ln1116_11 = sext i36 %temp_input_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="237" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:77 %sext_ln1116_12 = sext i36 %temp_input_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="238" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:78 %sext_ln1116_13 = sext i36 %temp_input_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="239" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:79 %sext_ln1116_14 = sext i36 %temp_input_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="240" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:80 %sext_ln1116_15 = sext i36 %temp_input_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="241" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:81 %sext_ln1116_16 = sext i36 %temp_input_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="242" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:82 %sext_ln1116_17 = sext i36 %temp_input_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="243" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:83 %sext_ln1116_18 = sext i36 %temp_input_V_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1116_18"/></StgValue>
</operation>

<operation id="244" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:84 %sext_ln1116_19 = sext i36 %temp_input_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1116_19"/></StgValue>
</operation>

<operation id="245" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:85 %sext_ln1116_20 = sext i36 %temp_input_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1116_20"/></StgValue>
</operation>

<operation id="246" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:86 %sext_ln1116_21 = sext i36 %temp_input_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1116_21"/></StgValue>
</operation>

<operation id="247" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:87 %sext_ln1116_22 = sext i36 %temp_input_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1116_22"/></StgValue>
</operation>

<operation id="248" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:88 %sext_ln1116_23 = sext i36 %temp_input_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1116_23"/></StgValue>
</operation>

<operation id="249" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:89 %sext_ln1116_24 = sext i36 %temp_input_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1116_24"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:90 %sext_ln1116_25 = sext i36 %temp_input_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1116_25"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:91 %sext_ln1116_26 = sext i36 %temp_input_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1116_26"/></StgValue>
</operation>

<operation id="252" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:92 %sext_ln1116_27 = sext i36 %temp_input_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1116_27"/></StgValue>
</operation>

<operation id="253" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:93 %sext_ln1116_28 = sext i36 %temp_input_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1116_28"/></StgValue>
</operation>

<operation id="254" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:94 %sext_ln1116_29 = sext i36 %temp_input_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1116_29"/></StgValue>
</operation>

<operation id="255" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="38" op_0_bw="36">
<![CDATA[
bb270.split:95 %sext_ln1116_30 = sext i36 %input_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1116_30"/></StgValue>
</operation>

<operation id="256" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
bb270.split:96 %br_ln113 = br void

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="257" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i6, void %bb270.split, i6 %add_ln113, void %bb._crit_edge

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="258" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="259" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln113 = icmp_eq  i6 %i_2, i6

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="260" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="261" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %add_ln113 = add i6 %i_2, i6

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="262" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln113 = br i1 %icmp_ln113, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="263" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="6">
<![CDATA[
.split:0 %i_2_cast = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="264" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %codebook_V_0_addr = getelementptr i2 %codebook_V_0, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_0_addr"/></StgValue>
</operation>

<operation id="265" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="6">
<![CDATA[
.split:3 %codebook_V_0_load = load i6 %codebook_V_0_addr

]]></Node>
<StgValue><ssdm name="codebook_V_0_load"/></StgValue>
</operation>

<operation id="266" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %codebook_V_1_addr = getelementptr i2 %codebook_V_1, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_1_addr"/></StgValue>
</operation>

<operation id="267" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="6">
<![CDATA[
.split:7 %codebook_V_1_load = load i6 %codebook_V_1_addr

]]></Node>
<StgValue><ssdm name="codebook_V_1_load"/></StgValue>
</operation>

<operation id="268" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:16 %codebook_V_2_addr = getelementptr i2 %codebook_V_2, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_2_addr"/></StgValue>
</operation>

<operation id="269" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="2" op_0_bw="6">
<![CDATA[
.split:17 %codebook_V_2_load = load i6 %codebook_V_2_addr

]]></Node>
<StgValue><ssdm name="codebook_V_2_load"/></StgValue>
</operation>

<operation id="270" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
bb._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="271" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="6">
<![CDATA[
.split:3 %codebook_V_0_load = load i6 %codebook_V_0_addr

]]></Node>
<StgValue><ssdm name="codebook_V_0_load"/></StgValue>
</operation>

<operation id="272" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="6">
<![CDATA[
.split:7 %codebook_V_1_load = load i6 %codebook_V_1_addr

]]></Node>
<StgValue><ssdm name="codebook_V_1_load"/></StgValue>
</operation>

<operation id="273" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="2" op_0_bw="6">
<![CDATA[
.split:17 %codebook_V_2_load = load i6 %codebook_V_2_addr

]]></Node>
<StgValue><ssdm name="codebook_V_2_load"/></StgValue>
</operation>

<operation id="274" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:24 %codebook_V_3_addr = getelementptr i2 %codebook_V_3, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_3_addr"/></StgValue>
</operation>

<operation id="275" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="6">
<![CDATA[
.split:25 %codebook_V_3_load = load i6 %codebook_V_3_addr

]]></Node>
<StgValue><ssdm name="codebook_V_3_load"/></StgValue>
</operation>

<operation id="276" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:33 %codebook_V_4_addr = getelementptr i2 %codebook_V_4, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_4_addr"/></StgValue>
</operation>

<operation id="277" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="2" op_0_bw="6">
<![CDATA[
.split:34 %codebook_V_4_load = load i6 %codebook_V_4_addr

]]></Node>
<StgValue><ssdm name="codebook_V_4_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="278" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="38" op_0_bw="2">
<![CDATA[
.split:4 %sext_ln1118 = sext i2 %codebook_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="279" st_id="38" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:5 %mul_ln1118 = mul i38 %sext_ln1116, i38 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="280" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="38" op_0_bw="2">
<![CDATA[
.split:8 %sext_ln1118_1 = sext i2 %codebook_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="281" st_id="38" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:9 %mul_ln1118_1 = mul i38 %sext_ln1116_1, i38 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="282" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="38" op_0_bw="2">
<![CDATA[
.split:18 %sext_ln1118_2 = sext i2 %codebook_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="283" st_id="38" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:19 %mul_ln1118_2 = mul i38 %sext_ln1116_2, i38 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="284" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="6">
<![CDATA[
.split:25 %codebook_V_3_load = load i6 %codebook_V_3_addr

]]></Node>
<StgValue><ssdm name="codebook_V_3_load"/></StgValue>
</operation>

<operation id="285" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="2" op_0_bw="6">
<![CDATA[
.split:34 %codebook_V_4_load = load i6 %codebook_V_4_addr

]]></Node>
<StgValue><ssdm name="codebook_V_4_load"/></StgValue>
</operation>

<operation id="286" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:41 %codebook_V_5_addr = getelementptr i2 %codebook_V_5, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_5_addr"/></StgValue>
</operation>

<operation id="287" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="2" op_0_bw="6">
<![CDATA[
.split:42 %codebook_V_5_load = load i6 %codebook_V_5_addr

]]></Node>
<StgValue><ssdm name="codebook_V_5_load"/></StgValue>
</operation>

<operation id="288" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:49 %codebook_V_6_addr = getelementptr i2 %codebook_V_6, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_6_addr"/></StgValue>
</operation>

<operation id="289" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="6">
<![CDATA[
.split:50 %codebook_V_6_load = load i6 %codebook_V_6_addr

]]></Node>
<StgValue><ssdm name="codebook_V_6_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="290" st_id="39" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:5 %mul_ln1118 = mul i38 %sext_ln1116, i38 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="291" st_id="39" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:9 %mul_ln1118_1 = mul i38 %sext_ln1116_1, i38 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="292" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="33" op_0_bw="33" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:10 %tmp_s = partselect i33 @_ssdm_op_PartSelect.i33.i38.i32.i32, i38 %mul_ln1118, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="293" st_id="39" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:19 %mul_ln1118_2 = mul i38 %sext_ln1116_2, i38 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="294" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="38" op_0_bw="2">
<![CDATA[
.split:26 %sext_ln1118_3 = sext i2 %codebook_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="295" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:27 %mul_ln1118_3 = mul i38 %sext_ln1116_3, i38 %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="296" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="38" op_0_bw="2">
<![CDATA[
.split:35 %sext_ln1118_4 = sext i2 %codebook_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="297" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:36 %mul_ln1118_4 = mul i38 %sext_ln1116_4, i38 %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="298" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="2" op_0_bw="6">
<![CDATA[
.split:42 %codebook_V_5_load = load i6 %codebook_V_5_addr

]]></Node>
<StgValue><ssdm name="codebook_V_5_load"/></StgValue>
</operation>

<operation id="299" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="6">
<![CDATA[
.split:50 %codebook_V_6_load = load i6 %codebook_V_6_addr

]]></Node>
<StgValue><ssdm name="codebook_V_6_load"/></StgValue>
</operation>

<operation id="300" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:57 %codebook_V_7_addr = getelementptr i2 %codebook_V_7, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_7_addr"/></StgValue>
</operation>

<operation id="301" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="6">
<![CDATA[
.split:58 %codebook_V_7_load = load i6 %codebook_V_7_addr

]]></Node>
<StgValue><ssdm name="codebook_V_7_load"/></StgValue>
</operation>

<operation id="302" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:65 %codebook_V_8_addr = getelementptr i2 %codebook_V_8, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_8_addr"/></StgValue>
</operation>

<operation id="303" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="2" op_0_bw="6">
<![CDATA[
.split:66 %codebook_V_8_load = load i6 %codebook_V_8_addr

]]></Node>
<StgValue><ssdm name="codebook_V_8_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="304" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="38" op_0_bw="38" op_1_bw="33" op_2_bw="5">
<![CDATA[
.split:11 %shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %tmp_s, i5

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="305" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="39" op_0_bw="38">
<![CDATA[
.split:12 %sext_ln703 = sext i38 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="306" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="39" op_0_bw="38">
<![CDATA[
.split:13 %sext_ln1192 = sext i38 %mul_ln1118_1

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="307" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split:14 %add_ln1192_1 = add i39 %sext_ln703, i39 %sext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="308" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="34" op_0_bw="34" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:15 %trunc_ln708_s = partselect i34 @_ssdm_op_PartSelect.i34.i39.i32.i32, i39 %add_ln1192_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="309" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="39" op_0_bw="39" op_1_bw="34" op_2_bw="5">
<![CDATA[
.split:20 %tmp_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i34.i5, i34 %trunc_ln708_s, i5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="310" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="40" op_0_bw="39">
<![CDATA[
.split:21 %sext_ln1192_38 = sext i39 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_38"/></StgValue>
</operation>

<operation id="311" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="40" op_0_bw="38">
<![CDATA[
.split:22 %sext_ln1192_39 = sext i38 %mul_ln1118_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_39"/></StgValue>
</operation>

<operation id="312" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:23 %add_ln1192_2 = add i40 %sext_ln1192_38, i40 %sext_ln1192_39

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="313" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:27 %mul_ln1118_3 = mul i38 %sext_ln1116_3, i38 %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="314" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="35" op_0_bw="35" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:28 %tmp_41 = partselect i35 @_ssdm_op_PartSelect.i35.i40.i32.i32, i40 %add_ln1192_2, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="315" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:36 %mul_ln1118_4 = mul i38 %sext_ln1116_4, i38 %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="316" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="38" op_0_bw="2">
<![CDATA[
.split:43 %sext_ln1118_5 = sext i2 %codebook_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="317" st_id="40" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:44 %mul_ln1118_5 = mul i38 %sext_ln1116_5, i38 %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="318" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="38" op_0_bw="2">
<![CDATA[
.split:51 %sext_ln1118_6 = sext i2 %codebook_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="319" st_id="40" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:52 %mul_ln1118_6 = mul i38 %sext_ln1116_6, i38 %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="320" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="6">
<![CDATA[
.split:58 %codebook_V_7_load = load i6 %codebook_V_7_addr

]]></Node>
<StgValue><ssdm name="codebook_V_7_load"/></StgValue>
</operation>

<operation id="321" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="2" op_0_bw="6">
<![CDATA[
.split:66 %codebook_V_8_load = load i6 %codebook_V_8_addr

]]></Node>
<StgValue><ssdm name="codebook_V_8_load"/></StgValue>
</operation>

<operation id="322" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:73 %codebook_V_9_addr = getelementptr i2 %codebook_V_9, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_9_addr"/></StgValue>
</operation>

<operation id="323" st_id="40" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="6">
<![CDATA[
.split:74 %codebook_V_9_load = load i6 %codebook_V_9_addr

]]></Node>
<StgValue><ssdm name="codebook_V_9_load"/></StgValue>
</operation>

<operation id="324" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:81 %codebook_V_10_addr = getelementptr i2 %codebook_V_10, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_10_addr"/></StgValue>
</operation>

<operation id="325" st_id="40" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="6">
<![CDATA[
.split:82 %codebook_V_10_load = load i6 %codebook_V_10_addr

]]></Node>
<StgValue><ssdm name="codebook_V_10_load"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="326" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="40" op_0_bw="40" op_1_bw="35" op_2_bw="5">
<![CDATA[
.split:29 %tmp_42 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i35.i5, i35 %tmp_41, i5

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="327" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="41" op_0_bw="40">
<![CDATA[
.split:30 %sext_ln728 = sext i40 %tmp_42

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="328" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="41" op_0_bw="38">
<![CDATA[
.split:31 %sext_ln1192_10 = sext i38 %mul_ln1118_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="329" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:32 %add_ln1192_3 = add i41 %sext_ln728, i41 %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="330" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:37 %tmp_3 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_3, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="331" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:38 %shl_ln728_1 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_3, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="332" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="41" op_0_bw="38">
<![CDATA[
.split:39 %sext_ln1192_11 = sext i38 %mul_ln1118_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="333" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:40 %add_ln1192_4 = add i41 %shl_ln728_1, i41 %sext_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="334" st_id="41" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:44 %mul_ln1118_5 = mul i38 %sext_ln1116_5, i38 %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="335" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:45 %tmp_4 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_4, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="336" st_id="41" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:52 %mul_ln1118_6 = mul i38 %sext_ln1116_6, i38 %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="337" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="38" op_0_bw="2">
<![CDATA[
.split:59 %sext_ln1118_7 = sext i2 %codebook_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="338" st_id="41" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:60 %mul_ln1118_7 = mul i38 %sext_ln1116_7, i38 %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="339" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="38" op_0_bw="2">
<![CDATA[
.split:67 %sext_ln1118_8 = sext i2 %codebook_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="340" st_id="41" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:68 %mul_ln1118_8 = mul i38 %sext_ln1116_8, i38 %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="341" st_id="41" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="6">
<![CDATA[
.split:74 %codebook_V_9_load = load i6 %codebook_V_9_addr

]]></Node>
<StgValue><ssdm name="codebook_V_9_load"/></StgValue>
</operation>

<operation id="342" st_id="41" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="6">
<![CDATA[
.split:82 %codebook_V_10_load = load i6 %codebook_V_10_addr

]]></Node>
<StgValue><ssdm name="codebook_V_10_load"/></StgValue>
</operation>

<operation id="343" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:89 %codebook_V_11_addr = getelementptr i2 %codebook_V_11, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_11_addr"/></StgValue>
</operation>

<operation id="344" st_id="41" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="6">
<![CDATA[
.split:90 %codebook_V_11_load = load i6 %codebook_V_11_addr

]]></Node>
<StgValue><ssdm name="codebook_V_11_load"/></StgValue>
</operation>

<operation id="345" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:97 %codebook_V_12_addr = getelementptr i2 %codebook_V_12, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_12_addr"/></StgValue>
</operation>

<operation id="346" st_id="41" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="6">
<![CDATA[
.split:98 %codebook_V_12_load = load i6 %codebook_V_12_addr

]]></Node>
<StgValue><ssdm name="codebook_V_12_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="347" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:46 %shl_ln728_2 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_4, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="348" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="41" op_0_bw="38">
<![CDATA[
.split:47 %sext_ln1192_12 = sext i38 %mul_ln1118_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="349" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:48 %add_ln1192_5 = add i41 %shl_ln728_2, i41 %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="350" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:53 %tmp_5 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_5, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="351" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:54 %shl_ln728_3 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_5, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="352" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="41" op_0_bw="38">
<![CDATA[
.split:55 %sext_ln1192_13 = sext i38 %mul_ln1118_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="353" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:56 %add_ln1192_6 = add i41 %shl_ln728_3, i41 %sext_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="354" st_id="42" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:60 %mul_ln1118_7 = mul i38 %sext_ln1116_7, i38 %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="355" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:61 %tmp_6 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_6, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:68 %mul_ln1118_8 = mul i38 %sext_ln1116_8, i38 %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="38" op_0_bw="2">
<![CDATA[
.split:75 %sext_ln1118_9 = sext i2 %codebook_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:76 %mul_ln1118_9 = mul i38 %sext_ln1116_9, i38 %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="38" op_0_bw="2">
<![CDATA[
.split:83 %sext_ln1118_10 = sext i2 %codebook_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="360" st_id="42" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:84 %mul_ln1118_10 = mul i38 %sext_ln1116_10, i38 %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="361" st_id="42" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="6">
<![CDATA[
.split:90 %codebook_V_11_load = load i6 %codebook_V_11_addr

]]></Node>
<StgValue><ssdm name="codebook_V_11_load"/></StgValue>
</operation>

<operation id="362" st_id="42" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="6">
<![CDATA[
.split:98 %codebook_V_12_load = load i6 %codebook_V_12_addr

]]></Node>
<StgValue><ssdm name="codebook_V_12_load"/></StgValue>
</operation>

<operation id="363" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:105 %codebook_V_13_addr = getelementptr i2 %codebook_V_13, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_13_addr"/></StgValue>
</operation>

<operation id="364" st_id="42" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="6">
<![CDATA[
.split:106 %codebook_V_13_load = load i6 %codebook_V_13_addr

]]></Node>
<StgValue><ssdm name="codebook_V_13_load"/></StgValue>
</operation>

<operation id="365" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:113 %codebook_V_14_addr = getelementptr i2 %codebook_V_14, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_14_addr"/></StgValue>
</operation>

<operation id="366" st_id="42" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="6">
<![CDATA[
.split:114 %codebook_V_14_load = load i6 %codebook_V_14_addr

]]></Node>
<StgValue><ssdm name="codebook_V_14_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="367" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:62 %shl_ln728_4 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_6, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="368" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="41" op_0_bw="38">
<![CDATA[
.split:63 %sext_ln1192_14 = sext i38 %mul_ln1118_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="369" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:64 %add_ln1192_7 = add i41 %shl_ln728_4, i41 %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="370" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:69 %tmp_7 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_7, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="371" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:70 %shl_ln728_5 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_7, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="372" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="41" op_0_bw="38">
<![CDATA[
.split:71 %sext_ln1192_15 = sext i38 %mul_ln1118_8

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="373" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:72 %add_ln1192_8 = add i41 %shl_ln728_5, i41 %sext_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="374" st_id="43" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:76 %mul_ln1118_9 = mul i38 %sext_ln1116_9, i38 %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="375" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:77 %tmp_8 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_8, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="376" st_id="43" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:84 %mul_ln1118_10 = mul i38 %sext_ln1116_10, i38 %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="377" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="38" op_0_bw="2">
<![CDATA[
.split:91 %sext_ln1118_11 = sext i2 %codebook_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="378" st_id="43" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:92 %mul_ln1118_11 = mul i38 %sext_ln1116_11, i38 %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="379" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="38" op_0_bw="2">
<![CDATA[
.split:99 %sext_ln1118_12 = sext i2 %codebook_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="380" st_id="43" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:100 %mul_ln1118_12 = mul i38 %sext_ln1116_12, i38 %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="381" st_id="43" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="6">
<![CDATA[
.split:106 %codebook_V_13_load = load i6 %codebook_V_13_addr

]]></Node>
<StgValue><ssdm name="codebook_V_13_load"/></StgValue>
</operation>

<operation id="382" st_id="43" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="6">
<![CDATA[
.split:114 %codebook_V_14_load = load i6 %codebook_V_14_addr

]]></Node>
<StgValue><ssdm name="codebook_V_14_load"/></StgValue>
</operation>

<operation id="383" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:121 %codebook_V_15_addr = getelementptr i2 %codebook_V_15, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_15_addr"/></StgValue>
</operation>

<operation id="384" st_id="43" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="2" op_0_bw="6">
<![CDATA[
.split:122 %codebook_V_15_load = load i6 %codebook_V_15_addr

]]></Node>
<StgValue><ssdm name="codebook_V_15_load"/></StgValue>
</operation>

<operation id="385" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:129 %codebook_V_16_addr = getelementptr i2 %codebook_V_16, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_16_addr"/></StgValue>
</operation>

<operation id="386" st_id="43" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="6">
<![CDATA[
.split:130 %codebook_V_16_load = load i6 %codebook_V_16_addr

]]></Node>
<StgValue><ssdm name="codebook_V_16_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="387" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:78 %shl_ln728_6 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_8, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="388" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="41" op_0_bw="38">
<![CDATA[
.split:79 %sext_ln1192_16 = sext i38 %mul_ln1118_9

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="389" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:80 %add_ln1192_9 = add i41 %shl_ln728_6, i41 %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="390" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:85 %tmp_9 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_9, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="391" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:86 %shl_ln728_7 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_9, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="392" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="41" op_0_bw="38">
<![CDATA[
.split:87 %sext_ln1192_17 = sext i38 %mul_ln1118_10

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="393" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:88 %add_ln1192_10 = add i41 %shl_ln728_7, i41 %sext_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="394" st_id="44" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:92 %mul_ln1118_11 = mul i38 %sext_ln1116_11, i38 %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="395" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:93 %tmp_10 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_10, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="396" st_id="44" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:100 %mul_ln1118_12 = mul i38 %sext_ln1116_12, i38 %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="397" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="38" op_0_bw="2">
<![CDATA[
.split:107 %sext_ln1118_13 = sext i2 %codebook_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="398" st_id="44" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:108 %mul_ln1118_13 = mul i38 %sext_ln1116_13, i38 %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="399" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="38" op_0_bw="2">
<![CDATA[
.split:115 %sext_ln1118_14 = sext i2 %codebook_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="400" st_id="44" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:116 %mul_ln1118_14 = mul i38 %sext_ln1116_14, i38 %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="401" st_id="44" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="2" op_0_bw="6">
<![CDATA[
.split:122 %codebook_V_15_load = load i6 %codebook_V_15_addr

]]></Node>
<StgValue><ssdm name="codebook_V_15_load"/></StgValue>
</operation>

<operation id="402" st_id="44" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="6">
<![CDATA[
.split:130 %codebook_V_16_load = load i6 %codebook_V_16_addr

]]></Node>
<StgValue><ssdm name="codebook_V_16_load"/></StgValue>
</operation>

<operation id="403" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:137 %codebook_V_17_addr = getelementptr i2 %codebook_V_17, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_17_addr"/></StgValue>
</operation>

<operation id="404" st_id="44" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="6">
<![CDATA[
.split:138 %codebook_V_17_load = load i6 %codebook_V_17_addr

]]></Node>
<StgValue><ssdm name="codebook_V_17_load"/></StgValue>
</operation>

<operation id="405" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:145 %codebook_V_18_addr = getelementptr i2 %codebook_V_18, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_18_addr"/></StgValue>
</operation>

<operation id="406" st_id="44" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="6">
<![CDATA[
.split:146 %codebook_V_18_load = load i6 %codebook_V_18_addr

]]></Node>
<StgValue><ssdm name="codebook_V_18_load"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="407" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:94 %shl_ln728_8 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_10, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="408" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="41" op_0_bw="38">
<![CDATA[
.split:95 %sext_ln1192_18 = sext i38 %mul_ln1118_11

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="409" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:96 %add_ln1192_11 = add i41 %shl_ln728_8, i41 %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="410" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:101 %tmp_11 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_11, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="411" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:102 %shl_ln728_9 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_11, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="412" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="41" op_0_bw="38">
<![CDATA[
.split:103 %sext_ln1192_19 = sext i38 %mul_ln1118_12

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="413" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:104 %add_ln1192_12 = add i41 %shl_ln728_9, i41 %sext_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:108 %mul_ln1118_13 = mul i38 %sext_ln1116_13, i38 %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="415" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:109 %tmp_12 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_12, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="416" st_id="45" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:116 %mul_ln1118_14 = mul i38 %sext_ln1116_14, i38 %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="38" op_0_bw="2">
<![CDATA[
.split:123 %sext_ln1118_15 = sext i2 %codebook_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:124 %mul_ln1118_15 = mul i38 %sext_ln1116_15, i38 %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="38" op_0_bw="2">
<![CDATA[
.split:131 %sext_ln1118_16 = sext i2 %codebook_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:132 %mul_ln1118_16 = mul i38 %sext_ln1116_16, i38 %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="6">
<![CDATA[
.split:138 %codebook_V_17_load = load i6 %codebook_V_17_addr

]]></Node>
<StgValue><ssdm name="codebook_V_17_load"/></StgValue>
</operation>

<operation id="422" st_id="45" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="6">
<![CDATA[
.split:146 %codebook_V_18_load = load i6 %codebook_V_18_addr

]]></Node>
<StgValue><ssdm name="codebook_V_18_load"/></StgValue>
</operation>

<operation id="423" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:153 %codebook_V_19_addr = getelementptr i2 %codebook_V_19, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_19_addr"/></StgValue>
</operation>

<operation id="424" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="2" op_0_bw="6">
<![CDATA[
.split:154 %codebook_V_19_load = load i6 %codebook_V_19_addr

]]></Node>
<StgValue><ssdm name="codebook_V_19_load"/></StgValue>
</operation>

<operation id="425" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:161 %codebook_V_20_addr = getelementptr i2 %codebook_V_20, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_20_addr"/></StgValue>
</operation>

<operation id="426" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="6">
<![CDATA[
.split:162 %codebook_V_20_load = load i6 %codebook_V_20_addr

]]></Node>
<StgValue><ssdm name="codebook_V_20_load"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="427" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:110 %shl_ln728_s = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_12, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="428" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="41" op_0_bw="38">
<![CDATA[
.split:111 %sext_ln1192_20 = sext i38 %mul_ln1118_13

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="429" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:112 %add_ln1192_13 = add i41 %shl_ln728_s, i41 %sext_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="430" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:117 %tmp_13 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_13, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="431" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:118 %shl_ln728_10 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_13, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="432" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="41" op_0_bw="38">
<![CDATA[
.split:119 %sext_ln1192_21 = sext i38 %mul_ln1118_14

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="433" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:120 %add_ln1192_14 = add i41 %shl_ln728_10, i41 %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="434" st_id="46" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:124 %mul_ln1118_15 = mul i38 %sext_ln1116_15, i38 %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="435" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:125 %tmp_14 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_14, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="436" st_id="46" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:132 %mul_ln1118_16 = mul i38 %sext_ln1116_16, i38 %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="437" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="38" op_0_bw="2">
<![CDATA[
.split:139 %sext_ln1118_17 = sext i2 %codebook_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="438" st_id="46" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:140 %mul_ln1118_17 = mul i38 %sext_ln1116_17, i38 %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="439" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="38" op_0_bw="2">
<![CDATA[
.split:147 %sext_ln1118_18 = sext i2 %codebook_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="440" st_id="46" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:148 %mul_ln1118_18 = mul i38 %sext_ln1116_18, i38 %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="441" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="2" op_0_bw="6">
<![CDATA[
.split:154 %codebook_V_19_load = load i6 %codebook_V_19_addr

]]></Node>
<StgValue><ssdm name="codebook_V_19_load"/></StgValue>
</operation>

<operation id="442" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="6">
<![CDATA[
.split:162 %codebook_V_20_load = load i6 %codebook_V_20_addr

]]></Node>
<StgValue><ssdm name="codebook_V_20_load"/></StgValue>
</operation>

<operation id="443" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:169 %codebook_V_21_addr = getelementptr i2 %codebook_V_21, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_21_addr"/></StgValue>
</operation>

<operation id="444" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="2" op_0_bw="6">
<![CDATA[
.split:170 %codebook_V_21_load = load i6 %codebook_V_21_addr

]]></Node>
<StgValue><ssdm name="codebook_V_21_load"/></StgValue>
</operation>

<operation id="445" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:177 %codebook_V_22_addr = getelementptr i2 %codebook_V_22, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_22_addr"/></StgValue>
</operation>

<operation id="446" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="6">
<![CDATA[
.split:178 %codebook_V_22_load = load i6 %codebook_V_22_addr

]]></Node>
<StgValue><ssdm name="codebook_V_22_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="447" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:126 %shl_ln728_11 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_14, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="448" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="41" op_0_bw="38">
<![CDATA[
.split:127 %sext_ln1192_22 = sext i38 %mul_ln1118_15

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="449" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:128 %add_ln1192_15 = add i41 %shl_ln728_11, i41 %sext_ln1192_22

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="450" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:133 %tmp_15 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_15, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="451" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:134 %shl_ln728_12 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_15, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="452" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="41" op_0_bw="38">
<![CDATA[
.split:135 %sext_ln1192_23 = sext i38 %mul_ln1118_16

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="453" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:136 %add_ln1192_16 = add i41 %shl_ln728_12, i41 %sext_ln1192_23

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="454" st_id="47" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:140 %mul_ln1118_17 = mul i38 %sext_ln1116_17, i38 %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="455" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:141 %tmp_16 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_16, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="456" st_id="47" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:148 %mul_ln1118_18 = mul i38 %sext_ln1116_18, i38 %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="457" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="38" op_0_bw="2">
<![CDATA[
.split:155 %sext_ln1118_19 = sext i2 %codebook_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="458" st_id="47" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:156 %mul_ln1118_19 = mul i38 %sext_ln1116_19, i38 %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="459" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="38" op_0_bw="2">
<![CDATA[
.split:163 %sext_ln1118_20 = sext i2 %codebook_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="460" st_id="47" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:164 %mul_ln1118_20 = mul i38 %sext_ln1116_20, i38 %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="461" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="2" op_0_bw="6">
<![CDATA[
.split:170 %codebook_V_21_load = load i6 %codebook_V_21_addr

]]></Node>
<StgValue><ssdm name="codebook_V_21_load"/></StgValue>
</operation>

<operation id="462" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="6">
<![CDATA[
.split:178 %codebook_V_22_load = load i6 %codebook_V_22_addr

]]></Node>
<StgValue><ssdm name="codebook_V_22_load"/></StgValue>
</operation>

<operation id="463" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:185 %codebook_V_23_addr = getelementptr i2 %codebook_V_23, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_23_addr"/></StgValue>
</operation>

<operation id="464" st_id="47" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="2" op_0_bw="6">
<![CDATA[
.split:186 %codebook_V_23_load = load i6 %codebook_V_23_addr

]]></Node>
<StgValue><ssdm name="codebook_V_23_load"/></StgValue>
</operation>

<operation id="465" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:193 %codebook_V_24_addr = getelementptr i2 %codebook_V_24, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_24_addr"/></StgValue>
</operation>

<operation id="466" st_id="47" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="2" op_0_bw="6">
<![CDATA[
.split:194 %codebook_V_24_load = load i6 %codebook_V_24_addr

]]></Node>
<StgValue><ssdm name="codebook_V_24_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="467" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:142 %shl_ln728_13 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_16, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="468" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="41" op_0_bw="38">
<![CDATA[
.split:143 %sext_ln1192_24 = sext i38 %mul_ln1118_17

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="469" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:144 %add_ln1192_17 = add i41 %shl_ln728_13, i41 %sext_ln1192_24

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="470" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:149 %tmp_17 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_17, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="471" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:150 %shl_ln728_14 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_17, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="472" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="41" op_0_bw="38">
<![CDATA[
.split:151 %sext_ln1192_25 = sext i38 %mul_ln1118_18

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="473" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:152 %add_ln1192_18 = add i41 %shl_ln728_14, i41 %sext_ln1192_25

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="474" st_id="48" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:156 %mul_ln1118_19 = mul i38 %sext_ln1116_19, i38 %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="475" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:157 %tmp_18 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_18, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="476" st_id="48" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:164 %mul_ln1118_20 = mul i38 %sext_ln1116_20, i38 %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="477" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="38" op_0_bw="2">
<![CDATA[
.split:171 %sext_ln1118_21 = sext i2 %codebook_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="478" st_id="48" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:172 %mul_ln1118_21 = mul i38 %sext_ln1116_21, i38 %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="479" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="38" op_0_bw="2">
<![CDATA[
.split:179 %sext_ln1118_22 = sext i2 %codebook_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="480" st_id="48" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:180 %mul_ln1118_22 = mul i38 %sext_ln1116_22, i38 %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="481" st_id="48" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="2" op_0_bw="6">
<![CDATA[
.split:186 %codebook_V_23_load = load i6 %codebook_V_23_addr

]]></Node>
<StgValue><ssdm name="codebook_V_23_load"/></StgValue>
</operation>

<operation id="482" st_id="48" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="2" op_0_bw="6">
<![CDATA[
.split:194 %codebook_V_24_load = load i6 %codebook_V_24_addr

]]></Node>
<StgValue><ssdm name="codebook_V_24_load"/></StgValue>
</operation>

<operation id="483" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:201 %codebook_V_25_addr = getelementptr i2 %codebook_V_25, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_25_addr"/></StgValue>
</operation>

<operation id="484" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="2" op_0_bw="6">
<![CDATA[
.split:202 %codebook_V_25_load = load i6 %codebook_V_25_addr

]]></Node>
<StgValue><ssdm name="codebook_V_25_load"/></StgValue>
</operation>

<operation id="485" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:209 %codebook_V_26_addr = getelementptr i2 %codebook_V_26, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_26_addr"/></StgValue>
</operation>

<operation id="486" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="6">
<![CDATA[
.split:210 %codebook_V_26_load = load i6 %codebook_V_26_addr

]]></Node>
<StgValue><ssdm name="codebook_V_26_load"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="487" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:158 %shl_ln728_15 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_18, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="488" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="41" op_0_bw="38">
<![CDATA[
.split:159 %sext_ln1192_26 = sext i38 %mul_ln1118_19

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="489" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:160 %add_ln1192_19 = add i41 %shl_ln728_15, i41 %sext_ln1192_26

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="490" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:165 %tmp_19 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_19, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="491" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:166 %shl_ln728_16 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_19, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="492" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="41" op_0_bw="38">
<![CDATA[
.split:167 %sext_ln1192_27 = sext i38 %mul_ln1118_20

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="493" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:168 %add_ln1192_20 = add i41 %shl_ln728_16, i41 %sext_ln1192_27

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="494" st_id="49" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:172 %mul_ln1118_21 = mul i38 %sext_ln1116_21, i38 %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="495" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:173 %tmp_20 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_20, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="496" st_id="49" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:180 %mul_ln1118_22 = mul i38 %sext_ln1116_22, i38 %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="497" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="38" op_0_bw="2">
<![CDATA[
.split:187 %sext_ln1118_23 = sext i2 %codebook_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="498" st_id="49" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:188 %mul_ln1118_23 = mul i38 %sext_ln1116_23, i38 %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="499" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="38" op_0_bw="2">
<![CDATA[
.split:195 %sext_ln1118_24 = sext i2 %codebook_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="500" st_id="49" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:196 %mul_ln1118_24 = mul i38 %sext_ln1116_24, i38 %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="501" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="2" op_0_bw="6">
<![CDATA[
.split:202 %codebook_V_25_load = load i6 %codebook_V_25_addr

]]></Node>
<StgValue><ssdm name="codebook_V_25_load"/></StgValue>
</operation>

<operation id="502" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="6">
<![CDATA[
.split:210 %codebook_V_26_load = load i6 %codebook_V_26_addr

]]></Node>
<StgValue><ssdm name="codebook_V_26_load"/></StgValue>
</operation>

<operation id="503" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:217 %codebook_V_27_addr = getelementptr i2 %codebook_V_27, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_27_addr"/></StgValue>
</operation>

<operation id="504" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="6">
<![CDATA[
.split:218 %codebook_V_27_load = load i6 %codebook_V_27_addr

]]></Node>
<StgValue><ssdm name="codebook_V_27_load"/></StgValue>
</operation>

<operation id="505" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:225 %codebook_V_28_addr = getelementptr i2 %codebook_V_28, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_28_addr"/></StgValue>
</operation>

<operation id="506" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="2" op_0_bw="6">
<![CDATA[
.split:226 %codebook_V_28_load = load i6 %codebook_V_28_addr

]]></Node>
<StgValue><ssdm name="codebook_V_28_load"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="507" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:174 %shl_ln728_17 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_20, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="508" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="41" op_0_bw="38">
<![CDATA[
.split:175 %sext_ln1192_28 = sext i38 %mul_ln1118_21

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="509" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:176 %add_ln1192_21 = add i41 %shl_ln728_17, i41 %sext_ln1192_28

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="510" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:181 %tmp_21 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_21, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="511" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:182 %shl_ln728_18 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_21, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="512" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="41" op_0_bw="38">
<![CDATA[
.split:183 %sext_ln1192_29 = sext i38 %mul_ln1118_22

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="513" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:184 %add_ln1192_22 = add i41 %shl_ln728_18, i41 %sext_ln1192_29

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="514" st_id="50" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:188 %mul_ln1118_23 = mul i38 %sext_ln1116_23, i38 %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="515" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:189 %tmp_22 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_22, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="516" st_id="50" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:196 %mul_ln1118_24 = mul i38 %sext_ln1116_24, i38 %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="517" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="38" op_0_bw="2">
<![CDATA[
.split:203 %sext_ln1118_25 = sext i2 %codebook_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="518" st_id="50" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:204 %mul_ln1118_25 = mul i38 %sext_ln1116_25, i38 %sext_ln1118_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="519" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="38" op_0_bw="2">
<![CDATA[
.split:211 %sext_ln1118_26 = sext i2 %codebook_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="520" st_id="50" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:212 %mul_ln1118_26 = mul i38 %sext_ln1116_26, i38 %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="521" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="6">
<![CDATA[
.split:218 %codebook_V_27_load = load i6 %codebook_V_27_addr

]]></Node>
<StgValue><ssdm name="codebook_V_27_load"/></StgValue>
</operation>

<operation id="522" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="2" op_0_bw="6">
<![CDATA[
.split:226 %codebook_V_28_load = load i6 %codebook_V_28_addr

]]></Node>
<StgValue><ssdm name="codebook_V_28_load"/></StgValue>
</operation>

<operation id="523" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:233 %codebook_V_29_addr = getelementptr i2 %codebook_V_29, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_29_addr"/></StgValue>
</operation>

<operation id="524" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="2" op_0_bw="6">
<![CDATA[
.split:234 %codebook_V_29_load = load i6 %codebook_V_29_addr

]]></Node>
<StgValue><ssdm name="codebook_V_29_load"/></StgValue>
</operation>

<operation id="525" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:241 %codebook_V_30_addr = getelementptr i2 %codebook_V_30, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="codebook_V_30_addr"/></StgValue>
</operation>

<operation id="526" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="2" op_0_bw="6">
<![CDATA[
.split:242 %codebook_V_30_load = load i6 %codebook_V_30_addr

]]></Node>
<StgValue><ssdm name="codebook_V_30_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="527" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:190 %shl_ln728_19 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_22, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="528" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="41" op_0_bw="38">
<![CDATA[
.split:191 %sext_ln1192_30 = sext i38 %mul_ln1118_23

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="529" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:192 %add_ln1192 = add i41 %shl_ln728_19, i41 %sext_ln1192_30

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="530" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:197 %tmp_23 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="531" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:198 %shl_ln728_20 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_23, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="532" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="41" op_0_bw="38">
<![CDATA[
.split:199 %sext_ln1192_31 = sext i38 %mul_ln1118_24

]]></Node>
<StgValue><ssdm name="sext_ln1192_31"/></StgValue>
</operation>

<operation id="533" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:200 %add_ln1192_23 = add i41 %shl_ln728_20, i41 %sext_ln1192_31

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="534" st_id="51" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:204 %mul_ln1118_25 = mul i38 %sext_ln1116_25, i38 %sext_ln1118_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="535" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:205 %tmp_24 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_23, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="536" st_id="51" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:212 %mul_ln1118_26 = mul i38 %sext_ln1116_26, i38 %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="537" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="38" op_0_bw="2">
<![CDATA[
.split:219 %sext_ln1118_27 = sext i2 %codebook_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="538" st_id="51" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:220 %mul_ln1118_27 = mul i38 %sext_ln1116_27, i38 %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="539" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="38" op_0_bw="2">
<![CDATA[
.split:227 %sext_ln1118_28 = sext i2 %codebook_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="540" st_id="51" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:228 %mul_ln1118_28 = mul i38 %sext_ln1116_28, i38 %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="541" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="2" op_0_bw="6">
<![CDATA[
.split:234 %codebook_V_29_load = load i6 %codebook_V_29_addr

]]></Node>
<StgValue><ssdm name="codebook_V_29_load"/></StgValue>
</operation>

<operation id="542" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="2" op_0_bw="6">
<![CDATA[
.split:242 %codebook_V_30_load = load i6 %codebook_V_30_addr

]]></Node>
<StgValue><ssdm name="codebook_V_30_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="543" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:206 %shl_ln728_21 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_24, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="544" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="41" op_0_bw="38">
<![CDATA[
.split:207 %sext_ln1192_32 = sext i38 %mul_ln1118_25

]]></Node>
<StgValue><ssdm name="sext_ln1192_32"/></StgValue>
</operation>

<operation id="545" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:208 %add_ln1192_24 = add i41 %shl_ln728_21, i41 %sext_ln1192_32

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="546" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:213 %tmp_25 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_24, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="547" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:214 %shl_ln728_22 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_25, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="548" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="41" op_0_bw="38">
<![CDATA[
.split:215 %sext_ln1192_33 = sext i38 %mul_ln1118_26

]]></Node>
<StgValue><ssdm name="sext_ln1192_33"/></StgValue>
</operation>

<operation id="549" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:216 %add_ln1192_25 = add i41 %shl_ln728_22, i41 %sext_ln1192_33

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="550" st_id="52" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:220 %mul_ln1118_27 = mul i38 %sext_ln1116_27, i38 %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="551" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:221 %tmp_26 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_25, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="552" st_id="52" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:228 %mul_ln1118_28 = mul i38 %sext_ln1116_28, i38 %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="553" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="38" op_0_bw="2">
<![CDATA[
.split:235 %sext_ln1118_29 = sext i2 %codebook_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="554" st_id="52" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:236 %mul_ln1118_29 = mul i38 %sext_ln1116_29, i38 %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="555" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="38" op_0_bw="2">
<![CDATA[
.split:243 %sext_ln1118_30 = sext i2 %codebook_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="556" st_id="52" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:244 %mul_ln1118_30 = mul i38 %sext_ln1116_30, i38 %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="557" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:222 %shl_ln728_23 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_26, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="558" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="41" op_0_bw="38">
<![CDATA[
.split:223 %sext_ln1192_34 = sext i38 %mul_ln1118_27

]]></Node>
<StgValue><ssdm name="sext_ln1192_34"/></StgValue>
</operation>

<operation id="559" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:224 %add_ln1192_26 = add i41 %shl_ln728_23, i41 %sext_ln1192_34

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="560" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:229 %tmp_27 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_26, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="561" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:230 %shl_ln728_24 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_27, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="562" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="41" op_0_bw="38">
<![CDATA[
.split:231 %sext_ln1192_35 = sext i38 %mul_ln1118_28

]]></Node>
<StgValue><ssdm name="sext_ln1192_35"/></StgValue>
</operation>

<operation id="563" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:232 %add_ln1192_27 = add i41 %shl_ln728_24, i41 %sext_ln1192_35

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="564" st_id="53" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:236 %mul_ln1118_29 = mul i38 %sext_ln1116_29, i38 %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="565" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:237 %tmp_28 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_27, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="566" st_id="53" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:244 %mul_ln1118_30 = mul i38 %sext_ln1116_30, i38 %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="567" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:250 %correlators_output_V_addr_2 = getelementptr i36 %correlators_output_V, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="correlators_output_V_addr_2"/></StgValue>
</operation>

<operation id="568" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="36" op_0_bw="6">
<![CDATA[
.split:251 %correlators_output_V_load = load i6 %correlators_output_V_addr_2

]]></Node>
<StgValue><ssdm name="correlators_output_V_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="569" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:238 %shl_ln728_25 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_28, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="570" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="41" op_0_bw="38">
<![CDATA[
.split:239 %sext_ln1192_36 = sext i38 %mul_ln1118_29

]]></Node>
<StgValue><ssdm name="sext_ln1192_36"/></StgValue>
</operation>

<operation id="571" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:240 %add_ln1192_28 = add i41 %shl_ln728_25, i41 %sext_ln1192_36

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="572" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:245 %tmp_29 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_28, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="573" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="41" op_0_bw="41" op_1_bw="36" op_2_bw="5">
<![CDATA[
.split:246 %shl_ln728_26 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_29, i5

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="574" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="41" op_0_bw="38">
<![CDATA[
.split:247 %sext_ln1192_37 = sext i38 %mul_ln1118_30

]]></Node>
<StgValue><ssdm name="sext_ln1192_37"/></StgValue>
</operation>

<operation id="575" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split:248 %add_ln1192_29 = add i41 %shl_ln728_26, i41 %sext_ln1192_37

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="576" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="36" op_0_bw="36" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:249 %trunc_ln708_1 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_29, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="577" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="36" op_0_bw="6">
<![CDATA[
.split:251 %correlators_output_V_load = load i6 %correlators_output_V_addr_2

]]></Node>
<StgValue><ssdm name="correlators_output_V_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="578" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="579" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split:252 %icmp_ln1494 = icmp_sgt  i36 %trunc_ln708_1, i36 %correlators_output_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="580" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:253 %br_ln124 = br i1 %icmp_ln1494, void %bb._crit_edge, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="581" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:0 %icmp_ln935 = icmp_eq  i36 %trunc_ln708_1, i36

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="582" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ifconv:1 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln1192_29, i32

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="583" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:2 %sub_ln939 = sub i36, i36 %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="sub_ln939"/></StgValue>
</operation>

<operation id="584" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
_ifconv:3 %p_Val2_s = select i1 %p_Result_7, i36 %sub_ln939, i36 %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="585" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4 %p_Result_s = partselect i36 @llvm.part.select.i36, i36 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="586" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="36" op_1_bw="6" op_2_bw="0">
<![CDATA[
_ifconv:52 %store_ln205 = store i36 %trunc_ln708_1, i6 %correlators_output_V_addr_2, i36 %correlators_output_V_load

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="587" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
_ifconv:5 %p_Result_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28, i36 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="588" st_id="56" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:6 %tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_3, i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="589" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:7 %l = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="590" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %sub_ln944 = sub i32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="591" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:12 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="592" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:42 %trunc_ln943 = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="593" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9 %lsb_index = add i32, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="594" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10 %tmp_44 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="595" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:11 %icmp_ln946 = icmp_sgt  i31 %tmp_44, i31

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="596" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:13 %sub_ln947 = sub i6, i6 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="597" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="36" op_0_bw="6">
<![CDATA[
_ifconv:14 %zext_ln947 = zext i6 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="598" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:15 %lshr_ln947 = lshr i36, i36 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="599" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="36" op_0_bw="32">
<![CDATA[
_ifconv:16 %zext_ln949 = zext i32 %lsb_index

]]></Node>
<StgValue><ssdm name="zext_ln949"/></StgValue>
</operation>

<operation id="600" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:17 %shl_ln949 = shl i36, i36 %zext_ln949

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="601" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:18 %or_ln949_1 = or i36 %lshr_ln947, i36 %shl_ln949

]]></Node>
<StgValue><ssdm name="or_ln949_1"/></StgValue>
</operation>

<operation id="602" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:19 %and_ln949 = and i36 %p_Val2_s, i36 %or_ln949_1

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="603" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:20 %icmp_ln949 = icmp_ne  i36 %and_ln949, i36

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="604" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24 %icmp_ln954 = icmp_sgt  i32 %lsb_index, i32

]]></Node>
<StgValue><ssdm name="icmp_ln954"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="605" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="606" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22 %xor_ln949 = xor i1 %tmp_45, i1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="607" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ifconv:23 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %p_Val2_s, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="608" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25 %and_ln949_1 = and i1 %p_Result_8, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_1"/></StgValue>
</operation>

<operation id="609" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26 %sub_ln955 = sub i32, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln955"/></StgValue>
</operation>

<operation id="610" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="36" op_0_bw="32">
<![CDATA[
_ifconv:27 %zext_ln955 = zext i32 %sub_ln955

]]></Node>
<StgValue><ssdm name="zext_ln955"/></StgValue>
</operation>

<operation id="611" st_id="58" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:28 %shl_ln955 = shl i36 %p_Val2_s, i36 %zext_ln955

]]></Node>
<StgValue><ssdm name="shl_ln955"/></StgValue>
</operation>

<operation id="612" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:29 %select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_8

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="613" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30 %add_ln954 = add i32, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln954"/></StgValue>
</operation>

<operation id="614" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="36" op_0_bw="32">
<![CDATA[
_ifconv:31 %zext_ln954 = zext i32 %add_ln954

]]></Node>
<StgValue><ssdm name="zext_ln954"/></StgValue>
</operation>

<operation id="615" st_id="58" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:32 %lshr_ln954 = lshr i36 %p_Val2_s, i36 %zext_ln954

]]></Node>
<StgValue><ssdm name="lshr_ln954"/></StgValue>
</operation>

<operation id="616" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:33 %select_ln954 = select i1 %icmp_ln954, i1 %select_ln946, i1 %and_ln949_1

]]></Node>
<StgValue><ssdm name="select_ln954"/></StgValue>
</operation>

<operation id="617" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
_ifconv:34 %m = select i1 %icmp_ln954, i36 %lshr_ln954, i36 %shl_ln955

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="618" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="37" op_0_bw="36">
<![CDATA[
_ifconv:35 %zext_ln951 = zext i36 %m

]]></Node>
<StgValue><ssdm name="zext_ln951"/></StgValue>
</operation>

<operation id="619" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="37" op_0_bw="1">
<![CDATA[
_ifconv:36 %zext_ln961 = zext i1 %select_ln954

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="620" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ifconv:37 %m_1 = add i37 %zext_ln951, i37 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="621" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="36" op_0_bw="36" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:38 %m_4 = partselect i36 @_ssdm_op_PartSelect.i36.i37.i32.i32, i37 %m_1, i32, i32

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="622" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="37" op_2_bw="32">
<![CDATA[
_ifconv:40 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %m_1, i32

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="623" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="36">
<![CDATA[
_ifconv:39 %zext_ln951_1 = zext i36 %m_4

]]></Node>
<StgValue><ssdm name="zext_ln951_1"/></StgValue>
</operation>

<operation id="624" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:41 %select_ln943 = select i1 %p_Result_5, i8, i8

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="625" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:43 %sub_ln964 = sub i8, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="626" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:44 %add_ln964 = add i8 %select_ln943, i8 %sub_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="627" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:45 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_7, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="628" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:46 %p_Result_9 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_1, i9 %tmp_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="629" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:47 %trunc_ln743 = trunc i64 %p_Result_9

]]></Node>
<StgValue><ssdm name="trunc_ln743"/></StgValue>
</operation>

<operation id="630" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:48 %bitcast_ln744 = bitcast i32 %trunc_ln743

]]></Node>
<StgValue><ssdm name="bitcast_ln744"/></StgValue>
</operation>

<operation id="631" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:49 %select_ln935 = select i1 %icmp_ln935, i32, i32 %bitcast_ln744

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="632" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:50 %output_addr = getelementptr i32 %output_r, i64, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="633" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv:51 %store_ln125 = store i32 %select_ln935, i6 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="634" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:53 %br_ln127 = br void %bb._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="635" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %bb270

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
