
---------- Begin Simulation Statistics ----------
final_tick                               359103927313500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47670                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805808                       # Number of bytes of host memory used
host_op_rate                                    80449                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   209.78                       # Real time elapsed on the host
host_tick_rate                               44902541                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009419                       # Number of seconds simulated
sim_ticks                                  9419473500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       169270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        343109                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1357572                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        76653                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1401350                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1017796                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1357572                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       339776                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1502312                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           49505                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19552                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6490040                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4460445                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        76738                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1450270                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3066346                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18349876                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.919697                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.307932                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14936222     81.40%     81.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       874514      4.77%     86.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       136799      0.75%     86.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       218354      1.19%     88.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       388188      2.12%     90.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       211270      1.15%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        77921      0.42%     91.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        56338      0.31%     92.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1450270      7.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18349876                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.883893                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.883893                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14536258                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20867810                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1184873                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2160747                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77008                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        821830                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3223002                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15617                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              368646                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1309                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1502312                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1741618                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16894317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13079957                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3606                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          154016                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.079745                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1805673                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1067301                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.694305                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18780720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.180403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.586059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         15021491     79.98%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           278350      1.48%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           211207      1.12%     82.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           226456      1.21%     83.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           322779      1.72%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           388645      2.07%     87.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           495618      2.64%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           108752      0.58%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1727422      9.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18780720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14834185                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8825494                       # number of floating regfile writes
system.switch_cpus.idleCycles                   58207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        86789                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1167965                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.006296                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3680546                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             368575                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7779262                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3311427                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           25                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6758                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       431340                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19939638                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3311971                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141570                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18957528                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          82598                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        615780                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77008                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        747109                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29879                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        55665                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          332                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          190                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       568238                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       110940                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        56857                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24081709                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18639666                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596596                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14367054                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.989423                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18673522                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17240507                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8249420                       # number of integer regfile writes
system.switch_cpus.ipc                       0.530816                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.530816                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        38855      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8780263     45.97%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          212      0.00%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       967401      5.07%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1449337      7.59%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35251      0.18%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317263      6.90%     65.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15456      0.08%     65.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1409035      7.38%     73.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352259      7.08%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1380444      7.23%     87.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       330605      1.73%     89.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1976638     10.35%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45986      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19099100                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9280267                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18356635                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8914015                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9724107                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              356062                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018643                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          107989     30.33%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61836     17.37%     47.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        84192     23.65%     71.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        22942      6.44%     77.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3260      0.92%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          34139      9.59%     88.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6308      1.77%     90.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35297      9.91%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           99      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10136040                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     39030114                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9725651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13279031                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19939563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19099100                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           75                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3063199                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        51769                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           75                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4247897                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18780720                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.016952                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.897454                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12948171     68.94%     68.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1508263      8.03%     76.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1066866      5.68%     82.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       903905      4.81%     87.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       786300      4.19%     91.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       560115      2.98%     94.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       474250      2.53%     97.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       308685      1.64%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       224165      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18780720                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.013810                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1742011                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   430                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        58474                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21345                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3311427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       431340                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6149445                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18838927                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11850895                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1432008                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1531170                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         597109                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        164588                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49500409                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20503293                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23755269                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2577929                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         450984                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77008                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2743714                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4340771                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15643643                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19422412                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4336460                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36842280                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40317118                       # The number of ROB writes
system.switch_cpus.timesIdled                     630                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        23765                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       412907                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          23765                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             165228                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16149                       # Transaction distribution
system.membus.trans_dist::CleanEvict           153121                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8610                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8610                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        165229                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       516947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       516947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 516947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12159168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12159168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12159168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            173839                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  173839    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              173839                       # Request fanout histogram
system.membus.reqLayer2.occupancy           443020500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          931620500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9419473500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          463                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          336105                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10045                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           924                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196228                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       617791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14860352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14949120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          172929                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1033536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           380126                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062519                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.242096                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 356361     93.75%     93.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23765      6.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             380126                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          232836000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309402499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1384497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           68                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        33289                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33357                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           68                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        33289                       # number of overall hits
system.l2.overall_hits::total                   33357                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          854                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       172981                       # number of demand (read+write) misses
system.l2.demand_misses::total                 173840                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          854                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       172981                       # number of overall misses
system.l2.overall_misses::total                173840                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     71311000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14526167000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14597478000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     71311000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14526167000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14597478000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207197                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207197                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.926247                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.838614                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.839008                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.926247                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.838614                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.839008                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83502.341920                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83975.505980                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83970.766222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83502.341920                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83975.505980                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83970.766222                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16149                       # number of writebacks
system.l2.writebacks::total                     16149                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       172981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            173835                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       172981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           173835                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     62771000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12796377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12859148000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     62771000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12796377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12859148000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.926247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.838614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.838984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.926247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.838614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.838984                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73502.341920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73975.621600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73973.296517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73502.341920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73975.621600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73973.296517                       # average overall mshr miss latency
system.l2.replacements                         172929                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25922                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25922                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          463                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              463                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          463                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          463                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        20106                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         20106                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1435                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1435                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8610                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8610                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    710294000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     710294000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.857143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.857143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82496.399535                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82496.399535                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    624194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    624194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.857143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72496.399535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72496.399535                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     71311000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71311000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            924                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.926247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.926407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83502.341920                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83307.242991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          854                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          854                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     62771000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62771000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.926247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73502.341920                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73502.341920                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        31854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       164371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          164374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13815873000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13815873000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.837666                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.837668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84052.983799                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84051.449743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       164371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       164371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12172183000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12172183000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.837666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.837653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74053.105475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74053.105475                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4045.490068                       # Cycle average of tags in use
system.l2.tags.total_refs                      385638                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    172929                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.230037                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.381871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.009207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.047820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.644223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3973.406949                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.970070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987668                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1730                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2173                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1002839                       # Number of tag accesses
system.l2.tags.data_accesses                  1002839                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        54656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11070656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11125632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        54656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1033536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1033536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       172979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              173838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16149                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16149                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             20383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5802447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1175294564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1181130984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5802447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5816036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      109723330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            109723330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      109723330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            20383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5802447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1175294564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1290854314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    172691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000579830250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          996                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          996                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              352395                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15147                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      173834                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16149                       # Number of write requests accepted
system.mem_ctrls.readBursts                    173834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16149                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    289                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              719                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2430344250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  867725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5684313000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14004.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32754.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   127214                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11605                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                173834                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16149                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   96946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.719748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.915092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.218693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23573     46.37%     46.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11719     23.05%     69.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4871      9.58%     79.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3003      5.91%     84.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1782      3.51%     88.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1263      2.48%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1069      2.10%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          658      1.29%     94.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2902      5.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50840                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     174.204819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.824533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    460.435139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           867     87.05%     87.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           25      2.51%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           42      4.22%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           21      2.11%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           16      1.61%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            6      0.60%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            6      0.60%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.10%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.20%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.20%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      0.30%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.20%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            3      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           996                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.183735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.172155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.641431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              911     91.47%     91.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.90%     92.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               62      6.22%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.80%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.40%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           996                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11106880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1031616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11125376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1033536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1179.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       109.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1181.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9419387000                       # Total gap between requests
system.mem_ctrls.avgGap                      49580.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        54656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11052224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1031616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5802447.451017298736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1173337766.702141046524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 109519497.029212921858                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       172980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16149                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     27599500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5656713500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 224662758750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32317.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32701.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13911868.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            155387820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             82582995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570971520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           38664540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     743099760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4124523420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        143761440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5858991495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        622.008385                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    337145750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    314340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8767977750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            207645480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            110354805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           668139780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45476640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     743099760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4157459730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        116031360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6048207555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        642.096138                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    263517500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    314340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8841606000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9419463500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1740422                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1740432                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1740422                       # number of overall hits
system.cpu.icache.overall_hits::total         1740432                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1196                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1198                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1196                       # number of overall misses
system.cpu.icache.overall_misses::total          1198                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     89192000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89192000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     89192000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89192000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1741618                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1741630                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1741618                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1741630                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000688                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000688                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74575.250836                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74450.751252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74575.250836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74450.751252                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          254                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          463                       # number of writebacks
system.cpu.icache.writebacks::total               463                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          274                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          274                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          274                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          274                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          922                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     73429500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73429500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     73429500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73429500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000529                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000529                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000529                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000529                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79641.540130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79641.540130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79641.540130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79641.540130                       # average overall mshr miss latency
system.cpu.icache.replacements                    463                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1740422                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1740432                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1196                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1198                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     89192000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89192000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1741618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1741630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000688                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74575.250836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74450.751252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          274                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          274                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     73429500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73429500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000529                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000529                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79641.540130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79641.540130                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008359                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              812349                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               463                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1754.533477                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000052                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008307                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3484184                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3484184                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2667015                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2667016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2667015                       # number of overall hits
system.cpu.dcache.overall_hits::total         2667016                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       806152                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         806155                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       806152                       # number of overall misses
system.cpu.dcache.overall_misses::total        806155                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  53093937679                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53093937679                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  53093937679                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53093937679                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3473167                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3473171                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3473167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3473171                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232109                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232109                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232109                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232109                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65860.951383                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65860.706290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65860.951383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65860.706290                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1183651                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             31629                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.422966                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25922                       # number of writebacks
system.cpu.dcache.writebacks::total             25922                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       599882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       599882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       599882                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       599882                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206270                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  15205147179                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15205147179                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  15205147179                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15205147179                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059390                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059390                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059390                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059390                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73714.777617                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73714.777617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73714.777617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73714.777617                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205247                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2356694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2356695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       796021                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        796024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  52338267000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52338267000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3152715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3152719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.252487                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252488                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65749.857102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65749.609308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       599796                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       599796                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  14464103500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14464103500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73711.828258                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73711.828258                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    755670679                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    755670679                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031615                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031615                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74589.939690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74589.939690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    741043679                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    741043679                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73772.392135                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73772.392135                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103927313500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.026780                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2787456                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205247                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.580983                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.026778                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          827                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7152613                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7152613                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359132452819500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61926                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806860                       # Number of bytes of host memory used
host_op_rate                                   104605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   645.94                       # Real time elapsed on the host
host_tick_rate                               44161483                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028526                       # Number of seconds simulated
sim_ticks                                 28525506000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       522379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1044809                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4228364                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       239660                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4322311                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3112004                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4228364                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1116360                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4635448                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          145564                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        66421                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19959770                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13604259                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       239680                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4343064                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9220380                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     55626845                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.911288                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.297040                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     45337939     81.50%     81.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2634106      4.74%     86.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       437637      0.79%     87.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       684740      1.23%     88.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1152311      2.07%     90.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       624264      1.12%     91.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       236092      0.42%     91.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       176692      0.32%     92.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4343064      7.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     55626845                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.901700                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.901700                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      44101015                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62829269                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3582592                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6571909                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         240582                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2434061                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9639831                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51293                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1210957                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4525                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4635448                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5254712                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              51247766                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         53370                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39496421                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          283                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          481164                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.081251                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5441426                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3257568                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.692300                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     56930159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.176044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.582180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         45555840     80.02%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           831343      1.46%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           667629      1.17%     82.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           708720      1.24%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1022728      1.80%     85.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1124228      1.97%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1433834      2.52%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           342113      0.60%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5243724      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     56930159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42754878                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25408825                       # number of floating regfile writes
system.switch_cpus.idleCycles                  120853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       270138                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3560654                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.995766                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11142329                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1210624                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        24139327                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9949878                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           43                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1416105                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59901885                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9931705                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       439812                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56809463                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         246514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1966456                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         240582                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2358860                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        91376                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       175129                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          928                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1106                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1136                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1677929                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       357519                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1106                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        93586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176552                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72146983                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55840050                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596789                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43056508                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.978774                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55944973                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53002699                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25580896                       # number of integer regfile writes
system.switch_cpus.ipc                       0.525845                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.525845                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115374      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26994043     47.15%     47.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          866      0.00%     47.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           266      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2767785      4.83%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4166033      7.28%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101496      0.18%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3796136      6.63%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44896      0.08%     66.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058690      7.09%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3897142      6.81%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4376148      7.64%     87.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1095844      1.91%     89.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5694267      9.95%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140263      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57249281                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26742944                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52884107                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25669507                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27868445                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1088861                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019020                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          344787     31.66%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         179996     16.53%     48.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     48.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       248328     22.81%     71.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        67969      6.24%     77.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9790      0.90%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         113770     10.45%     88.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19458      1.79%     90.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       104464      9.59%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          299      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31479824                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    119798147                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30170543                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41244277                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59901762                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57249281                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          123                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9209819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       164678                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13308539                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     56930159                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.005605                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.890118                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     39473687     69.34%     69.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4490789      7.89%     77.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3203134      5.63%     82.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2687275      4.72%     87.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2359622      4.14%     91.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1692531      2.97%     94.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1427880      2.51%     97.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       939952      1.65%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       655289      1.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     56930159                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.003475                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5254743                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    32                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       192702                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        89169                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9949878                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1416105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18680308                       # number of misc regfile reads
system.switch_cpus.numCycles                 57051012                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        36137551                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4241215                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4611051                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1776519                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        453223                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149505439                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61681058                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71598695                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7801914                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1369825                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         240582                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8139039                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13215547                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45042662                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60083689                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           22                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            5                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12831091                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111196233                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121130807                       # The number of ROB writes
system.switch_cpus.timesIdled                    1451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        73048                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1258920                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          73048                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  28525506000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             495989                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52937                       # Transaction distribution
system.membus.trans_dist::CleanEvict           469442                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26442                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26442                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        495988                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1567240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1567240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1567240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36823552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36823552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36823552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            522430                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  522430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              522430                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1363373500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2799435500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  28525506000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28525506000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  28525506000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  28525506000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       137652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2200                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1023366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31012                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31012                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2204                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       596245                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1881775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1888383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       281856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     45566336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45848192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          533759                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3387968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1163220                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062798                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.242600                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1090172     93.72%     93.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  73048      6.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1163220                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          716375000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940888500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3307497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  28525506000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          390                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       106642                       # number of demand (read+write) hits
system.l2.demand_hits::total                   107032                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          390                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       106642                       # number of overall hits
system.l2.overall_hits::total                  107032                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1814                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       520615                       # number of demand (read+write) misses
system.l2.demand_misses::total                 522429                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1814                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       520615                       # number of overall misses
system.l2.overall_misses::total                522429                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    158678000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  43812975500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      43971653500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    158678000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  43812975500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     43971653500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2204                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       627257                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629461                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2204                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       627257                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629461                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.823049                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.829987                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.829962                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.823049                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.829987                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.829962                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87474.090408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84156.191235                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84167.711785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87474.090408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84156.191235                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84167.711785                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52937                       # number of writebacks
system.l2.writebacks::total                     52937                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       520615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            522429                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       520615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           522429                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    140538000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  38606805500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  38747343500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    140538000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  38606805500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  38747343500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.823049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.829987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.829962                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.823049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.829987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.829962                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77474.090408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74156.152819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74167.673502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77474.090408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74156.152819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74167.673502                       # average overall mshr miss latency
system.l2.replacements                         533759                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        84715                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            84715                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        84715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        84715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2200                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2200                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2200                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2200                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        61668                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         61668                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4570                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4570                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        26442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26442                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2177515000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2177515000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.852638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.852638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82350.616444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82350.616444                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1913095000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1913095000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.852638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.852638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72350.616444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72350.616444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1814                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1814                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    158678000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    158678000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2204                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2204                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.823049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.823049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87474.090408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87474.090408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1814                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1814                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    140538000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    140538000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.823049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.823049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77474.090408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77474.090408                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       102072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            102072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       494173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          494173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  41635460500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  41635460500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       596245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        596245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.828809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.828809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84252.803168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84252.803168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       494173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       494173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  36693710500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36693710500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.828809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.828809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74252.762696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74252.762696                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  28525506000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1204415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    537855                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.239293                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.675985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.982130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4018.341885                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.981040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1499                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3051599                       # Number of tag accesses
system.l2.tags.data_accesses                  3051599                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28525506000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       116096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     33319488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33435584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       116096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        116096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3387968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3387968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       520617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              522431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52937                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52937                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4069902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1168059490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1172129392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4069902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4069902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118769777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118769777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118769777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4069902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1168059490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1290899169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    519645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000575002250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1061969                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49739                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      522430                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52937                       # Number of write requests accepted
system.mem_ctrls.readBursts                    522430                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52937                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    971                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             36842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2495                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7404910500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2607295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17182266750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14200.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32950.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   380222                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37462                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                522430                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52937                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  292342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  171367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   44882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       156716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    234.581179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.143409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.756970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        72089     46.00%     46.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        36994     23.61%     69.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15566      9.93%     79.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9443      6.03%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5380      3.43%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3938      2.51%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3174      2.03%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1927      1.23%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8205      5.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       156716                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     159.392235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.888544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    433.509286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2858     87.37%     87.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          112      3.42%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          121      3.70%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           76      2.32%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           36      1.10%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           16      0.49%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           11      0.34%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.09%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.09%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            7      0.21%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.03%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            5      0.15%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           10      0.31%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           12      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.186182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.174844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.632363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2981     91.13%     91.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      1.35%     92.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              185      5.66%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      1.56%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.24%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33373376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3388480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33435520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3387968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1169.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1172.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28525440500                       # Total gap between requests
system.mem_ctrls.avgGap                      49577.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       116096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     33257280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3388480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4069901.512001224793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1165878705.184055328369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118787726.324644342065                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       520616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        52937                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     65761000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  17116505750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 700472837000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36251.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32877.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13232197.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            488683020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            259729800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1732114020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          129121920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2252040960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12497655270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        429453120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17788798110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        623.610256                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1005332000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    952640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26567534000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            630297780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            335007420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1991103240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          147250980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2252040960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12576710850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        362880000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18295291230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.366054                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    823912500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    952640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26748953500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    37944969500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359132452819500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6992316                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6992326                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6992316                       # number of overall hits
system.cpu.icache.overall_hits::total         6992326                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4014                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4016                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4014                       # number of overall misses
system.cpu.icache.overall_misses::total          4016                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    292893000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    292893000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    292893000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    292893000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6996330                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6996342                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6996330                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6996342                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000574                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000574                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000574                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000574                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72967.862481                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72931.523904                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72967.862481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72931.523904                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          530                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.769231                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2663                       # number of writebacks
system.cpu.icache.writebacks::total              2663                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          888                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          888                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          888                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          888                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3126                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3126                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3126                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    239574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    239574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    239574000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    239574000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76639.155470                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76639.155470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76639.155470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76639.155470                       # average overall mshr miss latency
system.cpu.icache.replacements                   2663                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6992316                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6992326                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4014                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4016                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    292893000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    292893000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6996330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6996342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000574                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000574                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72967.862481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72931.523904                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          888                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          888                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    239574000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    239574000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76639.155470                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76639.155470                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359132452819500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.045224                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6995454                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3128                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2236.398338                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000211                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.045012                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13995812                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13995812                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359132452819500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359132452819500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359132452819500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359132452819500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359132452819500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359132452819500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359132452819500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10747487                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10747488                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10747487                       # number of overall hits
system.cpu.dcache.overall_hits::total        10747488                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3203779                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3203782                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3203779                       # number of overall misses
system.cpu.dcache.overall_misses::total       3203782                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 211612088453                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211612088453                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 211612088453                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211612088453                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13951266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13951270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13951266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13951270                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.229641                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.229641                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229641                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229641                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66050.775804                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66050.713954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66050.775804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66050.713954                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4762448                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           48                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            128816                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.970935                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           48                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       110637                       # number of writebacks
system.cpu.dcache.writebacks::total            110637                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2370252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2370252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2370252                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2370252                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833527                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833527                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  61142884457                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  61142884457                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  61142884457                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61142884457                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059746                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059746                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73354.413783                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73354.413783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73354.413783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73354.413783                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832506                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9409631                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9409632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3162362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3162365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 208536863500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 208536863500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12571993                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12571997                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.251540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.251540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65943.387727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65943.325170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2369888                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2369888                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  58127928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  58127928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73349.949651                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73349.949651                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3075224953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3075224953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74250.306710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74250.306710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          364                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          364                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3014956457                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3014956457                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73440.587947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73440.587947                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359132452819500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.108113                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11581018                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833530                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.893943                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.108111                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          712                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28736070                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28736070                       # Number of data accesses

---------- End Simulation Statistics   ----------
