## 2022.1_v1.1.2
* Doc: New document number
* Fixed temperature limits
* Doc: Corrected links due to new Xilinx website
* Doc: Adjust base_dir with subfolder "reference_design" in description
* Set SLEW to FAST for PS ethernet MIO pins
* Add mini HDMI/PCIe/LVDS connector
* Add missing secondary UART pins
* Add missing FX3 pins
## 2020.2_v1.1.1
* Doc: Fix incompatible project name suggestion including a '+'
* Doc: Refer to system instead of application for creating boot image and program flash
* Doc: Updates in troubleshoot section and workarounds
* Doc: Minor optimizations
* Doc: Improve MCT instructions
## 2020.1_v1.1.0
* Corrected bif file in release binaries
* Removed archive containing all binaries (complete*.zip) from release binaries
* Doc: Fixed out of order step-by-step Vivado/Vitis instructions
* Added Petalinux BSP to release binaries
* Versioning now includes Xilinx tool version
* Changed VCC_IO voltage to 2.5V from previously 1.8V
## 2020.1_v1.0.0
* First release
