// Seed: 1446316470
module module_0 (
    output tri0 id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3
);
  assign id_2 = 1'd0;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd29
) (
    input  tri0 id_0,
    output tri1 id_1,
    input  wire _id_2,
    input  wire id_3,
    input  wand id_4
);
  wire id_6;
  wire [id_2 : 1 'b0 -  -1] id_7;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_4
  );
  wire [1 : 1] id_8;
  logic [-1 'b0 -  1 : -1] id_9;
endmodule
