`include "B_DDRMC_defines.vh"

reg [`DDRMC_DATA_SZ-1:0] ATTR [0:`DDRMC_ADDR_N-1];
reg ARBITER_CONFIG_REG = ARBITER_CONFIG;
reg [`DDRMC__CAL_CS_CH_SZ-1:0] CAL_CS_CH_REG = CAL_CS_CH;
reg CAL_MODE_REG = CAL_MODE;
reg [`DDRMC__CHANNELS_SZ-1:0] CHANNELS_REG = CHANNELS;
reg [`DDRMC__CLK_GATE_SZ-1:0] CLK_GATE_REG = CLK_GATE;
reg [`DDRMC__COMMAND_BUS_OPTION_SZ:1] COMMAND_BUS_OPTION_REG = COMMAND_BUS_OPTION;
reg [`DDRMC__CPLX_BURST_ARRAY0_SZ-1:0] CPLX_BURST_ARRAY0_REG = CPLX_BURST_ARRAY0;
reg [`DDRMC__CPLX_BURST_ARRAY1_SZ-1:0] CPLX_BURST_ARRAY1_REG = CPLX_BURST_ARRAY1;
reg [`DDRMC__CPLX_BURST_ARRAY10_SZ-1:0] CPLX_BURST_ARRAY10_REG = CPLX_BURST_ARRAY10;
reg [`DDRMC__CPLX_BURST_ARRAY11_SZ-1:0] CPLX_BURST_ARRAY11_REG = CPLX_BURST_ARRAY11;
reg [`DDRMC__CPLX_BURST_ARRAY12_SZ-1:0] CPLX_BURST_ARRAY12_REG = CPLX_BURST_ARRAY12;
reg [`DDRMC__CPLX_BURST_ARRAY13_SZ-1:0] CPLX_BURST_ARRAY13_REG = CPLX_BURST_ARRAY13;
reg [`DDRMC__CPLX_BURST_ARRAY14_SZ-1:0] CPLX_BURST_ARRAY14_REG = CPLX_BURST_ARRAY14;
reg [`DDRMC__CPLX_BURST_ARRAY15_SZ-1:0] CPLX_BURST_ARRAY15_REG = CPLX_BURST_ARRAY15;
reg [`DDRMC__CPLX_BURST_ARRAY16_SZ-1:0] CPLX_BURST_ARRAY16_REG = CPLX_BURST_ARRAY16;
reg [`DDRMC__CPLX_BURST_ARRAY17_SZ-1:0] CPLX_BURST_ARRAY17_REG = CPLX_BURST_ARRAY17;
reg [`DDRMC__CPLX_BURST_ARRAY18_SZ-1:0] CPLX_BURST_ARRAY18_REG = CPLX_BURST_ARRAY18;
reg [`DDRMC__CPLX_BURST_ARRAY19_SZ-1:0] CPLX_BURST_ARRAY19_REG = CPLX_BURST_ARRAY19;
reg [`DDRMC__CPLX_BURST_ARRAY2_SZ-1:0] CPLX_BURST_ARRAY2_REG = CPLX_BURST_ARRAY2;
reg [`DDRMC__CPLX_BURST_ARRAY20_SZ-1:0] CPLX_BURST_ARRAY20_REG = CPLX_BURST_ARRAY20;
reg [`DDRMC__CPLX_BURST_ARRAY21_SZ-1:0] CPLX_BURST_ARRAY21_REG = CPLX_BURST_ARRAY21;
reg [`DDRMC__CPLX_BURST_ARRAY22_SZ-1:0] CPLX_BURST_ARRAY22_REG = CPLX_BURST_ARRAY22;
reg [`DDRMC__CPLX_BURST_ARRAY3_SZ-1:0] CPLX_BURST_ARRAY3_REG = CPLX_BURST_ARRAY3;
reg [`DDRMC__CPLX_BURST_ARRAY4_SZ-1:0] CPLX_BURST_ARRAY4_REG = CPLX_BURST_ARRAY4;
reg [`DDRMC__CPLX_BURST_ARRAY5_SZ-1:0] CPLX_BURST_ARRAY5_REG = CPLX_BURST_ARRAY5;
reg [`DDRMC__CPLX_BURST_ARRAY6_SZ-1:0] CPLX_BURST_ARRAY6_REG = CPLX_BURST_ARRAY6;
reg [`DDRMC__CPLX_BURST_ARRAY7_SZ-1:0] CPLX_BURST_ARRAY7_REG = CPLX_BURST_ARRAY7;
reg [`DDRMC__CPLX_BURST_ARRAY8_SZ-1:0] CPLX_BURST_ARRAY8_REG = CPLX_BURST_ARRAY8;
reg [`DDRMC__CPLX_BURST_ARRAY9_SZ-1:0] CPLX_BURST_ARRAY9_REG = CPLX_BURST_ARRAY9;
reg [`DDRMC__CPLX_CONFIG_SZ-1:0] CPLX_CONFIG_REG = CPLX_CONFIG;
reg [`DDRMC__CPLX_CONFIG2_SZ-1:0] CPLX_CONFIG2_REG = CPLX_CONFIG2;
reg [`DDRMC__CPLX_CONFIG3_SZ-1:0] CPLX_CONFIG3_REG = CPLX_CONFIG3;
reg [`DDRMC__CPLX_PATTERN0_SZ-1:0] CPLX_PATTERN0_REG = CPLX_PATTERN0;
reg [`DDRMC__CPLX_PATTERN1_SZ-1:0] CPLX_PATTERN1_REG = CPLX_PATTERN1;
reg [`DDRMC__CPLX_PATTERN10_SZ-1:0] CPLX_PATTERN10_REG = CPLX_PATTERN10;
reg [`DDRMC__CPLX_PATTERN100_SZ-1:0] CPLX_PATTERN100_REG = CPLX_PATTERN100;
reg [`DDRMC__CPLX_PATTERN101_SZ-1:0] CPLX_PATTERN101_REG = CPLX_PATTERN101;
reg [`DDRMC__CPLX_PATTERN102_SZ-1:0] CPLX_PATTERN102_REG = CPLX_PATTERN102;
reg [`DDRMC__CPLX_PATTERN103_SZ-1:0] CPLX_PATTERN103_REG = CPLX_PATTERN103;
reg [`DDRMC__CPLX_PATTERN104_SZ-1:0] CPLX_PATTERN104_REG = CPLX_PATTERN104;
reg [`DDRMC__CPLX_PATTERN105_SZ-1:0] CPLX_PATTERN105_REG = CPLX_PATTERN105;
reg [`DDRMC__CPLX_PATTERN106_SZ-1:0] CPLX_PATTERN106_REG = CPLX_PATTERN106;
reg [`DDRMC__CPLX_PATTERN107_SZ-1:0] CPLX_PATTERN107_REG = CPLX_PATTERN107;
reg [`DDRMC__CPLX_PATTERN108_SZ-1:0] CPLX_PATTERN108_REG = CPLX_PATTERN108;
reg [`DDRMC__CPLX_PATTERN109_SZ-1:0] CPLX_PATTERN109_REG = CPLX_PATTERN109;
reg [`DDRMC__CPLX_PATTERN11_SZ-1:0] CPLX_PATTERN11_REG = CPLX_PATTERN11;
reg [`DDRMC__CPLX_PATTERN110_SZ-1:0] CPLX_PATTERN110_REG = CPLX_PATTERN110;
reg [`DDRMC__CPLX_PATTERN111_SZ-1:0] CPLX_PATTERN111_REG = CPLX_PATTERN111;
reg [`DDRMC__CPLX_PATTERN112_SZ-1:0] CPLX_PATTERN112_REG = CPLX_PATTERN112;
reg [`DDRMC__CPLX_PATTERN113_SZ-1:0] CPLX_PATTERN113_REG = CPLX_PATTERN113;
reg [`DDRMC__CPLX_PATTERN114_SZ-1:0] CPLX_PATTERN114_REG = CPLX_PATTERN114;
reg [`DDRMC__CPLX_PATTERN115_SZ-1:0] CPLX_PATTERN115_REG = CPLX_PATTERN115;
reg [`DDRMC__CPLX_PATTERN116_SZ-1:0] CPLX_PATTERN116_REG = CPLX_PATTERN116;
reg [`DDRMC__CPLX_PATTERN117_SZ-1:0] CPLX_PATTERN117_REG = CPLX_PATTERN117;
reg [`DDRMC__CPLX_PATTERN118_SZ-1:0] CPLX_PATTERN118_REG = CPLX_PATTERN118;
reg [`DDRMC__CPLX_PATTERN119_SZ-1:0] CPLX_PATTERN119_REG = CPLX_PATTERN119;
reg [`DDRMC__CPLX_PATTERN12_SZ-1:0] CPLX_PATTERN12_REG = CPLX_PATTERN12;
reg [`DDRMC__CPLX_PATTERN120_SZ-1:0] CPLX_PATTERN120_REG = CPLX_PATTERN120;
reg [`DDRMC__CPLX_PATTERN121_SZ-1:0] CPLX_PATTERN121_REG = CPLX_PATTERN121;
reg [`DDRMC__CPLX_PATTERN122_SZ-1:0] CPLX_PATTERN122_REG = CPLX_PATTERN122;
reg [`DDRMC__CPLX_PATTERN123_SZ-1:0] CPLX_PATTERN123_REG = CPLX_PATTERN123;
reg [`DDRMC__CPLX_PATTERN124_SZ-1:0] CPLX_PATTERN124_REG = CPLX_PATTERN124;
reg [`DDRMC__CPLX_PATTERN125_SZ-1:0] CPLX_PATTERN125_REG = CPLX_PATTERN125;
reg [`DDRMC__CPLX_PATTERN126_SZ-1:0] CPLX_PATTERN126_REG = CPLX_PATTERN126;
reg [`DDRMC__CPLX_PATTERN127_SZ-1:0] CPLX_PATTERN127_REG = CPLX_PATTERN127;
reg [`DDRMC__CPLX_PATTERN128_SZ-1:0] CPLX_PATTERN128_REG = CPLX_PATTERN128;
reg [`DDRMC__CPLX_PATTERN129_SZ-1:0] CPLX_PATTERN129_REG = CPLX_PATTERN129;
reg [`DDRMC__CPLX_PATTERN13_SZ-1:0] CPLX_PATTERN13_REG = CPLX_PATTERN13;
reg [`DDRMC__CPLX_PATTERN130_SZ-1:0] CPLX_PATTERN130_REG = CPLX_PATTERN130;
reg [`DDRMC__CPLX_PATTERN131_SZ-1:0] CPLX_PATTERN131_REG = CPLX_PATTERN131;
reg [`DDRMC__CPLX_PATTERN132_SZ-1:0] CPLX_PATTERN132_REG = CPLX_PATTERN132;
reg [`DDRMC__CPLX_PATTERN133_SZ-1:0] CPLX_PATTERN133_REG = CPLX_PATTERN133;
reg [`DDRMC__CPLX_PATTERN134_SZ-1:0] CPLX_PATTERN134_REG = CPLX_PATTERN134;
reg [`DDRMC__CPLX_PATTERN135_SZ-1:0] CPLX_PATTERN135_REG = CPLX_PATTERN135;
reg [`DDRMC__CPLX_PATTERN136_SZ-1:0] CPLX_PATTERN136_REG = CPLX_PATTERN136;
reg [`DDRMC__CPLX_PATTERN137_SZ-1:0] CPLX_PATTERN137_REG = CPLX_PATTERN137;
reg [`DDRMC__CPLX_PATTERN138_SZ-1:0] CPLX_PATTERN138_REG = CPLX_PATTERN138;
reg [`DDRMC__CPLX_PATTERN139_SZ-1:0] CPLX_PATTERN139_REG = CPLX_PATTERN139;
reg [`DDRMC__CPLX_PATTERN14_SZ-1:0] CPLX_PATTERN14_REG = CPLX_PATTERN14;
reg [`DDRMC__CPLX_PATTERN140_SZ-1:0] CPLX_PATTERN140_REG = CPLX_PATTERN140;
reg [`DDRMC__CPLX_PATTERN141_SZ-1:0] CPLX_PATTERN141_REG = CPLX_PATTERN141;
reg [`DDRMC__CPLX_PATTERN142_SZ-1:0] CPLX_PATTERN142_REG = CPLX_PATTERN142;
reg [`DDRMC__CPLX_PATTERN143_SZ-1:0] CPLX_PATTERN143_REG = CPLX_PATTERN143;
reg [`DDRMC__CPLX_PATTERN144_SZ-1:0] CPLX_PATTERN144_REG = CPLX_PATTERN144;
reg [`DDRMC__CPLX_PATTERN145_SZ-1:0] CPLX_PATTERN145_REG = CPLX_PATTERN145;
reg [`DDRMC__CPLX_PATTERN146_SZ-1:0] CPLX_PATTERN146_REG = CPLX_PATTERN146;
reg [`DDRMC__CPLX_PATTERN147_SZ-1:0] CPLX_PATTERN147_REG = CPLX_PATTERN147;
reg [`DDRMC__CPLX_PATTERN148_SZ-1:0] CPLX_PATTERN148_REG = CPLX_PATTERN148;
reg [`DDRMC__CPLX_PATTERN149_SZ-1:0] CPLX_PATTERN149_REG = CPLX_PATTERN149;
reg [`DDRMC__CPLX_PATTERN15_SZ-1:0] CPLX_PATTERN15_REG = CPLX_PATTERN15;
reg [`DDRMC__CPLX_PATTERN150_SZ-1:0] CPLX_PATTERN150_REG = CPLX_PATTERN150;
reg [`DDRMC__CPLX_PATTERN151_SZ-1:0] CPLX_PATTERN151_REG = CPLX_PATTERN151;
reg [`DDRMC__CPLX_PATTERN152_SZ-1:0] CPLX_PATTERN152_REG = CPLX_PATTERN152;
reg [`DDRMC__CPLX_PATTERN153_SZ-1:0] CPLX_PATTERN153_REG = CPLX_PATTERN153;
reg [`DDRMC__CPLX_PATTERN154_SZ-1:0] CPLX_PATTERN154_REG = CPLX_PATTERN154;
reg [`DDRMC__CPLX_PATTERN155_SZ-1:0] CPLX_PATTERN155_REG = CPLX_PATTERN155;
reg [`DDRMC__CPLX_PATTERN156_SZ-1:0] CPLX_PATTERN156_REG = CPLX_PATTERN156;
reg [`DDRMC__CPLX_PATTERN16_SZ-1:0] CPLX_PATTERN16_REG = CPLX_PATTERN16;
reg [`DDRMC__CPLX_PATTERN17_SZ-1:0] CPLX_PATTERN17_REG = CPLX_PATTERN17;
reg [`DDRMC__CPLX_PATTERN18_SZ-1:0] CPLX_PATTERN18_REG = CPLX_PATTERN18;
reg [`DDRMC__CPLX_PATTERN19_SZ-1:0] CPLX_PATTERN19_REG = CPLX_PATTERN19;
reg [`DDRMC__CPLX_PATTERN2_SZ-1:0] CPLX_PATTERN2_REG = CPLX_PATTERN2;
reg [`DDRMC__CPLX_PATTERN20_SZ-1:0] CPLX_PATTERN20_REG = CPLX_PATTERN20;
reg [`DDRMC__CPLX_PATTERN21_SZ-1:0] CPLX_PATTERN21_REG = CPLX_PATTERN21;
reg [`DDRMC__CPLX_PATTERN22_SZ-1:0] CPLX_PATTERN22_REG = CPLX_PATTERN22;
reg [`DDRMC__CPLX_PATTERN23_SZ-1:0] CPLX_PATTERN23_REG = CPLX_PATTERN23;
reg [`DDRMC__CPLX_PATTERN24_SZ-1:0] CPLX_PATTERN24_REG = CPLX_PATTERN24;
reg [`DDRMC__CPLX_PATTERN25_SZ-1:0] CPLX_PATTERN25_REG = CPLX_PATTERN25;
reg [`DDRMC__CPLX_PATTERN26_SZ-1:0] CPLX_PATTERN26_REG = CPLX_PATTERN26;
reg [`DDRMC__CPLX_PATTERN27_SZ-1:0] CPLX_PATTERN27_REG = CPLX_PATTERN27;
reg [`DDRMC__CPLX_PATTERN28_SZ-1:0] CPLX_PATTERN28_REG = CPLX_PATTERN28;
reg [`DDRMC__CPLX_PATTERN29_SZ-1:0] CPLX_PATTERN29_REG = CPLX_PATTERN29;
reg [`DDRMC__CPLX_PATTERN3_SZ-1:0] CPLX_PATTERN3_REG = CPLX_PATTERN3;
reg [`DDRMC__CPLX_PATTERN30_SZ-1:0] CPLX_PATTERN30_REG = CPLX_PATTERN30;
reg [`DDRMC__CPLX_PATTERN31_SZ-1:0] CPLX_PATTERN31_REG = CPLX_PATTERN31;
reg [`DDRMC__CPLX_PATTERN32_SZ-1:0] CPLX_PATTERN32_REG = CPLX_PATTERN32;
reg [`DDRMC__CPLX_PATTERN33_SZ-1:0] CPLX_PATTERN33_REG = CPLX_PATTERN33;
reg [`DDRMC__CPLX_PATTERN34_SZ-1:0] CPLX_PATTERN34_REG = CPLX_PATTERN34;
reg [`DDRMC__CPLX_PATTERN35_SZ-1:0] CPLX_PATTERN35_REG = CPLX_PATTERN35;
reg [`DDRMC__CPLX_PATTERN36_SZ-1:0] CPLX_PATTERN36_REG = CPLX_PATTERN36;
reg [`DDRMC__CPLX_PATTERN37_SZ-1:0] CPLX_PATTERN37_REG = CPLX_PATTERN37;
reg [`DDRMC__CPLX_PATTERN38_SZ-1:0] CPLX_PATTERN38_REG = CPLX_PATTERN38;
reg [`DDRMC__CPLX_PATTERN39_SZ-1:0] CPLX_PATTERN39_REG = CPLX_PATTERN39;
reg [`DDRMC__CPLX_PATTERN4_SZ-1:0] CPLX_PATTERN4_REG = CPLX_PATTERN4;
reg [`DDRMC__CPLX_PATTERN40_SZ-1:0] CPLX_PATTERN40_REG = CPLX_PATTERN40;
reg [`DDRMC__CPLX_PATTERN41_SZ-1:0] CPLX_PATTERN41_REG = CPLX_PATTERN41;
reg [`DDRMC__CPLX_PATTERN42_SZ-1:0] CPLX_PATTERN42_REG = CPLX_PATTERN42;
reg [`DDRMC__CPLX_PATTERN43_SZ-1:0] CPLX_PATTERN43_REG = CPLX_PATTERN43;
reg [`DDRMC__CPLX_PATTERN44_SZ-1:0] CPLX_PATTERN44_REG = CPLX_PATTERN44;
reg [`DDRMC__CPLX_PATTERN45_SZ-1:0] CPLX_PATTERN45_REG = CPLX_PATTERN45;
reg [`DDRMC__CPLX_PATTERN46_SZ-1:0] CPLX_PATTERN46_REG = CPLX_PATTERN46;
reg [`DDRMC__CPLX_PATTERN47_SZ-1:0] CPLX_PATTERN47_REG = CPLX_PATTERN47;
reg [`DDRMC__CPLX_PATTERN48_SZ-1:0] CPLX_PATTERN48_REG = CPLX_PATTERN48;
reg [`DDRMC__CPLX_PATTERN49_SZ-1:0] CPLX_PATTERN49_REG = CPLX_PATTERN49;
reg [`DDRMC__CPLX_PATTERN5_SZ-1:0] CPLX_PATTERN5_REG = CPLX_PATTERN5;
reg [`DDRMC__CPLX_PATTERN50_SZ-1:0] CPLX_PATTERN50_REG = CPLX_PATTERN50;
reg [`DDRMC__CPLX_PATTERN51_SZ-1:0] CPLX_PATTERN51_REG = CPLX_PATTERN51;
reg [`DDRMC__CPLX_PATTERN52_SZ-1:0] CPLX_PATTERN52_REG = CPLX_PATTERN52;
reg [`DDRMC__CPLX_PATTERN53_SZ-1:0] CPLX_PATTERN53_REG = CPLX_PATTERN53;
reg [`DDRMC__CPLX_PATTERN54_SZ-1:0] CPLX_PATTERN54_REG = CPLX_PATTERN54;
reg [`DDRMC__CPLX_PATTERN55_SZ-1:0] CPLX_PATTERN55_REG = CPLX_PATTERN55;
reg [`DDRMC__CPLX_PATTERN56_SZ-1:0] CPLX_PATTERN56_REG = CPLX_PATTERN56;
reg [`DDRMC__CPLX_PATTERN57_SZ-1:0] CPLX_PATTERN57_REG = CPLX_PATTERN57;
reg [`DDRMC__CPLX_PATTERN58_SZ-1:0] CPLX_PATTERN58_REG = CPLX_PATTERN58;
reg [`DDRMC__CPLX_PATTERN59_SZ-1:0] CPLX_PATTERN59_REG = CPLX_PATTERN59;
reg [`DDRMC__CPLX_PATTERN6_SZ-1:0] CPLX_PATTERN6_REG = CPLX_PATTERN6;
reg [`DDRMC__CPLX_PATTERN60_SZ-1:0] CPLX_PATTERN60_REG = CPLX_PATTERN60;
reg [`DDRMC__CPLX_PATTERN61_SZ-1:0] CPLX_PATTERN61_REG = CPLX_PATTERN61;
reg [`DDRMC__CPLX_PATTERN62_SZ-1:0] CPLX_PATTERN62_REG = CPLX_PATTERN62;
reg [`DDRMC__CPLX_PATTERN63_SZ-1:0] CPLX_PATTERN63_REG = CPLX_PATTERN63;
reg [`DDRMC__CPLX_PATTERN64_SZ-1:0] CPLX_PATTERN64_REG = CPLX_PATTERN64;
reg [`DDRMC__CPLX_PATTERN65_SZ-1:0] CPLX_PATTERN65_REG = CPLX_PATTERN65;
reg [`DDRMC__CPLX_PATTERN66_SZ-1:0] CPLX_PATTERN66_REG = CPLX_PATTERN66;
reg [`DDRMC__CPLX_PATTERN67_SZ-1:0] CPLX_PATTERN67_REG = CPLX_PATTERN67;
reg [`DDRMC__CPLX_PATTERN68_SZ-1:0] CPLX_PATTERN68_REG = CPLX_PATTERN68;
reg [`DDRMC__CPLX_PATTERN69_SZ-1:0] CPLX_PATTERN69_REG = CPLX_PATTERN69;
reg [`DDRMC__CPLX_PATTERN7_SZ-1:0] CPLX_PATTERN7_REG = CPLX_PATTERN7;
reg [`DDRMC__CPLX_PATTERN70_SZ-1:0] CPLX_PATTERN70_REG = CPLX_PATTERN70;
reg [`DDRMC__CPLX_PATTERN71_SZ-1:0] CPLX_PATTERN71_REG = CPLX_PATTERN71;
reg [`DDRMC__CPLX_PATTERN72_SZ-1:0] CPLX_PATTERN72_REG = CPLX_PATTERN72;
reg [`DDRMC__CPLX_PATTERN73_SZ-1:0] CPLX_PATTERN73_REG = CPLX_PATTERN73;
reg [`DDRMC__CPLX_PATTERN74_SZ-1:0] CPLX_PATTERN74_REG = CPLX_PATTERN74;
reg [`DDRMC__CPLX_PATTERN75_SZ-1:0] CPLX_PATTERN75_REG = CPLX_PATTERN75;
reg [`DDRMC__CPLX_PATTERN76_SZ-1:0] CPLX_PATTERN76_REG = CPLX_PATTERN76;
reg [`DDRMC__CPLX_PATTERN77_SZ-1:0] CPLX_PATTERN77_REG = CPLX_PATTERN77;
reg [`DDRMC__CPLX_PATTERN78_SZ-1:0] CPLX_PATTERN78_REG = CPLX_PATTERN78;
reg [`DDRMC__CPLX_PATTERN79_SZ-1:0] CPLX_PATTERN79_REG = CPLX_PATTERN79;
reg [`DDRMC__CPLX_PATTERN8_SZ-1:0] CPLX_PATTERN8_REG = CPLX_PATTERN8;
reg [`DDRMC__CPLX_PATTERN80_SZ-1:0] CPLX_PATTERN80_REG = CPLX_PATTERN80;
reg [`DDRMC__CPLX_PATTERN81_SZ-1:0] CPLX_PATTERN81_REG = CPLX_PATTERN81;
reg [`DDRMC__CPLX_PATTERN82_SZ-1:0] CPLX_PATTERN82_REG = CPLX_PATTERN82;
reg [`DDRMC__CPLX_PATTERN83_SZ-1:0] CPLX_PATTERN83_REG = CPLX_PATTERN83;
reg [`DDRMC__CPLX_PATTERN84_SZ-1:0] CPLX_PATTERN84_REG = CPLX_PATTERN84;
reg [`DDRMC__CPLX_PATTERN85_SZ-1:0] CPLX_PATTERN85_REG = CPLX_PATTERN85;
reg [`DDRMC__CPLX_PATTERN86_SZ-1:0] CPLX_PATTERN86_REG = CPLX_PATTERN86;
reg [`DDRMC__CPLX_PATTERN87_SZ-1:0] CPLX_PATTERN87_REG = CPLX_PATTERN87;
reg [`DDRMC__CPLX_PATTERN88_SZ-1:0] CPLX_PATTERN88_REG = CPLX_PATTERN88;
reg [`DDRMC__CPLX_PATTERN89_SZ-1:0] CPLX_PATTERN89_REG = CPLX_PATTERN89;
reg [`DDRMC__CPLX_PATTERN9_SZ-1:0] CPLX_PATTERN9_REG = CPLX_PATTERN9;
reg [`DDRMC__CPLX_PATTERN90_SZ-1:0] CPLX_PATTERN90_REG = CPLX_PATTERN90;
reg [`DDRMC__CPLX_PATTERN91_SZ-1:0] CPLX_PATTERN91_REG = CPLX_PATTERN91;
reg [`DDRMC__CPLX_PATTERN92_SZ-1:0] CPLX_PATTERN92_REG = CPLX_PATTERN92;
reg [`DDRMC__CPLX_PATTERN93_SZ-1:0] CPLX_PATTERN93_REG = CPLX_PATTERN93;
reg [`DDRMC__CPLX_PATTERN94_SZ-1:0] CPLX_PATTERN94_REG = CPLX_PATTERN94;
reg [`DDRMC__CPLX_PATTERN95_SZ-1:0] CPLX_PATTERN95_REG = CPLX_PATTERN95;
reg [`DDRMC__CPLX_PATTERN96_SZ-1:0] CPLX_PATTERN96_REG = CPLX_PATTERN96;
reg [`DDRMC__CPLX_PATTERN97_SZ-1:0] CPLX_PATTERN97_REG = CPLX_PATTERN97;
reg [`DDRMC__CPLX_PATTERN98_SZ-1:0] CPLX_PATTERN98_REG = CPLX_PATTERN98;
reg [`DDRMC__CPLX_PATTERN99_SZ-1:0] CPLX_PATTERN99_REG = CPLX_PATTERN99;
real DATA_RATE_REG = DATA_RATE;
reg [`DDRMC__DATA_WIDTH_SZ-1:0] DATA_WIDTH_REG = DATA_WIDTH;
reg [`DDRMC__DBG_TRIGGER_SZ-1:0] DBG_TRIGGER_REG = DBG_TRIGGER;
reg [`DDRMC__DC_CMD_CREDITS_SZ-1:0] DC_CMD_CREDITS_REG = DC_CMD_CREDITS;
reg [`DDRMC__DDR_MODE_SZ:1] DDR_MODE_REG = DDR_MODE;
reg [`DDRMC__DEFAULT_PATTERN_SZ-1:0] DEFAULT_PATTERN_REG = DEFAULT_PATTERN;
reg [`DDRMC__ECC_USAGE_SZ:1] ECC_USAGE_REG = ECC_USAGE;
reg [`DDRMC__EXMON_CLR_EXE_SZ-1:0] EXMON_CLR_EXE_REG = EXMON_CLR_EXE;
reg [`DDRMC__FIFO_RDEN_SZ-1:0] FIFO_RDEN_REG = FIFO_RDEN;
reg [`DDRMC__INPUT_TERMINATION_SZ-1:0] INPUT_TERMINATION_REG = INPUT_TERMINATION;
reg [`DDRMC__OUTPUT_TERMINATION_SZ-1:0] OUTPUT_TERMINATION_REG = OUTPUT_TERMINATION;
reg [`DDRMC__PHY_RANK_READ_OVERRIDE_SZ-1:0] PHY_RANK_READ_OVERRIDE_REG = PHY_RANK_READ_OVERRIDE;
reg [`DDRMC__PHY_RANK_WRITE_OVERRIDE_SZ-1:0] PHY_RANK_WRITE_OVERRIDE_REG = PHY_RANK_WRITE_OVERRIDE;
reg [`DDRMC__PHY_RDEN0_SZ-1:0] PHY_RDEN0_REG = PHY_RDEN0;
reg [`DDRMC__PHY_RDEN1_SZ-1:0] PHY_RDEN1_REG = PHY_RDEN1;
reg [`DDRMC__PHY_RDEN10_SZ-1:0] PHY_RDEN10_REG = PHY_RDEN10;
reg [`DDRMC__PHY_RDEN11_SZ-1:0] PHY_RDEN11_REG = PHY_RDEN11;
reg [`DDRMC__PHY_RDEN12_SZ-1:0] PHY_RDEN12_REG = PHY_RDEN12;
reg [`DDRMC__PHY_RDEN13_SZ-1:0] PHY_RDEN13_REG = PHY_RDEN13;
reg [`DDRMC__PHY_RDEN14_SZ-1:0] PHY_RDEN14_REG = PHY_RDEN14;
reg [`DDRMC__PHY_RDEN15_SZ-1:0] PHY_RDEN15_REG = PHY_RDEN15;
reg [`DDRMC__PHY_RDEN16_SZ-1:0] PHY_RDEN16_REG = PHY_RDEN16;
reg [`DDRMC__PHY_RDEN17_SZ-1:0] PHY_RDEN17_REG = PHY_RDEN17;
reg [`DDRMC__PHY_RDEN18_SZ-1:0] PHY_RDEN18_REG = PHY_RDEN18;
reg [`DDRMC__PHY_RDEN19_SZ-1:0] PHY_RDEN19_REG = PHY_RDEN19;
reg [`DDRMC__PHY_RDEN2_SZ-1:0] PHY_RDEN2_REG = PHY_RDEN2;
reg [`DDRMC__PHY_RDEN20_SZ-1:0] PHY_RDEN20_REG = PHY_RDEN20;
reg [`DDRMC__PHY_RDEN21_SZ-1:0] PHY_RDEN21_REG = PHY_RDEN21;
reg [`DDRMC__PHY_RDEN22_SZ-1:0] PHY_RDEN22_REG = PHY_RDEN22;
reg [`DDRMC__PHY_RDEN23_SZ-1:0] PHY_RDEN23_REG = PHY_RDEN23;
reg [`DDRMC__PHY_RDEN24_SZ-1:0] PHY_RDEN24_REG = PHY_RDEN24;
reg [`DDRMC__PHY_RDEN25_SZ-1:0] PHY_RDEN25_REG = PHY_RDEN25;
reg [`DDRMC__PHY_RDEN26_SZ-1:0] PHY_RDEN26_REG = PHY_RDEN26;
reg [`DDRMC__PHY_RDEN3_SZ-1:0] PHY_RDEN3_REG = PHY_RDEN3;
reg [`DDRMC__PHY_RDEN4_SZ-1:0] PHY_RDEN4_REG = PHY_RDEN4;
reg [`DDRMC__PHY_RDEN5_SZ-1:0] PHY_RDEN5_REG = PHY_RDEN5;
reg [`DDRMC__PHY_RDEN6_SZ-1:0] PHY_RDEN6_REG = PHY_RDEN6;
reg [`DDRMC__PHY_RDEN7_SZ-1:0] PHY_RDEN7_REG = PHY_RDEN7;
reg [`DDRMC__PHY_RDEN8_SZ-1:0] PHY_RDEN8_REG = PHY_RDEN8;
reg [`DDRMC__PHY_RDEN9_SZ-1:0] PHY_RDEN9_REG = PHY_RDEN9;
reg [`DDRMC__PRBS_CNT_SZ-1:0] PRBS_CNT_REG = PRBS_CNT;
reg [`DDRMC__PRBS_CONFIG_SZ-1:0] PRBS_CONFIG_REG = PRBS_CONFIG;
reg [`DDRMC__PRBS_CONFIG2_SZ-1:0] PRBS_CONFIG2_REG = PRBS_CONFIG2;
reg [`DDRMC__PRBS_SEED0_SZ-1:0] PRBS_SEED0_REG = PRBS_SEED0;
reg [`DDRMC__PRBS_SEED1_SZ-1:0] PRBS_SEED1_REG = PRBS_SEED1;
reg [`DDRMC__PRBS_SEED2_SZ-1:0] PRBS_SEED2_REG = PRBS_SEED2;
reg [`DDRMC__PRBS_SEED3_SZ-1:0] PRBS_SEED3_REG = PRBS_SEED3;
reg [`DDRMC__PRBS_SEED4_SZ-1:0] PRBS_SEED4_REG = PRBS_SEED4;
reg [`DDRMC__PRBS_SEED5_SZ-1:0] PRBS_SEED5_REG = PRBS_SEED5;
reg [`DDRMC__PRBS_SEED6_SZ-1:0] PRBS_SEED6_REG = PRBS_SEED6;
reg [`DDRMC__PRBS_SEED7_SZ-1:0] PRBS_SEED7_REG = PRBS_SEED7;
reg [`DDRMC__PRBS_SEED8_SZ-1:0] PRBS_SEED8_REG = PRBS_SEED8;
reg [`DDRMC__RAM_SETTING_RF2PHS_SZ-1:0] RAM_SETTING_RF2PHS_REG = RAM_SETTING_RF2PHS;
reg [`DDRMC__RAM_SETTING_RFSPHD_SZ-1:0] RAM_SETTING_RFSPHD_REG = RAM_SETTING_RFSPHD;
reg [`DDRMC__RAM_SETTING_SRSPHD_SZ-1:0] RAM_SETTING_SRSPHD_REG = RAM_SETTING_SRSPHD;
real READ_BANDWIDTH_REG = READ_BANDWIDTH;
reg [`DDRMC__REG_ADEC0_SZ-1:0] REG_ADEC0_REG = REG_ADEC0;
reg [`DDRMC__REG_ADEC1_SZ-1:0] REG_ADEC1_REG = REG_ADEC1;
reg [`DDRMC__REG_ADEC10_SZ-1:0] REG_ADEC10_REG = REG_ADEC10;
reg [`DDRMC__REG_ADEC11_SZ-1:0] REG_ADEC11_REG = REG_ADEC11;
reg [`DDRMC__REG_ADEC2_SZ-1:0] REG_ADEC2_REG = REG_ADEC2;
reg [`DDRMC__REG_ADEC3_SZ-1:0] REG_ADEC3_REG = REG_ADEC3;
reg [`DDRMC__REG_ADEC4_SZ-1:0] REG_ADEC4_REG = REG_ADEC4;
reg [`DDRMC__REG_ADEC5_SZ-1:0] REG_ADEC5_REG = REG_ADEC5;
reg [`DDRMC__REG_ADEC6_SZ-1:0] REG_ADEC6_REG = REG_ADEC6;
reg [`DDRMC__REG_ADEC7_SZ-1:0] REG_ADEC7_REG = REG_ADEC7;
reg [`DDRMC__REG_ADEC8_SZ-1:0] REG_ADEC8_REG = REG_ADEC8;
reg [`DDRMC__REG_ADEC9_SZ-1:0] REG_ADEC9_REG = REG_ADEC9;
reg [`DDRMC__REG_CMDQ_BER_RATE_CTRL_SZ-1:0] REG_CMDQ_BER_RATE_CTRL_REG = REG_CMDQ_BER_RATE_CTRL;
reg [`DDRMC__REG_CMDQ_BEW_RATE_CTRL_SZ-1:0] REG_CMDQ_BEW_RATE_CTRL_REG = REG_CMDQ_BEW_RATE_CTRL;
reg [`DDRMC__REG_CMDQ_CTRL0_SZ-1:0] REG_CMDQ_CTRL0_REG = REG_CMDQ_CTRL0;
reg [`DDRMC__REG_CMDQ_CTRL1_SZ-1:0] REG_CMDQ_CTRL1_REG = REG_CMDQ_CTRL1;
reg [`DDRMC__REG_CMDQ_ISR_RATE_CTRL_SZ-1:0] REG_CMDQ_ISR_RATE_CTRL_REG = REG_CMDQ_ISR_RATE_CTRL;
reg [`DDRMC__REG_CMDQ_ISW_RATE_CTRL_SZ-1:0] REG_CMDQ_ISW_RATE_CTRL_REG = REG_CMDQ_ISW_RATE_CTRL;
reg [`DDRMC__REG_CMDQ_LLR_RATE_CTRL_SZ-1:0] REG_CMDQ_LLR_RATE_CTRL_REG = REG_CMDQ_LLR_RATE_CTRL;
reg [`DDRMC__REG_COM_1_SZ-1:0] REG_COM_1_REG = REG_COM_1;
reg [`DDRMC__REG_COM_2_SZ-1:0] REG_COM_2_REG = REG_COM_2;
reg [`DDRMC__REG_COM_3_SZ-1:0] REG_COM_3_REG = REG_COM_3;
reg [`DDRMC__REG_CONFIG0_SZ-1:0] REG_CONFIG0_REG = REG_CONFIG0;
reg [`DDRMC__REG_CONFIG1_SZ-1:0] REG_CONFIG1_REG = REG_CONFIG1;
reg [`DDRMC__REG_CONFIG2_SZ-1:0] REG_CONFIG2_REG = REG_CONFIG2;
reg [`DDRMC__REG_CONFIG3_SZ-1:0] REG_CONFIG3_REG = REG_CONFIG3;
reg [`DDRMC__REG_CONFIG4_SZ-1:0] REG_CONFIG4_REG = REG_CONFIG4;
reg [`DDRMC__REG_DRAM_ARB_SZ-1:0] REG_DRAM_ARB_REG = REG_DRAM_ARB;
reg [`DDRMC__REG_MRS_0_SZ-1:0] REG_MRS_0_REG = REG_MRS_0;
reg [`DDRMC__REG_MRS_1_SZ-1:0] REG_MRS_1_REG = REG_MRS_1;
reg [`DDRMC__REG_MRS_2_SZ-1:0] REG_MRS_2_REG = REG_MRS_2;
reg [`DDRMC__REG_MRS_7_SZ-1:0] REG_MRS_7_REG = REG_MRS_7;
reg [`DDRMC__REG_NSU0_PORT_SZ-1:0] REG_NSU0_PORT_REG = REG_NSU0_PORT;
reg [`DDRMC__REG_NSU1_PORT_SZ-1:0] REG_NSU1_PORT_REG = REG_NSU1_PORT;
reg [`DDRMC__REG_NSU2_PORT_SZ-1:0] REG_NSU2_PORT_REG = REG_NSU2_PORT;
reg [`DDRMC__REG_NSU3_PORT_SZ-1:0] REG_NSU3_PORT_REG = REG_NSU3_PORT;
reg [`DDRMC__REG_NSU_0_EGR_SZ-1:0] REG_NSU_0_EGR_REG = REG_NSU_0_EGR;
reg [`DDRMC__REG_NSU_0_ING_SZ-1:0] REG_NSU_0_ING_REG = REG_NSU_0_ING;
reg [`DDRMC__REG_NSU_0_R_EGR_SZ-1:0] REG_NSU_0_R_EGR_REG = REG_NSU_0_R_EGR;
reg [`DDRMC__REG_NSU_0_W_EGR_SZ-1:0] REG_NSU_0_W_EGR_REG = REG_NSU_0_W_EGR;
reg [`DDRMC__REG_NSU_1_EGR_SZ-1:0] REG_NSU_1_EGR_REG = REG_NSU_1_EGR;
reg [`DDRMC__REG_NSU_1_ING_SZ-1:0] REG_NSU_1_ING_REG = REG_NSU_1_ING;
reg [`DDRMC__REG_NSU_1_R_EGR_SZ-1:0] REG_NSU_1_R_EGR_REG = REG_NSU_1_R_EGR;
reg [`DDRMC__REG_NSU_1_W_EGR_SZ-1:0] REG_NSU_1_W_EGR_REG = REG_NSU_1_W_EGR;
reg [`DDRMC__REG_NSU_2_EGR_SZ-1:0] REG_NSU_2_EGR_REG = REG_NSU_2_EGR;
reg [`DDRMC__REG_NSU_2_ING_SZ-1:0] REG_NSU_2_ING_REG = REG_NSU_2_ING;
reg [`DDRMC__REG_NSU_2_R_EGR_SZ-1:0] REG_NSU_2_R_EGR_REG = REG_NSU_2_R_EGR;
reg [`DDRMC__REG_NSU_2_W_EGR_SZ-1:0] REG_NSU_2_W_EGR_REG = REG_NSU_2_W_EGR;
reg [`DDRMC__REG_NSU_3_EGR_SZ-1:0] REG_NSU_3_EGR_REG = REG_NSU_3_EGR;
reg [`DDRMC__REG_NSU_3_ING_SZ-1:0] REG_NSU_3_ING_REG = REG_NSU_3_ING;
reg [`DDRMC__REG_NSU_3_R_EGR_SZ-1:0] REG_NSU_3_R_EGR_REG = REG_NSU_3_R_EGR;
reg [`DDRMC__REG_NSU_3_W_EGR_SZ-1:0] REG_NSU_3_W_EGR_REG = REG_NSU_3_W_EGR;
reg [`DDRMC__REG_P0_BER_RATE_CTRL_SZ-1:0] REG_P0_BER_RATE_CTRL_REG = REG_P0_BER_RATE_CTRL;
reg [`DDRMC__REG_P0_BEW_RATE_CTRL_SZ-1:0] REG_P0_BEW_RATE_CTRL_REG = REG_P0_BEW_RATE_CTRL;
reg [`DDRMC__REG_P0_ISR_RATE_CTRL_SZ-1:0] REG_P0_ISR_RATE_CTRL_REG = REG_P0_ISR_RATE_CTRL;
reg [`DDRMC__REG_P0_ISW_RATE_CTRL_SZ-1:0] REG_P0_ISW_RATE_CTRL_REG = REG_P0_ISW_RATE_CTRL;
reg [`DDRMC__REG_P0_LLR_RATE_CTRL_SZ-1:0] REG_P0_LLR_RATE_CTRL_REG = REG_P0_LLR_RATE_CTRL;
reg [`DDRMC__REG_P1_BER_RATE_CTRL_SZ-1:0] REG_P1_BER_RATE_CTRL_REG = REG_P1_BER_RATE_CTRL;
reg [`DDRMC__REG_P1_BEW_RATE_CTRL_SZ-1:0] REG_P1_BEW_RATE_CTRL_REG = REG_P1_BEW_RATE_CTRL;
reg [`DDRMC__REG_P1_ISR_RATE_CTRL_SZ-1:0] REG_P1_ISR_RATE_CTRL_REG = REG_P1_ISR_RATE_CTRL;
reg [`DDRMC__REG_P1_ISW_RATE_CTRL_SZ-1:0] REG_P1_ISW_RATE_CTRL_REG = REG_P1_ISW_RATE_CTRL;
reg [`DDRMC__REG_P1_LLR_RATE_CTRL_SZ-1:0] REG_P1_LLR_RATE_CTRL_REG = REG_P1_LLR_RATE_CTRL;
reg [`DDRMC__REG_P2_BER_RATE_CTRL_SZ-1:0] REG_P2_BER_RATE_CTRL_REG = REG_P2_BER_RATE_CTRL;
reg [`DDRMC__REG_P2_BEW_RATE_CTRL_SZ-1:0] REG_P2_BEW_RATE_CTRL_REG = REG_P2_BEW_RATE_CTRL;
reg [`DDRMC__REG_P2_ISR_RATE_CTRL_SZ-1:0] REG_P2_ISR_RATE_CTRL_REG = REG_P2_ISR_RATE_CTRL;
reg [`DDRMC__REG_P2_ISW_RATE_CTRL_SZ-1:0] REG_P2_ISW_RATE_CTRL_REG = REG_P2_ISW_RATE_CTRL;
reg [`DDRMC__REG_P2_LLR_RATE_CTRL_SZ-1:0] REG_P2_LLR_RATE_CTRL_REG = REG_P2_LLR_RATE_CTRL;
reg [`DDRMC__REG_P3_BER_RATE_CTRL_SZ-1:0] REG_P3_BER_RATE_CTRL_REG = REG_P3_BER_RATE_CTRL;
reg [`DDRMC__REG_P3_BEW_RATE_CTRL_SZ-1:0] REG_P3_BEW_RATE_CTRL_REG = REG_P3_BEW_RATE_CTRL;
reg [`DDRMC__REG_P3_ISR_RATE_CTRL_SZ-1:0] REG_P3_ISR_RATE_CTRL_REG = REG_P3_ISR_RATE_CTRL;
reg [`DDRMC__REG_P3_ISW_RATE_CTRL_SZ-1:0] REG_P3_ISW_RATE_CTRL_REG = REG_P3_ISW_RATE_CTRL;
reg [`DDRMC__REG_P3_LLR_RATE_CTRL_SZ-1:0] REG_P3_LLR_RATE_CTRL_REG = REG_P3_LLR_RATE_CTRL;
reg [`DDRMC__REG_PINOUT_SZ-1:0] REG_PINOUT_REG = REG_PINOUT;
reg [`DDRMC__REG_PT_CONFIG_SZ-1:0] REG_PT_CONFIG_REG = REG_PT_CONFIG;
reg [`DDRMC__REG_QOS0_SZ-1:0] REG_QOS0_REG = REG_QOS0;
reg [`DDRMC__REG_QOS1_SZ-1:0] REG_QOS1_REG = REG_QOS1;
reg [`DDRMC__REG_QOS2_SZ-1:0] REG_QOS2_REG = REG_QOS2;
reg [`DDRMC__REG_QOS_RATE_CTRL_SCALE_SZ-1:0] REG_QOS_RATE_CTRL_SCALE_REG = REG_QOS_RATE_CTRL_SCALE;
reg [`DDRMC__REG_QOS_TIMEOUT0_SZ-1:0] REG_QOS_TIMEOUT0_REG = REG_QOS_TIMEOUT0;
reg [`DDRMC__REG_QOS_TIMEOUT1_SZ-1:0] REG_QOS_TIMEOUT1_REG = REG_QOS_TIMEOUT1;
reg [`DDRMC__REG_QOS_TIMEOUT2_SZ-1:0] REG_QOS_TIMEOUT2_REG = REG_QOS_TIMEOUT2;
reg [`DDRMC__REG_RATE_CTRL_SCALE_SZ-1:0] REG_RATE_CTRL_SCALE_REG = REG_RATE_CTRL_SCALE;
reg [`DDRMC__REG_RD_CONFIG_SZ-1:0] REG_RD_CONFIG_REG = REG_RD_CONFIG;
reg [`DDRMC__REG_RD_DRR_TKN_P0_SZ-1:0] REG_RD_DRR_TKN_P0_REG = REG_RD_DRR_TKN_P0;
reg [`DDRMC__REG_RD_DRR_TKN_P1_SZ-1:0] REG_RD_DRR_TKN_P1_REG = REG_RD_DRR_TKN_P1;
reg [`DDRMC__REG_RD_DRR_TKN_P2_SZ-1:0] REG_RD_DRR_TKN_P2_REG = REG_RD_DRR_TKN_P2;
reg [`DDRMC__REG_RD_DRR_TKN_P3_SZ-1:0] REG_RD_DRR_TKN_P3_REG = REG_RD_DRR_TKN_P3;
reg [`DDRMC__REG_REF_0_SZ-1:0] REG_REF_0_REG = REG_REF_0;
reg [`DDRMC__REG_REF_1_SZ-1:0] REG_REF_1_REG = REG_REF_1;
reg [`DDRMC__REG_REF_2_SZ-1:0] REG_REF_2_REG = REG_REF_2;
reg [`DDRMC__REG_REF_3_SZ-1:0] REG_REF_3_REG = REG_REF_3;
reg [`DDRMC__REG_RETRY_0_SZ-1:0] REG_RETRY_0_REG = REG_RETRY_0;
reg [`DDRMC__REG_RETRY_1_SZ-1:0] REG_RETRY_1_REG = REG_RETRY_1;
reg [`DDRMC__REG_SAFE_CONFIG0_SZ-1:0] REG_SAFE_CONFIG0_REG = REG_SAFE_CONFIG0;
reg [`DDRMC__REG_SAFE_CONFIG1_SZ-1:0] REG_SAFE_CONFIG1_REG = REG_SAFE_CONFIG1;
reg [`DDRMC__REG_SAFE_CONFIG2_SZ-1:0] REG_SAFE_CONFIG2_REG = REG_SAFE_CONFIG2;
reg [`DDRMC__REG_SAFE_CONFIG3_SZ-1:0] REG_SAFE_CONFIG3_REG = REG_SAFE_CONFIG3;
reg [`DDRMC__REG_SAFE_CONFIG4_SZ-1:0] REG_SAFE_CONFIG4_REG = REG_SAFE_CONFIG4;
reg [`DDRMC__REG_SAFE_CONFIG5_SZ-1:0] REG_SAFE_CONFIG5_REG = REG_SAFE_CONFIG5;
reg [`DDRMC__REG_SAFE_CONFIG6_SZ-1:0] REG_SAFE_CONFIG6_REG = REG_SAFE_CONFIG6;
reg [`DDRMC__REG_SAFE_CONFIG7_SZ-1:0] REG_SAFE_CONFIG7_REG = REG_SAFE_CONFIG7;
reg [`DDRMC__REG_SAFE_CONFIG8_SZ-1:0] REG_SAFE_CONFIG8_REG = REG_SAFE_CONFIG8;
reg [`DDRMC__REG_SCRUB0_SZ-1:0] REG_SCRUB0_REG = REG_SCRUB0;
reg [`DDRMC__REG_SCRUB1_SZ-1:0] REG_SCRUB1_REG = REG_SCRUB1;
reg [`DDRMC__REG_SCRUB8_SZ-1:0] REG_SCRUB8_REG = REG_SCRUB8;
reg REG_SCRUB9_REG = REG_SCRUB9;
reg [`DDRMC__REG_TXN_CONFIG_SZ-1:0] REG_TXN_CONFIG_REG = REG_TXN_CONFIG;
reg [`DDRMC__REG_WR_CONFIG_SZ-1:0] REG_WR_CONFIG_REG = REG_WR_CONFIG;
reg [`DDRMC__REG_WR_DRR_TKN_P0_SZ-1:0] REG_WR_DRR_TKN_P0_REG = REG_WR_DRR_TKN_P0;
reg [`DDRMC__REG_WR_DRR_TKN_P1_SZ-1:0] REG_WR_DRR_TKN_P1_REG = REG_WR_DRR_TKN_P1;
reg [`DDRMC__REG_WR_DRR_TKN_P2_SZ-1:0] REG_WR_DRR_TKN_P2_REG = REG_WR_DRR_TKN_P2;
reg [`DDRMC__REG_WR_DRR_TKN_P3_SZ-1:0] REG_WR_DRR_TKN_P3_REG = REG_WR_DRR_TKN_P3;
reg SEQ_ADDR_DEFAULT_REG = SEQ_ADDR_DEFAULT;
reg SEQ_BA_DEFAULT_REG = SEQ_BA_DEFAULT;
reg SEQ_BG_DEFAULT_REG = SEQ_BG_DEFAULT;
reg SEQ_CBIT_DEFAULT_REG = SEQ_CBIT_DEFAULT;
reg [`DDRMC__SEQ_CK_CAL_SZ-1:0] SEQ_CK_CAL_REG = SEQ_CK_CAL;
reg [`DDRMC__SEQ_CMD_DEFAULT_SZ-1:0] SEQ_CMD_DEFAULT_REG = SEQ_CMD_DEFAULT;
reg [`DDRMC__SEQ_CMD_POR_SZ-1:0] SEQ_CMD_POR_REG = SEQ_CMD_POR;
reg [`DDRMC__SEQ_DQS_DEFAULT_SZ-1:0] SEQ_DQS_DEFAULT_REG = SEQ_DQS_DEFAULT;
reg [`DDRMC__SEQ_DQ_DEFAULT_SZ-1:0] SEQ_DQ_DEFAULT_REG = SEQ_DQ_DEFAULT;
reg [`DDRMC__SEQ_INIT_ADDR0_SZ-1:0] SEQ_INIT_ADDR0_REG = SEQ_INIT_ADDR0;
reg [`DDRMC__SEQ_INIT_ADDR1_SZ-1:0] SEQ_INIT_ADDR1_REG = SEQ_INIT_ADDR1;
reg [`DDRMC__SEQ_INIT_ADDR10_SZ-1:0] SEQ_INIT_ADDR10_REG = SEQ_INIT_ADDR10;
reg [`DDRMC__SEQ_INIT_ADDR11_SZ-1:0] SEQ_INIT_ADDR11_REG = SEQ_INIT_ADDR11;
reg [`DDRMC__SEQ_INIT_ADDR12_SZ-1:0] SEQ_INIT_ADDR12_REG = SEQ_INIT_ADDR12;
reg [`DDRMC__SEQ_INIT_ADDR13_SZ-1:0] SEQ_INIT_ADDR13_REG = SEQ_INIT_ADDR13;
reg [`DDRMC__SEQ_INIT_ADDR14_SZ-1:0] SEQ_INIT_ADDR14_REG = SEQ_INIT_ADDR14;
reg [`DDRMC__SEQ_INIT_ADDR15_SZ-1:0] SEQ_INIT_ADDR15_REG = SEQ_INIT_ADDR15;
reg [`DDRMC__SEQ_INIT_ADDR16_SZ-1:0] SEQ_INIT_ADDR16_REG = SEQ_INIT_ADDR16;
reg [`DDRMC__SEQ_INIT_ADDR17_SZ-1:0] SEQ_INIT_ADDR17_REG = SEQ_INIT_ADDR17;
reg [`DDRMC__SEQ_INIT_ADDR18_SZ-1:0] SEQ_INIT_ADDR18_REG = SEQ_INIT_ADDR18;
reg [`DDRMC__SEQ_INIT_ADDR19_SZ-1:0] SEQ_INIT_ADDR19_REG = SEQ_INIT_ADDR19;
reg [`DDRMC__SEQ_INIT_ADDR2_SZ-1:0] SEQ_INIT_ADDR2_REG = SEQ_INIT_ADDR2;
reg [`DDRMC__SEQ_INIT_ADDR20_SZ-1:0] SEQ_INIT_ADDR20_REG = SEQ_INIT_ADDR20;
reg [`DDRMC__SEQ_INIT_ADDR21_SZ-1:0] SEQ_INIT_ADDR21_REG = SEQ_INIT_ADDR21;
reg [`DDRMC__SEQ_INIT_ADDR22_SZ-1:0] SEQ_INIT_ADDR22_REG = SEQ_INIT_ADDR22;
reg [`DDRMC__SEQ_INIT_ADDR23_SZ-1:0] SEQ_INIT_ADDR23_REG = SEQ_INIT_ADDR23;
reg [`DDRMC__SEQ_INIT_ADDR24_SZ-1:0] SEQ_INIT_ADDR24_REG = SEQ_INIT_ADDR24;
reg [`DDRMC__SEQ_INIT_ADDR25_SZ-1:0] SEQ_INIT_ADDR25_REG = SEQ_INIT_ADDR25;
reg [`DDRMC__SEQ_INIT_ADDR26_SZ-1:0] SEQ_INIT_ADDR26_REG = SEQ_INIT_ADDR26;
reg [`DDRMC__SEQ_INIT_ADDR27_SZ-1:0] SEQ_INIT_ADDR27_REG = SEQ_INIT_ADDR27;
reg [`DDRMC__SEQ_INIT_ADDR28_SZ-1:0] SEQ_INIT_ADDR28_REG = SEQ_INIT_ADDR28;
reg [`DDRMC__SEQ_INIT_ADDR29_SZ-1:0] SEQ_INIT_ADDR29_REG = SEQ_INIT_ADDR29;
reg [`DDRMC__SEQ_INIT_ADDR3_SZ-1:0] SEQ_INIT_ADDR3_REG = SEQ_INIT_ADDR3;
reg [`DDRMC__SEQ_INIT_ADDR30_SZ-1:0] SEQ_INIT_ADDR30_REG = SEQ_INIT_ADDR30;
reg [`DDRMC__SEQ_INIT_ADDR31_SZ-1:0] SEQ_INIT_ADDR31_REG = SEQ_INIT_ADDR31;
reg [`DDRMC__SEQ_INIT_ADDR32_SZ-1:0] SEQ_INIT_ADDR32_REG = SEQ_INIT_ADDR32;
reg [`DDRMC__SEQ_INIT_ADDR33_SZ-1:0] SEQ_INIT_ADDR33_REG = SEQ_INIT_ADDR33;
reg [`DDRMC__SEQ_INIT_ADDR34_SZ-1:0] SEQ_INIT_ADDR34_REG = SEQ_INIT_ADDR34;
reg [`DDRMC__SEQ_INIT_ADDR35_SZ-1:0] SEQ_INIT_ADDR35_REG = SEQ_INIT_ADDR35;
reg [`DDRMC__SEQ_INIT_ADDR36_SZ-1:0] SEQ_INIT_ADDR36_REG = SEQ_INIT_ADDR36;
reg [`DDRMC__SEQ_INIT_ADDR37_SZ-1:0] SEQ_INIT_ADDR37_REG = SEQ_INIT_ADDR37;
reg [`DDRMC__SEQ_INIT_ADDR38_SZ-1:0] SEQ_INIT_ADDR38_REG = SEQ_INIT_ADDR38;
reg [`DDRMC__SEQ_INIT_ADDR39_SZ-1:0] SEQ_INIT_ADDR39_REG = SEQ_INIT_ADDR39;
reg [`DDRMC__SEQ_INIT_ADDR4_SZ-1:0] SEQ_INIT_ADDR4_REG = SEQ_INIT_ADDR4;
reg [`DDRMC__SEQ_INIT_ADDR40_SZ-1:0] SEQ_INIT_ADDR40_REG = SEQ_INIT_ADDR40;
reg [`DDRMC__SEQ_INIT_ADDR41_SZ-1:0] SEQ_INIT_ADDR41_REG = SEQ_INIT_ADDR41;
reg [`DDRMC__SEQ_INIT_ADDR42_SZ-1:0] SEQ_INIT_ADDR42_REG = SEQ_INIT_ADDR42;
reg [`DDRMC__SEQ_INIT_ADDR43_SZ-1:0] SEQ_INIT_ADDR43_REG = SEQ_INIT_ADDR43;
reg [`DDRMC__SEQ_INIT_ADDR44_SZ-1:0] SEQ_INIT_ADDR44_REG = SEQ_INIT_ADDR44;
reg [`DDRMC__SEQ_INIT_ADDR45_SZ-1:0] SEQ_INIT_ADDR45_REG = SEQ_INIT_ADDR45;
reg [`DDRMC__SEQ_INIT_ADDR46_SZ-1:0] SEQ_INIT_ADDR46_REG = SEQ_INIT_ADDR46;
reg [`DDRMC__SEQ_INIT_ADDR47_SZ-1:0] SEQ_INIT_ADDR47_REG = SEQ_INIT_ADDR47;
reg [`DDRMC__SEQ_INIT_ADDR48_SZ-1:0] SEQ_INIT_ADDR48_REG = SEQ_INIT_ADDR48;
reg [`DDRMC__SEQ_INIT_ADDR49_SZ-1:0] SEQ_INIT_ADDR49_REG = SEQ_INIT_ADDR49;
reg [`DDRMC__SEQ_INIT_ADDR5_SZ-1:0] SEQ_INIT_ADDR5_REG = SEQ_INIT_ADDR5;
reg [`DDRMC__SEQ_INIT_ADDR50_SZ-1:0] SEQ_INIT_ADDR50_REG = SEQ_INIT_ADDR50;
reg [`DDRMC__SEQ_INIT_ADDR51_SZ-1:0] SEQ_INIT_ADDR51_REG = SEQ_INIT_ADDR51;
reg [`DDRMC__SEQ_INIT_ADDR52_SZ-1:0] SEQ_INIT_ADDR52_REG = SEQ_INIT_ADDR52;
reg [`DDRMC__SEQ_INIT_ADDR53_SZ-1:0] SEQ_INIT_ADDR53_REG = SEQ_INIT_ADDR53;
reg [`DDRMC__SEQ_INIT_ADDR54_SZ-1:0] SEQ_INIT_ADDR54_REG = SEQ_INIT_ADDR54;
reg [`DDRMC__SEQ_INIT_ADDR55_SZ-1:0] SEQ_INIT_ADDR55_REG = SEQ_INIT_ADDR55;
reg [`DDRMC__SEQ_INIT_ADDR56_SZ-1:0] SEQ_INIT_ADDR56_REG = SEQ_INIT_ADDR56;
reg [`DDRMC__SEQ_INIT_ADDR57_SZ-1:0] SEQ_INIT_ADDR57_REG = SEQ_INIT_ADDR57;
reg [`DDRMC__SEQ_INIT_ADDR58_SZ-1:0] SEQ_INIT_ADDR58_REG = SEQ_INIT_ADDR58;
reg [`DDRMC__SEQ_INIT_ADDR59_SZ-1:0] SEQ_INIT_ADDR59_REG = SEQ_INIT_ADDR59;
reg [`DDRMC__SEQ_INIT_ADDR6_SZ-1:0] SEQ_INIT_ADDR6_REG = SEQ_INIT_ADDR6;
reg [`DDRMC__SEQ_INIT_ADDR60_SZ-1:0] SEQ_INIT_ADDR60_REG = SEQ_INIT_ADDR60;
reg [`DDRMC__SEQ_INIT_ADDR61_SZ-1:0] SEQ_INIT_ADDR61_REG = SEQ_INIT_ADDR61;
reg [`DDRMC__SEQ_INIT_ADDR62_SZ-1:0] SEQ_INIT_ADDR62_REG = SEQ_INIT_ADDR62;
reg [`DDRMC__SEQ_INIT_ADDR63_SZ-1:0] SEQ_INIT_ADDR63_REG = SEQ_INIT_ADDR63;
reg [`DDRMC__SEQ_INIT_ADDR64_SZ-1:0] SEQ_INIT_ADDR64_REG = SEQ_INIT_ADDR64;
reg [`DDRMC__SEQ_INIT_ADDR65_SZ-1:0] SEQ_INIT_ADDR65_REG = SEQ_INIT_ADDR65;
reg [`DDRMC__SEQ_INIT_ADDR66_SZ-1:0] SEQ_INIT_ADDR66_REG = SEQ_INIT_ADDR66;
reg [`DDRMC__SEQ_INIT_ADDR67_SZ-1:0] SEQ_INIT_ADDR67_REG = SEQ_INIT_ADDR67;
reg [`DDRMC__SEQ_INIT_ADDR68_SZ-1:0] SEQ_INIT_ADDR68_REG = SEQ_INIT_ADDR68;
reg [`DDRMC__SEQ_INIT_ADDR69_SZ-1:0] SEQ_INIT_ADDR69_REG = SEQ_INIT_ADDR69;
reg [`DDRMC__SEQ_INIT_ADDR7_SZ-1:0] SEQ_INIT_ADDR7_REG = SEQ_INIT_ADDR7;
reg [`DDRMC__SEQ_INIT_ADDR70_SZ-1:0] SEQ_INIT_ADDR70_REG = SEQ_INIT_ADDR70;
reg [`DDRMC__SEQ_INIT_ADDR71_SZ-1:0] SEQ_INIT_ADDR71_REG = SEQ_INIT_ADDR71;
reg [`DDRMC__SEQ_INIT_ADDR72_SZ-1:0] SEQ_INIT_ADDR72_REG = SEQ_INIT_ADDR72;
reg [`DDRMC__SEQ_INIT_ADDR73_SZ-1:0] SEQ_INIT_ADDR73_REG = SEQ_INIT_ADDR73;
reg [`DDRMC__SEQ_INIT_ADDR74_SZ-1:0] SEQ_INIT_ADDR74_REG = SEQ_INIT_ADDR74;
reg [`DDRMC__SEQ_INIT_ADDR75_SZ-1:0] SEQ_INIT_ADDR75_REG = SEQ_INIT_ADDR75;
reg [`DDRMC__SEQ_INIT_ADDR76_SZ-1:0] SEQ_INIT_ADDR76_REG = SEQ_INIT_ADDR76;
reg [`DDRMC__SEQ_INIT_ADDR77_SZ-1:0] SEQ_INIT_ADDR77_REG = SEQ_INIT_ADDR77;
reg [`DDRMC__SEQ_INIT_ADDR78_SZ-1:0] SEQ_INIT_ADDR78_REG = SEQ_INIT_ADDR78;
reg [`DDRMC__SEQ_INIT_ADDR79_SZ-1:0] SEQ_INIT_ADDR79_REG = SEQ_INIT_ADDR79;
reg [`DDRMC__SEQ_INIT_ADDR8_SZ-1:0] SEQ_INIT_ADDR8_REG = SEQ_INIT_ADDR8;
reg [`DDRMC__SEQ_INIT_ADDR80_SZ-1:0] SEQ_INIT_ADDR80_REG = SEQ_INIT_ADDR80;
reg [`DDRMC__SEQ_INIT_ADDR81_SZ-1:0] SEQ_INIT_ADDR81_REG = SEQ_INIT_ADDR81;
reg [`DDRMC__SEQ_INIT_ADDR82_SZ-1:0] SEQ_INIT_ADDR82_REG = SEQ_INIT_ADDR82;
reg [`DDRMC__SEQ_INIT_ADDR83_SZ-1:0] SEQ_INIT_ADDR83_REG = SEQ_INIT_ADDR83;
reg [`DDRMC__SEQ_INIT_ADDR84_SZ-1:0] SEQ_INIT_ADDR84_REG = SEQ_INIT_ADDR84;
reg [`DDRMC__SEQ_INIT_ADDR85_SZ-1:0] SEQ_INIT_ADDR85_REG = SEQ_INIT_ADDR85;
reg [`DDRMC__SEQ_INIT_ADDR86_SZ-1:0] SEQ_INIT_ADDR86_REG = SEQ_INIT_ADDR86;
reg [`DDRMC__SEQ_INIT_ADDR87_SZ-1:0] SEQ_INIT_ADDR87_REG = SEQ_INIT_ADDR87;
reg [`DDRMC__SEQ_INIT_ADDR88_SZ-1:0] SEQ_INIT_ADDR88_REG = SEQ_INIT_ADDR88;
reg [`DDRMC__SEQ_INIT_ADDR89_SZ-1:0] SEQ_INIT_ADDR89_REG = SEQ_INIT_ADDR89;
reg [`DDRMC__SEQ_INIT_ADDR9_SZ-1:0] SEQ_INIT_ADDR9_REG = SEQ_INIT_ADDR9;
reg [`DDRMC__SEQ_INIT_ADDR90_SZ-1:0] SEQ_INIT_ADDR90_REG = SEQ_INIT_ADDR90;
reg [`DDRMC__SEQ_INIT_ADDR91_SZ-1:0] SEQ_INIT_ADDR91_REG = SEQ_INIT_ADDR91;
reg [`DDRMC__SEQ_INIT_ADDR92_SZ-1:0] SEQ_INIT_ADDR92_REG = SEQ_INIT_ADDR92;
reg [`DDRMC__SEQ_INIT_ADDR93_SZ-1:0] SEQ_INIT_ADDR93_REG = SEQ_INIT_ADDR93;
reg [`DDRMC__SEQ_INIT_ADDR94_SZ-1:0] SEQ_INIT_ADDR94_REG = SEQ_INIT_ADDR94;
reg [`DDRMC__SEQ_INIT_ADDR95_SZ-1:0] SEQ_INIT_ADDR95_REG = SEQ_INIT_ADDR95;
reg [`DDRMC__SEQ_INIT_ADDR96_SZ-1:0] SEQ_INIT_ADDR96_REG = SEQ_INIT_ADDR96;
reg [`DDRMC__SEQ_INIT_ADDR97_SZ-1:0] SEQ_INIT_ADDR97_REG = SEQ_INIT_ADDR97;
reg [`DDRMC__SEQ_INIT_ADDR98_SZ-1:0] SEQ_INIT_ADDR98_REG = SEQ_INIT_ADDR98;
reg [`DDRMC__SEQ_INIT_ADDR99_SZ-1:0] SEQ_INIT_ADDR99_REG = SEQ_INIT_ADDR99;
reg [`DDRMC__SEQ_INIT_CMD0_SZ-1:0] SEQ_INIT_CMD0_REG = SEQ_INIT_CMD0;
reg [`DDRMC__SEQ_INIT_CMD1_SZ-1:0] SEQ_INIT_CMD1_REG = SEQ_INIT_CMD1;
reg [`DDRMC__SEQ_INIT_CMD10_SZ-1:0] SEQ_INIT_CMD10_REG = SEQ_INIT_CMD10;
reg [`DDRMC__SEQ_INIT_CMD11_SZ-1:0] SEQ_INIT_CMD11_REG = SEQ_INIT_CMD11;
reg [`DDRMC__SEQ_INIT_CMD12_SZ-1:0] SEQ_INIT_CMD12_REG = SEQ_INIT_CMD12;
reg [`DDRMC__SEQ_INIT_CMD13_SZ-1:0] SEQ_INIT_CMD13_REG = SEQ_INIT_CMD13;
reg [`DDRMC__SEQ_INIT_CMD14_SZ-1:0] SEQ_INIT_CMD14_REG = SEQ_INIT_CMD14;
reg [`DDRMC__SEQ_INIT_CMD15_SZ-1:0] SEQ_INIT_CMD15_REG = SEQ_INIT_CMD15;
reg [`DDRMC__SEQ_INIT_CMD16_SZ-1:0] SEQ_INIT_CMD16_REG = SEQ_INIT_CMD16;
reg [`DDRMC__SEQ_INIT_CMD17_SZ-1:0] SEQ_INIT_CMD17_REG = SEQ_INIT_CMD17;
reg [`DDRMC__SEQ_INIT_CMD18_SZ-1:0] SEQ_INIT_CMD18_REG = SEQ_INIT_CMD18;
reg [`DDRMC__SEQ_INIT_CMD19_SZ-1:0] SEQ_INIT_CMD19_REG = SEQ_INIT_CMD19;
reg [`DDRMC__SEQ_INIT_CMD2_SZ-1:0] SEQ_INIT_CMD2_REG = SEQ_INIT_CMD2;
reg [`DDRMC__SEQ_INIT_CMD20_SZ-1:0] SEQ_INIT_CMD20_REG = SEQ_INIT_CMD20;
reg [`DDRMC__SEQ_INIT_CMD21_SZ-1:0] SEQ_INIT_CMD21_REG = SEQ_INIT_CMD21;
reg [`DDRMC__SEQ_INIT_CMD22_SZ-1:0] SEQ_INIT_CMD22_REG = SEQ_INIT_CMD22;
reg [`DDRMC__SEQ_INIT_CMD23_SZ-1:0] SEQ_INIT_CMD23_REG = SEQ_INIT_CMD23;
reg [`DDRMC__SEQ_INIT_CMD24_SZ-1:0] SEQ_INIT_CMD24_REG = SEQ_INIT_CMD24;
reg [`DDRMC__SEQ_INIT_CMD25_SZ-1:0] SEQ_INIT_CMD25_REG = SEQ_INIT_CMD25;
reg [`DDRMC__SEQ_INIT_CMD26_SZ-1:0] SEQ_INIT_CMD26_REG = SEQ_INIT_CMD26;
reg [`DDRMC__SEQ_INIT_CMD27_SZ-1:0] SEQ_INIT_CMD27_REG = SEQ_INIT_CMD27;
reg [`DDRMC__SEQ_INIT_CMD28_SZ-1:0] SEQ_INIT_CMD28_REG = SEQ_INIT_CMD28;
reg [`DDRMC__SEQ_INIT_CMD29_SZ-1:0] SEQ_INIT_CMD29_REG = SEQ_INIT_CMD29;
reg [`DDRMC__SEQ_INIT_CMD3_SZ-1:0] SEQ_INIT_CMD3_REG = SEQ_INIT_CMD3;
reg [`DDRMC__SEQ_INIT_CMD30_SZ-1:0] SEQ_INIT_CMD30_REG = SEQ_INIT_CMD30;
reg [`DDRMC__SEQ_INIT_CMD31_SZ-1:0] SEQ_INIT_CMD31_REG = SEQ_INIT_CMD31;
reg [`DDRMC__SEQ_INIT_CMD32_SZ-1:0] SEQ_INIT_CMD32_REG = SEQ_INIT_CMD32;
reg [`DDRMC__SEQ_INIT_CMD33_SZ-1:0] SEQ_INIT_CMD33_REG = SEQ_INIT_CMD33;
reg [`DDRMC__SEQ_INIT_CMD34_SZ-1:0] SEQ_INIT_CMD34_REG = SEQ_INIT_CMD34;
reg [`DDRMC__SEQ_INIT_CMD35_SZ-1:0] SEQ_INIT_CMD35_REG = SEQ_INIT_CMD35;
reg [`DDRMC__SEQ_INIT_CMD36_SZ-1:0] SEQ_INIT_CMD36_REG = SEQ_INIT_CMD36;
reg [`DDRMC__SEQ_INIT_CMD37_SZ-1:0] SEQ_INIT_CMD37_REG = SEQ_INIT_CMD37;
reg [`DDRMC__SEQ_INIT_CMD38_SZ-1:0] SEQ_INIT_CMD38_REG = SEQ_INIT_CMD38;
reg [`DDRMC__SEQ_INIT_CMD39_SZ-1:0] SEQ_INIT_CMD39_REG = SEQ_INIT_CMD39;
reg [`DDRMC__SEQ_INIT_CMD4_SZ-1:0] SEQ_INIT_CMD4_REG = SEQ_INIT_CMD4;
reg [`DDRMC__SEQ_INIT_CMD40_SZ-1:0] SEQ_INIT_CMD40_REG = SEQ_INIT_CMD40;
reg [`DDRMC__SEQ_INIT_CMD41_SZ-1:0] SEQ_INIT_CMD41_REG = SEQ_INIT_CMD41;
reg [`DDRMC__SEQ_INIT_CMD42_SZ-1:0] SEQ_INIT_CMD42_REG = SEQ_INIT_CMD42;
reg [`DDRMC__SEQ_INIT_CMD43_SZ-1:0] SEQ_INIT_CMD43_REG = SEQ_INIT_CMD43;
reg [`DDRMC__SEQ_INIT_CMD44_SZ-1:0] SEQ_INIT_CMD44_REG = SEQ_INIT_CMD44;
reg [`DDRMC__SEQ_INIT_CMD45_SZ-1:0] SEQ_INIT_CMD45_REG = SEQ_INIT_CMD45;
reg [`DDRMC__SEQ_INIT_CMD46_SZ-1:0] SEQ_INIT_CMD46_REG = SEQ_INIT_CMD46;
reg [`DDRMC__SEQ_INIT_CMD47_SZ-1:0] SEQ_INIT_CMD47_REG = SEQ_INIT_CMD47;
reg [`DDRMC__SEQ_INIT_CMD48_SZ-1:0] SEQ_INIT_CMD48_REG = SEQ_INIT_CMD48;
reg [`DDRMC__SEQ_INIT_CMD49_SZ-1:0] SEQ_INIT_CMD49_REG = SEQ_INIT_CMD49;
reg [`DDRMC__SEQ_INIT_CMD5_SZ-1:0] SEQ_INIT_CMD5_REG = SEQ_INIT_CMD5;
reg [`DDRMC__SEQ_INIT_CMD50_SZ-1:0] SEQ_INIT_CMD50_REG = SEQ_INIT_CMD50;
reg [`DDRMC__SEQ_INIT_CMD51_SZ-1:0] SEQ_INIT_CMD51_REG = SEQ_INIT_CMD51;
reg [`DDRMC__SEQ_INIT_CMD52_SZ-1:0] SEQ_INIT_CMD52_REG = SEQ_INIT_CMD52;
reg [`DDRMC__SEQ_INIT_CMD53_SZ-1:0] SEQ_INIT_CMD53_REG = SEQ_INIT_CMD53;
reg [`DDRMC__SEQ_INIT_CMD54_SZ-1:0] SEQ_INIT_CMD54_REG = SEQ_INIT_CMD54;
reg [`DDRMC__SEQ_INIT_CMD55_SZ-1:0] SEQ_INIT_CMD55_REG = SEQ_INIT_CMD55;
reg [`DDRMC__SEQ_INIT_CMD56_SZ-1:0] SEQ_INIT_CMD56_REG = SEQ_INIT_CMD56;
reg [`DDRMC__SEQ_INIT_CMD57_SZ-1:0] SEQ_INIT_CMD57_REG = SEQ_INIT_CMD57;
reg [`DDRMC__SEQ_INIT_CMD58_SZ-1:0] SEQ_INIT_CMD58_REG = SEQ_INIT_CMD58;
reg [`DDRMC__SEQ_INIT_CMD59_SZ-1:0] SEQ_INIT_CMD59_REG = SEQ_INIT_CMD59;
reg [`DDRMC__SEQ_INIT_CMD6_SZ-1:0] SEQ_INIT_CMD6_REG = SEQ_INIT_CMD6;
reg [`DDRMC__SEQ_INIT_CMD60_SZ-1:0] SEQ_INIT_CMD60_REG = SEQ_INIT_CMD60;
reg [`DDRMC__SEQ_INIT_CMD61_SZ-1:0] SEQ_INIT_CMD61_REG = SEQ_INIT_CMD61;
reg [`DDRMC__SEQ_INIT_CMD62_SZ-1:0] SEQ_INIT_CMD62_REG = SEQ_INIT_CMD62;
reg [`DDRMC__SEQ_INIT_CMD63_SZ-1:0] SEQ_INIT_CMD63_REG = SEQ_INIT_CMD63;
reg [`DDRMC__SEQ_INIT_CMD64_SZ-1:0] SEQ_INIT_CMD64_REG = SEQ_INIT_CMD64;
reg [`DDRMC__SEQ_INIT_CMD65_SZ-1:0] SEQ_INIT_CMD65_REG = SEQ_INIT_CMD65;
reg [`DDRMC__SEQ_INIT_CMD66_SZ-1:0] SEQ_INIT_CMD66_REG = SEQ_INIT_CMD66;
reg [`DDRMC__SEQ_INIT_CMD67_SZ-1:0] SEQ_INIT_CMD67_REG = SEQ_INIT_CMD67;
reg [`DDRMC__SEQ_INIT_CMD68_SZ-1:0] SEQ_INIT_CMD68_REG = SEQ_INIT_CMD68;
reg [`DDRMC__SEQ_INIT_CMD69_SZ-1:0] SEQ_INIT_CMD69_REG = SEQ_INIT_CMD69;
reg [`DDRMC__SEQ_INIT_CMD7_SZ-1:0] SEQ_INIT_CMD7_REG = SEQ_INIT_CMD7;
reg [`DDRMC__SEQ_INIT_CMD70_SZ-1:0] SEQ_INIT_CMD70_REG = SEQ_INIT_CMD70;
reg [`DDRMC__SEQ_INIT_CMD71_SZ-1:0] SEQ_INIT_CMD71_REG = SEQ_INIT_CMD71;
reg [`DDRMC__SEQ_INIT_CMD72_SZ-1:0] SEQ_INIT_CMD72_REG = SEQ_INIT_CMD72;
reg [`DDRMC__SEQ_INIT_CMD73_SZ-1:0] SEQ_INIT_CMD73_REG = SEQ_INIT_CMD73;
reg [`DDRMC__SEQ_INIT_CMD74_SZ-1:0] SEQ_INIT_CMD74_REG = SEQ_INIT_CMD74;
reg [`DDRMC__SEQ_INIT_CMD75_SZ-1:0] SEQ_INIT_CMD75_REG = SEQ_INIT_CMD75;
reg [`DDRMC__SEQ_INIT_CMD76_SZ-1:0] SEQ_INIT_CMD76_REG = SEQ_INIT_CMD76;
reg [`DDRMC__SEQ_INIT_CMD77_SZ-1:0] SEQ_INIT_CMD77_REG = SEQ_INIT_CMD77;
reg [`DDRMC__SEQ_INIT_CMD78_SZ-1:0] SEQ_INIT_CMD78_REG = SEQ_INIT_CMD78;
reg [`DDRMC__SEQ_INIT_CMD79_SZ-1:0] SEQ_INIT_CMD79_REG = SEQ_INIT_CMD79;
reg [`DDRMC__SEQ_INIT_CMD8_SZ-1:0] SEQ_INIT_CMD8_REG = SEQ_INIT_CMD8;
reg [`DDRMC__SEQ_INIT_CMD80_SZ-1:0] SEQ_INIT_CMD80_REG = SEQ_INIT_CMD80;
reg [`DDRMC__SEQ_INIT_CMD81_SZ-1:0] SEQ_INIT_CMD81_REG = SEQ_INIT_CMD81;
reg [`DDRMC__SEQ_INIT_CMD82_SZ-1:0] SEQ_INIT_CMD82_REG = SEQ_INIT_CMD82;
reg [`DDRMC__SEQ_INIT_CMD83_SZ-1:0] SEQ_INIT_CMD83_REG = SEQ_INIT_CMD83;
reg [`DDRMC__SEQ_INIT_CMD84_SZ-1:0] SEQ_INIT_CMD84_REG = SEQ_INIT_CMD84;
reg [`DDRMC__SEQ_INIT_CMD85_SZ-1:0] SEQ_INIT_CMD85_REG = SEQ_INIT_CMD85;
reg [`DDRMC__SEQ_INIT_CMD86_SZ-1:0] SEQ_INIT_CMD86_REG = SEQ_INIT_CMD86;
reg [`DDRMC__SEQ_INIT_CMD87_SZ-1:0] SEQ_INIT_CMD87_REG = SEQ_INIT_CMD87;
reg [`DDRMC__SEQ_INIT_CMD88_SZ-1:0] SEQ_INIT_CMD88_REG = SEQ_INIT_CMD88;
reg [`DDRMC__SEQ_INIT_CMD89_SZ-1:0] SEQ_INIT_CMD89_REG = SEQ_INIT_CMD89;
reg [`DDRMC__SEQ_INIT_CMD9_SZ-1:0] SEQ_INIT_CMD9_REG = SEQ_INIT_CMD9;
reg [`DDRMC__SEQ_INIT_CMD90_SZ-1:0] SEQ_INIT_CMD90_REG = SEQ_INIT_CMD90;
reg [`DDRMC__SEQ_INIT_CMD91_SZ-1:0] SEQ_INIT_CMD91_REG = SEQ_INIT_CMD91;
reg [`DDRMC__SEQ_INIT_CMD92_SZ-1:0] SEQ_INIT_CMD92_REG = SEQ_INIT_CMD92;
reg [`DDRMC__SEQ_INIT_CMD93_SZ-1:0] SEQ_INIT_CMD93_REG = SEQ_INIT_CMD93;
reg [`DDRMC__SEQ_INIT_CMD94_SZ-1:0] SEQ_INIT_CMD94_REG = SEQ_INIT_CMD94;
reg [`DDRMC__SEQ_INIT_CMD95_SZ-1:0] SEQ_INIT_CMD95_REG = SEQ_INIT_CMD95;
reg [`DDRMC__SEQ_INIT_CMD96_SZ-1:0] SEQ_INIT_CMD96_REG = SEQ_INIT_CMD96;
reg [`DDRMC__SEQ_INIT_CMD97_SZ-1:0] SEQ_INIT_CMD97_REG = SEQ_INIT_CMD97;
reg [`DDRMC__SEQ_INIT_CMD98_SZ-1:0] SEQ_INIT_CMD98_REG = SEQ_INIT_CMD98;
reg [`DDRMC__SEQ_INIT_CMD99_SZ-1:0] SEQ_INIT_CMD99_REG = SEQ_INIT_CMD99;
reg [`DDRMC__SEQ_INIT_CMD_SET_SZ-1:0] SEQ_INIT_CMD_SET_REG = SEQ_INIT_CMD_SET;
reg [`DDRMC__SEQ_INIT_CMD_VALID_SZ-1:0] SEQ_INIT_CMD_VALID_REG = SEQ_INIT_CMD_VALID;
reg [`DDRMC__SEQ_INIT_CNTRL0_SZ-1:0] SEQ_INIT_CNTRL0_REG = SEQ_INIT_CNTRL0;
reg [`DDRMC__SEQ_INIT_CNTRL1_SZ-1:0] SEQ_INIT_CNTRL1_REG = SEQ_INIT_CNTRL1;
reg [`DDRMC__SEQ_INIT_CNTRL10_SZ-1:0] SEQ_INIT_CNTRL10_REG = SEQ_INIT_CNTRL10;
reg [`DDRMC__SEQ_INIT_CNTRL11_SZ-1:0] SEQ_INIT_CNTRL11_REG = SEQ_INIT_CNTRL11;
reg [`DDRMC__SEQ_INIT_CNTRL12_SZ-1:0] SEQ_INIT_CNTRL12_REG = SEQ_INIT_CNTRL12;
reg [`DDRMC__SEQ_INIT_CNTRL13_SZ-1:0] SEQ_INIT_CNTRL13_REG = SEQ_INIT_CNTRL13;
reg [`DDRMC__SEQ_INIT_CNTRL14_SZ-1:0] SEQ_INIT_CNTRL14_REG = SEQ_INIT_CNTRL14;
reg [`DDRMC__SEQ_INIT_CNTRL15_SZ-1:0] SEQ_INIT_CNTRL15_REG = SEQ_INIT_CNTRL15;
reg [`DDRMC__SEQ_INIT_CNTRL16_SZ-1:0] SEQ_INIT_CNTRL16_REG = SEQ_INIT_CNTRL16;
reg [`DDRMC__SEQ_INIT_CNTRL17_SZ-1:0] SEQ_INIT_CNTRL17_REG = SEQ_INIT_CNTRL17;
reg [`DDRMC__SEQ_INIT_CNTRL18_SZ-1:0] SEQ_INIT_CNTRL18_REG = SEQ_INIT_CNTRL18;
reg [`DDRMC__SEQ_INIT_CNTRL19_SZ-1:0] SEQ_INIT_CNTRL19_REG = SEQ_INIT_CNTRL19;
reg [`DDRMC__SEQ_INIT_CNTRL2_SZ-1:0] SEQ_INIT_CNTRL2_REG = SEQ_INIT_CNTRL2;
reg [`DDRMC__SEQ_INIT_CNTRL20_SZ-1:0] SEQ_INIT_CNTRL20_REG = SEQ_INIT_CNTRL20;
reg [`DDRMC__SEQ_INIT_CNTRL21_SZ-1:0] SEQ_INIT_CNTRL21_REG = SEQ_INIT_CNTRL21;
reg [`DDRMC__SEQ_INIT_CNTRL22_SZ-1:0] SEQ_INIT_CNTRL22_REG = SEQ_INIT_CNTRL22;
reg [`DDRMC__SEQ_INIT_CNTRL23_SZ-1:0] SEQ_INIT_CNTRL23_REG = SEQ_INIT_CNTRL23;
reg [`DDRMC__SEQ_INIT_CNTRL24_SZ-1:0] SEQ_INIT_CNTRL24_REG = SEQ_INIT_CNTRL24;
reg [`DDRMC__SEQ_INIT_CNTRL25_SZ-1:0] SEQ_INIT_CNTRL25_REG = SEQ_INIT_CNTRL25;
reg [`DDRMC__SEQ_INIT_CNTRL26_SZ-1:0] SEQ_INIT_CNTRL26_REG = SEQ_INIT_CNTRL26;
reg [`DDRMC__SEQ_INIT_CNTRL27_SZ-1:0] SEQ_INIT_CNTRL27_REG = SEQ_INIT_CNTRL27;
reg [`DDRMC__SEQ_INIT_CNTRL28_SZ-1:0] SEQ_INIT_CNTRL28_REG = SEQ_INIT_CNTRL28;
reg [`DDRMC__SEQ_INIT_CNTRL29_SZ-1:0] SEQ_INIT_CNTRL29_REG = SEQ_INIT_CNTRL29;
reg [`DDRMC__SEQ_INIT_CNTRL3_SZ-1:0] SEQ_INIT_CNTRL3_REG = SEQ_INIT_CNTRL3;
reg [`DDRMC__SEQ_INIT_CNTRL30_SZ-1:0] SEQ_INIT_CNTRL30_REG = SEQ_INIT_CNTRL30;
reg [`DDRMC__SEQ_INIT_CNTRL31_SZ-1:0] SEQ_INIT_CNTRL31_REG = SEQ_INIT_CNTRL31;
reg [`DDRMC__SEQ_INIT_CNTRL32_SZ-1:0] SEQ_INIT_CNTRL32_REG = SEQ_INIT_CNTRL32;
reg [`DDRMC__SEQ_INIT_CNTRL33_SZ-1:0] SEQ_INIT_CNTRL33_REG = SEQ_INIT_CNTRL33;
reg [`DDRMC__SEQ_INIT_CNTRL34_SZ-1:0] SEQ_INIT_CNTRL34_REG = SEQ_INIT_CNTRL34;
reg [`DDRMC__SEQ_INIT_CNTRL35_SZ-1:0] SEQ_INIT_CNTRL35_REG = SEQ_INIT_CNTRL35;
reg [`DDRMC__SEQ_INIT_CNTRL36_SZ-1:0] SEQ_INIT_CNTRL36_REG = SEQ_INIT_CNTRL36;
reg [`DDRMC__SEQ_INIT_CNTRL37_SZ-1:0] SEQ_INIT_CNTRL37_REG = SEQ_INIT_CNTRL37;
reg [`DDRMC__SEQ_INIT_CNTRL38_SZ-1:0] SEQ_INIT_CNTRL38_REG = SEQ_INIT_CNTRL38;
reg [`DDRMC__SEQ_INIT_CNTRL39_SZ-1:0] SEQ_INIT_CNTRL39_REG = SEQ_INIT_CNTRL39;
reg [`DDRMC__SEQ_INIT_CNTRL4_SZ-1:0] SEQ_INIT_CNTRL4_REG = SEQ_INIT_CNTRL4;
reg [`DDRMC__SEQ_INIT_CNTRL40_SZ-1:0] SEQ_INIT_CNTRL40_REG = SEQ_INIT_CNTRL40;
reg [`DDRMC__SEQ_INIT_CNTRL41_SZ-1:0] SEQ_INIT_CNTRL41_REG = SEQ_INIT_CNTRL41;
reg [`DDRMC__SEQ_INIT_CNTRL42_SZ-1:0] SEQ_INIT_CNTRL42_REG = SEQ_INIT_CNTRL42;
reg [`DDRMC__SEQ_INIT_CNTRL43_SZ-1:0] SEQ_INIT_CNTRL43_REG = SEQ_INIT_CNTRL43;
reg [`DDRMC__SEQ_INIT_CNTRL44_SZ-1:0] SEQ_INIT_CNTRL44_REG = SEQ_INIT_CNTRL44;
reg [`DDRMC__SEQ_INIT_CNTRL45_SZ-1:0] SEQ_INIT_CNTRL45_REG = SEQ_INIT_CNTRL45;
reg [`DDRMC__SEQ_INIT_CNTRL46_SZ-1:0] SEQ_INIT_CNTRL46_REG = SEQ_INIT_CNTRL46;
reg [`DDRMC__SEQ_INIT_CNTRL47_SZ-1:0] SEQ_INIT_CNTRL47_REG = SEQ_INIT_CNTRL47;
reg [`DDRMC__SEQ_INIT_CNTRL48_SZ-1:0] SEQ_INIT_CNTRL48_REG = SEQ_INIT_CNTRL48;
reg [`DDRMC__SEQ_INIT_CNTRL49_SZ-1:0] SEQ_INIT_CNTRL49_REG = SEQ_INIT_CNTRL49;
reg [`DDRMC__SEQ_INIT_CNTRL5_SZ-1:0] SEQ_INIT_CNTRL5_REG = SEQ_INIT_CNTRL5;
reg [`DDRMC__SEQ_INIT_CNTRL50_SZ-1:0] SEQ_INIT_CNTRL50_REG = SEQ_INIT_CNTRL50;
reg [`DDRMC__SEQ_INIT_CNTRL51_SZ-1:0] SEQ_INIT_CNTRL51_REG = SEQ_INIT_CNTRL51;
reg [`DDRMC__SEQ_INIT_CNTRL52_SZ-1:0] SEQ_INIT_CNTRL52_REG = SEQ_INIT_CNTRL52;
reg [`DDRMC__SEQ_INIT_CNTRL53_SZ-1:0] SEQ_INIT_CNTRL53_REG = SEQ_INIT_CNTRL53;
reg [`DDRMC__SEQ_INIT_CNTRL54_SZ-1:0] SEQ_INIT_CNTRL54_REG = SEQ_INIT_CNTRL54;
reg [`DDRMC__SEQ_INIT_CNTRL55_SZ-1:0] SEQ_INIT_CNTRL55_REG = SEQ_INIT_CNTRL55;
reg [`DDRMC__SEQ_INIT_CNTRL56_SZ-1:0] SEQ_INIT_CNTRL56_REG = SEQ_INIT_CNTRL56;
reg [`DDRMC__SEQ_INIT_CNTRL57_SZ-1:0] SEQ_INIT_CNTRL57_REG = SEQ_INIT_CNTRL57;
reg [`DDRMC__SEQ_INIT_CNTRL58_SZ-1:0] SEQ_INIT_CNTRL58_REG = SEQ_INIT_CNTRL58;
reg [`DDRMC__SEQ_INIT_CNTRL59_SZ-1:0] SEQ_INIT_CNTRL59_REG = SEQ_INIT_CNTRL59;
reg [`DDRMC__SEQ_INIT_CNTRL6_SZ-1:0] SEQ_INIT_CNTRL6_REG = SEQ_INIT_CNTRL6;
reg [`DDRMC__SEQ_INIT_CNTRL60_SZ-1:0] SEQ_INIT_CNTRL60_REG = SEQ_INIT_CNTRL60;
reg [`DDRMC__SEQ_INIT_CNTRL61_SZ-1:0] SEQ_INIT_CNTRL61_REG = SEQ_INIT_CNTRL61;
reg [`DDRMC__SEQ_INIT_CNTRL62_SZ-1:0] SEQ_INIT_CNTRL62_REG = SEQ_INIT_CNTRL62;
reg [`DDRMC__SEQ_INIT_CNTRL63_SZ-1:0] SEQ_INIT_CNTRL63_REG = SEQ_INIT_CNTRL63;
reg [`DDRMC__SEQ_INIT_CNTRL64_SZ-1:0] SEQ_INIT_CNTRL64_REG = SEQ_INIT_CNTRL64;
reg [`DDRMC__SEQ_INIT_CNTRL65_SZ-1:0] SEQ_INIT_CNTRL65_REG = SEQ_INIT_CNTRL65;
reg [`DDRMC__SEQ_INIT_CNTRL66_SZ-1:0] SEQ_INIT_CNTRL66_REG = SEQ_INIT_CNTRL66;
reg [`DDRMC__SEQ_INIT_CNTRL67_SZ-1:0] SEQ_INIT_CNTRL67_REG = SEQ_INIT_CNTRL67;
reg [`DDRMC__SEQ_INIT_CNTRL68_SZ-1:0] SEQ_INIT_CNTRL68_REG = SEQ_INIT_CNTRL68;
reg [`DDRMC__SEQ_INIT_CNTRL69_SZ-1:0] SEQ_INIT_CNTRL69_REG = SEQ_INIT_CNTRL69;
reg [`DDRMC__SEQ_INIT_CNTRL7_SZ-1:0] SEQ_INIT_CNTRL7_REG = SEQ_INIT_CNTRL7;
reg [`DDRMC__SEQ_INIT_CNTRL70_SZ-1:0] SEQ_INIT_CNTRL70_REG = SEQ_INIT_CNTRL70;
reg [`DDRMC__SEQ_INIT_CNTRL71_SZ-1:0] SEQ_INIT_CNTRL71_REG = SEQ_INIT_CNTRL71;
reg [`DDRMC__SEQ_INIT_CNTRL72_SZ-1:0] SEQ_INIT_CNTRL72_REG = SEQ_INIT_CNTRL72;
reg [`DDRMC__SEQ_INIT_CNTRL73_SZ-1:0] SEQ_INIT_CNTRL73_REG = SEQ_INIT_CNTRL73;
reg [`DDRMC__SEQ_INIT_CNTRL74_SZ-1:0] SEQ_INIT_CNTRL74_REG = SEQ_INIT_CNTRL74;
reg [`DDRMC__SEQ_INIT_CNTRL75_SZ-1:0] SEQ_INIT_CNTRL75_REG = SEQ_INIT_CNTRL75;
reg [`DDRMC__SEQ_INIT_CNTRL76_SZ-1:0] SEQ_INIT_CNTRL76_REG = SEQ_INIT_CNTRL76;
reg [`DDRMC__SEQ_INIT_CNTRL77_SZ-1:0] SEQ_INIT_CNTRL77_REG = SEQ_INIT_CNTRL77;
reg [`DDRMC__SEQ_INIT_CNTRL78_SZ-1:0] SEQ_INIT_CNTRL78_REG = SEQ_INIT_CNTRL78;
reg [`DDRMC__SEQ_INIT_CNTRL79_SZ-1:0] SEQ_INIT_CNTRL79_REG = SEQ_INIT_CNTRL79;
reg [`DDRMC__SEQ_INIT_CNTRL8_SZ-1:0] SEQ_INIT_CNTRL8_REG = SEQ_INIT_CNTRL8;
reg [`DDRMC__SEQ_INIT_CNTRL80_SZ-1:0] SEQ_INIT_CNTRL80_REG = SEQ_INIT_CNTRL80;
reg [`DDRMC__SEQ_INIT_CNTRL81_SZ-1:0] SEQ_INIT_CNTRL81_REG = SEQ_INIT_CNTRL81;
reg [`DDRMC__SEQ_INIT_CNTRL82_SZ-1:0] SEQ_INIT_CNTRL82_REG = SEQ_INIT_CNTRL82;
reg [`DDRMC__SEQ_INIT_CNTRL83_SZ-1:0] SEQ_INIT_CNTRL83_REG = SEQ_INIT_CNTRL83;
reg [`DDRMC__SEQ_INIT_CNTRL84_SZ-1:0] SEQ_INIT_CNTRL84_REG = SEQ_INIT_CNTRL84;
reg [`DDRMC__SEQ_INIT_CNTRL85_SZ-1:0] SEQ_INIT_CNTRL85_REG = SEQ_INIT_CNTRL85;
reg [`DDRMC__SEQ_INIT_CNTRL86_SZ-1:0] SEQ_INIT_CNTRL86_REG = SEQ_INIT_CNTRL86;
reg [`DDRMC__SEQ_INIT_CNTRL87_SZ-1:0] SEQ_INIT_CNTRL87_REG = SEQ_INIT_CNTRL87;
reg [`DDRMC__SEQ_INIT_CNTRL88_SZ-1:0] SEQ_INIT_CNTRL88_REG = SEQ_INIT_CNTRL88;
reg [`DDRMC__SEQ_INIT_CNTRL89_SZ-1:0] SEQ_INIT_CNTRL89_REG = SEQ_INIT_CNTRL89;
reg [`DDRMC__SEQ_INIT_CNTRL9_SZ-1:0] SEQ_INIT_CNTRL9_REG = SEQ_INIT_CNTRL9;
reg [`DDRMC__SEQ_INIT_CNTRL90_SZ-1:0] SEQ_INIT_CNTRL90_REG = SEQ_INIT_CNTRL90;
reg [`DDRMC__SEQ_INIT_CNTRL91_SZ-1:0] SEQ_INIT_CNTRL91_REG = SEQ_INIT_CNTRL91;
reg [`DDRMC__SEQ_INIT_CNTRL92_SZ-1:0] SEQ_INIT_CNTRL92_REG = SEQ_INIT_CNTRL92;
reg [`DDRMC__SEQ_INIT_CNTRL93_SZ-1:0] SEQ_INIT_CNTRL93_REG = SEQ_INIT_CNTRL93;
reg [`DDRMC__SEQ_INIT_CNTRL94_SZ-1:0] SEQ_INIT_CNTRL94_REG = SEQ_INIT_CNTRL94;
reg [`DDRMC__SEQ_INIT_CNTRL95_SZ-1:0] SEQ_INIT_CNTRL95_REG = SEQ_INIT_CNTRL95;
reg [`DDRMC__SEQ_INIT_CNTRL96_SZ-1:0] SEQ_INIT_CNTRL96_REG = SEQ_INIT_CNTRL96;
reg [`DDRMC__SEQ_INIT_CNTRL97_SZ-1:0] SEQ_INIT_CNTRL97_REG = SEQ_INIT_CNTRL97;
reg [`DDRMC__SEQ_INIT_CNTRL98_SZ-1:0] SEQ_INIT_CNTRL98_REG = SEQ_INIT_CNTRL98;
reg [`DDRMC__SEQ_INIT_CNTRL99_SZ-1:0] SEQ_INIT_CNTRL99_REG = SEQ_INIT_CNTRL99;
reg [`DDRMC__SEQ_INIT_CONFIG_SZ-1:0] SEQ_INIT_CONFIG_REG = SEQ_INIT_CONFIG;
reg [`DDRMC__SEQ_MODE_SZ-1:0] SEQ_MODE_REG = SEQ_MODE;
reg [`DDRMC__TXNQ_RD_PRIORITY_SZ-1:0] TXNQ_RD_PRIORITY_REG = TXNQ_RD_PRIORITY;
reg [`DDRMC__TXNQ_WR_PRIORITY_SZ-1:0] TXNQ_WR_PRIORITY_REG = TXNQ_WR_PRIORITY;
reg T_TXBIT_REG = T_TXBIT;
reg [`DDRMC__UB_CLK_MUX_SZ-1:0] UB_CLK_MUX_REG = UB_CLK_MUX;
real WRITE_BANDWIDTH_REG = WRITE_BANDWIDTH;
reg [`DDRMC__XMPU_CONFIG0_SZ-1:0] XMPU_CONFIG0_REG = XMPU_CONFIG0;
reg [`DDRMC__XMPU_CONFIG1_SZ-1:0] XMPU_CONFIG1_REG = XMPU_CONFIG1;
reg [`DDRMC__XMPU_CONFIG10_SZ-1:0] XMPU_CONFIG10_REG = XMPU_CONFIG10;
reg [`DDRMC__XMPU_CONFIG11_SZ-1:0] XMPU_CONFIG11_REG = XMPU_CONFIG11;
reg [`DDRMC__XMPU_CONFIG12_SZ-1:0] XMPU_CONFIG12_REG = XMPU_CONFIG12;
reg [`DDRMC__XMPU_CONFIG13_SZ-1:0] XMPU_CONFIG13_REG = XMPU_CONFIG13;
reg [`DDRMC__XMPU_CONFIG14_SZ-1:0] XMPU_CONFIG14_REG = XMPU_CONFIG14;
reg [`DDRMC__XMPU_CONFIG15_SZ-1:0] XMPU_CONFIG15_REG = XMPU_CONFIG15;
reg [`DDRMC__XMPU_CONFIG2_SZ-1:0] XMPU_CONFIG2_REG = XMPU_CONFIG2;
reg [`DDRMC__XMPU_CONFIG3_SZ-1:0] XMPU_CONFIG3_REG = XMPU_CONFIG3;
reg [`DDRMC__XMPU_CONFIG4_SZ-1:0] XMPU_CONFIG4_REG = XMPU_CONFIG4;
reg [`DDRMC__XMPU_CONFIG5_SZ-1:0] XMPU_CONFIG5_REG = XMPU_CONFIG5;
reg [`DDRMC__XMPU_CONFIG6_SZ-1:0] XMPU_CONFIG6_REG = XMPU_CONFIG6;
reg [`DDRMC__XMPU_CONFIG7_SZ-1:0] XMPU_CONFIG7_REG = XMPU_CONFIG7;
reg [`DDRMC__XMPU_CONFIG8_SZ-1:0] XMPU_CONFIG8_REG = XMPU_CONFIG8;
reg [`DDRMC__XMPU_CONFIG9_SZ-1:0] XMPU_CONFIG9_REG = XMPU_CONFIG9;
reg [`DDRMC__XMPU_CTRL_SZ-1:0] XMPU_CTRL_REG = XMPU_CTRL;
reg [`DDRMC__XMPU_END_HI0_SZ-1:0] XMPU_END_HI0_REG = XMPU_END_HI0;
reg [`DDRMC__XMPU_END_HI1_SZ-1:0] XMPU_END_HI1_REG = XMPU_END_HI1;
reg [`DDRMC__XMPU_END_HI10_SZ-1:0] XMPU_END_HI10_REG = XMPU_END_HI10;
reg [`DDRMC__XMPU_END_HI11_SZ-1:0] XMPU_END_HI11_REG = XMPU_END_HI11;
reg [`DDRMC__XMPU_END_HI12_SZ-1:0] XMPU_END_HI12_REG = XMPU_END_HI12;
reg [`DDRMC__XMPU_END_HI13_SZ-1:0] XMPU_END_HI13_REG = XMPU_END_HI13;
reg [`DDRMC__XMPU_END_HI14_SZ-1:0] XMPU_END_HI14_REG = XMPU_END_HI14;
reg [`DDRMC__XMPU_END_HI15_SZ-1:0] XMPU_END_HI15_REG = XMPU_END_HI15;
reg [`DDRMC__XMPU_END_HI2_SZ-1:0] XMPU_END_HI2_REG = XMPU_END_HI2;
reg [`DDRMC__XMPU_END_HI3_SZ-1:0] XMPU_END_HI3_REG = XMPU_END_HI3;
reg [`DDRMC__XMPU_END_HI4_SZ-1:0] XMPU_END_HI4_REG = XMPU_END_HI4;
reg [`DDRMC__XMPU_END_HI5_SZ-1:0] XMPU_END_HI5_REG = XMPU_END_HI5;
reg [`DDRMC__XMPU_END_HI6_SZ-1:0] XMPU_END_HI6_REG = XMPU_END_HI6;
reg [`DDRMC__XMPU_END_HI7_SZ-1:0] XMPU_END_HI7_REG = XMPU_END_HI7;
reg [`DDRMC__XMPU_END_HI8_SZ-1:0] XMPU_END_HI8_REG = XMPU_END_HI8;
reg [`DDRMC__XMPU_END_HI9_SZ-1:0] XMPU_END_HI9_REG = XMPU_END_HI9;
reg [`DDRMC__XMPU_END_LO0_SZ-1:0] XMPU_END_LO0_REG = XMPU_END_LO0;
reg [`DDRMC__XMPU_END_LO1_SZ-1:0] XMPU_END_LO1_REG = XMPU_END_LO1;
reg [`DDRMC__XMPU_END_LO10_SZ-1:0] XMPU_END_LO10_REG = XMPU_END_LO10;
reg [`DDRMC__XMPU_END_LO11_SZ-1:0] XMPU_END_LO11_REG = XMPU_END_LO11;
reg [`DDRMC__XMPU_END_LO12_SZ-1:0] XMPU_END_LO12_REG = XMPU_END_LO12;
reg [`DDRMC__XMPU_END_LO13_SZ-1:0] XMPU_END_LO13_REG = XMPU_END_LO13;
reg [`DDRMC__XMPU_END_LO14_SZ-1:0] XMPU_END_LO14_REG = XMPU_END_LO14;
reg [`DDRMC__XMPU_END_LO15_SZ-1:0] XMPU_END_LO15_REG = XMPU_END_LO15;
reg [`DDRMC__XMPU_END_LO2_SZ-1:0] XMPU_END_LO2_REG = XMPU_END_LO2;
reg [`DDRMC__XMPU_END_LO3_SZ-1:0] XMPU_END_LO3_REG = XMPU_END_LO3;
reg [`DDRMC__XMPU_END_LO4_SZ-1:0] XMPU_END_LO4_REG = XMPU_END_LO4;
reg [`DDRMC__XMPU_END_LO5_SZ-1:0] XMPU_END_LO5_REG = XMPU_END_LO5;
reg [`DDRMC__XMPU_END_LO6_SZ-1:0] XMPU_END_LO6_REG = XMPU_END_LO6;
reg [`DDRMC__XMPU_END_LO7_SZ-1:0] XMPU_END_LO7_REG = XMPU_END_LO7;
reg [`DDRMC__XMPU_END_LO8_SZ-1:0] XMPU_END_LO8_REG = XMPU_END_LO8;
reg [`DDRMC__XMPU_END_LO9_SZ-1:0] XMPU_END_LO9_REG = XMPU_END_LO9;
reg [`DDRMC__XMPU_MASTER0_SZ-1:0] XMPU_MASTER0_REG = XMPU_MASTER0;
reg [`DDRMC__XMPU_MASTER1_SZ-1:0] XMPU_MASTER1_REG = XMPU_MASTER1;
reg [`DDRMC__XMPU_MASTER10_SZ-1:0] XMPU_MASTER10_REG = XMPU_MASTER10;
reg [`DDRMC__XMPU_MASTER11_SZ-1:0] XMPU_MASTER11_REG = XMPU_MASTER11;
reg [`DDRMC__XMPU_MASTER12_SZ-1:0] XMPU_MASTER12_REG = XMPU_MASTER12;
reg [`DDRMC__XMPU_MASTER13_SZ-1:0] XMPU_MASTER13_REG = XMPU_MASTER13;
reg [`DDRMC__XMPU_MASTER14_SZ-1:0] XMPU_MASTER14_REG = XMPU_MASTER14;
reg [`DDRMC__XMPU_MASTER15_SZ-1:0] XMPU_MASTER15_REG = XMPU_MASTER15;
reg [`DDRMC__XMPU_MASTER2_SZ-1:0] XMPU_MASTER2_REG = XMPU_MASTER2;
reg [`DDRMC__XMPU_MASTER3_SZ-1:0] XMPU_MASTER3_REG = XMPU_MASTER3;
reg [`DDRMC__XMPU_MASTER4_SZ-1:0] XMPU_MASTER4_REG = XMPU_MASTER4;
reg [`DDRMC__XMPU_MASTER5_SZ-1:0] XMPU_MASTER5_REG = XMPU_MASTER5;
reg [`DDRMC__XMPU_MASTER6_SZ-1:0] XMPU_MASTER6_REG = XMPU_MASTER6;
reg [`DDRMC__XMPU_MASTER7_SZ-1:0] XMPU_MASTER7_REG = XMPU_MASTER7;
reg [`DDRMC__XMPU_MASTER8_SZ-1:0] XMPU_MASTER8_REG = XMPU_MASTER8;
reg [`DDRMC__XMPU_MASTER9_SZ-1:0] XMPU_MASTER9_REG = XMPU_MASTER9;
reg [`DDRMC__XMPU_START_HI0_SZ-1:0] XMPU_START_HI0_REG = XMPU_START_HI0;
reg [`DDRMC__XMPU_START_HI1_SZ-1:0] XMPU_START_HI1_REG = XMPU_START_HI1;
reg [`DDRMC__XMPU_START_HI10_SZ-1:0] XMPU_START_HI10_REG = XMPU_START_HI10;
reg [`DDRMC__XMPU_START_HI11_SZ-1:0] XMPU_START_HI11_REG = XMPU_START_HI11;
reg [`DDRMC__XMPU_START_HI12_SZ-1:0] XMPU_START_HI12_REG = XMPU_START_HI12;
reg [`DDRMC__XMPU_START_HI13_SZ-1:0] XMPU_START_HI13_REG = XMPU_START_HI13;
reg [`DDRMC__XMPU_START_HI14_SZ-1:0] XMPU_START_HI14_REG = XMPU_START_HI14;
reg [`DDRMC__XMPU_START_HI15_SZ-1:0] XMPU_START_HI15_REG = XMPU_START_HI15;
reg [`DDRMC__XMPU_START_HI2_SZ-1:0] XMPU_START_HI2_REG = XMPU_START_HI2;
reg [`DDRMC__XMPU_START_HI3_SZ-1:0] XMPU_START_HI3_REG = XMPU_START_HI3;
reg [`DDRMC__XMPU_START_HI4_SZ-1:0] XMPU_START_HI4_REG = XMPU_START_HI4;
reg [`DDRMC__XMPU_START_HI5_SZ-1:0] XMPU_START_HI5_REG = XMPU_START_HI5;
reg [`DDRMC__XMPU_START_HI6_SZ-1:0] XMPU_START_HI6_REG = XMPU_START_HI6;
reg [`DDRMC__XMPU_START_HI7_SZ-1:0] XMPU_START_HI7_REG = XMPU_START_HI7;
reg [`DDRMC__XMPU_START_HI8_SZ-1:0] XMPU_START_HI8_REG = XMPU_START_HI8;
reg [`DDRMC__XMPU_START_HI9_SZ-1:0] XMPU_START_HI9_REG = XMPU_START_HI9;
reg [`DDRMC__XMPU_START_LO0_SZ-1:0] XMPU_START_LO0_REG = XMPU_START_LO0;
reg [`DDRMC__XMPU_START_LO1_SZ-1:0] XMPU_START_LO1_REG = XMPU_START_LO1;
reg [`DDRMC__XMPU_START_LO10_SZ-1:0] XMPU_START_LO10_REG = XMPU_START_LO10;
reg [`DDRMC__XMPU_START_LO11_SZ-1:0] XMPU_START_LO11_REG = XMPU_START_LO11;
reg [`DDRMC__XMPU_START_LO12_SZ-1:0] XMPU_START_LO12_REG = XMPU_START_LO12;
reg [`DDRMC__XMPU_START_LO13_SZ-1:0] XMPU_START_LO13_REG = XMPU_START_LO13;
reg [`DDRMC__XMPU_START_LO14_SZ-1:0] XMPU_START_LO14_REG = XMPU_START_LO14;
reg [`DDRMC__XMPU_START_LO15_SZ-1:0] XMPU_START_LO15_REG = XMPU_START_LO15;
reg [`DDRMC__XMPU_START_LO2_SZ-1:0] XMPU_START_LO2_REG = XMPU_START_LO2;
reg [`DDRMC__XMPU_START_LO3_SZ-1:0] XMPU_START_LO3_REG = XMPU_START_LO3;
reg [`DDRMC__XMPU_START_LO4_SZ-1:0] XMPU_START_LO4_REG = XMPU_START_LO4;
reg [`DDRMC__XMPU_START_LO5_SZ-1:0] XMPU_START_LO5_REG = XMPU_START_LO5;
reg [`DDRMC__XMPU_START_LO6_SZ-1:0] XMPU_START_LO6_REG = XMPU_START_LO6;
reg [`DDRMC__XMPU_START_LO7_SZ-1:0] XMPU_START_LO7_REG = XMPU_START_LO7;
reg [`DDRMC__XMPU_START_LO8_SZ-1:0] XMPU_START_LO8_REG = XMPU_START_LO8;
reg [`DDRMC__XMPU_START_LO9_SZ-1:0] XMPU_START_LO9_REG = XMPU_START_LO9;
reg [`DDRMC__XPI_DATA_NIB_CHAN_SZ-1:0] XPI_DATA_NIB_CHAN_REG = XPI_DATA_NIB_CHAN;
reg [`DDRMC__XPI_DQS_SZ-1:0] XPI_DQS_REG = XPI_DQS;
reg [`DDRMC__XPI_NIB_CHAN_SZ-1:0] XPI_NIB_CHAN_REG = XPI_NIB_CHAN;
reg [`DDRMC__XPI_OE_SZ-1:0] XPI_OE_REG = XPI_OE;
reg [`DDRMC__XPI_OE_ALL_NIB_SZ-1:0] XPI_OE_ALL_NIB_REG = XPI_OE_ALL_NIB;
reg [`DDRMC__XPI_PMI_CONFIG_SZ-1:0] XPI_PMI_CONFIG_REG = XPI_PMI_CONFIG;
reg [`DDRMC__XPI_READ_DBI_SZ-1:0] XPI_READ_DBI_REG = XPI_READ_DBI;
reg [`DDRMC__XPI_READ_OFFSET_SZ-1:0] XPI_READ_OFFSET_REG = XPI_READ_OFFSET;
reg [`DDRMC__XPI_WRDATA_ALL_NIB_SZ-1:0] XPI_WRDATA_ALL_NIB_REG = XPI_WRDATA_ALL_NIB;
reg [`DDRMC__XPI_WRITE_DM_DBI_SZ-1:0] XPI_WRITE_DM_DBI_REG = XPI_WRITE_DM_DBI;

initial begin
  ATTR[`DDRMC__ARBITER_CONFIG] = ARBITER_CONFIG;
  ATTR[`DDRMC__CAL_CS_CH] = CAL_CS_CH;
  ATTR[`DDRMC__CAL_MODE] = CAL_MODE;
  ATTR[`DDRMC__CHANNELS] = CHANNELS;
  ATTR[`DDRMC__CLK_GATE] = CLK_GATE;
  ATTR[`DDRMC__COMMAND_BUS_OPTION] = COMMAND_BUS_OPTION;
  ATTR[`DDRMC__CPLX_BURST_ARRAY0] = CPLX_BURST_ARRAY0;
  ATTR[`DDRMC__CPLX_BURST_ARRAY10] = CPLX_BURST_ARRAY10;
  ATTR[`DDRMC__CPLX_BURST_ARRAY11] = CPLX_BURST_ARRAY11;
  ATTR[`DDRMC__CPLX_BURST_ARRAY12] = CPLX_BURST_ARRAY12;
  ATTR[`DDRMC__CPLX_BURST_ARRAY13] = CPLX_BURST_ARRAY13;
  ATTR[`DDRMC__CPLX_BURST_ARRAY14] = CPLX_BURST_ARRAY14;
  ATTR[`DDRMC__CPLX_BURST_ARRAY15] = CPLX_BURST_ARRAY15;
  ATTR[`DDRMC__CPLX_BURST_ARRAY16] = CPLX_BURST_ARRAY16;
  ATTR[`DDRMC__CPLX_BURST_ARRAY17] = CPLX_BURST_ARRAY17;
  ATTR[`DDRMC__CPLX_BURST_ARRAY18] = CPLX_BURST_ARRAY18;
  ATTR[`DDRMC__CPLX_BURST_ARRAY19] = CPLX_BURST_ARRAY19;
  ATTR[`DDRMC__CPLX_BURST_ARRAY1] = CPLX_BURST_ARRAY1;
  ATTR[`DDRMC__CPLX_BURST_ARRAY20] = CPLX_BURST_ARRAY20;
  ATTR[`DDRMC__CPLX_BURST_ARRAY21] = CPLX_BURST_ARRAY21;
  ATTR[`DDRMC__CPLX_BURST_ARRAY22] = CPLX_BURST_ARRAY22;
  ATTR[`DDRMC__CPLX_BURST_ARRAY2] = CPLX_BURST_ARRAY2;
  ATTR[`DDRMC__CPLX_BURST_ARRAY3] = CPLX_BURST_ARRAY3;
  ATTR[`DDRMC__CPLX_BURST_ARRAY4] = CPLX_BURST_ARRAY4;
  ATTR[`DDRMC__CPLX_BURST_ARRAY5] = CPLX_BURST_ARRAY5;
  ATTR[`DDRMC__CPLX_BURST_ARRAY6] = CPLX_BURST_ARRAY6;
  ATTR[`DDRMC__CPLX_BURST_ARRAY7] = CPLX_BURST_ARRAY7;
  ATTR[`DDRMC__CPLX_BURST_ARRAY8] = CPLX_BURST_ARRAY8;
  ATTR[`DDRMC__CPLX_BURST_ARRAY9] = CPLX_BURST_ARRAY9;
  ATTR[`DDRMC__CPLX_CONFIG2] = CPLX_CONFIG2;
  ATTR[`DDRMC__CPLX_CONFIG3] = CPLX_CONFIG3;
  ATTR[`DDRMC__CPLX_CONFIG] = CPLX_CONFIG;
  ATTR[`DDRMC__CPLX_PATTERN0] = CPLX_PATTERN0;
  ATTR[`DDRMC__CPLX_PATTERN100] = CPLX_PATTERN100;
  ATTR[`DDRMC__CPLX_PATTERN101] = CPLX_PATTERN101;
  ATTR[`DDRMC__CPLX_PATTERN102] = CPLX_PATTERN102;
  ATTR[`DDRMC__CPLX_PATTERN103] = CPLX_PATTERN103;
  ATTR[`DDRMC__CPLX_PATTERN104] = CPLX_PATTERN104;
  ATTR[`DDRMC__CPLX_PATTERN105] = CPLX_PATTERN105;
  ATTR[`DDRMC__CPLX_PATTERN106] = CPLX_PATTERN106;
  ATTR[`DDRMC__CPLX_PATTERN107] = CPLX_PATTERN107;
  ATTR[`DDRMC__CPLX_PATTERN108] = CPLX_PATTERN108;
  ATTR[`DDRMC__CPLX_PATTERN109] = CPLX_PATTERN109;
  ATTR[`DDRMC__CPLX_PATTERN10] = CPLX_PATTERN10;
  ATTR[`DDRMC__CPLX_PATTERN110] = CPLX_PATTERN110;
  ATTR[`DDRMC__CPLX_PATTERN111] = CPLX_PATTERN111;
  ATTR[`DDRMC__CPLX_PATTERN112] = CPLX_PATTERN112;
  ATTR[`DDRMC__CPLX_PATTERN113] = CPLX_PATTERN113;
  ATTR[`DDRMC__CPLX_PATTERN114] = CPLX_PATTERN114;
  ATTR[`DDRMC__CPLX_PATTERN115] = CPLX_PATTERN115;
  ATTR[`DDRMC__CPLX_PATTERN116] = CPLX_PATTERN116;
  ATTR[`DDRMC__CPLX_PATTERN117] = CPLX_PATTERN117;
  ATTR[`DDRMC__CPLX_PATTERN118] = CPLX_PATTERN118;
  ATTR[`DDRMC__CPLX_PATTERN119] = CPLX_PATTERN119;
  ATTR[`DDRMC__CPLX_PATTERN11] = CPLX_PATTERN11;
  ATTR[`DDRMC__CPLX_PATTERN120] = CPLX_PATTERN120;
  ATTR[`DDRMC__CPLX_PATTERN121] = CPLX_PATTERN121;
  ATTR[`DDRMC__CPLX_PATTERN122] = CPLX_PATTERN122;
  ATTR[`DDRMC__CPLX_PATTERN123] = CPLX_PATTERN123;
  ATTR[`DDRMC__CPLX_PATTERN124] = CPLX_PATTERN124;
  ATTR[`DDRMC__CPLX_PATTERN125] = CPLX_PATTERN125;
  ATTR[`DDRMC__CPLX_PATTERN126] = CPLX_PATTERN126;
  ATTR[`DDRMC__CPLX_PATTERN127] = CPLX_PATTERN127;
  ATTR[`DDRMC__CPLX_PATTERN128] = CPLX_PATTERN128;
  ATTR[`DDRMC__CPLX_PATTERN129] = CPLX_PATTERN129;
  ATTR[`DDRMC__CPLX_PATTERN12] = CPLX_PATTERN12;
  ATTR[`DDRMC__CPLX_PATTERN130] = CPLX_PATTERN130;
  ATTR[`DDRMC__CPLX_PATTERN131] = CPLX_PATTERN131;
  ATTR[`DDRMC__CPLX_PATTERN132] = CPLX_PATTERN132;
  ATTR[`DDRMC__CPLX_PATTERN133] = CPLX_PATTERN133;
  ATTR[`DDRMC__CPLX_PATTERN134] = CPLX_PATTERN134;
  ATTR[`DDRMC__CPLX_PATTERN135] = CPLX_PATTERN135;
  ATTR[`DDRMC__CPLX_PATTERN136] = CPLX_PATTERN136;
  ATTR[`DDRMC__CPLX_PATTERN137] = CPLX_PATTERN137;
  ATTR[`DDRMC__CPLX_PATTERN138] = CPLX_PATTERN138;
  ATTR[`DDRMC__CPLX_PATTERN139] = CPLX_PATTERN139;
  ATTR[`DDRMC__CPLX_PATTERN13] = CPLX_PATTERN13;
  ATTR[`DDRMC__CPLX_PATTERN140] = CPLX_PATTERN140;
  ATTR[`DDRMC__CPLX_PATTERN141] = CPLX_PATTERN141;
  ATTR[`DDRMC__CPLX_PATTERN142] = CPLX_PATTERN142;
  ATTR[`DDRMC__CPLX_PATTERN143] = CPLX_PATTERN143;
  ATTR[`DDRMC__CPLX_PATTERN144] = CPLX_PATTERN144;
  ATTR[`DDRMC__CPLX_PATTERN145] = CPLX_PATTERN145;
  ATTR[`DDRMC__CPLX_PATTERN146] = CPLX_PATTERN146;
  ATTR[`DDRMC__CPLX_PATTERN147] = CPLX_PATTERN147;
  ATTR[`DDRMC__CPLX_PATTERN148] = CPLX_PATTERN148;
  ATTR[`DDRMC__CPLX_PATTERN149] = CPLX_PATTERN149;
  ATTR[`DDRMC__CPLX_PATTERN14] = CPLX_PATTERN14;
  ATTR[`DDRMC__CPLX_PATTERN150] = CPLX_PATTERN150;
  ATTR[`DDRMC__CPLX_PATTERN151] = CPLX_PATTERN151;
  ATTR[`DDRMC__CPLX_PATTERN152] = CPLX_PATTERN152;
  ATTR[`DDRMC__CPLX_PATTERN153] = CPLX_PATTERN153;
  ATTR[`DDRMC__CPLX_PATTERN154] = CPLX_PATTERN154;
  ATTR[`DDRMC__CPLX_PATTERN155] = CPLX_PATTERN155;
  ATTR[`DDRMC__CPLX_PATTERN156] = CPLX_PATTERN156;
  ATTR[`DDRMC__CPLX_PATTERN15] = CPLX_PATTERN15;
  ATTR[`DDRMC__CPLX_PATTERN16] = CPLX_PATTERN16;
  ATTR[`DDRMC__CPLX_PATTERN17] = CPLX_PATTERN17;
  ATTR[`DDRMC__CPLX_PATTERN18] = CPLX_PATTERN18;
  ATTR[`DDRMC__CPLX_PATTERN19] = CPLX_PATTERN19;
  ATTR[`DDRMC__CPLX_PATTERN1] = CPLX_PATTERN1;
  ATTR[`DDRMC__CPLX_PATTERN20] = CPLX_PATTERN20;
  ATTR[`DDRMC__CPLX_PATTERN21] = CPLX_PATTERN21;
  ATTR[`DDRMC__CPLX_PATTERN22] = CPLX_PATTERN22;
  ATTR[`DDRMC__CPLX_PATTERN23] = CPLX_PATTERN23;
  ATTR[`DDRMC__CPLX_PATTERN24] = CPLX_PATTERN24;
  ATTR[`DDRMC__CPLX_PATTERN25] = CPLX_PATTERN25;
  ATTR[`DDRMC__CPLX_PATTERN26] = CPLX_PATTERN26;
  ATTR[`DDRMC__CPLX_PATTERN27] = CPLX_PATTERN27;
  ATTR[`DDRMC__CPLX_PATTERN28] = CPLX_PATTERN28;
  ATTR[`DDRMC__CPLX_PATTERN29] = CPLX_PATTERN29;
  ATTR[`DDRMC__CPLX_PATTERN2] = CPLX_PATTERN2;
  ATTR[`DDRMC__CPLX_PATTERN30] = CPLX_PATTERN30;
  ATTR[`DDRMC__CPLX_PATTERN31] = CPLX_PATTERN31;
  ATTR[`DDRMC__CPLX_PATTERN32] = CPLX_PATTERN32;
  ATTR[`DDRMC__CPLX_PATTERN33] = CPLX_PATTERN33;
  ATTR[`DDRMC__CPLX_PATTERN34] = CPLX_PATTERN34;
  ATTR[`DDRMC__CPLX_PATTERN35] = CPLX_PATTERN35;
  ATTR[`DDRMC__CPLX_PATTERN36] = CPLX_PATTERN36;
  ATTR[`DDRMC__CPLX_PATTERN37] = CPLX_PATTERN37;
  ATTR[`DDRMC__CPLX_PATTERN38] = CPLX_PATTERN38;
  ATTR[`DDRMC__CPLX_PATTERN39] = CPLX_PATTERN39;
  ATTR[`DDRMC__CPLX_PATTERN3] = CPLX_PATTERN3;
  ATTR[`DDRMC__CPLX_PATTERN40] = CPLX_PATTERN40;
  ATTR[`DDRMC__CPLX_PATTERN41] = CPLX_PATTERN41;
  ATTR[`DDRMC__CPLX_PATTERN42] = CPLX_PATTERN42;
  ATTR[`DDRMC__CPLX_PATTERN43] = CPLX_PATTERN43;
  ATTR[`DDRMC__CPLX_PATTERN44] = CPLX_PATTERN44;
  ATTR[`DDRMC__CPLX_PATTERN45] = CPLX_PATTERN45;
  ATTR[`DDRMC__CPLX_PATTERN46] = CPLX_PATTERN46;
  ATTR[`DDRMC__CPLX_PATTERN47] = CPLX_PATTERN47;
  ATTR[`DDRMC__CPLX_PATTERN48] = CPLX_PATTERN48;
  ATTR[`DDRMC__CPLX_PATTERN49] = CPLX_PATTERN49;
  ATTR[`DDRMC__CPLX_PATTERN4] = CPLX_PATTERN4;
  ATTR[`DDRMC__CPLX_PATTERN50] = CPLX_PATTERN50;
  ATTR[`DDRMC__CPLX_PATTERN51] = CPLX_PATTERN51;
  ATTR[`DDRMC__CPLX_PATTERN52] = CPLX_PATTERN52;
  ATTR[`DDRMC__CPLX_PATTERN53] = CPLX_PATTERN53;
  ATTR[`DDRMC__CPLX_PATTERN54] = CPLX_PATTERN54;
  ATTR[`DDRMC__CPLX_PATTERN55] = CPLX_PATTERN55;
  ATTR[`DDRMC__CPLX_PATTERN56] = CPLX_PATTERN56;
  ATTR[`DDRMC__CPLX_PATTERN57] = CPLX_PATTERN57;
  ATTR[`DDRMC__CPLX_PATTERN58] = CPLX_PATTERN58;
  ATTR[`DDRMC__CPLX_PATTERN59] = CPLX_PATTERN59;
  ATTR[`DDRMC__CPLX_PATTERN5] = CPLX_PATTERN5;
  ATTR[`DDRMC__CPLX_PATTERN60] = CPLX_PATTERN60;
  ATTR[`DDRMC__CPLX_PATTERN61] = CPLX_PATTERN61;
  ATTR[`DDRMC__CPLX_PATTERN62] = CPLX_PATTERN62;
  ATTR[`DDRMC__CPLX_PATTERN63] = CPLX_PATTERN63;
  ATTR[`DDRMC__CPLX_PATTERN64] = CPLX_PATTERN64;
  ATTR[`DDRMC__CPLX_PATTERN65] = CPLX_PATTERN65;
  ATTR[`DDRMC__CPLX_PATTERN66] = CPLX_PATTERN66;
  ATTR[`DDRMC__CPLX_PATTERN67] = CPLX_PATTERN67;
  ATTR[`DDRMC__CPLX_PATTERN68] = CPLX_PATTERN68;
  ATTR[`DDRMC__CPLX_PATTERN69] = CPLX_PATTERN69;
  ATTR[`DDRMC__CPLX_PATTERN6] = CPLX_PATTERN6;
  ATTR[`DDRMC__CPLX_PATTERN70] = CPLX_PATTERN70;
  ATTR[`DDRMC__CPLX_PATTERN71] = CPLX_PATTERN71;
  ATTR[`DDRMC__CPLX_PATTERN72] = CPLX_PATTERN72;
  ATTR[`DDRMC__CPLX_PATTERN73] = CPLX_PATTERN73;
  ATTR[`DDRMC__CPLX_PATTERN74] = CPLX_PATTERN74;
  ATTR[`DDRMC__CPLX_PATTERN75] = CPLX_PATTERN75;
  ATTR[`DDRMC__CPLX_PATTERN76] = CPLX_PATTERN76;
  ATTR[`DDRMC__CPLX_PATTERN77] = CPLX_PATTERN77;
  ATTR[`DDRMC__CPLX_PATTERN78] = CPLX_PATTERN78;
  ATTR[`DDRMC__CPLX_PATTERN79] = CPLX_PATTERN79;
  ATTR[`DDRMC__CPLX_PATTERN7] = CPLX_PATTERN7;
  ATTR[`DDRMC__CPLX_PATTERN80] = CPLX_PATTERN80;
  ATTR[`DDRMC__CPLX_PATTERN81] = CPLX_PATTERN81;
  ATTR[`DDRMC__CPLX_PATTERN82] = CPLX_PATTERN82;
  ATTR[`DDRMC__CPLX_PATTERN83] = CPLX_PATTERN83;
  ATTR[`DDRMC__CPLX_PATTERN84] = CPLX_PATTERN84;
  ATTR[`DDRMC__CPLX_PATTERN85] = CPLX_PATTERN85;
  ATTR[`DDRMC__CPLX_PATTERN86] = CPLX_PATTERN86;
  ATTR[`DDRMC__CPLX_PATTERN87] = CPLX_PATTERN87;
  ATTR[`DDRMC__CPLX_PATTERN88] = CPLX_PATTERN88;
  ATTR[`DDRMC__CPLX_PATTERN89] = CPLX_PATTERN89;
  ATTR[`DDRMC__CPLX_PATTERN8] = CPLX_PATTERN8;
  ATTR[`DDRMC__CPLX_PATTERN90] = CPLX_PATTERN90;
  ATTR[`DDRMC__CPLX_PATTERN91] = CPLX_PATTERN91;
  ATTR[`DDRMC__CPLX_PATTERN92] = CPLX_PATTERN92;
  ATTR[`DDRMC__CPLX_PATTERN93] = CPLX_PATTERN93;
  ATTR[`DDRMC__CPLX_PATTERN94] = CPLX_PATTERN94;
  ATTR[`DDRMC__CPLX_PATTERN95] = CPLX_PATTERN95;
  ATTR[`DDRMC__CPLX_PATTERN96] = CPLX_PATTERN96;
  ATTR[`DDRMC__CPLX_PATTERN97] = CPLX_PATTERN97;
  ATTR[`DDRMC__CPLX_PATTERN98] = CPLX_PATTERN98;
  ATTR[`DDRMC__CPLX_PATTERN99] = CPLX_PATTERN99;
  ATTR[`DDRMC__CPLX_PATTERN9] = CPLX_PATTERN9;
  ATTR[`DDRMC__DATA_RATE] = $realtobits(DATA_RATE);
  ATTR[`DDRMC__DATA_WIDTH] = DATA_WIDTH;
  ATTR[`DDRMC__DBG_TRIGGER] = DBG_TRIGGER;
  ATTR[`DDRMC__DC_CMD_CREDITS] = DC_CMD_CREDITS;
  ATTR[`DDRMC__DDR_MODE] = DDR_MODE;
  ATTR[`DDRMC__DEFAULT_PATTERN] = DEFAULT_PATTERN;
  ATTR[`DDRMC__ECC_USAGE] = ECC_USAGE;
  ATTR[`DDRMC__EXMON_CLR_EXE] = EXMON_CLR_EXE;
  ATTR[`DDRMC__FIFO_RDEN] = FIFO_RDEN;
  ATTR[`DDRMC__INPUT_TERMINATION] = INPUT_TERMINATION;
  ATTR[`DDRMC__OUTPUT_TERMINATION] = OUTPUT_TERMINATION;
  ATTR[`DDRMC__PHY_RANK_READ_OVERRIDE] = PHY_RANK_READ_OVERRIDE;
  ATTR[`DDRMC__PHY_RANK_WRITE_OVERRIDE] = PHY_RANK_WRITE_OVERRIDE;
  ATTR[`DDRMC__PHY_RDEN0] = PHY_RDEN0;
  ATTR[`DDRMC__PHY_RDEN10] = PHY_RDEN10;
  ATTR[`DDRMC__PHY_RDEN11] = PHY_RDEN11;
  ATTR[`DDRMC__PHY_RDEN12] = PHY_RDEN12;
  ATTR[`DDRMC__PHY_RDEN13] = PHY_RDEN13;
  ATTR[`DDRMC__PHY_RDEN14] = PHY_RDEN14;
  ATTR[`DDRMC__PHY_RDEN15] = PHY_RDEN15;
  ATTR[`DDRMC__PHY_RDEN16] = PHY_RDEN16;
  ATTR[`DDRMC__PHY_RDEN17] = PHY_RDEN17;
  ATTR[`DDRMC__PHY_RDEN18] = PHY_RDEN18;
  ATTR[`DDRMC__PHY_RDEN19] = PHY_RDEN19;
  ATTR[`DDRMC__PHY_RDEN1] = PHY_RDEN1;
  ATTR[`DDRMC__PHY_RDEN20] = PHY_RDEN20;
  ATTR[`DDRMC__PHY_RDEN21] = PHY_RDEN21;
  ATTR[`DDRMC__PHY_RDEN22] = PHY_RDEN22;
  ATTR[`DDRMC__PHY_RDEN23] = PHY_RDEN23;
  ATTR[`DDRMC__PHY_RDEN24] = PHY_RDEN24;
  ATTR[`DDRMC__PHY_RDEN25] = PHY_RDEN25;
  ATTR[`DDRMC__PHY_RDEN26] = PHY_RDEN26;
  ATTR[`DDRMC__PHY_RDEN2] = PHY_RDEN2;
  ATTR[`DDRMC__PHY_RDEN3] = PHY_RDEN3;
  ATTR[`DDRMC__PHY_RDEN4] = PHY_RDEN4;
  ATTR[`DDRMC__PHY_RDEN5] = PHY_RDEN5;
  ATTR[`DDRMC__PHY_RDEN6] = PHY_RDEN6;
  ATTR[`DDRMC__PHY_RDEN7] = PHY_RDEN7;
  ATTR[`DDRMC__PHY_RDEN8] = PHY_RDEN8;
  ATTR[`DDRMC__PHY_RDEN9] = PHY_RDEN9;
  ATTR[`DDRMC__PRBS_CNT] = PRBS_CNT;
  ATTR[`DDRMC__PRBS_CONFIG2] = PRBS_CONFIG2;
  ATTR[`DDRMC__PRBS_CONFIG] = PRBS_CONFIG;
  ATTR[`DDRMC__PRBS_SEED0] = PRBS_SEED0;
  ATTR[`DDRMC__PRBS_SEED1] = PRBS_SEED1;
  ATTR[`DDRMC__PRBS_SEED2] = PRBS_SEED2;
  ATTR[`DDRMC__PRBS_SEED3] = PRBS_SEED3;
  ATTR[`DDRMC__PRBS_SEED4] = PRBS_SEED4;
  ATTR[`DDRMC__PRBS_SEED5] = PRBS_SEED5;
  ATTR[`DDRMC__PRBS_SEED6] = PRBS_SEED6;
  ATTR[`DDRMC__PRBS_SEED7] = PRBS_SEED7;
  ATTR[`DDRMC__PRBS_SEED8] = PRBS_SEED8;
  ATTR[`DDRMC__RAM_SETTING_RF2PHS] = RAM_SETTING_RF2PHS;
  ATTR[`DDRMC__RAM_SETTING_RFSPHD] = RAM_SETTING_RFSPHD;
  ATTR[`DDRMC__RAM_SETTING_SRSPHD] = RAM_SETTING_SRSPHD;
  ATTR[`DDRMC__READ_BANDWIDTH] = $realtobits(READ_BANDWIDTH);
  ATTR[`DDRMC__REG_ADEC0] = REG_ADEC0;
  ATTR[`DDRMC__REG_ADEC10] = REG_ADEC10;
  ATTR[`DDRMC__REG_ADEC11] = REG_ADEC11;
  ATTR[`DDRMC__REG_ADEC1] = REG_ADEC1;
  ATTR[`DDRMC__REG_ADEC2] = REG_ADEC2;
  ATTR[`DDRMC__REG_ADEC3] = REG_ADEC3;
  ATTR[`DDRMC__REG_ADEC4] = REG_ADEC4;
  ATTR[`DDRMC__REG_ADEC5] = REG_ADEC5;
  ATTR[`DDRMC__REG_ADEC6] = REG_ADEC6;
  ATTR[`DDRMC__REG_ADEC7] = REG_ADEC7;
  ATTR[`DDRMC__REG_ADEC8] = REG_ADEC8;
  ATTR[`DDRMC__REG_ADEC9] = REG_ADEC9;
  ATTR[`DDRMC__REG_CMDQ_BER_RATE_CTRL] = REG_CMDQ_BER_RATE_CTRL;
  ATTR[`DDRMC__REG_CMDQ_BEW_RATE_CTRL] = REG_CMDQ_BEW_RATE_CTRL;
  ATTR[`DDRMC__REG_CMDQ_CTRL0] = REG_CMDQ_CTRL0;
  ATTR[`DDRMC__REG_CMDQ_CTRL1] = REG_CMDQ_CTRL1;
  ATTR[`DDRMC__REG_CMDQ_ISR_RATE_CTRL] = REG_CMDQ_ISR_RATE_CTRL;
  ATTR[`DDRMC__REG_CMDQ_ISW_RATE_CTRL] = REG_CMDQ_ISW_RATE_CTRL;
  ATTR[`DDRMC__REG_CMDQ_LLR_RATE_CTRL] = REG_CMDQ_LLR_RATE_CTRL;
  ATTR[`DDRMC__REG_COM_1] = REG_COM_1;
  ATTR[`DDRMC__REG_COM_2] = REG_COM_2;
  ATTR[`DDRMC__REG_COM_3] = REG_COM_3;
  ATTR[`DDRMC__REG_CONFIG0] = REG_CONFIG0;
  ATTR[`DDRMC__REG_CONFIG1] = REG_CONFIG1;
  ATTR[`DDRMC__REG_CONFIG2] = REG_CONFIG2;
  ATTR[`DDRMC__REG_CONFIG3] = REG_CONFIG3;
  ATTR[`DDRMC__REG_CONFIG4] = REG_CONFIG4;
  ATTR[`DDRMC__REG_DRAM_ARB] = REG_DRAM_ARB;
  ATTR[`DDRMC__REG_MRS_0] = REG_MRS_0;
  ATTR[`DDRMC__REG_MRS_1] = REG_MRS_1;
  ATTR[`DDRMC__REG_MRS_2] = REG_MRS_2;
  ATTR[`DDRMC__REG_MRS_7] = REG_MRS_7;
  ATTR[`DDRMC__REG_NSU0_PORT] = REG_NSU0_PORT;
  ATTR[`DDRMC__REG_NSU1_PORT] = REG_NSU1_PORT;
  ATTR[`DDRMC__REG_NSU2_PORT] = REG_NSU2_PORT;
  ATTR[`DDRMC__REG_NSU3_PORT] = REG_NSU3_PORT;
  ATTR[`DDRMC__REG_NSU_0_EGR] = REG_NSU_0_EGR;
  ATTR[`DDRMC__REG_NSU_0_ING] = REG_NSU_0_ING;
  ATTR[`DDRMC__REG_NSU_0_R_EGR] = REG_NSU_0_R_EGR;
  ATTR[`DDRMC__REG_NSU_0_W_EGR] = REG_NSU_0_W_EGR;
  ATTR[`DDRMC__REG_NSU_1_EGR] = REG_NSU_1_EGR;
  ATTR[`DDRMC__REG_NSU_1_ING] = REG_NSU_1_ING;
  ATTR[`DDRMC__REG_NSU_1_R_EGR] = REG_NSU_1_R_EGR;
  ATTR[`DDRMC__REG_NSU_1_W_EGR] = REG_NSU_1_W_EGR;
  ATTR[`DDRMC__REG_NSU_2_EGR] = REG_NSU_2_EGR;
  ATTR[`DDRMC__REG_NSU_2_ING] = REG_NSU_2_ING;
  ATTR[`DDRMC__REG_NSU_2_R_EGR] = REG_NSU_2_R_EGR;
  ATTR[`DDRMC__REG_NSU_2_W_EGR] = REG_NSU_2_W_EGR;
  ATTR[`DDRMC__REG_NSU_3_EGR] = REG_NSU_3_EGR;
  ATTR[`DDRMC__REG_NSU_3_ING] = REG_NSU_3_ING;
  ATTR[`DDRMC__REG_NSU_3_R_EGR] = REG_NSU_3_R_EGR;
  ATTR[`DDRMC__REG_NSU_3_W_EGR] = REG_NSU_3_W_EGR;
  ATTR[`DDRMC__REG_P0_BER_RATE_CTRL] = REG_P0_BER_RATE_CTRL;
  ATTR[`DDRMC__REG_P0_BEW_RATE_CTRL] = REG_P0_BEW_RATE_CTRL;
  ATTR[`DDRMC__REG_P0_ISR_RATE_CTRL] = REG_P0_ISR_RATE_CTRL;
  ATTR[`DDRMC__REG_P0_ISW_RATE_CTRL] = REG_P0_ISW_RATE_CTRL;
  ATTR[`DDRMC__REG_P0_LLR_RATE_CTRL] = REG_P0_LLR_RATE_CTRL;
  ATTR[`DDRMC__REG_P1_BER_RATE_CTRL] = REG_P1_BER_RATE_CTRL;
  ATTR[`DDRMC__REG_P1_BEW_RATE_CTRL] = REG_P1_BEW_RATE_CTRL;
  ATTR[`DDRMC__REG_P1_ISR_RATE_CTRL] = REG_P1_ISR_RATE_CTRL;
  ATTR[`DDRMC__REG_P1_ISW_RATE_CTRL] = REG_P1_ISW_RATE_CTRL;
  ATTR[`DDRMC__REG_P1_LLR_RATE_CTRL] = REG_P1_LLR_RATE_CTRL;
  ATTR[`DDRMC__REG_P2_BER_RATE_CTRL] = REG_P2_BER_RATE_CTRL;
  ATTR[`DDRMC__REG_P2_BEW_RATE_CTRL] = REG_P2_BEW_RATE_CTRL;
  ATTR[`DDRMC__REG_P2_ISR_RATE_CTRL] = REG_P2_ISR_RATE_CTRL;
  ATTR[`DDRMC__REG_P2_ISW_RATE_CTRL] = REG_P2_ISW_RATE_CTRL;
  ATTR[`DDRMC__REG_P2_LLR_RATE_CTRL] = REG_P2_LLR_RATE_CTRL;
  ATTR[`DDRMC__REG_P3_BER_RATE_CTRL] = REG_P3_BER_RATE_CTRL;
  ATTR[`DDRMC__REG_P3_BEW_RATE_CTRL] = REG_P3_BEW_RATE_CTRL;
  ATTR[`DDRMC__REG_P3_ISR_RATE_CTRL] = REG_P3_ISR_RATE_CTRL;
  ATTR[`DDRMC__REG_P3_ISW_RATE_CTRL] = REG_P3_ISW_RATE_CTRL;
  ATTR[`DDRMC__REG_P3_LLR_RATE_CTRL] = REG_P3_LLR_RATE_CTRL;
  ATTR[`DDRMC__REG_PINOUT] = REG_PINOUT;
  ATTR[`DDRMC__REG_PT_CONFIG] = REG_PT_CONFIG;
  ATTR[`DDRMC__REG_QOS0] = REG_QOS0;
  ATTR[`DDRMC__REG_QOS1] = REG_QOS1;
  ATTR[`DDRMC__REG_QOS2] = REG_QOS2;
  ATTR[`DDRMC__REG_QOS_RATE_CTRL_SCALE] = REG_QOS_RATE_CTRL_SCALE;
  ATTR[`DDRMC__REG_QOS_TIMEOUT0] = REG_QOS_TIMEOUT0;
  ATTR[`DDRMC__REG_QOS_TIMEOUT1] = REG_QOS_TIMEOUT1;
  ATTR[`DDRMC__REG_QOS_TIMEOUT2] = REG_QOS_TIMEOUT2;
  ATTR[`DDRMC__REG_RATE_CTRL_SCALE] = REG_RATE_CTRL_SCALE;
  ATTR[`DDRMC__REG_RD_CONFIG] = REG_RD_CONFIG;
  ATTR[`DDRMC__REG_RD_DRR_TKN_P0] = REG_RD_DRR_TKN_P0;
  ATTR[`DDRMC__REG_RD_DRR_TKN_P1] = REG_RD_DRR_TKN_P1;
  ATTR[`DDRMC__REG_RD_DRR_TKN_P2] = REG_RD_DRR_TKN_P2;
  ATTR[`DDRMC__REG_RD_DRR_TKN_P3] = REG_RD_DRR_TKN_P3;
  ATTR[`DDRMC__REG_REF_0] = REG_REF_0;
  ATTR[`DDRMC__REG_REF_1] = REG_REF_1;
  ATTR[`DDRMC__REG_REF_2] = REG_REF_2;
  ATTR[`DDRMC__REG_REF_3] = REG_REF_3;
  ATTR[`DDRMC__REG_RETRY_0] = REG_RETRY_0;
  ATTR[`DDRMC__REG_RETRY_1] = REG_RETRY_1;
  ATTR[`DDRMC__REG_SAFE_CONFIG0] = REG_SAFE_CONFIG0;
  ATTR[`DDRMC__REG_SAFE_CONFIG1] = REG_SAFE_CONFIG1;
  ATTR[`DDRMC__REG_SAFE_CONFIG2] = REG_SAFE_CONFIG2;
  ATTR[`DDRMC__REG_SAFE_CONFIG3] = REG_SAFE_CONFIG3;
  ATTR[`DDRMC__REG_SAFE_CONFIG4] = REG_SAFE_CONFIG4;
  ATTR[`DDRMC__REG_SAFE_CONFIG5] = REG_SAFE_CONFIG5;
  ATTR[`DDRMC__REG_SAFE_CONFIG6] = REG_SAFE_CONFIG6;
  ATTR[`DDRMC__REG_SAFE_CONFIG7] = REG_SAFE_CONFIG7;
  ATTR[`DDRMC__REG_SAFE_CONFIG8] = REG_SAFE_CONFIG8;
  ATTR[`DDRMC__REG_SCRUB0] = REG_SCRUB0;
  ATTR[`DDRMC__REG_SCRUB1] = REG_SCRUB1;
  ATTR[`DDRMC__REG_SCRUB8] = REG_SCRUB8;
  ATTR[`DDRMC__REG_SCRUB9] = REG_SCRUB9;
  ATTR[`DDRMC__REG_TXN_CONFIG] = REG_TXN_CONFIG;
  ATTR[`DDRMC__REG_WR_CONFIG] = REG_WR_CONFIG;
  ATTR[`DDRMC__REG_WR_DRR_TKN_P0] = REG_WR_DRR_TKN_P0;
  ATTR[`DDRMC__REG_WR_DRR_TKN_P1] = REG_WR_DRR_TKN_P1;
  ATTR[`DDRMC__REG_WR_DRR_TKN_P2] = REG_WR_DRR_TKN_P2;
  ATTR[`DDRMC__REG_WR_DRR_TKN_P3] = REG_WR_DRR_TKN_P3;
  ATTR[`DDRMC__SEQ_ADDR_DEFAULT] = SEQ_ADDR_DEFAULT;
  ATTR[`DDRMC__SEQ_BA_DEFAULT] = SEQ_BA_DEFAULT;
  ATTR[`DDRMC__SEQ_BG_DEFAULT] = SEQ_BG_DEFAULT;
  ATTR[`DDRMC__SEQ_CBIT_DEFAULT] = SEQ_CBIT_DEFAULT;
  ATTR[`DDRMC__SEQ_CK_CAL] = SEQ_CK_CAL;
  ATTR[`DDRMC__SEQ_CMD_DEFAULT] = SEQ_CMD_DEFAULT;
  ATTR[`DDRMC__SEQ_CMD_POR] = SEQ_CMD_POR;
  ATTR[`DDRMC__SEQ_DQS_DEFAULT] = SEQ_DQS_DEFAULT;
  ATTR[`DDRMC__SEQ_DQ_DEFAULT] = SEQ_DQ_DEFAULT;
  ATTR[`DDRMC__SEQ_INIT_ADDR0] = SEQ_INIT_ADDR0;
  ATTR[`DDRMC__SEQ_INIT_ADDR10] = SEQ_INIT_ADDR10;
  ATTR[`DDRMC__SEQ_INIT_ADDR11] = SEQ_INIT_ADDR11;
  ATTR[`DDRMC__SEQ_INIT_ADDR12] = SEQ_INIT_ADDR12;
  ATTR[`DDRMC__SEQ_INIT_ADDR13] = SEQ_INIT_ADDR13;
  ATTR[`DDRMC__SEQ_INIT_ADDR14] = SEQ_INIT_ADDR14;
  ATTR[`DDRMC__SEQ_INIT_ADDR15] = SEQ_INIT_ADDR15;
  ATTR[`DDRMC__SEQ_INIT_ADDR16] = SEQ_INIT_ADDR16;
  ATTR[`DDRMC__SEQ_INIT_ADDR17] = SEQ_INIT_ADDR17;
  ATTR[`DDRMC__SEQ_INIT_ADDR18] = SEQ_INIT_ADDR18;
  ATTR[`DDRMC__SEQ_INIT_ADDR19] = SEQ_INIT_ADDR19;
  ATTR[`DDRMC__SEQ_INIT_ADDR1] = SEQ_INIT_ADDR1;
  ATTR[`DDRMC__SEQ_INIT_ADDR20] = SEQ_INIT_ADDR20;
  ATTR[`DDRMC__SEQ_INIT_ADDR21] = SEQ_INIT_ADDR21;
  ATTR[`DDRMC__SEQ_INIT_ADDR22] = SEQ_INIT_ADDR22;
  ATTR[`DDRMC__SEQ_INIT_ADDR23] = SEQ_INIT_ADDR23;
  ATTR[`DDRMC__SEQ_INIT_ADDR24] = SEQ_INIT_ADDR24;
  ATTR[`DDRMC__SEQ_INIT_ADDR25] = SEQ_INIT_ADDR25;
  ATTR[`DDRMC__SEQ_INIT_ADDR26] = SEQ_INIT_ADDR26;
  ATTR[`DDRMC__SEQ_INIT_ADDR27] = SEQ_INIT_ADDR27;
  ATTR[`DDRMC__SEQ_INIT_ADDR28] = SEQ_INIT_ADDR28;
  ATTR[`DDRMC__SEQ_INIT_ADDR29] = SEQ_INIT_ADDR29;
  ATTR[`DDRMC__SEQ_INIT_ADDR2] = SEQ_INIT_ADDR2;
  ATTR[`DDRMC__SEQ_INIT_ADDR30] = SEQ_INIT_ADDR30;
  ATTR[`DDRMC__SEQ_INIT_ADDR31] = SEQ_INIT_ADDR31;
  ATTR[`DDRMC__SEQ_INIT_ADDR32] = SEQ_INIT_ADDR32;
  ATTR[`DDRMC__SEQ_INIT_ADDR33] = SEQ_INIT_ADDR33;
  ATTR[`DDRMC__SEQ_INIT_ADDR34] = SEQ_INIT_ADDR34;
  ATTR[`DDRMC__SEQ_INIT_ADDR35] = SEQ_INIT_ADDR35;
  ATTR[`DDRMC__SEQ_INIT_ADDR36] = SEQ_INIT_ADDR36;
  ATTR[`DDRMC__SEQ_INIT_ADDR37] = SEQ_INIT_ADDR37;
  ATTR[`DDRMC__SEQ_INIT_ADDR38] = SEQ_INIT_ADDR38;
  ATTR[`DDRMC__SEQ_INIT_ADDR39] = SEQ_INIT_ADDR39;
  ATTR[`DDRMC__SEQ_INIT_ADDR3] = SEQ_INIT_ADDR3;
  ATTR[`DDRMC__SEQ_INIT_ADDR40] = SEQ_INIT_ADDR40;
  ATTR[`DDRMC__SEQ_INIT_ADDR41] = SEQ_INIT_ADDR41;
  ATTR[`DDRMC__SEQ_INIT_ADDR42] = SEQ_INIT_ADDR42;
  ATTR[`DDRMC__SEQ_INIT_ADDR43] = SEQ_INIT_ADDR43;
  ATTR[`DDRMC__SEQ_INIT_ADDR44] = SEQ_INIT_ADDR44;
  ATTR[`DDRMC__SEQ_INIT_ADDR45] = SEQ_INIT_ADDR45;
  ATTR[`DDRMC__SEQ_INIT_ADDR46] = SEQ_INIT_ADDR46;
  ATTR[`DDRMC__SEQ_INIT_ADDR47] = SEQ_INIT_ADDR47;
  ATTR[`DDRMC__SEQ_INIT_ADDR48] = SEQ_INIT_ADDR48;
  ATTR[`DDRMC__SEQ_INIT_ADDR49] = SEQ_INIT_ADDR49;
  ATTR[`DDRMC__SEQ_INIT_ADDR4] = SEQ_INIT_ADDR4;
  ATTR[`DDRMC__SEQ_INIT_ADDR50] = SEQ_INIT_ADDR50;
  ATTR[`DDRMC__SEQ_INIT_ADDR51] = SEQ_INIT_ADDR51;
  ATTR[`DDRMC__SEQ_INIT_ADDR52] = SEQ_INIT_ADDR52;
  ATTR[`DDRMC__SEQ_INIT_ADDR53] = SEQ_INIT_ADDR53;
  ATTR[`DDRMC__SEQ_INIT_ADDR54] = SEQ_INIT_ADDR54;
  ATTR[`DDRMC__SEQ_INIT_ADDR55] = SEQ_INIT_ADDR55;
  ATTR[`DDRMC__SEQ_INIT_ADDR56] = SEQ_INIT_ADDR56;
  ATTR[`DDRMC__SEQ_INIT_ADDR57] = SEQ_INIT_ADDR57;
  ATTR[`DDRMC__SEQ_INIT_ADDR58] = SEQ_INIT_ADDR58;
  ATTR[`DDRMC__SEQ_INIT_ADDR59] = SEQ_INIT_ADDR59;
  ATTR[`DDRMC__SEQ_INIT_ADDR5] = SEQ_INIT_ADDR5;
  ATTR[`DDRMC__SEQ_INIT_ADDR60] = SEQ_INIT_ADDR60;
  ATTR[`DDRMC__SEQ_INIT_ADDR61] = SEQ_INIT_ADDR61;
  ATTR[`DDRMC__SEQ_INIT_ADDR62] = SEQ_INIT_ADDR62;
  ATTR[`DDRMC__SEQ_INIT_ADDR63] = SEQ_INIT_ADDR63;
  ATTR[`DDRMC__SEQ_INIT_ADDR64] = SEQ_INIT_ADDR64;
  ATTR[`DDRMC__SEQ_INIT_ADDR65] = SEQ_INIT_ADDR65;
  ATTR[`DDRMC__SEQ_INIT_ADDR66] = SEQ_INIT_ADDR66;
  ATTR[`DDRMC__SEQ_INIT_ADDR67] = SEQ_INIT_ADDR67;
  ATTR[`DDRMC__SEQ_INIT_ADDR68] = SEQ_INIT_ADDR68;
  ATTR[`DDRMC__SEQ_INIT_ADDR69] = SEQ_INIT_ADDR69;
  ATTR[`DDRMC__SEQ_INIT_ADDR6] = SEQ_INIT_ADDR6;
  ATTR[`DDRMC__SEQ_INIT_ADDR70] = SEQ_INIT_ADDR70;
  ATTR[`DDRMC__SEQ_INIT_ADDR71] = SEQ_INIT_ADDR71;
  ATTR[`DDRMC__SEQ_INIT_ADDR72] = SEQ_INIT_ADDR72;
  ATTR[`DDRMC__SEQ_INIT_ADDR73] = SEQ_INIT_ADDR73;
  ATTR[`DDRMC__SEQ_INIT_ADDR74] = SEQ_INIT_ADDR74;
  ATTR[`DDRMC__SEQ_INIT_ADDR75] = SEQ_INIT_ADDR75;
  ATTR[`DDRMC__SEQ_INIT_ADDR76] = SEQ_INIT_ADDR76;
  ATTR[`DDRMC__SEQ_INIT_ADDR77] = SEQ_INIT_ADDR77;
  ATTR[`DDRMC__SEQ_INIT_ADDR78] = SEQ_INIT_ADDR78;
  ATTR[`DDRMC__SEQ_INIT_ADDR79] = SEQ_INIT_ADDR79;
  ATTR[`DDRMC__SEQ_INIT_ADDR7] = SEQ_INIT_ADDR7;
  ATTR[`DDRMC__SEQ_INIT_ADDR80] = SEQ_INIT_ADDR80;
  ATTR[`DDRMC__SEQ_INIT_ADDR81] = SEQ_INIT_ADDR81;
  ATTR[`DDRMC__SEQ_INIT_ADDR82] = SEQ_INIT_ADDR82;
  ATTR[`DDRMC__SEQ_INIT_ADDR83] = SEQ_INIT_ADDR83;
  ATTR[`DDRMC__SEQ_INIT_ADDR84] = SEQ_INIT_ADDR84;
  ATTR[`DDRMC__SEQ_INIT_ADDR85] = SEQ_INIT_ADDR85;
  ATTR[`DDRMC__SEQ_INIT_ADDR86] = SEQ_INIT_ADDR86;
  ATTR[`DDRMC__SEQ_INIT_ADDR87] = SEQ_INIT_ADDR87;
  ATTR[`DDRMC__SEQ_INIT_ADDR88] = SEQ_INIT_ADDR88;
  ATTR[`DDRMC__SEQ_INIT_ADDR89] = SEQ_INIT_ADDR89;
  ATTR[`DDRMC__SEQ_INIT_ADDR8] = SEQ_INIT_ADDR8;
  ATTR[`DDRMC__SEQ_INIT_ADDR90] = SEQ_INIT_ADDR90;
  ATTR[`DDRMC__SEQ_INIT_ADDR91] = SEQ_INIT_ADDR91;
  ATTR[`DDRMC__SEQ_INIT_ADDR92] = SEQ_INIT_ADDR92;
  ATTR[`DDRMC__SEQ_INIT_ADDR93] = SEQ_INIT_ADDR93;
  ATTR[`DDRMC__SEQ_INIT_ADDR94] = SEQ_INIT_ADDR94;
  ATTR[`DDRMC__SEQ_INIT_ADDR95] = SEQ_INIT_ADDR95;
  ATTR[`DDRMC__SEQ_INIT_ADDR96] = SEQ_INIT_ADDR96;
  ATTR[`DDRMC__SEQ_INIT_ADDR97] = SEQ_INIT_ADDR97;
  ATTR[`DDRMC__SEQ_INIT_ADDR98] = SEQ_INIT_ADDR98;
  ATTR[`DDRMC__SEQ_INIT_ADDR99] = SEQ_INIT_ADDR99;
  ATTR[`DDRMC__SEQ_INIT_ADDR9] = SEQ_INIT_ADDR9;
  ATTR[`DDRMC__SEQ_INIT_CMD0] = SEQ_INIT_CMD0;
  ATTR[`DDRMC__SEQ_INIT_CMD10] = SEQ_INIT_CMD10;
  ATTR[`DDRMC__SEQ_INIT_CMD11] = SEQ_INIT_CMD11;
  ATTR[`DDRMC__SEQ_INIT_CMD12] = SEQ_INIT_CMD12;
  ATTR[`DDRMC__SEQ_INIT_CMD13] = SEQ_INIT_CMD13;
  ATTR[`DDRMC__SEQ_INIT_CMD14] = SEQ_INIT_CMD14;
  ATTR[`DDRMC__SEQ_INIT_CMD15] = SEQ_INIT_CMD15;
  ATTR[`DDRMC__SEQ_INIT_CMD16] = SEQ_INIT_CMD16;
  ATTR[`DDRMC__SEQ_INIT_CMD17] = SEQ_INIT_CMD17;
  ATTR[`DDRMC__SEQ_INIT_CMD18] = SEQ_INIT_CMD18;
  ATTR[`DDRMC__SEQ_INIT_CMD19] = SEQ_INIT_CMD19;
  ATTR[`DDRMC__SEQ_INIT_CMD1] = SEQ_INIT_CMD1;
  ATTR[`DDRMC__SEQ_INIT_CMD20] = SEQ_INIT_CMD20;
  ATTR[`DDRMC__SEQ_INIT_CMD21] = SEQ_INIT_CMD21;
  ATTR[`DDRMC__SEQ_INIT_CMD22] = SEQ_INIT_CMD22;
  ATTR[`DDRMC__SEQ_INIT_CMD23] = SEQ_INIT_CMD23;
  ATTR[`DDRMC__SEQ_INIT_CMD24] = SEQ_INIT_CMD24;
  ATTR[`DDRMC__SEQ_INIT_CMD25] = SEQ_INIT_CMD25;
  ATTR[`DDRMC__SEQ_INIT_CMD26] = SEQ_INIT_CMD26;
  ATTR[`DDRMC__SEQ_INIT_CMD27] = SEQ_INIT_CMD27;
  ATTR[`DDRMC__SEQ_INIT_CMD28] = SEQ_INIT_CMD28;
  ATTR[`DDRMC__SEQ_INIT_CMD29] = SEQ_INIT_CMD29;
  ATTR[`DDRMC__SEQ_INIT_CMD2] = SEQ_INIT_CMD2;
  ATTR[`DDRMC__SEQ_INIT_CMD30] = SEQ_INIT_CMD30;
  ATTR[`DDRMC__SEQ_INIT_CMD31] = SEQ_INIT_CMD31;
  ATTR[`DDRMC__SEQ_INIT_CMD32] = SEQ_INIT_CMD32;
  ATTR[`DDRMC__SEQ_INIT_CMD33] = SEQ_INIT_CMD33;
  ATTR[`DDRMC__SEQ_INIT_CMD34] = SEQ_INIT_CMD34;
  ATTR[`DDRMC__SEQ_INIT_CMD35] = SEQ_INIT_CMD35;
  ATTR[`DDRMC__SEQ_INIT_CMD36] = SEQ_INIT_CMD36;
  ATTR[`DDRMC__SEQ_INIT_CMD37] = SEQ_INIT_CMD37;
  ATTR[`DDRMC__SEQ_INIT_CMD38] = SEQ_INIT_CMD38;
  ATTR[`DDRMC__SEQ_INIT_CMD39] = SEQ_INIT_CMD39;
  ATTR[`DDRMC__SEQ_INIT_CMD3] = SEQ_INIT_CMD3;
  ATTR[`DDRMC__SEQ_INIT_CMD40] = SEQ_INIT_CMD40;
  ATTR[`DDRMC__SEQ_INIT_CMD41] = SEQ_INIT_CMD41;
  ATTR[`DDRMC__SEQ_INIT_CMD42] = SEQ_INIT_CMD42;
  ATTR[`DDRMC__SEQ_INIT_CMD43] = SEQ_INIT_CMD43;
  ATTR[`DDRMC__SEQ_INIT_CMD44] = SEQ_INIT_CMD44;
  ATTR[`DDRMC__SEQ_INIT_CMD45] = SEQ_INIT_CMD45;
  ATTR[`DDRMC__SEQ_INIT_CMD46] = SEQ_INIT_CMD46;
  ATTR[`DDRMC__SEQ_INIT_CMD47] = SEQ_INIT_CMD47;
  ATTR[`DDRMC__SEQ_INIT_CMD48] = SEQ_INIT_CMD48;
  ATTR[`DDRMC__SEQ_INIT_CMD49] = SEQ_INIT_CMD49;
  ATTR[`DDRMC__SEQ_INIT_CMD4] = SEQ_INIT_CMD4;
  ATTR[`DDRMC__SEQ_INIT_CMD50] = SEQ_INIT_CMD50;
  ATTR[`DDRMC__SEQ_INIT_CMD51] = SEQ_INIT_CMD51;
  ATTR[`DDRMC__SEQ_INIT_CMD52] = SEQ_INIT_CMD52;
  ATTR[`DDRMC__SEQ_INIT_CMD53] = SEQ_INIT_CMD53;
  ATTR[`DDRMC__SEQ_INIT_CMD54] = SEQ_INIT_CMD54;
  ATTR[`DDRMC__SEQ_INIT_CMD55] = SEQ_INIT_CMD55;
  ATTR[`DDRMC__SEQ_INIT_CMD56] = SEQ_INIT_CMD56;
  ATTR[`DDRMC__SEQ_INIT_CMD57] = SEQ_INIT_CMD57;
  ATTR[`DDRMC__SEQ_INIT_CMD58] = SEQ_INIT_CMD58;
  ATTR[`DDRMC__SEQ_INIT_CMD59] = SEQ_INIT_CMD59;
  ATTR[`DDRMC__SEQ_INIT_CMD5] = SEQ_INIT_CMD5;
  ATTR[`DDRMC__SEQ_INIT_CMD60] = SEQ_INIT_CMD60;
  ATTR[`DDRMC__SEQ_INIT_CMD61] = SEQ_INIT_CMD61;
  ATTR[`DDRMC__SEQ_INIT_CMD62] = SEQ_INIT_CMD62;
  ATTR[`DDRMC__SEQ_INIT_CMD63] = SEQ_INIT_CMD63;
  ATTR[`DDRMC__SEQ_INIT_CMD64] = SEQ_INIT_CMD64;
  ATTR[`DDRMC__SEQ_INIT_CMD65] = SEQ_INIT_CMD65;
  ATTR[`DDRMC__SEQ_INIT_CMD66] = SEQ_INIT_CMD66;
  ATTR[`DDRMC__SEQ_INIT_CMD67] = SEQ_INIT_CMD67;
  ATTR[`DDRMC__SEQ_INIT_CMD68] = SEQ_INIT_CMD68;
  ATTR[`DDRMC__SEQ_INIT_CMD69] = SEQ_INIT_CMD69;
  ATTR[`DDRMC__SEQ_INIT_CMD6] = SEQ_INIT_CMD6;
  ATTR[`DDRMC__SEQ_INIT_CMD70] = SEQ_INIT_CMD70;
  ATTR[`DDRMC__SEQ_INIT_CMD71] = SEQ_INIT_CMD71;
  ATTR[`DDRMC__SEQ_INIT_CMD72] = SEQ_INIT_CMD72;
  ATTR[`DDRMC__SEQ_INIT_CMD73] = SEQ_INIT_CMD73;
  ATTR[`DDRMC__SEQ_INIT_CMD74] = SEQ_INIT_CMD74;
  ATTR[`DDRMC__SEQ_INIT_CMD75] = SEQ_INIT_CMD75;
  ATTR[`DDRMC__SEQ_INIT_CMD76] = SEQ_INIT_CMD76;
  ATTR[`DDRMC__SEQ_INIT_CMD77] = SEQ_INIT_CMD77;
  ATTR[`DDRMC__SEQ_INIT_CMD78] = SEQ_INIT_CMD78;
  ATTR[`DDRMC__SEQ_INIT_CMD79] = SEQ_INIT_CMD79;
  ATTR[`DDRMC__SEQ_INIT_CMD7] = SEQ_INIT_CMD7;
  ATTR[`DDRMC__SEQ_INIT_CMD80] = SEQ_INIT_CMD80;
  ATTR[`DDRMC__SEQ_INIT_CMD81] = SEQ_INIT_CMD81;
  ATTR[`DDRMC__SEQ_INIT_CMD82] = SEQ_INIT_CMD82;
  ATTR[`DDRMC__SEQ_INIT_CMD83] = SEQ_INIT_CMD83;
  ATTR[`DDRMC__SEQ_INIT_CMD84] = SEQ_INIT_CMD84;
  ATTR[`DDRMC__SEQ_INIT_CMD85] = SEQ_INIT_CMD85;
  ATTR[`DDRMC__SEQ_INIT_CMD86] = SEQ_INIT_CMD86;
  ATTR[`DDRMC__SEQ_INIT_CMD87] = SEQ_INIT_CMD87;
  ATTR[`DDRMC__SEQ_INIT_CMD88] = SEQ_INIT_CMD88;
  ATTR[`DDRMC__SEQ_INIT_CMD89] = SEQ_INIT_CMD89;
  ATTR[`DDRMC__SEQ_INIT_CMD8] = SEQ_INIT_CMD8;
  ATTR[`DDRMC__SEQ_INIT_CMD90] = SEQ_INIT_CMD90;
  ATTR[`DDRMC__SEQ_INIT_CMD91] = SEQ_INIT_CMD91;
  ATTR[`DDRMC__SEQ_INIT_CMD92] = SEQ_INIT_CMD92;
  ATTR[`DDRMC__SEQ_INIT_CMD93] = SEQ_INIT_CMD93;
  ATTR[`DDRMC__SEQ_INIT_CMD94] = SEQ_INIT_CMD94;
  ATTR[`DDRMC__SEQ_INIT_CMD95] = SEQ_INIT_CMD95;
  ATTR[`DDRMC__SEQ_INIT_CMD96] = SEQ_INIT_CMD96;
  ATTR[`DDRMC__SEQ_INIT_CMD97] = SEQ_INIT_CMD97;
  ATTR[`DDRMC__SEQ_INIT_CMD98] = SEQ_INIT_CMD98;
  ATTR[`DDRMC__SEQ_INIT_CMD99] = SEQ_INIT_CMD99;
  ATTR[`DDRMC__SEQ_INIT_CMD9] = SEQ_INIT_CMD9;
  ATTR[`DDRMC__SEQ_INIT_CMD_SET] = SEQ_INIT_CMD_SET;
  ATTR[`DDRMC__SEQ_INIT_CMD_VALID] = SEQ_INIT_CMD_VALID;
  ATTR[`DDRMC__SEQ_INIT_CNTRL0] = SEQ_INIT_CNTRL0;
  ATTR[`DDRMC__SEQ_INIT_CNTRL10] = SEQ_INIT_CNTRL10;
  ATTR[`DDRMC__SEQ_INIT_CNTRL11] = SEQ_INIT_CNTRL11;
  ATTR[`DDRMC__SEQ_INIT_CNTRL12] = SEQ_INIT_CNTRL12;
  ATTR[`DDRMC__SEQ_INIT_CNTRL13] = SEQ_INIT_CNTRL13;
  ATTR[`DDRMC__SEQ_INIT_CNTRL14] = SEQ_INIT_CNTRL14;
  ATTR[`DDRMC__SEQ_INIT_CNTRL15] = SEQ_INIT_CNTRL15;
  ATTR[`DDRMC__SEQ_INIT_CNTRL16] = SEQ_INIT_CNTRL16;
  ATTR[`DDRMC__SEQ_INIT_CNTRL17] = SEQ_INIT_CNTRL17;
  ATTR[`DDRMC__SEQ_INIT_CNTRL18] = SEQ_INIT_CNTRL18;
  ATTR[`DDRMC__SEQ_INIT_CNTRL19] = SEQ_INIT_CNTRL19;
  ATTR[`DDRMC__SEQ_INIT_CNTRL1] = SEQ_INIT_CNTRL1;
  ATTR[`DDRMC__SEQ_INIT_CNTRL20] = SEQ_INIT_CNTRL20;
  ATTR[`DDRMC__SEQ_INIT_CNTRL21] = SEQ_INIT_CNTRL21;
  ATTR[`DDRMC__SEQ_INIT_CNTRL22] = SEQ_INIT_CNTRL22;
  ATTR[`DDRMC__SEQ_INIT_CNTRL23] = SEQ_INIT_CNTRL23;
  ATTR[`DDRMC__SEQ_INIT_CNTRL24] = SEQ_INIT_CNTRL24;
  ATTR[`DDRMC__SEQ_INIT_CNTRL25] = SEQ_INIT_CNTRL25;
  ATTR[`DDRMC__SEQ_INIT_CNTRL26] = SEQ_INIT_CNTRL26;
  ATTR[`DDRMC__SEQ_INIT_CNTRL27] = SEQ_INIT_CNTRL27;
  ATTR[`DDRMC__SEQ_INIT_CNTRL28] = SEQ_INIT_CNTRL28;
  ATTR[`DDRMC__SEQ_INIT_CNTRL29] = SEQ_INIT_CNTRL29;
  ATTR[`DDRMC__SEQ_INIT_CNTRL2] = SEQ_INIT_CNTRL2;
  ATTR[`DDRMC__SEQ_INIT_CNTRL30] = SEQ_INIT_CNTRL30;
  ATTR[`DDRMC__SEQ_INIT_CNTRL31] = SEQ_INIT_CNTRL31;
  ATTR[`DDRMC__SEQ_INIT_CNTRL32] = SEQ_INIT_CNTRL32;
  ATTR[`DDRMC__SEQ_INIT_CNTRL33] = SEQ_INIT_CNTRL33;
  ATTR[`DDRMC__SEQ_INIT_CNTRL34] = SEQ_INIT_CNTRL34;
  ATTR[`DDRMC__SEQ_INIT_CNTRL35] = SEQ_INIT_CNTRL35;
  ATTR[`DDRMC__SEQ_INIT_CNTRL36] = SEQ_INIT_CNTRL36;
  ATTR[`DDRMC__SEQ_INIT_CNTRL37] = SEQ_INIT_CNTRL37;
  ATTR[`DDRMC__SEQ_INIT_CNTRL38] = SEQ_INIT_CNTRL38;
  ATTR[`DDRMC__SEQ_INIT_CNTRL39] = SEQ_INIT_CNTRL39;
  ATTR[`DDRMC__SEQ_INIT_CNTRL3] = SEQ_INIT_CNTRL3;
  ATTR[`DDRMC__SEQ_INIT_CNTRL40] = SEQ_INIT_CNTRL40;
  ATTR[`DDRMC__SEQ_INIT_CNTRL41] = SEQ_INIT_CNTRL41;
  ATTR[`DDRMC__SEQ_INIT_CNTRL42] = SEQ_INIT_CNTRL42;
  ATTR[`DDRMC__SEQ_INIT_CNTRL43] = SEQ_INIT_CNTRL43;
  ATTR[`DDRMC__SEQ_INIT_CNTRL44] = SEQ_INIT_CNTRL44;
  ATTR[`DDRMC__SEQ_INIT_CNTRL45] = SEQ_INIT_CNTRL45;
  ATTR[`DDRMC__SEQ_INIT_CNTRL46] = SEQ_INIT_CNTRL46;
  ATTR[`DDRMC__SEQ_INIT_CNTRL47] = SEQ_INIT_CNTRL47;
  ATTR[`DDRMC__SEQ_INIT_CNTRL48] = SEQ_INIT_CNTRL48;
  ATTR[`DDRMC__SEQ_INIT_CNTRL49] = SEQ_INIT_CNTRL49;
  ATTR[`DDRMC__SEQ_INIT_CNTRL4] = SEQ_INIT_CNTRL4;
  ATTR[`DDRMC__SEQ_INIT_CNTRL50] = SEQ_INIT_CNTRL50;
  ATTR[`DDRMC__SEQ_INIT_CNTRL51] = SEQ_INIT_CNTRL51;
  ATTR[`DDRMC__SEQ_INIT_CNTRL52] = SEQ_INIT_CNTRL52;
  ATTR[`DDRMC__SEQ_INIT_CNTRL53] = SEQ_INIT_CNTRL53;
  ATTR[`DDRMC__SEQ_INIT_CNTRL54] = SEQ_INIT_CNTRL54;
  ATTR[`DDRMC__SEQ_INIT_CNTRL55] = SEQ_INIT_CNTRL55;
  ATTR[`DDRMC__SEQ_INIT_CNTRL56] = SEQ_INIT_CNTRL56;
  ATTR[`DDRMC__SEQ_INIT_CNTRL57] = SEQ_INIT_CNTRL57;
  ATTR[`DDRMC__SEQ_INIT_CNTRL58] = SEQ_INIT_CNTRL58;
  ATTR[`DDRMC__SEQ_INIT_CNTRL59] = SEQ_INIT_CNTRL59;
  ATTR[`DDRMC__SEQ_INIT_CNTRL5] = SEQ_INIT_CNTRL5;
  ATTR[`DDRMC__SEQ_INIT_CNTRL60] = SEQ_INIT_CNTRL60;
  ATTR[`DDRMC__SEQ_INIT_CNTRL61] = SEQ_INIT_CNTRL61;
  ATTR[`DDRMC__SEQ_INIT_CNTRL62] = SEQ_INIT_CNTRL62;
  ATTR[`DDRMC__SEQ_INIT_CNTRL63] = SEQ_INIT_CNTRL63;
  ATTR[`DDRMC__SEQ_INIT_CNTRL64] = SEQ_INIT_CNTRL64;
  ATTR[`DDRMC__SEQ_INIT_CNTRL65] = SEQ_INIT_CNTRL65;
  ATTR[`DDRMC__SEQ_INIT_CNTRL66] = SEQ_INIT_CNTRL66;
  ATTR[`DDRMC__SEQ_INIT_CNTRL67] = SEQ_INIT_CNTRL67;
  ATTR[`DDRMC__SEQ_INIT_CNTRL68] = SEQ_INIT_CNTRL68;
  ATTR[`DDRMC__SEQ_INIT_CNTRL69] = SEQ_INIT_CNTRL69;
  ATTR[`DDRMC__SEQ_INIT_CNTRL6] = SEQ_INIT_CNTRL6;
  ATTR[`DDRMC__SEQ_INIT_CNTRL70] = SEQ_INIT_CNTRL70;
  ATTR[`DDRMC__SEQ_INIT_CNTRL71] = SEQ_INIT_CNTRL71;
  ATTR[`DDRMC__SEQ_INIT_CNTRL72] = SEQ_INIT_CNTRL72;
  ATTR[`DDRMC__SEQ_INIT_CNTRL73] = SEQ_INIT_CNTRL73;
  ATTR[`DDRMC__SEQ_INIT_CNTRL74] = SEQ_INIT_CNTRL74;
  ATTR[`DDRMC__SEQ_INIT_CNTRL75] = SEQ_INIT_CNTRL75;
  ATTR[`DDRMC__SEQ_INIT_CNTRL76] = SEQ_INIT_CNTRL76;
  ATTR[`DDRMC__SEQ_INIT_CNTRL77] = SEQ_INIT_CNTRL77;
  ATTR[`DDRMC__SEQ_INIT_CNTRL78] = SEQ_INIT_CNTRL78;
  ATTR[`DDRMC__SEQ_INIT_CNTRL79] = SEQ_INIT_CNTRL79;
  ATTR[`DDRMC__SEQ_INIT_CNTRL7] = SEQ_INIT_CNTRL7;
  ATTR[`DDRMC__SEQ_INIT_CNTRL80] = SEQ_INIT_CNTRL80;
  ATTR[`DDRMC__SEQ_INIT_CNTRL81] = SEQ_INIT_CNTRL81;
  ATTR[`DDRMC__SEQ_INIT_CNTRL82] = SEQ_INIT_CNTRL82;
  ATTR[`DDRMC__SEQ_INIT_CNTRL83] = SEQ_INIT_CNTRL83;
  ATTR[`DDRMC__SEQ_INIT_CNTRL84] = SEQ_INIT_CNTRL84;
  ATTR[`DDRMC__SEQ_INIT_CNTRL85] = SEQ_INIT_CNTRL85;
  ATTR[`DDRMC__SEQ_INIT_CNTRL86] = SEQ_INIT_CNTRL86;
  ATTR[`DDRMC__SEQ_INIT_CNTRL87] = SEQ_INIT_CNTRL87;
  ATTR[`DDRMC__SEQ_INIT_CNTRL88] = SEQ_INIT_CNTRL88;
  ATTR[`DDRMC__SEQ_INIT_CNTRL89] = SEQ_INIT_CNTRL89;
  ATTR[`DDRMC__SEQ_INIT_CNTRL8] = SEQ_INIT_CNTRL8;
  ATTR[`DDRMC__SEQ_INIT_CNTRL90] = SEQ_INIT_CNTRL90;
  ATTR[`DDRMC__SEQ_INIT_CNTRL91] = SEQ_INIT_CNTRL91;
  ATTR[`DDRMC__SEQ_INIT_CNTRL92] = SEQ_INIT_CNTRL92;
  ATTR[`DDRMC__SEQ_INIT_CNTRL93] = SEQ_INIT_CNTRL93;
  ATTR[`DDRMC__SEQ_INIT_CNTRL94] = SEQ_INIT_CNTRL94;
  ATTR[`DDRMC__SEQ_INIT_CNTRL95] = SEQ_INIT_CNTRL95;
  ATTR[`DDRMC__SEQ_INIT_CNTRL96] = SEQ_INIT_CNTRL96;
  ATTR[`DDRMC__SEQ_INIT_CNTRL97] = SEQ_INIT_CNTRL97;
  ATTR[`DDRMC__SEQ_INIT_CNTRL98] = SEQ_INIT_CNTRL98;
  ATTR[`DDRMC__SEQ_INIT_CNTRL99] = SEQ_INIT_CNTRL99;
  ATTR[`DDRMC__SEQ_INIT_CNTRL9] = SEQ_INIT_CNTRL9;
  ATTR[`DDRMC__SEQ_INIT_CONFIG] = SEQ_INIT_CONFIG;
  ATTR[`DDRMC__SEQ_MODE] = SEQ_MODE;
  ATTR[`DDRMC__TXNQ_RD_PRIORITY] = TXNQ_RD_PRIORITY;
  ATTR[`DDRMC__TXNQ_WR_PRIORITY] = TXNQ_WR_PRIORITY;
  ATTR[`DDRMC__T_TXBIT] = T_TXBIT;
  ATTR[`DDRMC__UB_CLK_MUX] = UB_CLK_MUX;
  ATTR[`DDRMC__WRITE_BANDWIDTH] = $realtobits(WRITE_BANDWIDTH);
  ATTR[`DDRMC__XMPU_CONFIG0] = XMPU_CONFIG0;
  ATTR[`DDRMC__XMPU_CONFIG10] = XMPU_CONFIG10;
  ATTR[`DDRMC__XMPU_CONFIG11] = XMPU_CONFIG11;
  ATTR[`DDRMC__XMPU_CONFIG12] = XMPU_CONFIG12;
  ATTR[`DDRMC__XMPU_CONFIG13] = XMPU_CONFIG13;
  ATTR[`DDRMC__XMPU_CONFIG14] = XMPU_CONFIG14;
  ATTR[`DDRMC__XMPU_CONFIG15] = XMPU_CONFIG15;
  ATTR[`DDRMC__XMPU_CONFIG1] = XMPU_CONFIG1;
  ATTR[`DDRMC__XMPU_CONFIG2] = XMPU_CONFIG2;
  ATTR[`DDRMC__XMPU_CONFIG3] = XMPU_CONFIG3;
  ATTR[`DDRMC__XMPU_CONFIG4] = XMPU_CONFIG4;
  ATTR[`DDRMC__XMPU_CONFIG5] = XMPU_CONFIG5;
  ATTR[`DDRMC__XMPU_CONFIG6] = XMPU_CONFIG6;
  ATTR[`DDRMC__XMPU_CONFIG7] = XMPU_CONFIG7;
  ATTR[`DDRMC__XMPU_CONFIG8] = XMPU_CONFIG8;
  ATTR[`DDRMC__XMPU_CONFIG9] = XMPU_CONFIG9;
  ATTR[`DDRMC__XMPU_CTRL] = XMPU_CTRL;
  ATTR[`DDRMC__XMPU_END_HI0] = XMPU_END_HI0;
  ATTR[`DDRMC__XMPU_END_HI10] = XMPU_END_HI10;
  ATTR[`DDRMC__XMPU_END_HI11] = XMPU_END_HI11;
  ATTR[`DDRMC__XMPU_END_HI12] = XMPU_END_HI12;
  ATTR[`DDRMC__XMPU_END_HI13] = XMPU_END_HI13;
  ATTR[`DDRMC__XMPU_END_HI14] = XMPU_END_HI14;
  ATTR[`DDRMC__XMPU_END_HI15] = XMPU_END_HI15;
  ATTR[`DDRMC__XMPU_END_HI1] = XMPU_END_HI1;
  ATTR[`DDRMC__XMPU_END_HI2] = XMPU_END_HI2;
  ATTR[`DDRMC__XMPU_END_HI3] = XMPU_END_HI3;
  ATTR[`DDRMC__XMPU_END_HI4] = XMPU_END_HI4;
  ATTR[`DDRMC__XMPU_END_HI5] = XMPU_END_HI5;
  ATTR[`DDRMC__XMPU_END_HI6] = XMPU_END_HI6;
  ATTR[`DDRMC__XMPU_END_HI7] = XMPU_END_HI7;
  ATTR[`DDRMC__XMPU_END_HI8] = XMPU_END_HI8;
  ATTR[`DDRMC__XMPU_END_HI9] = XMPU_END_HI9;
  ATTR[`DDRMC__XMPU_END_LO0] = XMPU_END_LO0;
  ATTR[`DDRMC__XMPU_END_LO10] = XMPU_END_LO10;
  ATTR[`DDRMC__XMPU_END_LO11] = XMPU_END_LO11;
  ATTR[`DDRMC__XMPU_END_LO12] = XMPU_END_LO12;
  ATTR[`DDRMC__XMPU_END_LO13] = XMPU_END_LO13;
  ATTR[`DDRMC__XMPU_END_LO14] = XMPU_END_LO14;
  ATTR[`DDRMC__XMPU_END_LO15] = XMPU_END_LO15;
  ATTR[`DDRMC__XMPU_END_LO1] = XMPU_END_LO1;
  ATTR[`DDRMC__XMPU_END_LO2] = XMPU_END_LO2;
  ATTR[`DDRMC__XMPU_END_LO3] = XMPU_END_LO3;
  ATTR[`DDRMC__XMPU_END_LO4] = XMPU_END_LO4;
  ATTR[`DDRMC__XMPU_END_LO5] = XMPU_END_LO5;
  ATTR[`DDRMC__XMPU_END_LO6] = XMPU_END_LO6;
  ATTR[`DDRMC__XMPU_END_LO7] = XMPU_END_LO7;
  ATTR[`DDRMC__XMPU_END_LO8] = XMPU_END_LO8;
  ATTR[`DDRMC__XMPU_END_LO9] = XMPU_END_LO9;
  ATTR[`DDRMC__XMPU_MASTER0] = XMPU_MASTER0;
  ATTR[`DDRMC__XMPU_MASTER10] = XMPU_MASTER10;
  ATTR[`DDRMC__XMPU_MASTER11] = XMPU_MASTER11;
  ATTR[`DDRMC__XMPU_MASTER12] = XMPU_MASTER12;
  ATTR[`DDRMC__XMPU_MASTER13] = XMPU_MASTER13;
  ATTR[`DDRMC__XMPU_MASTER14] = XMPU_MASTER14;
  ATTR[`DDRMC__XMPU_MASTER15] = XMPU_MASTER15;
  ATTR[`DDRMC__XMPU_MASTER1] = XMPU_MASTER1;
  ATTR[`DDRMC__XMPU_MASTER2] = XMPU_MASTER2;
  ATTR[`DDRMC__XMPU_MASTER3] = XMPU_MASTER3;
  ATTR[`DDRMC__XMPU_MASTER4] = XMPU_MASTER4;
  ATTR[`DDRMC__XMPU_MASTER5] = XMPU_MASTER5;
  ATTR[`DDRMC__XMPU_MASTER6] = XMPU_MASTER6;
  ATTR[`DDRMC__XMPU_MASTER7] = XMPU_MASTER7;
  ATTR[`DDRMC__XMPU_MASTER8] = XMPU_MASTER8;
  ATTR[`DDRMC__XMPU_MASTER9] = XMPU_MASTER9;
  ATTR[`DDRMC__XMPU_START_HI0] = XMPU_START_HI0;
  ATTR[`DDRMC__XMPU_START_HI10] = XMPU_START_HI10;
  ATTR[`DDRMC__XMPU_START_HI11] = XMPU_START_HI11;
  ATTR[`DDRMC__XMPU_START_HI12] = XMPU_START_HI12;
  ATTR[`DDRMC__XMPU_START_HI13] = XMPU_START_HI13;
  ATTR[`DDRMC__XMPU_START_HI14] = XMPU_START_HI14;
  ATTR[`DDRMC__XMPU_START_HI15] = XMPU_START_HI15;
  ATTR[`DDRMC__XMPU_START_HI1] = XMPU_START_HI1;
  ATTR[`DDRMC__XMPU_START_HI2] = XMPU_START_HI2;
  ATTR[`DDRMC__XMPU_START_HI3] = XMPU_START_HI3;
  ATTR[`DDRMC__XMPU_START_HI4] = XMPU_START_HI4;
  ATTR[`DDRMC__XMPU_START_HI5] = XMPU_START_HI5;
  ATTR[`DDRMC__XMPU_START_HI6] = XMPU_START_HI6;
  ATTR[`DDRMC__XMPU_START_HI7] = XMPU_START_HI7;
  ATTR[`DDRMC__XMPU_START_HI8] = XMPU_START_HI8;
  ATTR[`DDRMC__XMPU_START_HI9] = XMPU_START_HI9;
  ATTR[`DDRMC__XMPU_START_LO0] = XMPU_START_LO0;
  ATTR[`DDRMC__XMPU_START_LO10] = XMPU_START_LO10;
  ATTR[`DDRMC__XMPU_START_LO11] = XMPU_START_LO11;
  ATTR[`DDRMC__XMPU_START_LO12] = XMPU_START_LO12;
  ATTR[`DDRMC__XMPU_START_LO13] = XMPU_START_LO13;
  ATTR[`DDRMC__XMPU_START_LO14] = XMPU_START_LO14;
  ATTR[`DDRMC__XMPU_START_LO15] = XMPU_START_LO15;
  ATTR[`DDRMC__XMPU_START_LO1] = XMPU_START_LO1;
  ATTR[`DDRMC__XMPU_START_LO2] = XMPU_START_LO2;
  ATTR[`DDRMC__XMPU_START_LO3] = XMPU_START_LO3;
  ATTR[`DDRMC__XMPU_START_LO4] = XMPU_START_LO4;
  ATTR[`DDRMC__XMPU_START_LO5] = XMPU_START_LO5;
  ATTR[`DDRMC__XMPU_START_LO6] = XMPU_START_LO6;
  ATTR[`DDRMC__XMPU_START_LO7] = XMPU_START_LO7;
  ATTR[`DDRMC__XMPU_START_LO8] = XMPU_START_LO8;
  ATTR[`DDRMC__XMPU_START_LO9] = XMPU_START_LO9;
  ATTR[`DDRMC__XPI_DATA_NIB_CHAN] = XPI_DATA_NIB_CHAN;
  ATTR[`DDRMC__XPI_DQS] = XPI_DQS;
  ATTR[`DDRMC__XPI_NIB_CHAN] = XPI_NIB_CHAN;
  ATTR[`DDRMC__XPI_OE] = XPI_OE;
  ATTR[`DDRMC__XPI_OE_ALL_NIB] = XPI_OE_ALL_NIB;
  ATTR[`DDRMC__XPI_PMI_CONFIG] = XPI_PMI_CONFIG;
  ATTR[`DDRMC__XPI_READ_DBI] = XPI_READ_DBI;
  ATTR[`DDRMC__XPI_READ_OFFSET] = XPI_READ_OFFSET;
  ATTR[`DDRMC__XPI_WRDATA_ALL_NIB] = XPI_WRDATA_ALL_NIB;
  ATTR[`DDRMC__XPI_WRITE_DM_DBI] = XPI_WRITE_DM_DBI;
end

always @(trig_attr) begin
  ARBITER_CONFIG_REG = ATTR[`DDRMC__ARBITER_CONFIG];
  CAL_CS_CH_REG = ATTR[`DDRMC__CAL_CS_CH];
  CAL_MODE_REG = ATTR[`DDRMC__CAL_MODE];
  CHANNELS_REG = ATTR[`DDRMC__CHANNELS];
  CLK_GATE_REG = ATTR[`DDRMC__CLK_GATE];
  COMMAND_BUS_OPTION_REG = ATTR[`DDRMC__COMMAND_BUS_OPTION];
  CPLX_BURST_ARRAY0_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY0];
  CPLX_BURST_ARRAY10_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY10];
  CPLX_BURST_ARRAY11_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY11];
  CPLX_BURST_ARRAY12_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY12];
  CPLX_BURST_ARRAY13_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY13];
  CPLX_BURST_ARRAY14_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY14];
  CPLX_BURST_ARRAY15_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY15];
  CPLX_BURST_ARRAY16_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY16];
  CPLX_BURST_ARRAY17_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY17];
  CPLX_BURST_ARRAY18_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY18];
  CPLX_BURST_ARRAY19_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY19];
  CPLX_BURST_ARRAY1_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY1];
  CPLX_BURST_ARRAY20_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY20];
  CPLX_BURST_ARRAY21_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY21];
  CPLX_BURST_ARRAY22_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY22];
  CPLX_BURST_ARRAY2_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY2];
  CPLX_BURST_ARRAY3_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY3];
  CPLX_BURST_ARRAY4_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY4];
  CPLX_BURST_ARRAY5_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY5];
  CPLX_BURST_ARRAY6_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY6];
  CPLX_BURST_ARRAY7_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY7];
  CPLX_BURST_ARRAY8_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY8];
  CPLX_BURST_ARRAY9_REG = ATTR[`DDRMC__CPLX_BURST_ARRAY9];
  CPLX_CONFIG2_REG = ATTR[`DDRMC__CPLX_CONFIG2];
  CPLX_CONFIG3_REG = ATTR[`DDRMC__CPLX_CONFIG3];
  CPLX_CONFIG_REG = ATTR[`DDRMC__CPLX_CONFIG];
  CPLX_PATTERN0_REG = ATTR[`DDRMC__CPLX_PATTERN0];
  CPLX_PATTERN100_REG = ATTR[`DDRMC__CPLX_PATTERN100];
  CPLX_PATTERN101_REG = ATTR[`DDRMC__CPLX_PATTERN101];
  CPLX_PATTERN102_REG = ATTR[`DDRMC__CPLX_PATTERN102];
  CPLX_PATTERN103_REG = ATTR[`DDRMC__CPLX_PATTERN103];
  CPLX_PATTERN104_REG = ATTR[`DDRMC__CPLX_PATTERN104];
  CPLX_PATTERN105_REG = ATTR[`DDRMC__CPLX_PATTERN105];
  CPLX_PATTERN106_REG = ATTR[`DDRMC__CPLX_PATTERN106];
  CPLX_PATTERN107_REG = ATTR[`DDRMC__CPLX_PATTERN107];
  CPLX_PATTERN108_REG = ATTR[`DDRMC__CPLX_PATTERN108];
  CPLX_PATTERN109_REG = ATTR[`DDRMC__CPLX_PATTERN109];
  CPLX_PATTERN10_REG = ATTR[`DDRMC__CPLX_PATTERN10];
  CPLX_PATTERN110_REG = ATTR[`DDRMC__CPLX_PATTERN110];
  CPLX_PATTERN111_REG = ATTR[`DDRMC__CPLX_PATTERN111];
  CPLX_PATTERN112_REG = ATTR[`DDRMC__CPLX_PATTERN112];
  CPLX_PATTERN113_REG = ATTR[`DDRMC__CPLX_PATTERN113];
  CPLX_PATTERN114_REG = ATTR[`DDRMC__CPLX_PATTERN114];
  CPLX_PATTERN115_REG = ATTR[`DDRMC__CPLX_PATTERN115];
  CPLX_PATTERN116_REG = ATTR[`DDRMC__CPLX_PATTERN116];
  CPLX_PATTERN117_REG = ATTR[`DDRMC__CPLX_PATTERN117];
  CPLX_PATTERN118_REG = ATTR[`DDRMC__CPLX_PATTERN118];
  CPLX_PATTERN119_REG = ATTR[`DDRMC__CPLX_PATTERN119];
  CPLX_PATTERN11_REG = ATTR[`DDRMC__CPLX_PATTERN11];
  CPLX_PATTERN120_REG = ATTR[`DDRMC__CPLX_PATTERN120];
  CPLX_PATTERN121_REG = ATTR[`DDRMC__CPLX_PATTERN121];
  CPLX_PATTERN122_REG = ATTR[`DDRMC__CPLX_PATTERN122];
  CPLX_PATTERN123_REG = ATTR[`DDRMC__CPLX_PATTERN123];
  CPLX_PATTERN124_REG = ATTR[`DDRMC__CPLX_PATTERN124];
  CPLX_PATTERN125_REG = ATTR[`DDRMC__CPLX_PATTERN125];
  CPLX_PATTERN126_REG = ATTR[`DDRMC__CPLX_PATTERN126];
  CPLX_PATTERN127_REG = ATTR[`DDRMC__CPLX_PATTERN127];
  CPLX_PATTERN128_REG = ATTR[`DDRMC__CPLX_PATTERN128];
  CPLX_PATTERN129_REG = ATTR[`DDRMC__CPLX_PATTERN129];
  CPLX_PATTERN12_REG = ATTR[`DDRMC__CPLX_PATTERN12];
  CPLX_PATTERN130_REG = ATTR[`DDRMC__CPLX_PATTERN130];
  CPLX_PATTERN131_REG = ATTR[`DDRMC__CPLX_PATTERN131];
  CPLX_PATTERN132_REG = ATTR[`DDRMC__CPLX_PATTERN132];
  CPLX_PATTERN133_REG = ATTR[`DDRMC__CPLX_PATTERN133];
  CPLX_PATTERN134_REG = ATTR[`DDRMC__CPLX_PATTERN134];
  CPLX_PATTERN135_REG = ATTR[`DDRMC__CPLX_PATTERN135];
  CPLX_PATTERN136_REG = ATTR[`DDRMC__CPLX_PATTERN136];
  CPLX_PATTERN137_REG = ATTR[`DDRMC__CPLX_PATTERN137];
  CPLX_PATTERN138_REG = ATTR[`DDRMC__CPLX_PATTERN138];
  CPLX_PATTERN139_REG = ATTR[`DDRMC__CPLX_PATTERN139];
  CPLX_PATTERN13_REG = ATTR[`DDRMC__CPLX_PATTERN13];
  CPLX_PATTERN140_REG = ATTR[`DDRMC__CPLX_PATTERN140];
  CPLX_PATTERN141_REG = ATTR[`DDRMC__CPLX_PATTERN141];
  CPLX_PATTERN142_REG = ATTR[`DDRMC__CPLX_PATTERN142];
  CPLX_PATTERN143_REG = ATTR[`DDRMC__CPLX_PATTERN143];
  CPLX_PATTERN144_REG = ATTR[`DDRMC__CPLX_PATTERN144];
  CPLX_PATTERN145_REG = ATTR[`DDRMC__CPLX_PATTERN145];
  CPLX_PATTERN146_REG = ATTR[`DDRMC__CPLX_PATTERN146];
  CPLX_PATTERN147_REG = ATTR[`DDRMC__CPLX_PATTERN147];
  CPLX_PATTERN148_REG = ATTR[`DDRMC__CPLX_PATTERN148];
  CPLX_PATTERN149_REG = ATTR[`DDRMC__CPLX_PATTERN149];
  CPLX_PATTERN14_REG = ATTR[`DDRMC__CPLX_PATTERN14];
  CPLX_PATTERN150_REG = ATTR[`DDRMC__CPLX_PATTERN150];
  CPLX_PATTERN151_REG = ATTR[`DDRMC__CPLX_PATTERN151];
  CPLX_PATTERN152_REG = ATTR[`DDRMC__CPLX_PATTERN152];
  CPLX_PATTERN153_REG = ATTR[`DDRMC__CPLX_PATTERN153];
  CPLX_PATTERN154_REG = ATTR[`DDRMC__CPLX_PATTERN154];
  CPLX_PATTERN155_REG = ATTR[`DDRMC__CPLX_PATTERN155];
  CPLX_PATTERN156_REG = ATTR[`DDRMC__CPLX_PATTERN156];
  CPLX_PATTERN15_REG = ATTR[`DDRMC__CPLX_PATTERN15];
  CPLX_PATTERN16_REG = ATTR[`DDRMC__CPLX_PATTERN16];
  CPLX_PATTERN17_REG = ATTR[`DDRMC__CPLX_PATTERN17];
  CPLX_PATTERN18_REG = ATTR[`DDRMC__CPLX_PATTERN18];
  CPLX_PATTERN19_REG = ATTR[`DDRMC__CPLX_PATTERN19];
  CPLX_PATTERN1_REG = ATTR[`DDRMC__CPLX_PATTERN1];
  CPLX_PATTERN20_REG = ATTR[`DDRMC__CPLX_PATTERN20];
  CPLX_PATTERN21_REG = ATTR[`DDRMC__CPLX_PATTERN21];
  CPLX_PATTERN22_REG = ATTR[`DDRMC__CPLX_PATTERN22];
  CPLX_PATTERN23_REG = ATTR[`DDRMC__CPLX_PATTERN23];
  CPLX_PATTERN24_REG = ATTR[`DDRMC__CPLX_PATTERN24];
  CPLX_PATTERN25_REG = ATTR[`DDRMC__CPLX_PATTERN25];
  CPLX_PATTERN26_REG = ATTR[`DDRMC__CPLX_PATTERN26];
  CPLX_PATTERN27_REG = ATTR[`DDRMC__CPLX_PATTERN27];
  CPLX_PATTERN28_REG = ATTR[`DDRMC__CPLX_PATTERN28];
  CPLX_PATTERN29_REG = ATTR[`DDRMC__CPLX_PATTERN29];
  CPLX_PATTERN2_REG = ATTR[`DDRMC__CPLX_PATTERN2];
  CPLX_PATTERN30_REG = ATTR[`DDRMC__CPLX_PATTERN30];
  CPLX_PATTERN31_REG = ATTR[`DDRMC__CPLX_PATTERN31];
  CPLX_PATTERN32_REG = ATTR[`DDRMC__CPLX_PATTERN32];
  CPLX_PATTERN33_REG = ATTR[`DDRMC__CPLX_PATTERN33];
  CPLX_PATTERN34_REG = ATTR[`DDRMC__CPLX_PATTERN34];
  CPLX_PATTERN35_REG = ATTR[`DDRMC__CPLX_PATTERN35];
  CPLX_PATTERN36_REG = ATTR[`DDRMC__CPLX_PATTERN36];
  CPLX_PATTERN37_REG = ATTR[`DDRMC__CPLX_PATTERN37];
  CPLX_PATTERN38_REG = ATTR[`DDRMC__CPLX_PATTERN38];
  CPLX_PATTERN39_REG = ATTR[`DDRMC__CPLX_PATTERN39];
  CPLX_PATTERN3_REG = ATTR[`DDRMC__CPLX_PATTERN3];
  CPLX_PATTERN40_REG = ATTR[`DDRMC__CPLX_PATTERN40];
  CPLX_PATTERN41_REG = ATTR[`DDRMC__CPLX_PATTERN41];
  CPLX_PATTERN42_REG = ATTR[`DDRMC__CPLX_PATTERN42];
  CPLX_PATTERN43_REG = ATTR[`DDRMC__CPLX_PATTERN43];
  CPLX_PATTERN44_REG = ATTR[`DDRMC__CPLX_PATTERN44];
  CPLX_PATTERN45_REG = ATTR[`DDRMC__CPLX_PATTERN45];
  CPLX_PATTERN46_REG = ATTR[`DDRMC__CPLX_PATTERN46];
  CPLX_PATTERN47_REG = ATTR[`DDRMC__CPLX_PATTERN47];
  CPLX_PATTERN48_REG = ATTR[`DDRMC__CPLX_PATTERN48];
  CPLX_PATTERN49_REG = ATTR[`DDRMC__CPLX_PATTERN49];
  CPLX_PATTERN4_REG = ATTR[`DDRMC__CPLX_PATTERN4];
  CPLX_PATTERN50_REG = ATTR[`DDRMC__CPLX_PATTERN50];
  CPLX_PATTERN51_REG = ATTR[`DDRMC__CPLX_PATTERN51];
  CPLX_PATTERN52_REG = ATTR[`DDRMC__CPLX_PATTERN52];
  CPLX_PATTERN53_REG = ATTR[`DDRMC__CPLX_PATTERN53];
  CPLX_PATTERN54_REG = ATTR[`DDRMC__CPLX_PATTERN54];
  CPLX_PATTERN55_REG = ATTR[`DDRMC__CPLX_PATTERN55];
  CPLX_PATTERN56_REG = ATTR[`DDRMC__CPLX_PATTERN56];
  CPLX_PATTERN57_REG = ATTR[`DDRMC__CPLX_PATTERN57];
  CPLX_PATTERN58_REG = ATTR[`DDRMC__CPLX_PATTERN58];
  CPLX_PATTERN59_REG = ATTR[`DDRMC__CPLX_PATTERN59];
  CPLX_PATTERN5_REG = ATTR[`DDRMC__CPLX_PATTERN5];
  CPLX_PATTERN60_REG = ATTR[`DDRMC__CPLX_PATTERN60];
  CPLX_PATTERN61_REG = ATTR[`DDRMC__CPLX_PATTERN61];
  CPLX_PATTERN62_REG = ATTR[`DDRMC__CPLX_PATTERN62];
  CPLX_PATTERN63_REG = ATTR[`DDRMC__CPLX_PATTERN63];
  CPLX_PATTERN64_REG = ATTR[`DDRMC__CPLX_PATTERN64];
  CPLX_PATTERN65_REG = ATTR[`DDRMC__CPLX_PATTERN65];
  CPLX_PATTERN66_REG = ATTR[`DDRMC__CPLX_PATTERN66];
  CPLX_PATTERN67_REG = ATTR[`DDRMC__CPLX_PATTERN67];
  CPLX_PATTERN68_REG = ATTR[`DDRMC__CPLX_PATTERN68];
  CPLX_PATTERN69_REG = ATTR[`DDRMC__CPLX_PATTERN69];
  CPLX_PATTERN6_REG = ATTR[`DDRMC__CPLX_PATTERN6];
  CPLX_PATTERN70_REG = ATTR[`DDRMC__CPLX_PATTERN70];
  CPLX_PATTERN71_REG = ATTR[`DDRMC__CPLX_PATTERN71];
  CPLX_PATTERN72_REG = ATTR[`DDRMC__CPLX_PATTERN72];
  CPLX_PATTERN73_REG = ATTR[`DDRMC__CPLX_PATTERN73];
  CPLX_PATTERN74_REG = ATTR[`DDRMC__CPLX_PATTERN74];
  CPLX_PATTERN75_REG = ATTR[`DDRMC__CPLX_PATTERN75];
  CPLX_PATTERN76_REG = ATTR[`DDRMC__CPLX_PATTERN76];
  CPLX_PATTERN77_REG = ATTR[`DDRMC__CPLX_PATTERN77];
  CPLX_PATTERN78_REG = ATTR[`DDRMC__CPLX_PATTERN78];
  CPLX_PATTERN79_REG = ATTR[`DDRMC__CPLX_PATTERN79];
  CPLX_PATTERN7_REG = ATTR[`DDRMC__CPLX_PATTERN7];
  CPLX_PATTERN80_REG = ATTR[`DDRMC__CPLX_PATTERN80];
  CPLX_PATTERN81_REG = ATTR[`DDRMC__CPLX_PATTERN81];
  CPLX_PATTERN82_REG = ATTR[`DDRMC__CPLX_PATTERN82];
  CPLX_PATTERN83_REG = ATTR[`DDRMC__CPLX_PATTERN83];
  CPLX_PATTERN84_REG = ATTR[`DDRMC__CPLX_PATTERN84];
  CPLX_PATTERN85_REG = ATTR[`DDRMC__CPLX_PATTERN85];
  CPLX_PATTERN86_REG = ATTR[`DDRMC__CPLX_PATTERN86];
  CPLX_PATTERN87_REG = ATTR[`DDRMC__CPLX_PATTERN87];
  CPLX_PATTERN88_REG = ATTR[`DDRMC__CPLX_PATTERN88];
  CPLX_PATTERN89_REG = ATTR[`DDRMC__CPLX_PATTERN89];
  CPLX_PATTERN8_REG = ATTR[`DDRMC__CPLX_PATTERN8];
  CPLX_PATTERN90_REG = ATTR[`DDRMC__CPLX_PATTERN90];
  CPLX_PATTERN91_REG = ATTR[`DDRMC__CPLX_PATTERN91];
  CPLX_PATTERN92_REG = ATTR[`DDRMC__CPLX_PATTERN92];
  CPLX_PATTERN93_REG = ATTR[`DDRMC__CPLX_PATTERN93];
  CPLX_PATTERN94_REG = ATTR[`DDRMC__CPLX_PATTERN94];
  CPLX_PATTERN95_REG = ATTR[`DDRMC__CPLX_PATTERN95];
  CPLX_PATTERN96_REG = ATTR[`DDRMC__CPLX_PATTERN96];
  CPLX_PATTERN97_REG = ATTR[`DDRMC__CPLX_PATTERN97];
  CPLX_PATTERN98_REG = ATTR[`DDRMC__CPLX_PATTERN98];
  CPLX_PATTERN99_REG = ATTR[`DDRMC__CPLX_PATTERN99];
  CPLX_PATTERN9_REG = ATTR[`DDRMC__CPLX_PATTERN9];
  DATA_RATE_REG = $bitstoreal(ATTR[`DDRMC__DATA_RATE]);
  DATA_WIDTH_REG = ATTR[`DDRMC__DATA_WIDTH];
  DBG_TRIGGER_REG = ATTR[`DDRMC__DBG_TRIGGER];
  DC_CMD_CREDITS_REG = ATTR[`DDRMC__DC_CMD_CREDITS];
  DDR_MODE_REG = ATTR[`DDRMC__DDR_MODE];
  DEFAULT_PATTERN_REG = ATTR[`DDRMC__DEFAULT_PATTERN];
  ECC_USAGE_REG = ATTR[`DDRMC__ECC_USAGE];
  EXMON_CLR_EXE_REG = ATTR[`DDRMC__EXMON_CLR_EXE];
  FIFO_RDEN_REG = ATTR[`DDRMC__FIFO_RDEN];
  INPUT_TERMINATION_REG = ATTR[`DDRMC__INPUT_TERMINATION];
  OUTPUT_TERMINATION_REG = ATTR[`DDRMC__OUTPUT_TERMINATION];
  PHY_RANK_READ_OVERRIDE_REG = ATTR[`DDRMC__PHY_RANK_READ_OVERRIDE];
  PHY_RANK_WRITE_OVERRIDE_REG = ATTR[`DDRMC__PHY_RANK_WRITE_OVERRIDE];
  PHY_RDEN0_REG = ATTR[`DDRMC__PHY_RDEN0];
  PHY_RDEN10_REG = ATTR[`DDRMC__PHY_RDEN10];
  PHY_RDEN11_REG = ATTR[`DDRMC__PHY_RDEN11];
  PHY_RDEN12_REG = ATTR[`DDRMC__PHY_RDEN12];
  PHY_RDEN13_REG = ATTR[`DDRMC__PHY_RDEN13];
  PHY_RDEN14_REG = ATTR[`DDRMC__PHY_RDEN14];
  PHY_RDEN15_REG = ATTR[`DDRMC__PHY_RDEN15];
  PHY_RDEN16_REG = ATTR[`DDRMC__PHY_RDEN16];
  PHY_RDEN17_REG = ATTR[`DDRMC__PHY_RDEN17];
  PHY_RDEN18_REG = ATTR[`DDRMC__PHY_RDEN18];
  PHY_RDEN19_REG = ATTR[`DDRMC__PHY_RDEN19];
  PHY_RDEN1_REG = ATTR[`DDRMC__PHY_RDEN1];
  PHY_RDEN20_REG = ATTR[`DDRMC__PHY_RDEN20];
  PHY_RDEN21_REG = ATTR[`DDRMC__PHY_RDEN21];
  PHY_RDEN22_REG = ATTR[`DDRMC__PHY_RDEN22];
  PHY_RDEN23_REG = ATTR[`DDRMC__PHY_RDEN23];
  PHY_RDEN24_REG = ATTR[`DDRMC__PHY_RDEN24];
  PHY_RDEN25_REG = ATTR[`DDRMC__PHY_RDEN25];
  PHY_RDEN26_REG = ATTR[`DDRMC__PHY_RDEN26];
  PHY_RDEN2_REG = ATTR[`DDRMC__PHY_RDEN2];
  PHY_RDEN3_REG = ATTR[`DDRMC__PHY_RDEN3];
  PHY_RDEN4_REG = ATTR[`DDRMC__PHY_RDEN4];
  PHY_RDEN5_REG = ATTR[`DDRMC__PHY_RDEN5];
  PHY_RDEN6_REG = ATTR[`DDRMC__PHY_RDEN6];
  PHY_RDEN7_REG = ATTR[`DDRMC__PHY_RDEN7];
  PHY_RDEN8_REG = ATTR[`DDRMC__PHY_RDEN8];
  PHY_RDEN9_REG = ATTR[`DDRMC__PHY_RDEN9];
  PRBS_CNT_REG = ATTR[`DDRMC__PRBS_CNT];
  PRBS_CONFIG2_REG = ATTR[`DDRMC__PRBS_CONFIG2];
  PRBS_CONFIG_REG = ATTR[`DDRMC__PRBS_CONFIG];
  PRBS_SEED0_REG = ATTR[`DDRMC__PRBS_SEED0];
  PRBS_SEED1_REG = ATTR[`DDRMC__PRBS_SEED1];
  PRBS_SEED2_REG = ATTR[`DDRMC__PRBS_SEED2];
  PRBS_SEED3_REG = ATTR[`DDRMC__PRBS_SEED3];
  PRBS_SEED4_REG = ATTR[`DDRMC__PRBS_SEED4];
  PRBS_SEED5_REG = ATTR[`DDRMC__PRBS_SEED5];
  PRBS_SEED6_REG = ATTR[`DDRMC__PRBS_SEED6];
  PRBS_SEED7_REG = ATTR[`DDRMC__PRBS_SEED7];
  PRBS_SEED8_REG = ATTR[`DDRMC__PRBS_SEED8];
  RAM_SETTING_RF2PHS_REG = ATTR[`DDRMC__RAM_SETTING_RF2PHS];
  RAM_SETTING_RFSPHD_REG = ATTR[`DDRMC__RAM_SETTING_RFSPHD];
  RAM_SETTING_SRSPHD_REG = ATTR[`DDRMC__RAM_SETTING_SRSPHD];
  READ_BANDWIDTH_REG = $bitstoreal(ATTR[`DDRMC__READ_BANDWIDTH]);
  REG_ADEC0_REG = ATTR[`DDRMC__REG_ADEC0];
  REG_ADEC10_REG = ATTR[`DDRMC__REG_ADEC10];
  REG_ADEC11_REG = ATTR[`DDRMC__REG_ADEC11];
  REG_ADEC1_REG = ATTR[`DDRMC__REG_ADEC1];
  REG_ADEC2_REG = ATTR[`DDRMC__REG_ADEC2];
  REG_ADEC3_REG = ATTR[`DDRMC__REG_ADEC3];
  REG_ADEC4_REG = ATTR[`DDRMC__REG_ADEC4];
  REG_ADEC5_REG = ATTR[`DDRMC__REG_ADEC5];
  REG_ADEC6_REG = ATTR[`DDRMC__REG_ADEC6];
  REG_ADEC7_REG = ATTR[`DDRMC__REG_ADEC7];
  REG_ADEC8_REG = ATTR[`DDRMC__REG_ADEC8];
  REG_ADEC9_REG = ATTR[`DDRMC__REG_ADEC9];
  REG_CMDQ_BER_RATE_CTRL_REG = ATTR[`DDRMC__REG_CMDQ_BER_RATE_CTRL];
  REG_CMDQ_BEW_RATE_CTRL_REG = ATTR[`DDRMC__REG_CMDQ_BEW_RATE_CTRL];
  REG_CMDQ_CTRL0_REG = ATTR[`DDRMC__REG_CMDQ_CTRL0];
  REG_CMDQ_CTRL1_REG = ATTR[`DDRMC__REG_CMDQ_CTRL1];
  REG_CMDQ_ISR_RATE_CTRL_REG = ATTR[`DDRMC__REG_CMDQ_ISR_RATE_CTRL];
  REG_CMDQ_ISW_RATE_CTRL_REG = ATTR[`DDRMC__REG_CMDQ_ISW_RATE_CTRL];
  REG_CMDQ_LLR_RATE_CTRL_REG = ATTR[`DDRMC__REG_CMDQ_LLR_RATE_CTRL];
  REG_COM_1_REG = ATTR[`DDRMC__REG_COM_1];
  REG_COM_2_REG = ATTR[`DDRMC__REG_COM_2];
  REG_COM_3_REG = ATTR[`DDRMC__REG_COM_3];
  REG_CONFIG0_REG = ATTR[`DDRMC__REG_CONFIG0];
  REG_CONFIG1_REG = ATTR[`DDRMC__REG_CONFIG1];
  REG_CONFIG2_REG = ATTR[`DDRMC__REG_CONFIG2];
  REG_CONFIG3_REG = ATTR[`DDRMC__REG_CONFIG3];
  REG_CONFIG4_REG = ATTR[`DDRMC__REG_CONFIG4];
  REG_DRAM_ARB_REG = ATTR[`DDRMC__REG_DRAM_ARB];
  REG_MRS_0_REG = ATTR[`DDRMC__REG_MRS_0];
  REG_MRS_1_REG = ATTR[`DDRMC__REG_MRS_1];
  REG_MRS_2_REG = ATTR[`DDRMC__REG_MRS_2];
  REG_MRS_7_REG = ATTR[`DDRMC__REG_MRS_7];
  REG_NSU0_PORT_REG = ATTR[`DDRMC__REG_NSU0_PORT];
  REG_NSU1_PORT_REG = ATTR[`DDRMC__REG_NSU1_PORT];
  REG_NSU2_PORT_REG = ATTR[`DDRMC__REG_NSU2_PORT];
  REG_NSU3_PORT_REG = ATTR[`DDRMC__REG_NSU3_PORT];
  REG_NSU_0_EGR_REG = ATTR[`DDRMC__REG_NSU_0_EGR];
  REG_NSU_0_ING_REG = ATTR[`DDRMC__REG_NSU_0_ING];
  REG_NSU_0_R_EGR_REG = ATTR[`DDRMC__REG_NSU_0_R_EGR];
  REG_NSU_0_W_EGR_REG = ATTR[`DDRMC__REG_NSU_0_W_EGR];
  REG_NSU_1_EGR_REG = ATTR[`DDRMC__REG_NSU_1_EGR];
  REG_NSU_1_ING_REG = ATTR[`DDRMC__REG_NSU_1_ING];
  REG_NSU_1_R_EGR_REG = ATTR[`DDRMC__REG_NSU_1_R_EGR];
  REG_NSU_1_W_EGR_REG = ATTR[`DDRMC__REG_NSU_1_W_EGR];
  REG_NSU_2_EGR_REG = ATTR[`DDRMC__REG_NSU_2_EGR];
  REG_NSU_2_ING_REG = ATTR[`DDRMC__REG_NSU_2_ING];
  REG_NSU_2_R_EGR_REG = ATTR[`DDRMC__REG_NSU_2_R_EGR];
  REG_NSU_2_W_EGR_REG = ATTR[`DDRMC__REG_NSU_2_W_EGR];
  REG_NSU_3_EGR_REG = ATTR[`DDRMC__REG_NSU_3_EGR];
  REG_NSU_3_ING_REG = ATTR[`DDRMC__REG_NSU_3_ING];
  REG_NSU_3_R_EGR_REG = ATTR[`DDRMC__REG_NSU_3_R_EGR];
  REG_NSU_3_W_EGR_REG = ATTR[`DDRMC__REG_NSU_3_W_EGR];
  REG_P0_BER_RATE_CTRL_REG = ATTR[`DDRMC__REG_P0_BER_RATE_CTRL];
  REG_P0_BEW_RATE_CTRL_REG = ATTR[`DDRMC__REG_P0_BEW_RATE_CTRL];
  REG_P0_ISR_RATE_CTRL_REG = ATTR[`DDRMC__REG_P0_ISR_RATE_CTRL];
  REG_P0_ISW_RATE_CTRL_REG = ATTR[`DDRMC__REG_P0_ISW_RATE_CTRL];
  REG_P0_LLR_RATE_CTRL_REG = ATTR[`DDRMC__REG_P0_LLR_RATE_CTRL];
  REG_P1_BER_RATE_CTRL_REG = ATTR[`DDRMC__REG_P1_BER_RATE_CTRL];
  REG_P1_BEW_RATE_CTRL_REG = ATTR[`DDRMC__REG_P1_BEW_RATE_CTRL];
  REG_P1_ISR_RATE_CTRL_REG = ATTR[`DDRMC__REG_P1_ISR_RATE_CTRL];
  REG_P1_ISW_RATE_CTRL_REG = ATTR[`DDRMC__REG_P1_ISW_RATE_CTRL];
  REG_P1_LLR_RATE_CTRL_REG = ATTR[`DDRMC__REG_P1_LLR_RATE_CTRL];
  REG_P2_BER_RATE_CTRL_REG = ATTR[`DDRMC__REG_P2_BER_RATE_CTRL];
  REG_P2_BEW_RATE_CTRL_REG = ATTR[`DDRMC__REG_P2_BEW_RATE_CTRL];
  REG_P2_ISR_RATE_CTRL_REG = ATTR[`DDRMC__REG_P2_ISR_RATE_CTRL];
  REG_P2_ISW_RATE_CTRL_REG = ATTR[`DDRMC__REG_P2_ISW_RATE_CTRL];
  REG_P2_LLR_RATE_CTRL_REG = ATTR[`DDRMC__REG_P2_LLR_RATE_CTRL];
  REG_P3_BER_RATE_CTRL_REG = ATTR[`DDRMC__REG_P3_BER_RATE_CTRL];
  REG_P3_BEW_RATE_CTRL_REG = ATTR[`DDRMC__REG_P3_BEW_RATE_CTRL];
  REG_P3_ISR_RATE_CTRL_REG = ATTR[`DDRMC__REG_P3_ISR_RATE_CTRL];
  REG_P3_ISW_RATE_CTRL_REG = ATTR[`DDRMC__REG_P3_ISW_RATE_CTRL];
  REG_P3_LLR_RATE_CTRL_REG = ATTR[`DDRMC__REG_P3_LLR_RATE_CTRL];
  REG_PINOUT_REG = ATTR[`DDRMC__REG_PINOUT];
  REG_PT_CONFIG_REG = ATTR[`DDRMC__REG_PT_CONFIG];
  REG_QOS0_REG = ATTR[`DDRMC__REG_QOS0];
  REG_QOS1_REG = ATTR[`DDRMC__REG_QOS1];
  REG_QOS2_REG = ATTR[`DDRMC__REG_QOS2];
  REG_QOS_RATE_CTRL_SCALE_REG = ATTR[`DDRMC__REG_QOS_RATE_CTRL_SCALE];
  REG_QOS_TIMEOUT0_REG = ATTR[`DDRMC__REG_QOS_TIMEOUT0];
  REG_QOS_TIMEOUT1_REG = ATTR[`DDRMC__REG_QOS_TIMEOUT1];
  REG_QOS_TIMEOUT2_REG = ATTR[`DDRMC__REG_QOS_TIMEOUT2];
  REG_RATE_CTRL_SCALE_REG = ATTR[`DDRMC__REG_RATE_CTRL_SCALE];
  REG_RD_CONFIG_REG = ATTR[`DDRMC__REG_RD_CONFIG];
  REG_RD_DRR_TKN_P0_REG = ATTR[`DDRMC__REG_RD_DRR_TKN_P0];
  REG_RD_DRR_TKN_P1_REG = ATTR[`DDRMC__REG_RD_DRR_TKN_P1];
  REG_RD_DRR_TKN_P2_REG = ATTR[`DDRMC__REG_RD_DRR_TKN_P2];
  REG_RD_DRR_TKN_P3_REG = ATTR[`DDRMC__REG_RD_DRR_TKN_P3];
  REG_REF_0_REG = ATTR[`DDRMC__REG_REF_0];
  REG_REF_1_REG = ATTR[`DDRMC__REG_REF_1];
  REG_REF_2_REG = ATTR[`DDRMC__REG_REF_2];
  REG_REF_3_REG = ATTR[`DDRMC__REG_REF_3];
  REG_RETRY_0_REG = ATTR[`DDRMC__REG_RETRY_0];
  REG_RETRY_1_REG = ATTR[`DDRMC__REG_RETRY_1];
  REG_SAFE_CONFIG0_REG = ATTR[`DDRMC__REG_SAFE_CONFIG0];
  REG_SAFE_CONFIG1_REG = ATTR[`DDRMC__REG_SAFE_CONFIG1];
  REG_SAFE_CONFIG2_REG = ATTR[`DDRMC__REG_SAFE_CONFIG2];
  REG_SAFE_CONFIG3_REG = ATTR[`DDRMC__REG_SAFE_CONFIG3];
  REG_SAFE_CONFIG4_REG = ATTR[`DDRMC__REG_SAFE_CONFIG4];
  REG_SAFE_CONFIG5_REG = ATTR[`DDRMC__REG_SAFE_CONFIG5];
  REG_SAFE_CONFIG6_REG = ATTR[`DDRMC__REG_SAFE_CONFIG6];
  REG_SAFE_CONFIG7_REG = ATTR[`DDRMC__REG_SAFE_CONFIG7];
  REG_SAFE_CONFIG8_REG = ATTR[`DDRMC__REG_SAFE_CONFIG8];
  REG_SCRUB0_REG = ATTR[`DDRMC__REG_SCRUB0];
  REG_SCRUB1_REG = ATTR[`DDRMC__REG_SCRUB1];
  REG_SCRUB8_REG = ATTR[`DDRMC__REG_SCRUB8];
  REG_SCRUB9_REG = ATTR[`DDRMC__REG_SCRUB9];
  REG_TXN_CONFIG_REG = ATTR[`DDRMC__REG_TXN_CONFIG];
  REG_WR_CONFIG_REG = ATTR[`DDRMC__REG_WR_CONFIG];
  REG_WR_DRR_TKN_P0_REG = ATTR[`DDRMC__REG_WR_DRR_TKN_P0];
  REG_WR_DRR_TKN_P1_REG = ATTR[`DDRMC__REG_WR_DRR_TKN_P1];
  REG_WR_DRR_TKN_P2_REG = ATTR[`DDRMC__REG_WR_DRR_TKN_P2];
  REG_WR_DRR_TKN_P3_REG = ATTR[`DDRMC__REG_WR_DRR_TKN_P3];
  SEQ_ADDR_DEFAULT_REG = ATTR[`DDRMC__SEQ_ADDR_DEFAULT];
  SEQ_BA_DEFAULT_REG = ATTR[`DDRMC__SEQ_BA_DEFAULT];
  SEQ_BG_DEFAULT_REG = ATTR[`DDRMC__SEQ_BG_DEFAULT];
  SEQ_CBIT_DEFAULT_REG = ATTR[`DDRMC__SEQ_CBIT_DEFAULT];
  SEQ_CK_CAL_REG = ATTR[`DDRMC__SEQ_CK_CAL];
  SEQ_CMD_DEFAULT_REG = ATTR[`DDRMC__SEQ_CMD_DEFAULT];
  SEQ_CMD_POR_REG = ATTR[`DDRMC__SEQ_CMD_POR];
  SEQ_DQS_DEFAULT_REG = ATTR[`DDRMC__SEQ_DQS_DEFAULT];
  SEQ_DQ_DEFAULT_REG = ATTR[`DDRMC__SEQ_DQ_DEFAULT];
  SEQ_INIT_ADDR0_REG = ATTR[`DDRMC__SEQ_INIT_ADDR0];
  SEQ_INIT_ADDR10_REG = ATTR[`DDRMC__SEQ_INIT_ADDR10];
  SEQ_INIT_ADDR11_REG = ATTR[`DDRMC__SEQ_INIT_ADDR11];
  SEQ_INIT_ADDR12_REG = ATTR[`DDRMC__SEQ_INIT_ADDR12];
  SEQ_INIT_ADDR13_REG = ATTR[`DDRMC__SEQ_INIT_ADDR13];
  SEQ_INIT_ADDR14_REG = ATTR[`DDRMC__SEQ_INIT_ADDR14];
  SEQ_INIT_ADDR15_REG = ATTR[`DDRMC__SEQ_INIT_ADDR15];
  SEQ_INIT_ADDR16_REG = ATTR[`DDRMC__SEQ_INIT_ADDR16];
  SEQ_INIT_ADDR17_REG = ATTR[`DDRMC__SEQ_INIT_ADDR17];
  SEQ_INIT_ADDR18_REG = ATTR[`DDRMC__SEQ_INIT_ADDR18];
  SEQ_INIT_ADDR19_REG = ATTR[`DDRMC__SEQ_INIT_ADDR19];
  SEQ_INIT_ADDR1_REG = ATTR[`DDRMC__SEQ_INIT_ADDR1];
  SEQ_INIT_ADDR20_REG = ATTR[`DDRMC__SEQ_INIT_ADDR20];
  SEQ_INIT_ADDR21_REG = ATTR[`DDRMC__SEQ_INIT_ADDR21];
  SEQ_INIT_ADDR22_REG = ATTR[`DDRMC__SEQ_INIT_ADDR22];
  SEQ_INIT_ADDR23_REG = ATTR[`DDRMC__SEQ_INIT_ADDR23];
  SEQ_INIT_ADDR24_REG = ATTR[`DDRMC__SEQ_INIT_ADDR24];
  SEQ_INIT_ADDR25_REG = ATTR[`DDRMC__SEQ_INIT_ADDR25];
  SEQ_INIT_ADDR26_REG = ATTR[`DDRMC__SEQ_INIT_ADDR26];
  SEQ_INIT_ADDR27_REG = ATTR[`DDRMC__SEQ_INIT_ADDR27];
  SEQ_INIT_ADDR28_REG = ATTR[`DDRMC__SEQ_INIT_ADDR28];
  SEQ_INIT_ADDR29_REG = ATTR[`DDRMC__SEQ_INIT_ADDR29];
  SEQ_INIT_ADDR2_REG = ATTR[`DDRMC__SEQ_INIT_ADDR2];
  SEQ_INIT_ADDR30_REG = ATTR[`DDRMC__SEQ_INIT_ADDR30];
  SEQ_INIT_ADDR31_REG = ATTR[`DDRMC__SEQ_INIT_ADDR31];
  SEQ_INIT_ADDR32_REG = ATTR[`DDRMC__SEQ_INIT_ADDR32];
  SEQ_INIT_ADDR33_REG = ATTR[`DDRMC__SEQ_INIT_ADDR33];
  SEQ_INIT_ADDR34_REG = ATTR[`DDRMC__SEQ_INIT_ADDR34];
  SEQ_INIT_ADDR35_REG = ATTR[`DDRMC__SEQ_INIT_ADDR35];
  SEQ_INIT_ADDR36_REG = ATTR[`DDRMC__SEQ_INIT_ADDR36];
  SEQ_INIT_ADDR37_REG = ATTR[`DDRMC__SEQ_INIT_ADDR37];
  SEQ_INIT_ADDR38_REG = ATTR[`DDRMC__SEQ_INIT_ADDR38];
  SEQ_INIT_ADDR39_REG = ATTR[`DDRMC__SEQ_INIT_ADDR39];
  SEQ_INIT_ADDR3_REG = ATTR[`DDRMC__SEQ_INIT_ADDR3];
  SEQ_INIT_ADDR40_REG = ATTR[`DDRMC__SEQ_INIT_ADDR40];
  SEQ_INIT_ADDR41_REG = ATTR[`DDRMC__SEQ_INIT_ADDR41];
  SEQ_INIT_ADDR42_REG = ATTR[`DDRMC__SEQ_INIT_ADDR42];
  SEQ_INIT_ADDR43_REG = ATTR[`DDRMC__SEQ_INIT_ADDR43];
  SEQ_INIT_ADDR44_REG = ATTR[`DDRMC__SEQ_INIT_ADDR44];
  SEQ_INIT_ADDR45_REG = ATTR[`DDRMC__SEQ_INIT_ADDR45];
  SEQ_INIT_ADDR46_REG = ATTR[`DDRMC__SEQ_INIT_ADDR46];
  SEQ_INIT_ADDR47_REG = ATTR[`DDRMC__SEQ_INIT_ADDR47];
  SEQ_INIT_ADDR48_REG = ATTR[`DDRMC__SEQ_INIT_ADDR48];
  SEQ_INIT_ADDR49_REG = ATTR[`DDRMC__SEQ_INIT_ADDR49];
  SEQ_INIT_ADDR4_REG = ATTR[`DDRMC__SEQ_INIT_ADDR4];
  SEQ_INIT_ADDR50_REG = ATTR[`DDRMC__SEQ_INIT_ADDR50];
  SEQ_INIT_ADDR51_REG = ATTR[`DDRMC__SEQ_INIT_ADDR51];
  SEQ_INIT_ADDR52_REG = ATTR[`DDRMC__SEQ_INIT_ADDR52];
  SEQ_INIT_ADDR53_REG = ATTR[`DDRMC__SEQ_INIT_ADDR53];
  SEQ_INIT_ADDR54_REG = ATTR[`DDRMC__SEQ_INIT_ADDR54];
  SEQ_INIT_ADDR55_REG = ATTR[`DDRMC__SEQ_INIT_ADDR55];
  SEQ_INIT_ADDR56_REG = ATTR[`DDRMC__SEQ_INIT_ADDR56];
  SEQ_INIT_ADDR57_REG = ATTR[`DDRMC__SEQ_INIT_ADDR57];
  SEQ_INIT_ADDR58_REG = ATTR[`DDRMC__SEQ_INIT_ADDR58];
  SEQ_INIT_ADDR59_REG = ATTR[`DDRMC__SEQ_INIT_ADDR59];
  SEQ_INIT_ADDR5_REG = ATTR[`DDRMC__SEQ_INIT_ADDR5];
  SEQ_INIT_ADDR60_REG = ATTR[`DDRMC__SEQ_INIT_ADDR60];
  SEQ_INIT_ADDR61_REG = ATTR[`DDRMC__SEQ_INIT_ADDR61];
  SEQ_INIT_ADDR62_REG = ATTR[`DDRMC__SEQ_INIT_ADDR62];
  SEQ_INIT_ADDR63_REG = ATTR[`DDRMC__SEQ_INIT_ADDR63];
  SEQ_INIT_ADDR64_REG = ATTR[`DDRMC__SEQ_INIT_ADDR64];
  SEQ_INIT_ADDR65_REG = ATTR[`DDRMC__SEQ_INIT_ADDR65];
  SEQ_INIT_ADDR66_REG = ATTR[`DDRMC__SEQ_INIT_ADDR66];
  SEQ_INIT_ADDR67_REG = ATTR[`DDRMC__SEQ_INIT_ADDR67];
  SEQ_INIT_ADDR68_REG = ATTR[`DDRMC__SEQ_INIT_ADDR68];
  SEQ_INIT_ADDR69_REG = ATTR[`DDRMC__SEQ_INIT_ADDR69];
  SEQ_INIT_ADDR6_REG = ATTR[`DDRMC__SEQ_INIT_ADDR6];
  SEQ_INIT_ADDR70_REG = ATTR[`DDRMC__SEQ_INIT_ADDR70];
  SEQ_INIT_ADDR71_REG = ATTR[`DDRMC__SEQ_INIT_ADDR71];
  SEQ_INIT_ADDR72_REG = ATTR[`DDRMC__SEQ_INIT_ADDR72];
  SEQ_INIT_ADDR73_REG = ATTR[`DDRMC__SEQ_INIT_ADDR73];
  SEQ_INIT_ADDR74_REG = ATTR[`DDRMC__SEQ_INIT_ADDR74];
  SEQ_INIT_ADDR75_REG = ATTR[`DDRMC__SEQ_INIT_ADDR75];
  SEQ_INIT_ADDR76_REG = ATTR[`DDRMC__SEQ_INIT_ADDR76];
  SEQ_INIT_ADDR77_REG = ATTR[`DDRMC__SEQ_INIT_ADDR77];
  SEQ_INIT_ADDR78_REG = ATTR[`DDRMC__SEQ_INIT_ADDR78];
  SEQ_INIT_ADDR79_REG = ATTR[`DDRMC__SEQ_INIT_ADDR79];
  SEQ_INIT_ADDR7_REG = ATTR[`DDRMC__SEQ_INIT_ADDR7];
  SEQ_INIT_ADDR80_REG = ATTR[`DDRMC__SEQ_INIT_ADDR80];
  SEQ_INIT_ADDR81_REG = ATTR[`DDRMC__SEQ_INIT_ADDR81];
  SEQ_INIT_ADDR82_REG = ATTR[`DDRMC__SEQ_INIT_ADDR82];
  SEQ_INIT_ADDR83_REG = ATTR[`DDRMC__SEQ_INIT_ADDR83];
  SEQ_INIT_ADDR84_REG = ATTR[`DDRMC__SEQ_INIT_ADDR84];
  SEQ_INIT_ADDR85_REG = ATTR[`DDRMC__SEQ_INIT_ADDR85];
  SEQ_INIT_ADDR86_REG = ATTR[`DDRMC__SEQ_INIT_ADDR86];
  SEQ_INIT_ADDR87_REG = ATTR[`DDRMC__SEQ_INIT_ADDR87];
  SEQ_INIT_ADDR88_REG = ATTR[`DDRMC__SEQ_INIT_ADDR88];
  SEQ_INIT_ADDR89_REG = ATTR[`DDRMC__SEQ_INIT_ADDR89];
  SEQ_INIT_ADDR8_REG = ATTR[`DDRMC__SEQ_INIT_ADDR8];
  SEQ_INIT_ADDR90_REG = ATTR[`DDRMC__SEQ_INIT_ADDR90];
  SEQ_INIT_ADDR91_REG = ATTR[`DDRMC__SEQ_INIT_ADDR91];
  SEQ_INIT_ADDR92_REG = ATTR[`DDRMC__SEQ_INIT_ADDR92];
  SEQ_INIT_ADDR93_REG = ATTR[`DDRMC__SEQ_INIT_ADDR93];
  SEQ_INIT_ADDR94_REG = ATTR[`DDRMC__SEQ_INIT_ADDR94];
  SEQ_INIT_ADDR95_REG = ATTR[`DDRMC__SEQ_INIT_ADDR95];
  SEQ_INIT_ADDR96_REG = ATTR[`DDRMC__SEQ_INIT_ADDR96];
  SEQ_INIT_ADDR97_REG = ATTR[`DDRMC__SEQ_INIT_ADDR97];
  SEQ_INIT_ADDR98_REG = ATTR[`DDRMC__SEQ_INIT_ADDR98];
  SEQ_INIT_ADDR99_REG = ATTR[`DDRMC__SEQ_INIT_ADDR99];
  SEQ_INIT_ADDR9_REG = ATTR[`DDRMC__SEQ_INIT_ADDR9];
  SEQ_INIT_CMD0_REG = ATTR[`DDRMC__SEQ_INIT_CMD0];
  SEQ_INIT_CMD10_REG = ATTR[`DDRMC__SEQ_INIT_CMD10];
  SEQ_INIT_CMD11_REG = ATTR[`DDRMC__SEQ_INIT_CMD11];
  SEQ_INIT_CMD12_REG = ATTR[`DDRMC__SEQ_INIT_CMD12];
  SEQ_INIT_CMD13_REG = ATTR[`DDRMC__SEQ_INIT_CMD13];
  SEQ_INIT_CMD14_REG = ATTR[`DDRMC__SEQ_INIT_CMD14];
  SEQ_INIT_CMD15_REG = ATTR[`DDRMC__SEQ_INIT_CMD15];
  SEQ_INIT_CMD16_REG = ATTR[`DDRMC__SEQ_INIT_CMD16];
  SEQ_INIT_CMD17_REG = ATTR[`DDRMC__SEQ_INIT_CMD17];
  SEQ_INIT_CMD18_REG = ATTR[`DDRMC__SEQ_INIT_CMD18];
  SEQ_INIT_CMD19_REG = ATTR[`DDRMC__SEQ_INIT_CMD19];
  SEQ_INIT_CMD1_REG = ATTR[`DDRMC__SEQ_INIT_CMD1];
  SEQ_INIT_CMD20_REG = ATTR[`DDRMC__SEQ_INIT_CMD20];
  SEQ_INIT_CMD21_REG = ATTR[`DDRMC__SEQ_INIT_CMD21];
  SEQ_INIT_CMD22_REG = ATTR[`DDRMC__SEQ_INIT_CMD22];
  SEQ_INIT_CMD23_REG = ATTR[`DDRMC__SEQ_INIT_CMD23];
  SEQ_INIT_CMD24_REG = ATTR[`DDRMC__SEQ_INIT_CMD24];
  SEQ_INIT_CMD25_REG = ATTR[`DDRMC__SEQ_INIT_CMD25];
  SEQ_INIT_CMD26_REG = ATTR[`DDRMC__SEQ_INIT_CMD26];
  SEQ_INIT_CMD27_REG = ATTR[`DDRMC__SEQ_INIT_CMD27];
  SEQ_INIT_CMD28_REG = ATTR[`DDRMC__SEQ_INIT_CMD28];
  SEQ_INIT_CMD29_REG = ATTR[`DDRMC__SEQ_INIT_CMD29];
  SEQ_INIT_CMD2_REG = ATTR[`DDRMC__SEQ_INIT_CMD2];
  SEQ_INIT_CMD30_REG = ATTR[`DDRMC__SEQ_INIT_CMD30];
  SEQ_INIT_CMD31_REG = ATTR[`DDRMC__SEQ_INIT_CMD31];
  SEQ_INIT_CMD32_REG = ATTR[`DDRMC__SEQ_INIT_CMD32];
  SEQ_INIT_CMD33_REG = ATTR[`DDRMC__SEQ_INIT_CMD33];
  SEQ_INIT_CMD34_REG = ATTR[`DDRMC__SEQ_INIT_CMD34];
  SEQ_INIT_CMD35_REG = ATTR[`DDRMC__SEQ_INIT_CMD35];
  SEQ_INIT_CMD36_REG = ATTR[`DDRMC__SEQ_INIT_CMD36];
  SEQ_INIT_CMD37_REG = ATTR[`DDRMC__SEQ_INIT_CMD37];
  SEQ_INIT_CMD38_REG = ATTR[`DDRMC__SEQ_INIT_CMD38];
  SEQ_INIT_CMD39_REG = ATTR[`DDRMC__SEQ_INIT_CMD39];
  SEQ_INIT_CMD3_REG = ATTR[`DDRMC__SEQ_INIT_CMD3];
  SEQ_INIT_CMD40_REG = ATTR[`DDRMC__SEQ_INIT_CMD40];
  SEQ_INIT_CMD41_REG = ATTR[`DDRMC__SEQ_INIT_CMD41];
  SEQ_INIT_CMD42_REG = ATTR[`DDRMC__SEQ_INIT_CMD42];
  SEQ_INIT_CMD43_REG = ATTR[`DDRMC__SEQ_INIT_CMD43];
  SEQ_INIT_CMD44_REG = ATTR[`DDRMC__SEQ_INIT_CMD44];
  SEQ_INIT_CMD45_REG = ATTR[`DDRMC__SEQ_INIT_CMD45];
  SEQ_INIT_CMD46_REG = ATTR[`DDRMC__SEQ_INIT_CMD46];
  SEQ_INIT_CMD47_REG = ATTR[`DDRMC__SEQ_INIT_CMD47];
  SEQ_INIT_CMD48_REG = ATTR[`DDRMC__SEQ_INIT_CMD48];
  SEQ_INIT_CMD49_REG = ATTR[`DDRMC__SEQ_INIT_CMD49];
  SEQ_INIT_CMD4_REG = ATTR[`DDRMC__SEQ_INIT_CMD4];
  SEQ_INIT_CMD50_REG = ATTR[`DDRMC__SEQ_INIT_CMD50];
  SEQ_INIT_CMD51_REG = ATTR[`DDRMC__SEQ_INIT_CMD51];
  SEQ_INIT_CMD52_REG = ATTR[`DDRMC__SEQ_INIT_CMD52];
  SEQ_INIT_CMD53_REG = ATTR[`DDRMC__SEQ_INIT_CMD53];
  SEQ_INIT_CMD54_REG = ATTR[`DDRMC__SEQ_INIT_CMD54];
  SEQ_INIT_CMD55_REG = ATTR[`DDRMC__SEQ_INIT_CMD55];
  SEQ_INIT_CMD56_REG = ATTR[`DDRMC__SEQ_INIT_CMD56];
  SEQ_INIT_CMD57_REG = ATTR[`DDRMC__SEQ_INIT_CMD57];
  SEQ_INIT_CMD58_REG = ATTR[`DDRMC__SEQ_INIT_CMD58];
  SEQ_INIT_CMD59_REG = ATTR[`DDRMC__SEQ_INIT_CMD59];
  SEQ_INIT_CMD5_REG = ATTR[`DDRMC__SEQ_INIT_CMD5];
  SEQ_INIT_CMD60_REG = ATTR[`DDRMC__SEQ_INIT_CMD60];
  SEQ_INIT_CMD61_REG = ATTR[`DDRMC__SEQ_INIT_CMD61];
  SEQ_INIT_CMD62_REG = ATTR[`DDRMC__SEQ_INIT_CMD62];
  SEQ_INIT_CMD63_REG = ATTR[`DDRMC__SEQ_INIT_CMD63];
  SEQ_INIT_CMD64_REG = ATTR[`DDRMC__SEQ_INIT_CMD64];
  SEQ_INIT_CMD65_REG = ATTR[`DDRMC__SEQ_INIT_CMD65];
  SEQ_INIT_CMD66_REG = ATTR[`DDRMC__SEQ_INIT_CMD66];
  SEQ_INIT_CMD67_REG = ATTR[`DDRMC__SEQ_INIT_CMD67];
  SEQ_INIT_CMD68_REG = ATTR[`DDRMC__SEQ_INIT_CMD68];
  SEQ_INIT_CMD69_REG = ATTR[`DDRMC__SEQ_INIT_CMD69];
  SEQ_INIT_CMD6_REG = ATTR[`DDRMC__SEQ_INIT_CMD6];
  SEQ_INIT_CMD70_REG = ATTR[`DDRMC__SEQ_INIT_CMD70];
  SEQ_INIT_CMD71_REG = ATTR[`DDRMC__SEQ_INIT_CMD71];
  SEQ_INIT_CMD72_REG = ATTR[`DDRMC__SEQ_INIT_CMD72];
  SEQ_INIT_CMD73_REG = ATTR[`DDRMC__SEQ_INIT_CMD73];
  SEQ_INIT_CMD74_REG = ATTR[`DDRMC__SEQ_INIT_CMD74];
  SEQ_INIT_CMD75_REG = ATTR[`DDRMC__SEQ_INIT_CMD75];
  SEQ_INIT_CMD76_REG = ATTR[`DDRMC__SEQ_INIT_CMD76];
  SEQ_INIT_CMD77_REG = ATTR[`DDRMC__SEQ_INIT_CMD77];
  SEQ_INIT_CMD78_REG = ATTR[`DDRMC__SEQ_INIT_CMD78];
  SEQ_INIT_CMD79_REG = ATTR[`DDRMC__SEQ_INIT_CMD79];
  SEQ_INIT_CMD7_REG = ATTR[`DDRMC__SEQ_INIT_CMD7];
  SEQ_INIT_CMD80_REG = ATTR[`DDRMC__SEQ_INIT_CMD80];
  SEQ_INIT_CMD81_REG = ATTR[`DDRMC__SEQ_INIT_CMD81];
  SEQ_INIT_CMD82_REG = ATTR[`DDRMC__SEQ_INIT_CMD82];
  SEQ_INIT_CMD83_REG = ATTR[`DDRMC__SEQ_INIT_CMD83];
  SEQ_INIT_CMD84_REG = ATTR[`DDRMC__SEQ_INIT_CMD84];
  SEQ_INIT_CMD85_REG = ATTR[`DDRMC__SEQ_INIT_CMD85];
  SEQ_INIT_CMD86_REG = ATTR[`DDRMC__SEQ_INIT_CMD86];
  SEQ_INIT_CMD87_REG = ATTR[`DDRMC__SEQ_INIT_CMD87];
  SEQ_INIT_CMD88_REG = ATTR[`DDRMC__SEQ_INIT_CMD88];
  SEQ_INIT_CMD89_REG = ATTR[`DDRMC__SEQ_INIT_CMD89];
  SEQ_INIT_CMD8_REG = ATTR[`DDRMC__SEQ_INIT_CMD8];
  SEQ_INIT_CMD90_REG = ATTR[`DDRMC__SEQ_INIT_CMD90];
  SEQ_INIT_CMD91_REG = ATTR[`DDRMC__SEQ_INIT_CMD91];
  SEQ_INIT_CMD92_REG = ATTR[`DDRMC__SEQ_INIT_CMD92];
  SEQ_INIT_CMD93_REG = ATTR[`DDRMC__SEQ_INIT_CMD93];
  SEQ_INIT_CMD94_REG = ATTR[`DDRMC__SEQ_INIT_CMD94];
  SEQ_INIT_CMD95_REG = ATTR[`DDRMC__SEQ_INIT_CMD95];
  SEQ_INIT_CMD96_REG = ATTR[`DDRMC__SEQ_INIT_CMD96];
  SEQ_INIT_CMD97_REG = ATTR[`DDRMC__SEQ_INIT_CMD97];
  SEQ_INIT_CMD98_REG = ATTR[`DDRMC__SEQ_INIT_CMD98];
  SEQ_INIT_CMD99_REG = ATTR[`DDRMC__SEQ_INIT_CMD99];
  SEQ_INIT_CMD9_REG = ATTR[`DDRMC__SEQ_INIT_CMD9];
  SEQ_INIT_CMD_SET_REG = ATTR[`DDRMC__SEQ_INIT_CMD_SET];
  SEQ_INIT_CMD_VALID_REG = ATTR[`DDRMC__SEQ_INIT_CMD_VALID];
  SEQ_INIT_CNTRL0_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL0];
  SEQ_INIT_CNTRL10_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL10];
  SEQ_INIT_CNTRL11_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL11];
  SEQ_INIT_CNTRL12_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL12];
  SEQ_INIT_CNTRL13_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL13];
  SEQ_INIT_CNTRL14_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL14];
  SEQ_INIT_CNTRL15_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL15];
  SEQ_INIT_CNTRL16_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL16];
  SEQ_INIT_CNTRL17_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL17];
  SEQ_INIT_CNTRL18_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL18];
  SEQ_INIT_CNTRL19_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL19];
  SEQ_INIT_CNTRL1_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL1];
  SEQ_INIT_CNTRL20_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL20];
  SEQ_INIT_CNTRL21_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL21];
  SEQ_INIT_CNTRL22_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL22];
  SEQ_INIT_CNTRL23_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL23];
  SEQ_INIT_CNTRL24_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL24];
  SEQ_INIT_CNTRL25_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL25];
  SEQ_INIT_CNTRL26_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL26];
  SEQ_INIT_CNTRL27_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL27];
  SEQ_INIT_CNTRL28_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL28];
  SEQ_INIT_CNTRL29_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL29];
  SEQ_INIT_CNTRL2_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL2];
  SEQ_INIT_CNTRL30_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL30];
  SEQ_INIT_CNTRL31_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL31];
  SEQ_INIT_CNTRL32_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL32];
  SEQ_INIT_CNTRL33_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL33];
  SEQ_INIT_CNTRL34_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL34];
  SEQ_INIT_CNTRL35_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL35];
  SEQ_INIT_CNTRL36_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL36];
  SEQ_INIT_CNTRL37_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL37];
  SEQ_INIT_CNTRL38_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL38];
  SEQ_INIT_CNTRL39_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL39];
  SEQ_INIT_CNTRL3_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL3];
  SEQ_INIT_CNTRL40_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL40];
  SEQ_INIT_CNTRL41_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL41];
  SEQ_INIT_CNTRL42_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL42];
  SEQ_INIT_CNTRL43_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL43];
  SEQ_INIT_CNTRL44_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL44];
  SEQ_INIT_CNTRL45_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL45];
  SEQ_INIT_CNTRL46_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL46];
  SEQ_INIT_CNTRL47_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL47];
  SEQ_INIT_CNTRL48_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL48];
  SEQ_INIT_CNTRL49_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL49];
  SEQ_INIT_CNTRL4_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL4];
  SEQ_INIT_CNTRL50_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL50];
  SEQ_INIT_CNTRL51_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL51];
  SEQ_INIT_CNTRL52_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL52];
  SEQ_INIT_CNTRL53_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL53];
  SEQ_INIT_CNTRL54_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL54];
  SEQ_INIT_CNTRL55_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL55];
  SEQ_INIT_CNTRL56_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL56];
  SEQ_INIT_CNTRL57_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL57];
  SEQ_INIT_CNTRL58_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL58];
  SEQ_INIT_CNTRL59_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL59];
  SEQ_INIT_CNTRL5_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL5];
  SEQ_INIT_CNTRL60_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL60];
  SEQ_INIT_CNTRL61_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL61];
  SEQ_INIT_CNTRL62_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL62];
  SEQ_INIT_CNTRL63_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL63];
  SEQ_INIT_CNTRL64_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL64];
  SEQ_INIT_CNTRL65_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL65];
  SEQ_INIT_CNTRL66_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL66];
  SEQ_INIT_CNTRL67_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL67];
  SEQ_INIT_CNTRL68_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL68];
  SEQ_INIT_CNTRL69_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL69];
  SEQ_INIT_CNTRL6_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL6];
  SEQ_INIT_CNTRL70_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL70];
  SEQ_INIT_CNTRL71_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL71];
  SEQ_INIT_CNTRL72_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL72];
  SEQ_INIT_CNTRL73_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL73];
  SEQ_INIT_CNTRL74_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL74];
  SEQ_INIT_CNTRL75_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL75];
  SEQ_INIT_CNTRL76_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL76];
  SEQ_INIT_CNTRL77_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL77];
  SEQ_INIT_CNTRL78_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL78];
  SEQ_INIT_CNTRL79_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL79];
  SEQ_INIT_CNTRL7_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL7];
  SEQ_INIT_CNTRL80_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL80];
  SEQ_INIT_CNTRL81_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL81];
  SEQ_INIT_CNTRL82_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL82];
  SEQ_INIT_CNTRL83_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL83];
  SEQ_INIT_CNTRL84_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL84];
  SEQ_INIT_CNTRL85_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL85];
  SEQ_INIT_CNTRL86_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL86];
  SEQ_INIT_CNTRL87_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL87];
  SEQ_INIT_CNTRL88_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL88];
  SEQ_INIT_CNTRL89_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL89];
  SEQ_INIT_CNTRL8_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL8];
  SEQ_INIT_CNTRL90_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL90];
  SEQ_INIT_CNTRL91_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL91];
  SEQ_INIT_CNTRL92_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL92];
  SEQ_INIT_CNTRL93_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL93];
  SEQ_INIT_CNTRL94_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL94];
  SEQ_INIT_CNTRL95_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL95];
  SEQ_INIT_CNTRL96_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL96];
  SEQ_INIT_CNTRL97_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL97];
  SEQ_INIT_CNTRL98_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL98];
  SEQ_INIT_CNTRL99_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL99];
  SEQ_INIT_CNTRL9_REG = ATTR[`DDRMC__SEQ_INIT_CNTRL9];
  SEQ_INIT_CONFIG_REG = ATTR[`DDRMC__SEQ_INIT_CONFIG];
  SEQ_MODE_REG = ATTR[`DDRMC__SEQ_MODE];
  TXNQ_RD_PRIORITY_REG = ATTR[`DDRMC__TXNQ_RD_PRIORITY];
  TXNQ_WR_PRIORITY_REG = ATTR[`DDRMC__TXNQ_WR_PRIORITY];
  T_TXBIT_REG = ATTR[`DDRMC__T_TXBIT];
  UB_CLK_MUX_REG = ATTR[`DDRMC__UB_CLK_MUX];
  WRITE_BANDWIDTH_REG = $bitstoreal(ATTR[`DDRMC__WRITE_BANDWIDTH]);
  XMPU_CONFIG0_REG = ATTR[`DDRMC__XMPU_CONFIG0];
  XMPU_CONFIG10_REG = ATTR[`DDRMC__XMPU_CONFIG10];
  XMPU_CONFIG11_REG = ATTR[`DDRMC__XMPU_CONFIG11];
  XMPU_CONFIG12_REG = ATTR[`DDRMC__XMPU_CONFIG12];
  XMPU_CONFIG13_REG = ATTR[`DDRMC__XMPU_CONFIG13];
  XMPU_CONFIG14_REG = ATTR[`DDRMC__XMPU_CONFIG14];
  XMPU_CONFIG15_REG = ATTR[`DDRMC__XMPU_CONFIG15];
  XMPU_CONFIG1_REG = ATTR[`DDRMC__XMPU_CONFIG1];
  XMPU_CONFIG2_REG = ATTR[`DDRMC__XMPU_CONFIG2];
  XMPU_CONFIG3_REG = ATTR[`DDRMC__XMPU_CONFIG3];
  XMPU_CONFIG4_REG = ATTR[`DDRMC__XMPU_CONFIG4];
  XMPU_CONFIG5_REG = ATTR[`DDRMC__XMPU_CONFIG5];
  XMPU_CONFIG6_REG = ATTR[`DDRMC__XMPU_CONFIG6];
  XMPU_CONFIG7_REG = ATTR[`DDRMC__XMPU_CONFIG7];
  XMPU_CONFIG8_REG = ATTR[`DDRMC__XMPU_CONFIG8];
  XMPU_CONFIG9_REG = ATTR[`DDRMC__XMPU_CONFIG9];
  XMPU_CTRL_REG = ATTR[`DDRMC__XMPU_CTRL];
  XMPU_END_HI0_REG = ATTR[`DDRMC__XMPU_END_HI0];
  XMPU_END_HI10_REG = ATTR[`DDRMC__XMPU_END_HI10];
  XMPU_END_HI11_REG = ATTR[`DDRMC__XMPU_END_HI11];
  XMPU_END_HI12_REG = ATTR[`DDRMC__XMPU_END_HI12];
  XMPU_END_HI13_REG = ATTR[`DDRMC__XMPU_END_HI13];
  XMPU_END_HI14_REG = ATTR[`DDRMC__XMPU_END_HI14];
  XMPU_END_HI15_REG = ATTR[`DDRMC__XMPU_END_HI15];
  XMPU_END_HI1_REG = ATTR[`DDRMC__XMPU_END_HI1];
  XMPU_END_HI2_REG = ATTR[`DDRMC__XMPU_END_HI2];
  XMPU_END_HI3_REG = ATTR[`DDRMC__XMPU_END_HI3];
  XMPU_END_HI4_REG = ATTR[`DDRMC__XMPU_END_HI4];
  XMPU_END_HI5_REG = ATTR[`DDRMC__XMPU_END_HI5];
  XMPU_END_HI6_REG = ATTR[`DDRMC__XMPU_END_HI6];
  XMPU_END_HI7_REG = ATTR[`DDRMC__XMPU_END_HI7];
  XMPU_END_HI8_REG = ATTR[`DDRMC__XMPU_END_HI8];
  XMPU_END_HI9_REG = ATTR[`DDRMC__XMPU_END_HI9];
  XMPU_END_LO0_REG = ATTR[`DDRMC__XMPU_END_LO0];
  XMPU_END_LO10_REG = ATTR[`DDRMC__XMPU_END_LO10];
  XMPU_END_LO11_REG = ATTR[`DDRMC__XMPU_END_LO11];
  XMPU_END_LO12_REG = ATTR[`DDRMC__XMPU_END_LO12];
  XMPU_END_LO13_REG = ATTR[`DDRMC__XMPU_END_LO13];
  XMPU_END_LO14_REG = ATTR[`DDRMC__XMPU_END_LO14];
  XMPU_END_LO15_REG = ATTR[`DDRMC__XMPU_END_LO15];
  XMPU_END_LO1_REG = ATTR[`DDRMC__XMPU_END_LO1];
  XMPU_END_LO2_REG = ATTR[`DDRMC__XMPU_END_LO2];
  XMPU_END_LO3_REG = ATTR[`DDRMC__XMPU_END_LO3];
  XMPU_END_LO4_REG = ATTR[`DDRMC__XMPU_END_LO4];
  XMPU_END_LO5_REG = ATTR[`DDRMC__XMPU_END_LO5];
  XMPU_END_LO6_REG = ATTR[`DDRMC__XMPU_END_LO6];
  XMPU_END_LO7_REG = ATTR[`DDRMC__XMPU_END_LO7];
  XMPU_END_LO8_REG = ATTR[`DDRMC__XMPU_END_LO8];
  XMPU_END_LO9_REG = ATTR[`DDRMC__XMPU_END_LO9];
  XMPU_MASTER0_REG = ATTR[`DDRMC__XMPU_MASTER0];
  XMPU_MASTER10_REG = ATTR[`DDRMC__XMPU_MASTER10];
  XMPU_MASTER11_REG = ATTR[`DDRMC__XMPU_MASTER11];
  XMPU_MASTER12_REG = ATTR[`DDRMC__XMPU_MASTER12];
  XMPU_MASTER13_REG = ATTR[`DDRMC__XMPU_MASTER13];
  XMPU_MASTER14_REG = ATTR[`DDRMC__XMPU_MASTER14];
  XMPU_MASTER15_REG = ATTR[`DDRMC__XMPU_MASTER15];
  XMPU_MASTER1_REG = ATTR[`DDRMC__XMPU_MASTER1];
  XMPU_MASTER2_REG = ATTR[`DDRMC__XMPU_MASTER2];
  XMPU_MASTER3_REG = ATTR[`DDRMC__XMPU_MASTER3];
  XMPU_MASTER4_REG = ATTR[`DDRMC__XMPU_MASTER4];
  XMPU_MASTER5_REG = ATTR[`DDRMC__XMPU_MASTER5];
  XMPU_MASTER6_REG = ATTR[`DDRMC__XMPU_MASTER6];
  XMPU_MASTER7_REG = ATTR[`DDRMC__XMPU_MASTER7];
  XMPU_MASTER8_REG = ATTR[`DDRMC__XMPU_MASTER8];
  XMPU_MASTER9_REG = ATTR[`DDRMC__XMPU_MASTER9];
  XMPU_START_HI0_REG = ATTR[`DDRMC__XMPU_START_HI0];
  XMPU_START_HI10_REG = ATTR[`DDRMC__XMPU_START_HI10];
  XMPU_START_HI11_REG = ATTR[`DDRMC__XMPU_START_HI11];
  XMPU_START_HI12_REG = ATTR[`DDRMC__XMPU_START_HI12];
  XMPU_START_HI13_REG = ATTR[`DDRMC__XMPU_START_HI13];
  XMPU_START_HI14_REG = ATTR[`DDRMC__XMPU_START_HI14];
  XMPU_START_HI15_REG = ATTR[`DDRMC__XMPU_START_HI15];
  XMPU_START_HI1_REG = ATTR[`DDRMC__XMPU_START_HI1];
  XMPU_START_HI2_REG = ATTR[`DDRMC__XMPU_START_HI2];
  XMPU_START_HI3_REG = ATTR[`DDRMC__XMPU_START_HI3];
  XMPU_START_HI4_REG = ATTR[`DDRMC__XMPU_START_HI4];
  XMPU_START_HI5_REG = ATTR[`DDRMC__XMPU_START_HI5];
  XMPU_START_HI6_REG = ATTR[`DDRMC__XMPU_START_HI6];
  XMPU_START_HI7_REG = ATTR[`DDRMC__XMPU_START_HI7];
  XMPU_START_HI8_REG = ATTR[`DDRMC__XMPU_START_HI8];
  XMPU_START_HI9_REG = ATTR[`DDRMC__XMPU_START_HI9];
  XMPU_START_LO0_REG = ATTR[`DDRMC__XMPU_START_LO0];
  XMPU_START_LO10_REG = ATTR[`DDRMC__XMPU_START_LO10];
  XMPU_START_LO11_REG = ATTR[`DDRMC__XMPU_START_LO11];
  XMPU_START_LO12_REG = ATTR[`DDRMC__XMPU_START_LO12];
  XMPU_START_LO13_REG = ATTR[`DDRMC__XMPU_START_LO13];
  XMPU_START_LO14_REG = ATTR[`DDRMC__XMPU_START_LO14];
  XMPU_START_LO15_REG = ATTR[`DDRMC__XMPU_START_LO15];
  XMPU_START_LO1_REG = ATTR[`DDRMC__XMPU_START_LO1];
  XMPU_START_LO2_REG = ATTR[`DDRMC__XMPU_START_LO2];
  XMPU_START_LO3_REG = ATTR[`DDRMC__XMPU_START_LO3];
  XMPU_START_LO4_REG = ATTR[`DDRMC__XMPU_START_LO4];
  XMPU_START_LO5_REG = ATTR[`DDRMC__XMPU_START_LO5];
  XMPU_START_LO6_REG = ATTR[`DDRMC__XMPU_START_LO6];
  XMPU_START_LO7_REG = ATTR[`DDRMC__XMPU_START_LO7];
  XMPU_START_LO8_REG = ATTR[`DDRMC__XMPU_START_LO8];
  XMPU_START_LO9_REG = ATTR[`DDRMC__XMPU_START_LO9];
  XPI_DATA_NIB_CHAN_REG = ATTR[`DDRMC__XPI_DATA_NIB_CHAN];
  XPI_DQS_REG = ATTR[`DDRMC__XPI_DQS];
  XPI_NIB_CHAN_REG = ATTR[`DDRMC__XPI_NIB_CHAN];
  XPI_OE_ALL_NIB_REG = ATTR[`DDRMC__XPI_OE_ALL_NIB];
  XPI_OE_REG = ATTR[`DDRMC__XPI_OE];
  XPI_PMI_CONFIG_REG = ATTR[`DDRMC__XPI_PMI_CONFIG];
  XPI_READ_DBI_REG = ATTR[`DDRMC__XPI_READ_DBI];
  XPI_READ_OFFSET_REG = ATTR[`DDRMC__XPI_READ_OFFSET];
  XPI_WRDATA_ALL_NIB_REG = ATTR[`DDRMC__XPI_WRDATA_ALL_NIB];
  XPI_WRITE_DM_DBI_REG = ATTR[`DDRMC__XPI_WRITE_DM_DBI];
end

// procedures to override, read attribute values

task write_attr;
  input  [`DDRMC_ADDR_SZ-1:0] addr;
  input  [`DDRMC_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`DDRMC_DATA_SZ-1:0] read_attr;
  input  [`DDRMC_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
