
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_7680:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x9000003f; valaddr_reg:x3; val_offset:23040*0 + 3*-1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23040*0 + 3*0*FLEN/8, x4, x1, x2)

inst_7681:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x9000007f; valaddr_reg:x3; val_offset:23043*0 + 3*0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23043*0 + 3*1*FLEN/8, x4, x1, x2)

inst_7682:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x900000ff; valaddr_reg:x3; val_offset:23046*0 + 3*1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23046*0 + 3*2*FLEN/8, x4, x1, x2)

inst_7683:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x900001ff; valaddr_reg:x3; val_offset:23049*0 + 3*2*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23049*0 + 3*3*FLEN/8, x4, x1, x2)

inst_7684:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x900003ff; valaddr_reg:x3; val_offset:23052*0 + 3*3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23052*0 + 3*4*FLEN/8, x4, x1, x2)

inst_7685:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x900007ff; valaddr_reg:x3; val_offset:23055*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23055*0 + 3*5*FLEN/8, x4, x1, x2)

inst_7686:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x90000fff; valaddr_reg:x3; val_offset:23058*0 + 3*5*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23058*0 + 3*6*FLEN/8, x4, x1, x2)

inst_7687:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x90001fff; valaddr_reg:x3; val_offset:23061*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23061*0 + 3*7*FLEN/8, x4, x1, x2)

inst_7688:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x90003fff; valaddr_reg:x3; val_offset:23064*0 + 3*7*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23064*0 + 3*8*FLEN/8, x4, x1, x2)

inst_7689:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x90007fff; valaddr_reg:x3; val_offset:23067*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23067*0 + 3*9*FLEN/8, x4, x1, x2)

inst_7690:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x9000ffff; valaddr_reg:x3; val_offset:23070*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23070*0 + 3*10*FLEN/8, x4, x1, x2)

inst_7691:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x9001ffff; valaddr_reg:x3; val_offset:23073*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23073*0 + 3*11*FLEN/8, x4, x1, x2)

inst_7692:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x9003ffff; valaddr_reg:x3; val_offset:23076*0 + 3*11*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23076*0 + 3*12*FLEN/8, x4, x1, x2)

inst_7693:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x9007ffff; valaddr_reg:x3; val_offset:23079*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23079*0 + 3*13*FLEN/8, x4, x1, x2)

inst_7694:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x900fffff; valaddr_reg:x3; val_offset:23082*0 + 3*13*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23082*0 + 3*14*FLEN/8, x4, x1, x2)

inst_7695:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x901fffff; valaddr_reg:x3; val_offset:23085*0 + 3*14*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23085*0 + 3*15*FLEN/8, x4, x1, x2)

inst_7696:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x903fffff; valaddr_reg:x3; val_offset:23088*0 + 3*15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23088*0 + 3*16*FLEN/8, x4, x1, x2)

inst_7697:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x90400000; valaddr_reg:x3; val_offset:23091*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23091*0 + 3*17*FLEN/8, x4, x1, x2)

inst_7698:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x90600000; valaddr_reg:x3; val_offset:23094*0 + 3*17*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23094*0 + 3*18*FLEN/8, x4, x1, x2)

inst_7699:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x90700000; valaddr_reg:x3; val_offset:23097*0 + 3*18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23097*0 + 3*19*FLEN/8, x4, x1, x2)

inst_7700:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x90780000; valaddr_reg:x3; val_offset:23100*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23100*0 + 3*20*FLEN/8, x4, x1, x2)

inst_7701:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907c0000; valaddr_reg:x3; val_offset:23103*0 + 3*20*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23103*0 + 3*21*FLEN/8, x4, x1, x2)

inst_7702:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907e0000; valaddr_reg:x3; val_offset:23106*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23106*0 + 3*22*FLEN/8, x4, x1, x2)

inst_7703:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907f0000; valaddr_reg:x3; val_offset:23109*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23109*0 + 3*23*FLEN/8, x4, x1, x2)

inst_7704:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907f8000; valaddr_reg:x3; val_offset:23112*0 + 3*23*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23112*0 + 3*24*FLEN/8, x4, x1, x2)

inst_7705:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907fc000; valaddr_reg:x3; val_offset:23115*0 + 3*24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23115*0 + 3*25*FLEN/8, x4, x1, x2)

inst_7706:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907fe000; valaddr_reg:x3; val_offset:23118*0 + 3*25*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23118*0 + 3*26*FLEN/8, x4, x1, x2)

inst_7707:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907ff000; valaddr_reg:x3; val_offset:23121*0 + 3*26*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23121*0 + 3*27*FLEN/8, x4, x1, x2)

inst_7708:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907ff800; valaddr_reg:x3; val_offset:23124*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23124*0 + 3*28*FLEN/8, x4, x1, x2)

inst_7709:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907ffc00; valaddr_reg:x3; val_offset:23127*0 + 3*28*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23127*0 + 3*29*FLEN/8, x4, x1, x2)

inst_7710:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907ffe00; valaddr_reg:x3; val_offset:23130*0 + 3*29*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23130*0 + 3*30*FLEN/8, x4, x1, x2)

inst_7711:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907fff00; valaddr_reg:x3; val_offset:23133*0 + 3*30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23133*0 + 3*31*FLEN/8, x4, x1, x2)

inst_7712:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907fff80; valaddr_reg:x3; val_offset:23136*0 + 3*31*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23136*0 + 3*32*FLEN/8, x4, x1, x2)

inst_7713:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907fffc0; valaddr_reg:x3; val_offset:23139*0 + 3*32*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23139*0 + 3*33*FLEN/8, x4, x1, x2)

inst_7714:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907fffe0; valaddr_reg:x3; val_offset:23142*0 + 3*33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23142*0 + 3*34*FLEN/8, x4, x1, x2)

inst_7715:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907ffff0; valaddr_reg:x3; val_offset:23145*0 + 3*34*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23145*0 + 3*35*FLEN/8, x4, x1, x2)

inst_7716:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907ffff8; valaddr_reg:x3; val_offset:23148*0 + 3*35*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23148*0 + 3*36*FLEN/8, x4, x1, x2)

inst_7717:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907ffffc; valaddr_reg:x3; val_offset:23151*0 + 3*36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23151*0 + 3*37*FLEN/8, x4, x1, x2)

inst_7718:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907ffffe; valaddr_reg:x3; val_offset:23154*0 + 3*37*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23154*0 + 3*38*FLEN/8, x4, x1, x2)

inst_7719:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1173d9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1173d9; op2val:0x80000000;
op3val:0x907fffff; valaddr_reg:x3; val_offset:23157*0 + 3*38*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23157*0 + 3*39*FLEN/8, x4, x1, x2)

inst_7720:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c800000; valaddr_reg:x3; val_offset:23160*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23160*0 + 3*40*FLEN/8, x4, x1, x2)

inst_7721:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c800001; valaddr_reg:x3; val_offset:23163*0 + 3*40*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23163*0 + 3*41*FLEN/8, x4, x1, x2)

inst_7722:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c800003; valaddr_reg:x3; val_offset:23166*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23166*0 + 3*42*FLEN/8, x4, x1, x2)

inst_7723:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c800007; valaddr_reg:x3; val_offset:23169*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23169*0 + 3*43*FLEN/8, x4, x1, x2)

inst_7724:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c80000f; valaddr_reg:x3; val_offset:23172*0 + 3*43*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23172*0 + 3*44*FLEN/8, x4, x1, x2)

inst_7725:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c80001f; valaddr_reg:x3; val_offset:23175*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23175*0 + 3*45*FLEN/8, x4, x1, x2)

inst_7726:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c80003f; valaddr_reg:x3; val_offset:23178*0 + 3*45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23178*0 + 3*46*FLEN/8, x4, x1, x2)

inst_7727:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c80007f; valaddr_reg:x3; val_offset:23181*0 + 3*46*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23181*0 + 3*47*FLEN/8, x4, x1, x2)

inst_7728:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c8000ff; valaddr_reg:x3; val_offset:23184*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23184*0 + 3*48*FLEN/8, x4, x1, x2)

inst_7729:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c8001ff; valaddr_reg:x3; val_offset:23187*0 + 3*48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23187*0 + 3*49*FLEN/8, x4, x1, x2)

inst_7730:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c8003ff; valaddr_reg:x3; val_offset:23190*0 + 3*49*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23190*0 + 3*50*FLEN/8, x4, x1, x2)

inst_7731:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c8007ff; valaddr_reg:x3; val_offset:23193*0 + 3*50*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23193*0 + 3*51*FLEN/8, x4, x1, x2)

inst_7732:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c800fff; valaddr_reg:x3; val_offset:23196*0 + 3*51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23196*0 + 3*52*FLEN/8, x4, x1, x2)

inst_7733:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c801fff; valaddr_reg:x3; val_offset:23199*0 + 3*52*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23199*0 + 3*53*FLEN/8, x4, x1, x2)

inst_7734:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c803fff; valaddr_reg:x3; val_offset:23202*0 + 3*53*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23202*0 + 3*54*FLEN/8, x4, x1, x2)

inst_7735:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c807fff; valaddr_reg:x3; val_offset:23205*0 + 3*54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23205*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7736:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c80ffff; valaddr_reg:x3; val_offset:23208*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23208*0 + 3*56*FLEN/8, x4, x1, x2)

inst_7737:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c81ffff; valaddr_reg:x3; val_offset:23211*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23211*0 + 3*57*FLEN/8, x4, x1, x2)

inst_7738:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c83ffff; valaddr_reg:x3; val_offset:23214*0 + 3*57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23214*0 + 3*58*FLEN/8, x4, x1, x2)

inst_7739:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c87ffff; valaddr_reg:x3; val_offset:23217*0 + 3*58*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23217*0 + 3*59*FLEN/8, x4, x1, x2)

inst_7740:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c8fffff; valaddr_reg:x3; val_offset:23220*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23220*0 + 3*60*FLEN/8, x4, x1, x2)

inst_7741:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2c9fffff; valaddr_reg:x3; val_offset:23223*0 + 3*60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23223*0 + 3*61*FLEN/8, x4, x1, x2)

inst_7742:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cbfffff; valaddr_reg:x3; val_offset:23226*0 + 3*61*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23226*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7743:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cc00000; valaddr_reg:x3; val_offset:23229*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23229*0 + 3*63*FLEN/8, x4, x1, x2)

inst_7744:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2ce00000; valaddr_reg:x3; val_offset:23232*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23232*0 + 3*64*FLEN/8, x4, x1, x2)

inst_7745:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cf00000; valaddr_reg:x3; val_offset:23235*0 + 3*64*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23235*0 + 3*65*FLEN/8, x4, x1, x2)

inst_7746:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cf80000; valaddr_reg:x3; val_offset:23238*0 + 3*65*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23238*0 + 3*66*FLEN/8, x4, x1, x2)

inst_7747:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cfc0000; valaddr_reg:x3; val_offset:23241*0 + 3*66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23241*0 + 3*67*FLEN/8, x4, x1, x2)

inst_7748:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cfe0000; valaddr_reg:x3; val_offset:23244*0 + 3*67*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23244*0 + 3*68*FLEN/8, x4, x1, x2)

inst_7749:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cff0000; valaddr_reg:x3; val_offset:23247*0 + 3*68*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23247*0 + 3*69*FLEN/8, x4, x1, x2)

inst_7750:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cff8000; valaddr_reg:x3; val_offset:23250*0 + 3*69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23250*0 + 3*70*FLEN/8, x4, x1, x2)

inst_7751:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cffc000; valaddr_reg:x3; val_offset:23253*0 + 3*70*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23253*0 + 3*71*FLEN/8, x4, x1, x2)

inst_7752:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cffe000; valaddr_reg:x3; val_offset:23256*0 + 3*71*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23256*0 + 3*72*FLEN/8, x4, x1, x2)

inst_7753:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cfff000; valaddr_reg:x3; val_offset:23259*0 + 3*72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23259*0 + 3*73*FLEN/8, x4, x1, x2)

inst_7754:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cfff800; valaddr_reg:x3; val_offset:23262*0 + 3*73*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23262*0 + 3*74*FLEN/8, x4, x1, x2)

inst_7755:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cfffc00; valaddr_reg:x3; val_offset:23265*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23265*0 + 3*75*FLEN/8, x4, x1, x2)

inst_7756:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cfffe00; valaddr_reg:x3; val_offset:23268*0 + 3*75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23268*0 + 3*76*FLEN/8, x4, x1, x2)

inst_7757:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cffff00; valaddr_reg:x3; val_offset:23271*0 + 3*76*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23271*0 + 3*77*FLEN/8, x4, x1, x2)

inst_7758:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cffff80; valaddr_reg:x3; val_offset:23274*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23274*0 + 3*78*FLEN/8, x4, x1, x2)

inst_7759:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cffffc0; valaddr_reg:x3; val_offset:23277*0 + 3*78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23277*0 + 3*79*FLEN/8, x4, x1, x2)

inst_7760:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cffffe0; valaddr_reg:x3; val_offset:23280*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23280*0 + 3*80*FLEN/8, x4, x1, x2)

inst_7761:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cfffff0; valaddr_reg:x3; val_offset:23283*0 + 3*80*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23283*0 + 3*81*FLEN/8, x4, x1, x2)

inst_7762:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cfffff8; valaddr_reg:x3; val_offset:23286*0 + 3*81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23286*0 + 3*82*FLEN/8, x4, x1, x2)

inst_7763:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cfffffc; valaddr_reg:x3; val_offset:23289*0 + 3*82*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23289*0 + 3*83*FLEN/8, x4, x1, x2)

inst_7764:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cfffffe; valaddr_reg:x3; val_offset:23292*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23292*0 + 3*84*FLEN/8, x4, x1, x2)

inst_7765:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x2cffffff; valaddr_reg:x3; val_offset:23295*0 + 3*84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23295*0 + 3*85*FLEN/8, x4, x1, x2)

inst_7766:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3f800001; valaddr_reg:x3; val_offset:23298*0 + 3*85*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23298*0 + 3*86*FLEN/8, x4, x1, x2)

inst_7767:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3f800003; valaddr_reg:x3; val_offset:23301*0 + 3*86*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23301*0 + 3*87*FLEN/8, x4, x1, x2)

inst_7768:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3f800007; valaddr_reg:x3; val_offset:23304*0 + 3*87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23304*0 + 3*88*FLEN/8, x4, x1, x2)

inst_7769:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3f999999; valaddr_reg:x3; val_offset:23307*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23307*0 + 3*89*FLEN/8, x4, x1, x2)

inst_7770:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:23310*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23310*0 + 3*90*FLEN/8, x4, x1, x2)

inst_7771:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:23313*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23313*0 + 3*91*FLEN/8, x4, x1, x2)

inst_7772:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:23316*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23316*0 + 3*92*FLEN/8, x4, x1, x2)

inst_7773:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:23319*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23319*0 + 3*93*FLEN/8, x4, x1, x2)

inst_7774:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:23322*0 + 3*93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23322*0 + 3*94*FLEN/8, x4, x1, x2)

inst_7775:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:23325*0 + 3*94*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23325*0 + 3*95*FLEN/8, x4, x1, x2)

inst_7776:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:23328*0 + 3*95*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23328*0 + 3*96*FLEN/8, x4, x1, x2)

inst_7777:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:23331*0 + 3*96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23331*0 + 3*97*FLEN/8, x4, x1, x2)

inst_7778:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:23334*0 + 3*97*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23334*0 + 3*98*FLEN/8, x4, x1, x2)

inst_7779:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:23337*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23337*0 + 3*99*FLEN/8, x4, x1, x2)

inst_7780:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:23340*0 + 3*99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23340*0 + 3*100*FLEN/8, x4, x1, x2)

inst_7781:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x123600 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x601d52 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e123600; op2val:0xe01d52;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:23343*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23343*0 + 3*101*FLEN/8, x4, x1, x2)

inst_7782:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9800000; valaddr_reg:x3; val_offset:23346*0 + 3*101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23346*0 + 3*102*FLEN/8, x4, x1, x2)

inst_7783:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9800001; valaddr_reg:x3; val_offset:23349*0 + 3*102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23349*0 + 3*103*FLEN/8, x4, x1, x2)

inst_7784:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9800003; valaddr_reg:x3; val_offset:23352*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23352*0 + 3*104*FLEN/8, x4, x1, x2)

inst_7785:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9800007; valaddr_reg:x3; val_offset:23355*0 + 3*104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23355*0 + 3*105*FLEN/8, x4, x1, x2)

inst_7786:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb980000f; valaddr_reg:x3; val_offset:23358*0 + 3*105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23358*0 + 3*106*FLEN/8, x4, x1, x2)

inst_7787:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb980001f; valaddr_reg:x3; val_offset:23361*0 + 3*106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23361*0 + 3*107*FLEN/8, x4, x1, x2)

inst_7788:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb980003f; valaddr_reg:x3; val_offset:23364*0 + 3*107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23364*0 + 3*108*FLEN/8, x4, x1, x2)

inst_7789:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb980007f; valaddr_reg:x3; val_offset:23367*0 + 3*108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23367*0 + 3*109*FLEN/8, x4, x1, x2)

inst_7790:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb98000ff; valaddr_reg:x3; val_offset:23370*0 + 3*109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23370*0 + 3*110*FLEN/8, x4, x1, x2)

inst_7791:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb98001ff; valaddr_reg:x3; val_offset:23373*0 + 3*110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23373*0 + 3*111*FLEN/8, x4, x1, x2)

inst_7792:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb98003ff; valaddr_reg:x3; val_offset:23376*0 + 3*111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23376*0 + 3*112*FLEN/8, x4, x1, x2)

inst_7793:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb98007ff; valaddr_reg:x3; val_offset:23379*0 + 3*112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23379*0 + 3*113*FLEN/8, x4, x1, x2)

inst_7794:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9800fff; valaddr_reg:x3; val_offset:23382*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23382*0 + 3*114*FLEN/8, x4, x1, x2)

inst_7795:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9801fff; valaddr_reg:x3; val_offset:23385*0 + 3*114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23385*0 + 3*115*FLEN/8, x4, x1, x2)

inst_7796:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9803fff; valaddr_reg:x3; val_offset:23388*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23388*0 + 3*116*FLEN/8, x4, x1, x2)

inst_7797:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9807fff; valaddr_reg:x3; val_offset:23391*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23391*0 + 3*117*FLEN/8, x4, x1, x2)

inst_7798:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb980ffff; valaddr_reg:x3; val_offset:23394*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23394*0 + 3*118*FLEN/8, x4, x1, x2)

inst_7799:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb981ffff; valaddr_reg:x3; val_offset:23397*0 + 3*118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23397*0 + 3*119*FLEN/8, x4, x1, x2)

inst_7800:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb983ffff; valaddr_reg:x3; val_offset:23400*0 + 3*119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23400*0 + 3*120*FLEN/8, x4, x1, x2)

inst_7801:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb987ffff; valaddr_reg:x3; val_offset:23403*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23403*0 + 3*121*FLEN/8, x4, x1, x2)

inst_7802:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb98fffff; valaddr_reg:x3; val_offset:23406*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23406*0 + 3*122*FLEN/8, x4, x1, x2)

inst_7803:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb99fffff; valaddr_reg:x3; val_offset:23409*0 + 3*122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23409*0 + 3*123*FLEN/8, x4, x1, x2)

inst_7804:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9bfffff; valaddr_reg:x3; val_offset:23412*0 + 3*123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23412*0 + 3*124*FLEN/8, x4, x1, x2)

inst_7805:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9c00000; valaddr_reg:x3; val_offset:23415*0 + 3*124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23415*0 + 3*125*FLEN/8, x4, x1, x2)

inst_7806:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9e00000; valaddr_reg:x3; val_offset:23418*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23418*0 + 3*126*FLEN/8, x4, x1, x2)

inst_7807:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9f00000; valaddr_reg:x3; val_offset:23421*0 + 3*126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23421*0 + 3*127*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_7808:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9f80000; valaddr_reg:x3; val_offset:23424*0 + 3*127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23424*0 + 3*128*FLEN/8, x4, x1, x2)

inst_7809:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9fc0000; valaddr_reg:x3; val_offset:23427*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23427*0 + 3*129*FLEN/8, x4, x1, x2)

inst_7810:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9fe0000; valaddr_reg:x3; val_offset:23430*0 + 3*129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23430*0 + 3*130*FLEN/8, x4, x1, x2)

inst_7811:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9ff0000; valaddr_reg:x3; val_offset:23433*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23433*0 + 3*131*FLEN/8, x4, x1, x2)

inst_7812:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9ff8000; valaddr_reg:x3; val_offset:23436*0 + 3*131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23436*0 + 3*132*FLEN/8, x4, x1, x2)

inst_7813:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9ffc000; valaddr_reg:x3; val_offset:23439*0 + 3*132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23439*0 + 3*133*FLEN/8, x4, x1, x2)

inst_7814:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9ffe000; valaddr_reg:x3; val_offset:23442*0 + 3*133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23442*0 + 3*134*FLEN/8, x4, x1, x2)

inst_7815:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9fff000; valaddr_reg:x3; val_offset:23445*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23445*0 + 3*135*FLEN/8, x4, x1, x2)

inst_7816:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9fff800; valaddr_reg:x3; val_offset:23448*0 + 3*135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23448*0 + 3*136*FLEN/8, x4, x1, x2)

inst_7817:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9fffc00; valaddr_reg:x3; val_offset:23451*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23451*0 + 3*137*FLEN/8, x4, x1, x2)

inst_7818:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9fffe00; valaddr_reg:x3; val_offset:23454*0 + 3*137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23454*0 + 3*138*FLEN/8, x4, x1, x2)

inst_7819:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9ffff00; valaddr_reg:x3; val_offset:23457*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23457*0 + 3*139*FLEN/8, x4, x1, x2)

inst_7820:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9ffff80; valaddr_reg:x3; val_offset:23460*0 + 3*139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23460*0 + 3*140*FLEN/8, x4, x1, x2)

inst_7821:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9ffffc0; valaddr_reg:x3; val_offset:23463*0 + 3*140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23463*0 + 3*141*FLEN/8, x4, x1, x2)

inst_7822:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9ffffe0; valaddr_reg:x3; val_offset:23466*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23466*0 + 3*142*FLEN/8, x4, x1, x2)

inst_7823:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9fffff0; valaddr_reg:x3; val_offset:23469*0 + 3*142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23469*0 + 3*143*FLEN/8, x4, x1, x2)

inst_7824:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9fffff8; valaddr_reg:x3; val_offset:23472*0 + 3*143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23472*0 + 3*144*FLEN/8, x4, x1, x2)

inst_7825:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9fffffc; valaddr_reg:x3; val_offset:23475*0 + 3*144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23475*0 + 3*145*FLEN/8, x4, x1, x2)

inst_7826:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9fffffe; valaddr_reg:x3; val_offset:23478*0 + 3*145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23478*0 + 3*146*FLEN/8, x4, x1, x2)

inst_7827:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xb9ffffff; valaddr_reg:x3; val_offset:23481*0 + 3*146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23481*0 + 3*147*FLEN/8, x4, x1, x2)

inst_7828:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbf800001; valaddr_reg:x3; val_offset:23484*0 + 3*147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23484*0 + 3*148*FLEN/8, x4, x1, x2)

inst_7829:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbf800003; valaddr_reg:x3; val_offset:23487*0 + 3*148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23487*0 + 3*149*FLEN/8, x4, x1, x2)

inst_7830:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbf800007; valaddr_reg:x3; val_offset:23490*0 + 3*149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23490*0 + 3*150*FLEN/8, x4, x1, x2)

inst_7831:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbf999999; valaddr_reg:x3; val_offset:23493*0 + 3*150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23493*0 + 3*151*FLEN/8, x4, x1, x2)

inst_7832:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:23496*0 + 3*151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23496*0 + 3*152*FLEN/8, x4, x1, x2)

inst_7833:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:23499*0 + 3*152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23499*0 + 3*153*FLEN/8, x4, x1, x2)

inst_7834:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:23502*0 + 3*153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23502*0 + 3*154*FLEN/8, x4, x1, x2)

inst_7835:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:23505*0 + 3*154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23505*0 + 3*155*FLEN/8, x4, x1, x2)

inst_7836:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:23508*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23508*0 + 3*156*FLEN/8, x4, x1, x2)

inst_7837:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:23511*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23511*0 + 3*157*FLEN/8, x4, x1, x2)

inst_7838:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:23514*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23514*0 + 3*158*FLEN/8, x4, x1, x2)

inst_7839:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:23517*0 + 3*158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23517*0 + 3*159*FLEN/8, x4, x1, x2)

inst_7840:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:23520*0 + 3*159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23520*0 + 3*160*FLEN/8, x4, x1, x2)

inst_7841:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:23523*0 + 3*160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23523*0 + 3*161*FLEN/8, x4, x1, x2)

inst_7842:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:23526*0 + 3*161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23526*0 + 3*162*FLEN/8, x4, x1, x2)

inst_7843:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1245f1 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x6004e5 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1245f1; op2val:0x80e004e5;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:23529*0 + 3*162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23529*0 + 3*163*FLEN/8, x4, x1, x2)

inst_7844:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:23532*0 + 3*163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23532*0 + 3*164*FLEN/8, x4, x1, x2)

inst_7845:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:23535*0 + 3*164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23535*0 + 3*165*FLEN/8, x4, x1, x2)

inst_7846:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:23538*0 + 3*165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23538*0 + 3*166*FLEN/8, x4, x1, x2)

inst_7847:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:23541*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23541*0 + 3*167*FLEN/8, x4, x1, x2)

inst_7848:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:23544*0 + 3*167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23544*0 + 3*168*FLEN/8, x4, x1, x2)

inst_7849:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:23547*0 + 3*168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23547*0 + 3*169*FLEN/8, x4, x1, x2)

inst_7850:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:23550*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23550*0 + 3*170*FLEN/8, x4, x1, x2)

inst_7851:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:23553*0 + 3*170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23553*0 + 3*171*FLEN/8, x4, x1, x2)

inst_7852:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:23556*0 + 3*171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23556*0 + 3*172*FLEN/8, x4, x1, x2)

inst_7853:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:23559*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23559*0 + 3*173*FLEN/8, x4, x1, x2)

inst_7854:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:23562*0 + 3*173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23562*0 + 3*174*FLEN/8, x4, x1, x2)

inst_7855:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:23565*0 + 3*174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23565*0 + 3*175*FLEN/8, x4, x1, x2)

inst_7856:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:23568*0 + 3*175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23568*0 + 3*176*FLEN/8, x4, x1, x2)

inst_7857:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:23571*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23571*0 + 3*177*FLEN/8, x4, x1, x2)

inst_7858:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:23574*0 + 3*177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23574*0 + 3*178*FLEN/8, x4, x1, x2)

inst_7859:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:23577*0 + 3*178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23577*0 + 3*179*FLEN/8, x4, x1, x2)

inst_7860:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x84000000; valaddr_reg:x3; val_offset:23580*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23580*0 + 3*180*FLEN/8, x4, x1, x2)

inst_7861:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x84000001; valaddr_reg:x3; val_offset:23583*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23583*0 + 3*181*FLEN/8, x4, x1, x2)

inst_7862:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x84000003; valaddr_reg:x3; val_offset:23586*0 + 3*181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23586*0 + 3*182*FLEN/8, x4, x1, x2)

inst_7863:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x84000007; valaddr_reg:x3; val_offset:23589*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23589*0 + 3*183*FLEN/8, x4, x1, x2)

inst_7864:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x8400000f; valaddr_reg:x3; val_offset:23592*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23592*0 + 3*184*FLEN/8, x4, x1, x2)

inst_7865:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x8400001f; valaddr_reg:x3; val_offset:23595*0 + 3*184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23595*0 + 3*185*FLEN/8, x4, x1, x2)

inst_7866:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x8400003f; valaddr_reg:x3; val_offset:23598*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23598*0 + 3*186*FLEN/8, x4, x1, x2)

inst_7867:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x8400007f; valaddr_reg:x3; val_offset:23601*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23601*0 + 3*187*FLEN/8, x4, x1, x2)

inst_7868:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x840000ff; valaddr_reg:x3; val_offset:23604*0 + 3*187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23604*0 + 3*188*FLEN/8, x4, x1, x2)

inst_7869:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x840001ff; valaddr_reg:x3; val_offset:23607*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23607*0 + 3*189*FLEN/8, x4, x1, x2)

inst_7870:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x840003ff; valaddr_reg:x3; val_offset:23610*0 + 3*189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23610*0 + 3*190*FLEN/8, x4, x1, x2)

inst_7871:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x840007ff; valaddr_reg:x3; val_offset:23613*0 + 3*190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23613*0 + 3*191*FLEN/8, x4, x1, x2)

inst_7872:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x84000fff; valaddr_reg:x3; val_offset:23616*0 + 3*191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23616*0 + 3*192*FLEN/8, x4, x1, x2)

inst_7873:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x84001fff; valaddr_reg:x3; val_offset:23619*0 + 3*192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23619*0 + 3*193*FLEN/8, x4, x1, x2)

inst_7874:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x84003fff; valaddr_reg:x3; val_offset:23622*0 + 3*193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23622*0 + 3*194*FLEN/8, x4, x1, x2)

inst_7875:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x84007fff; valaddr_reg:x3; val_offset:23625*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23625*0 + 3*195*FLEN/8, x4, x1, x2)

inst_7876:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x8400ffff; valaddr_reg:x3; val_offset:23628*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23628*0 + 3*196*FLEN/8, x4, x1, x2)

inst_7877:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x8401ffff; valaddr_reg:x3; val_offset:23631*0 + 3*196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23631*0 + 3*197*FLEN/8, x4, x1, x2)

inst_7878:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x8403ffff; valaddr_reg:x3; val_offset:23634*0 + 3*197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23634*0 + 3*198*FLEN/8, x4, x1, x2)

inst_7879:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x8407ffff; valaddr_reg:x3; val_offset:23637*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23637*0 + 3*199*FLEN/8, x4, x1, x2)

inst_7880:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x840fffff; valaddr_reg:x3; val_offset:23640*0 + 3*199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23640*0 + 3*200*FLEN/8, x4, x1, x2)

inst_7881:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x841fffff; valaddr_reg:x3; val_offset:23643*0 + 3*200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23643*0 + 3*201*FLEN/8, x4, x1, x2)

inst_7882:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x843fffff; valaddr_reg:x3; val_offset:23646*0 + 3*201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23646*0 + 3*202*FLEN/8, x4, x1, x2)

inst_7883:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x84400000; valaddr_reg:x3; val_offset:23649*0 + 3*202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23649*0 + 3*203*FLEN/8, x4, x1, x2)

inst_7884:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x84600000; valaddr_reg:x3; val_offset:23652*0 + 3*203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23652*0 + 3*204*FLEN/8, x4, x1, x2)

inst_7885:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x84700000; valaddr_reg:x3; val_offset:23655*0 + 3*204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23655*0 + 3*205*FLEN/8, x4, x1, x2)

inst_7886:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x84780000; valaddr_reg:x3; val_offset:23658*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23658*0 + 3*206*FLEN/8, x4, x1, x2)

inst_7887:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847c0000; valaddr_reg:x3; val_offset:23661*0 + 3*206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23661*0 + 3*207*FLEN/8, x4, x1, x2)

inst_7888:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847e0000; valaddr_reg:x3; val_offset:23664*0 + 3*207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23664*0 + 3*208*FLEN/8, x4, x1, x2)

inst_7889:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847f0000; valaddr_reg:x3; val_offset:23667*0 + 3*208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23667*0 + 3*209*FLEN/8, x4, x1, x2)

inst_7890:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847f8000; valaddr_reg:x3; val_offset:23670*0 + 3*209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23670*0 + 3*210*FLEN/8, x4, x1, x2)

inst_7891:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847fc000; valaddr_reg:x3; val_offset:23673*0 + 3*210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23673*0 + 3*211*FLEN/8, x4, x1, x2)

inst_7892:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847fe000; valaddr_reg:x3; val_offset:23676*0 + 3*211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23676*0 + 3*212*FLEN/8, x4, x1, x2)

inst_7893:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847ff000; valaddr_reg:x3; val_offset:23679*0 + 3*212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23679*0 + 3*213*FLEN/8, x4, x1, x2)

inst_7894:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847ff800; valaddr_reg:x3; val_offset:23682*0 + 3*213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23682*0 + 3*214*FLEN/8, x4, x1, x2)

inst_7895:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847ffc00; valaddr_reg:x3; val_offset:23685*0 + 3*214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23685*0 + 3*215*FLEN/8, x4, x1, x2)

inst_7896:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847ffe00; valaddr_reg:x3; val_offset:23688*0 + 3*215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23688*0 + 3*216*FLEN/8, x4, x1, x2)

inst_7897:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847fff00; valaddr_reg:x3; val_offset:23691*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23691*0 + 3*217*FLEN/8, x4, x1, x2)

inst_7898:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847fff80; valaddr_reg:x3; val_offset:23694*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23694*0 + 3*218*FLEN/8, x4, x1, x2)

inst_7899:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847fffc0; valaddr_reg:x3; val_offset:23697*0 + 3*218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23697*0 + 3*219*FLEN/8, x4, x1, x2)

inst_7900:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847fffe0; valaddr_reg:x3; val_offset:23700*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23700*0 + 3*220*FLEN/8, x4, x1, x2)

inst_7901:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847ffff0; valaddr_reg:x3; val_offset:23703*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23703*0 + 3*221*FLEN/8, x4, x1, x2)

inst_7902:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847ffff8; valaddr_reg:x3; val_offset:23706*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23706*0 + 3*222*FLEN/8, x4, x1, x2)

inst_7903:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847ffffc; valaddr_reg:x3; val_offset:23709*0 + 3*222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23709*0 + 3*223*FLEN/8, x4, x1, x2)

inst_7904:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847ffffe; valaddr_reg:x3; val_offset:23712*0 + 3*223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23712*0 + 3*224*FLEN/8, x4, x1, x2)

inst_7905:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x12bd51 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e12bd51; op2val:0x80000000;
op3val:0x847fffff; valaddr_reg:x3; val_offset:23715*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23715*0 + 3*225*FLEN/8, x4, x1, x2)

inst_7906:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:23718*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23718*0 + 3*226*FLEN/8, x4, x1, x2)

inst_7907:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:23721*0 + 3*226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23721*0 + 3*227*FLEN/8, x4, x1, x2)

inst_7908:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:23724*0 + 3*227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23724*0 + 3*228*FLEN/8, x4, x1, x2)

inst_7909:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:23727*0 + 3*228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23727*0 + 3*229*FLEN/8, x4, x1, x2)

inst_7910:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:23730*0 + 3*229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23730*0 + 3*230*FLEN/8, x4, x1, x2)

inst_7911:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:23733*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23733*0 + 3*231*FLEN/8, x4, x1, x2)

inst_7912:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:23736*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23736*0 + 3*232*FLEN/8, x4, x1, x2)

inst_7913:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:23739*0 + 3*232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23739*0 + 3*233*FLEN/8, x4, x1, x2)

inst_7914:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:23742*0 + 3*233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23742*0 + 3*234*FLEN/8, x4, x1, x2)

inst_7915:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:23745*0 + 3*234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23745*0 + 3*235*FLEN/8, x4, x1, x2)

inst_7916:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:23748*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23748*0 + 3*236*FLEN/8, x4, x1, x2)

inst_7917:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:23751*0 + 3*236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23751*0 + 3*237*FLEN/8, x4, x1, x2)

inst_7918:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:23754*0 + 3*237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23754*0 + 3*238*FLEN/8, x4, x1, x2)

inst_7919:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:23757*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23757*0 + 3*239*FLEN/8, x4, x1, x2)

inst_7920:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:23760*0 + 3*239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23760*0 + 3*240*FLEN/8, x4, x1, x2)

inst_7921:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:23763*0 + 3*240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23763*0 + 3*241*FLEN/8, x4, x1, x2)

inst_7922:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85800000; valaddr_reg:x3; val_offset:23766*0 + 3*241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23766*0 + 3*242*FLEN/8, x4, x1, x2)

inst_7923:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85800001; valaddr_reg:x3; val_offset:23769*0 + 3*242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23769*0 + 3*243*FLEN/8, x4, x1, x2)

inst_7924:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85800003; valaddr_reg:x3; val_offset:23772*0 + 3*243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23772*0 + 3*244*FLEN/8, x4, x1, x2)

inst_7925:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85800007; valaddr_reg:x3; val_offset:23775*0 + 3*244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23775*0 + 3*245*FLEN/8, x4, x1, x2)

inst_7926:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x8580000f; valaddr_reg:x3; val_offset:23778*0 + 3*245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23778*0 + 3*246*FLEN/8, x4, x1, x2)

inst_7927:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x8580001f; valaddr_reg:x3; val_offset:23781*0 + 3*246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23781*0 + 3*247*FLEN/8, x4, x1, x2)

inst_7928:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x8580003f; valaddr_reg:x3; val_offset:23784*0 + 3*247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23784*0 + 3*248*FLEN/8, x4, x1, x2)

inst_7929:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x8580007f; valaddr_reg:x3; val_offset:23787*0 + 3*248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23787*0 + 3*249*FLEN/8, x4, x1, x2)

inst_7930:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x858000ff; valaddr_reg:x3; val_offset:23790*0 + 3*249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23790*0 + 3*250*FLEN/8, x4, x1, x2)

inst_7931:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x858001ff; valaddr_reg:x3; val_offset:23793*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23793*0 + 3*251*FLEN/8, x4, x1, x2)

inst_7932:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x858003ff; valaddr_reg:x3; val_offset:23796*0 + 3*251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23796*0 + 3*252*FLEN/8, x4, x1, x2)

inst_7933:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x858007ff; valaddr_reg:x3; val_offset:23799*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23799*0 + 3*253*FLEN/8, x4, x1, x2)

inst_7934:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85800fff; valaddr_reg:x3; val_offset:23802*0 + 3*253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23802*0 + 3*254*FLEN/8, x4, x1, x2)

inst_7935:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85801fff; valaddr_reg:x3; val_offset:23805*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23805*0 + 3*255*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_7936:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85803fff; valaddr_reg:x3; val_offset:23808*0 + 3*256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23808*0 + 3*256*FLEN/8, x4, x1, x2)

inst_7937:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85807fff; valaddr_reg:x3; val_offset:23811*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23811*0 + 3*257*FLEN/8, x4, x1, x2)

inst_7938:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x8580ffff; valaddr_reg:x3; val_offset:23814*0 + 3*258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23814*0 + 3*258*FLEN/8, x4, x1, x2)

inst_7939:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x8581ffff; valaddr_reg:x3; val_offset:23817*0 + 3*259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23817*0 + 3*259*FLEN/8, x4, x1, x2)

inst_7940:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x8583ffff; valaddr_reg:x3; val_offset:23820*0 + 3*260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23820*0 + 3*260*FLEN/8, x4, x1, x2)

inst_7941:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x8587ffff; valaddr_reg:x3; val_offset:23823*0 + 3*261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23823*0 + 3*261*FLEN/8, x4, x1, x2)

inst_7942:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x858fffff; valaddr_reg:x3; val_offset:23826*0 + 3*262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23826*0 + 3*262*FLEN/8, x4, x1, x2)

inst_7943:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x859fffff; valaddr_reg:x3; val_offset:23829*0 + 3*263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23829*0 + 3*263*FLEN/8, x4, x1, x2)

inst_7944:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85bfffff; valaddr_reg:x3; val_offset:23832*0 + 3*264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23832*0 + 3*264*FLEN/8, x4, x1, x2)

inst_7945:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85c00000; valaddr_reg:x3; val_offset:23835*0 + 3*265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23835*0 + 3*265*FLEN/8, x4, x1, x2)

inst_7946:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85e00000; valaddr_reg:x3; val_offset:23838*0 + 3*266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23838*0 + 3*266*FLEN/8, x4, x1, x2)

inst_7947:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85f00000; valaddr_reg:x3; val_offset:23841*0 + 3*267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23841*0 + 3*267*FLEN/8, x4, x1, x2)

inst_7948:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85f80000; valaddr_reg:x3; val_offset:23844*0 + 3*268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23844*0 + 3*268*FLEN/8, x4, x1, x2)

inst_7949:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85fc0000; valaddr_reg:x3; val_offset:23847*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23847*0 + 3*269*FLEN/8, x4, x1, x2)

inst_7950:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85fe0000; valaddr_reg:x3; val_offset:23850*0 + 3*270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23850*0 + 3*270*FLEN/8, x4, x1, x2)

inst_7951:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85ff0000; valaddr_reg:x3; val_offset:23853*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23853*0 + 3*271*FLEN/8, x4, x1, x2)

inst_7952:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85ff8000; valaddr_reg:x3; val_offset:23856*0 + 3*272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23856*0 + 3*272*FLEN/8, x4, x1, x2)

inst_7953:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85ffc000; valaddr_reg:x3; val_offset:23859*0 + 3*273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23859*0 + 3*273*FLEN/8, x4, x1, x2)

inst_7954:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85ffe000; valaddr_reg:x3; val_offset:23862*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23862*0 + 3*274*FLEN/8, x4, x1, x2)

inst_7955:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85fff000; valaddr_reg:x3; val_offset:23865*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23865*0 + 3*275*FLEN/8, x4, x1, x2)

inst_7956:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85fff800; valaddr_reg:x3; val_offset:23868*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23868*0 + 3*276*FLEN/8, x4, x1, x2)

inst_7957:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85fffc00; valaddr_reg:x3; val_offset:23871*0 + 3*277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23871*0 + 3*277*FLEN/8, x4, x1, x2)

inst_7958:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85fffe00; valaddr_reg:x3; val_offset:23874*0 + 3*278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23874*0 + 3*278*FLEN/8, x4, x1, x2)

inst_7959:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85ffff00; valaddr_reg:x3; val_offset:23877*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23877*0 + 3*279*FLEN/8, x4, x1, x2)

inst_7960:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85ffff80; valaddr_reg:x3; val_offset:23880*0 + 3*280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23880*0 + 3*280*FLEN/8, x4, x1, x2)

inst_7961:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85ffffc0; valaddr_reg:x3; val_offset:23883*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23883*0 + 3*281*FLEN/8, x4, x1, x2)

inst_7962:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85ffffe0; valaddr_reg:x3; val_offset:23886*0 + 3*282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23886*0 + 3*282*FLEN/8, x4, x1, x2)

inst_7963:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85fffff0; valaddr_reg:x3; val_offset:23889*0 + 3*283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23889*0 + 3*283*FLEN/8, x4, x1, x2)

inst_7964:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85fffff8; valaddr_reg:x3; val_offset:23892*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23892*0 + 3*284*FLEN/8, x4, x1, x2)

inst_7965:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85fffffc; valaddr_reg:x3; val_offset:23895*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23895*0 + 3*285*FLEN/8, x4, x1, x2)

inst_7966:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85fffffe; valaddr_reg:x3; val_offset:23898*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23898*0 + 3*286*FLEN/8, x4, x1, x2)

inst_7967:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1369ec and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1369ec; op2val:0x80000000;
op3val:0x85ffffff; valaddr_reg:x3; val_offset:23901*0 + 3*287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23901*0 + 3*287*FLEN/8, x4, x1, x2)

inst_7968:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38800000; valaddr_reg:x3; val_offset:23904*0 + 3*288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23904*0 + 3*288*FLEN/8, x4, x1, x2)

inst_7969:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38800001; valaddr_reg:x3; val_offset:23907*0 + 3*289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23907*0 + 3*289*FLEN/8, x4, x1, x2)

inst_7970:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38800003; valaddr_reg:x3; val_offset:23910*0 + 3*290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23910*0 + 3*290*FLEN/8, x4, x1, x2)

inst_7971:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38800007; valaddr_reg:x3; val_offset:23913*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23913*0 + 3*291*FLEN/8, x4, x1, x2)

inst_7972:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3880000f; valaddr_reg:x3; val_offset:23916*0 + 3*292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23916*0 + 3*292*FLEN/8, x4, x1, x2)

inst_7973:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3880001f; valaddr_reg:x3; val_offset:23919*0 + 3*293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23919*0 + 3*293*FLEN/8, x4, x1, x2)

inst_7974:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3880003f; valaddr_reg:x3; val_offset:23922*0 + 3*294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23922*0 + 3*294*FLEN/8, x4, x1, x2)

inst_7975:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3880007f; valaddr_reg:x3; val_offset:23925*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23925*0 + 3*295*FLEN/8, x4, x1, x2)

inst_7976:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x388000ff; valaddr_reg:x3; val_offset:23928*0 + 3*296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23928*0 + 3*296*FLEN/8, x4, x1, x2)

inst_7977:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x388001ff; valaddr_reg:x3; val_offset:23931*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23931*0 + 3*297*FLEN/8, x4, x1, x2)

inst_7978:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x388003ff; valaddr_reg:x3; val_offset:23934*0 + 3*298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23934*0 + 3*298*FLEN/8, x4, x1, x2)

inst_7979:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x388007ff; valaddr_reg:x3; val_offset:23937*0 + 3*299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23937*0 + 3*299*FLEN/8, x4, x1, x2)

inst_7980:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38800fff; valaddr_reg:x3; val_offset:23940*0 + 3*300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23940*0 + 3*300*FLEN/8, x4, x1, x2)

inst_7981:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38801fff; valaddr_reg:x3; val_offset:23943*0 + 3*301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23943*0 + 3*301*FLEN/8, x4, x1, x2)

inst_7982:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38803fff; valaddr_reg:x3; val_offset:23946*0 + 3*302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23946*0 + 3*302*FLEN/8, x4, x1, x2)

inst_7983:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38807fff; valaddr_reg:x3; val_offset:23949*0 + 3*303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23949*0 + 3*303*FLEN/8, x4, x1, x2)

inst_7984:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3880ffff; valaddr_reg:x3; val_offset:23952*0 + 3*304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23952*0 + 3*304*FLEN/8, x4, x1, x2)

inst_7985:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3881ffff; valaddr_reg:x3; val_offset:23955*0 + 3*305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23955*0 + 3*305*FLEN/8, x4, x1, x2)

inst_7986:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3883ffff; valaddr_reg:x3; val_offset:23958*0 + 3*306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23958*0 + 3*306*FLEN/8, x4, x1, x2)

inst_7987:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3887ffff; valaddr_reg:x3; val_offset:23961*0 + 3*307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23961*0 + 3*307*FLEN/8, x4, x1, x2)

inst_7988:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x388fffff; valaddr_reg:x3; val_offset:23964*0 + 3*308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23964*0 + 3*308*FLEN/8, x4, x1, x2)

inst_7989:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x389fffff; valaddr_reg:x3; val_offset:23967*0 + 3*309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23967*0 + 3*309*FLEN/8, x4, x1, x2)

inst_7990:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38bfffff; valaddr_reg:x3; val_offset:23970*0 + 3*310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23970*0 + 3*310*FLEN/8, x4, x1, x2)

inst_7991:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38c00000; valaddr_reg:x3; val_offset:23973*0 + 3*311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23973*0 + 3*311*FLEN/8, x4, x1, x2)

inst_7992:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38e00000; valaddr_reg:x3; val_offset:23976*0 + 3*312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23976*0 + 3*312*FLEN/8, x4, x1, x2)

inst_7993:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38f00000; valaddr_reg:x3; val_offset:23979*0 + 3*313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23979*0 + 3*313*FLEN/8, x4, x1, x2)

inst_7994:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38f80000; valaddr_reg:x3; val_offset:23982*0 + 3*314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23982*0 + 3*314*FLEN/8, x4, x1, x2)

inst_7995:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38fc0000; valaddr_reg:x3; val_offset:23985*0 + 3*315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23985*0 + 3*315*FLEN/8, x4, x1, x2)

inst_7996:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38fe0000; valaddr_reg:x3; val_offset:23988*0 + 3*316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23988*0 + 3*316*FLEN/8, x4, x1, x2)

inst_7997:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38ff0000; valaddr_reg:x3; val_offset:23991*0 + 3*317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23991*0 + 3*317*FLEN/8, x4, x1, x2)

inst_7998:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38ff8000; valaddr_reg:x3; val_offset:23994*0 + 3*318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23994*0 + 3*318*FLEN/8, x4, x1, x2)

inst_7999:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38ffc000; valaddr_reg:x3; val_offset:23997*0 + 3*319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23997*0 + 3*319*FLEN/8, x4, x1, x2)

inst_8000:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38ffe000; valaddr_reg:x3; val_offset:24000*0 + 3*320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24000*0 + 3*320*FLEN/8, x4, x1, x2)

inst_8001:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38fff000; valaddr_reg:x3; val_offset:24003*0 + 3*321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24003*0 + 3*321*FLEN/8, x4, x1, x2)

inst_8002:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38fff800; valaddr_reg:x3; val_offset:24006*0 + 3*322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24006*0 + 3*322*FLEN/8, x4, x1, x2)

inst_8003:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38fffc00; valaddr_reg:x3; val_offset:24009*0 + 3*323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24009*0 + 3*323*FLEN/8, x4, x1, x2)

inst_8004:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38fffe00; valaddr_reg:x3; val_offset:24012*0 + 3*324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24012*0 + 3*324*FLEN/8, x4, x1, x2)

inst_8005:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38ffff00; valaddr_reg:x3; val_offset:24015*0 + 3*325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24015*0 + 3*325*FLEN/8, x4, x1, x2)

inst_8006:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38ffff80; valaddr_reg:x3; val_offset:24018*0 + 3*326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24018*0 + 3*326*FLEN/8, x4, x1, x2)

inst_8007:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38ffffc0; valaddr_reg:x3; val_offset:24021*0 + 3*327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24021*0 + 3*327*FLEN/8, x4, x1, x2)

inst_8008:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38ffffe0; valaddr_reg:x3; val_offset:24024*0 + 3*328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24024*0 + 3*328*FLEN/8, x4, x1, x2)

inst_8009:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38fffff0; valaddr_reg:x3; val_offset:24027*0 + 3*329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24027*0 + 3*329*FLEN/8, x4, x1, x2)

inst_8010:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38fffff8; valaddr_reg:x3; val_offset:24030*0 + 3*330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24030*0 + 3*330*FLEN/8, x4, x1, x2)

inst_8011:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38fffffc; valaddr_reg:x3; val_offset:24033*0 + 3*331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24033*0 + 3*331*FLEN/8, x4, x1, x2)

inst_8012:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38fffffe; valaddr_reg:x3; val_offset:24036*0 + 3*332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24036*0 + 3*332*FLEN/8, x4, x1, x2)

inst_8013:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x38ffffff; valaddr_reg:x3; val_offset:24039*0 + 3*333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24039*0 + 3*333*FLEN/8, x4, x1, x2)

inst_8014:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3f800001; valaddr_reg:x3; val_offset:24042*0 + 3*334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24042*0 + 3*334*FLEN/8, x4, x1, x2)

inst_8015:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3f800003; valaddr_reg:x3; val_offset:24045*0 + 3*335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24045*0 + 3*335*FLEN/8, x4, x1, x2)

inst_8016:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3f800007; valaddr_reg:x3; val_offset:24048*0 + 3*336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24048*0 + 3*336*FLEN/8, x4, x1, x2)

inst_8017:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3f999999; valaddr_reg:x3; val_offset:24051*0 + 3*337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24051*0 + 3*337*FLEN/8, x4, x1, x2)

inst_8018:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:24054*0 + 3*338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24054*0 + 3*338*FLEN/8, x4, x1, x2)

inst_8019:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:24057*0 + 3*339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24057*0 + 3*339*FLEN/8, x4, x1, x2)

inst_8020:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:24060*0 + 3*340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24060*0 + 3*340*FLEN/8, x4, x1, x2)

inst_8021:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:24063*0 + 3*341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24063*0 + 3*341*FLEN/8, x4, x1, x2)

inst_8022:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:24066*0 + 3*342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24066*0 + 3*342*FLEN/8, x4, x1, x2)

inst_8023:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:24069*0 + 3*343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24069*0 + 3*343*FLEN/8, x4, x1, x2)

inst_8024:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:24072*0 + 3*344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24072*0 + 3*344*FLEN/8, x4, x1, x2)

inst_8025:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:24075*0 + 3*345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24075*0 + 3*345*FLEN/8, x4, x1, x2)

inst_8026:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:24078*0 + 3*346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24078*0 + 3*346*FLEN/8, x4, x1, x2)

inst_8027:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:24081*0 + 3*347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24081*0 + 3*347*FLEN/8, x4, x1, x2)

inst_8028:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:24084*0 + 3*348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24084*0 + 3*348*FLEN/8, x4, x1, x2)

inst_8029:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x157223 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x5b436c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e157223; op2val:0xdb436c;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:24087*0 + 3*349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24087*0 + 3*349*FLEN/8, x4, x1, x2)

inst_8030:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba800000; valaddr_reg:x3; val_offset:24090*0 + 3*350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24090*0 + 3*350*FLEN/8, x4, x1, x2)

inst_8031:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba800001; valaddr_reg:x3; val_offset:24093*0 + 3*351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24093*0 + 3*351*FLEN/8, x4, x1, x2)

inst_8032:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba800003; valaddr_reg:x3; val_offset:24096*0 + 3*352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24096*0 + 3*352*FLEN/8, x4, x1, x2)

inst_8033:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba800007; valaddr_reg:x3; val_offset:24099*0 + 3*353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24099*0 + 3*353*FLEN/8, x4, x1, x2)

inst_8034:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba80000f; valaddr_reg:x3; val_offset:24102*0 + 3*354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24102*0 + 3*354*FLEN/8, x4, x1, x2)

inst_8035:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba80001f; valaddr_reg:x3; val_offset:24105*0 + 3*355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24105*0 + 3*355*FLEN/8, x4, x1, x2)

inst_8036:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba80003f; valaddr_reg:x3; val_offset:24108*0 + 3*356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24108*0 + 3*356*FLEN/8, x4, x1, x2)

inst_8037:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba80007f; valaddr_reg:x3; val_offset:24111*0 + 3*357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24111*0 + 3*357*FLEN/8, x4, x1, x2)

inst_8038:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba8000ff; valaddr_reg:x3; val_offset:24114*0 + 3*358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24114*0 + 3*358*FLEN/8, x4, x1, x2)

inst_8039:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba8001ff; valaddr_reg:x3; val_offset:24117*0 + 3*359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24117*0 + 3*359*FLEN/8, x4, x1, x2)

inst_8040:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba8003ff; valaddr_reg:x3; val_offset:24120*0 + 3*360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24120*0 + 3*360*FLEN/8, x4, x1, x2)

inst_8041:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba8007ff; valaddr_reg:x3; val_offset:24123*0 + 3*361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24123*0 + 3*361*FLEN/8, x4, x1, x2)

inst_8042:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba800fff; valaddr_reg:x3; val_offset:24126*0 + 3*362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24126*0 + 3*362*FLEN/8, x4, x1, x2)

inst_8043:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba801fff; valaddr_reg:x3; val_offset:24129*0 + 3*363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24129*0 + 3*363*FLEN/8, x4, x1, x2)

inst_8044:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba803fff; valaddr_reg:x3; val_offset:24132*0 + 3*364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24132*0 + 3*364*FLEN/8, x4, x1, x2)

inst_8045:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba807fff; valaddr_reg:x3; val_offset:24135*0 + 3*365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24135*0 + 3*365*FLEN/8, x4, x1, x2)

inst_8046:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba80ffff; valaddr_reg:x3; val_offset:24138*0 + 3*366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24138*0 + 3*366*FLEN/8, x4, x1, x2)

inst_8047:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba81ffff; valaddr_reg:x3; val_offset:24141*0 + 3*367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24141*0 + 3*367*FLEN/8, x4, x1, x2)

inst_8048:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba83ffff; valaddr_reg:x3; val_offset:24144*0 + 3*368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24144*0 + 3*368*FLEN/8, x4, x1, x2)

inst_8049:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba87ffff; valaddr_reg:x3; val_offset:24147*0 + 3*369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24147*0 + 3*369*FLEN/8, x4, x1, x2)

inst_8050:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba8fffff; valaddr_reg:x3; val_offset:24150*0 + 3*370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24150*0 + 3*370*FLEN/8, x4, x1, x2)

inst_8051:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xba9fffff; valaddr_reg:x3; val_offset:24153*0 + 3*371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24153*0 + 3*371*FLEN/8, x4, x1, x2)

inst_8052:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbabfffff; valaddr_reg:x3; val_offset:24156*0 + 3*372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24156*0 + 3*372*FLEN/8, x4, x1, x2)

inst_8053:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbac00000; valaddr_reg:x3; val_offset:24159*0 + 3*373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24159*0 + 3*373*FLEN/8, x4, x1, x2)

inst_8054:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbae00000; valaddr_reg:x3; val_offset:24162*0 + 3*374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24162*0 + 3*374*FLEN/8, x4, x1, x2)

inst_8055:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbaf00000; valaddr_reg:x3; val_offset:24165*0 + 3*375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24165*0 + 3*375*FLEN/8, x4, x1, x2)

inst_8056:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbaf80000; valaddr_reg:x3; val_offset:24168*0 + 3*376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24168*0 + 3*376*FLEN/8, x4, x1, x2)

inst_8057:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbafc0000; valaddr_reg:x3; val_offset:24171*0 + 3*377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24171*0 + 3*377*FLEN/8, x4, x1, x2)

inst_8058:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbafe0000; valaddr_reg:x3; val_offset:24174*0 + 3*378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24174*0 + 3*378*FLEN/8, x4, x1, x2)

inst_8059:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbaff0000; valaddr_reg:x3; val_offset:24177*0 + 3*379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24177*0 + 3*379*FLEN/8, x4, x1, x2)

inst_8060:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbaff8000; valaddr_reg:x3; val_offset:24180*0 + 3*380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24180*0 + 3*380*FLEN/8, x4, x1, x2)

inst_8061:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbaffc000; valaddr_reg:x3; val_offset:24183*0 + 3*381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24183*0 + 3*381*FLEN/8, x4, x1, x2)

inst_8062:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbaffe000; valaddr_reg:x3; val_offset:24186*0 + 3*382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24186*0 + 3*382*FLEN/8, x4, x1, x2)

inst_8063:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbafff000; valaddr_reg:x3; val_offset:24189*0 + 3*383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24189*0 + 3*383*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_8064:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbafff800; valaddr_reg:x3; val_offset:24192*0 + 3*384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24192*0 + 3*384*FLEN/8, x4, x1, x2)

inst_8065:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbafffc00; valaddr_reg:x3; val_offset:24195*0 + 3*385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24195*0 + 3*385*FLEN/8, x4, x1, x2)

inst_8066:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbafffe00; valaddr_reg:x3; val_offset:24198*0 + 3*386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24198*0 + 3*386*FLEN/8, x4, x1, x2)

inst_8067:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbaffff00; valaddr_reg:x3; val_offset:24201*0 + 3*387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24201*0 + 3*387*FLEN/8, x4, x1, x2)

inst_8068:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbaffff80; valaddr_reg:x3; val_offset:24204*0 + 3*388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24204*0 + 3*388*FLEN/8, x4, x1, x2)

inst_8069:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbaffffc0; valaddr_reg:x3; val_offset:24207*0 + 3*389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24207*0 + 3*389*FLEN/8, x4, x1, x2)

inst_8070:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbaffffe0; valaddr_reg:x3; val_offset:24210*0 + 3*390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24210*0 + 3*390*FLEN/8, x4, x1, x2)

inst_8071:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbafffff0; valaddr_reg:x3; val_offset:24213*0 + 3*391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24213*0 + 3*391*FLEN/8, x4, x1, x2)

inst_8072:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbafffff8; valaddr_reg:x3; val_offset:24216*0 + 3*392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24216*0 + 3*392*FLEN/8, x4, x1, x2)

inst_8073:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbafffffc; valaddr_reg:x3; val_offset:24219*0 + 3*393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24219*0 + 3*393*FLEN/8, x4, x1, x2)

inst_8074:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbafffffe; valaddr_reg:x3; val_offset:24222*0 + 3*394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24222*0 + 3*394*FLEN/8, x4, x1, x2)

inst_8075:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x75 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbaffffff; valaddr_reg:x3; val_offset:24225*0 + 3*395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24225*0 + 3*395*FLEN/8, x4, x1, x2)

inst_8076:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbf800001; valaddr_reg:x3; val_offset:24228*0 + 3*396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24228*0 + 3*396*FLEN/8, x4, x1, x2)

inst_8077:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbf800003; valaddr_reg:x3; val_offset:24231*0 + 3*397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24231*0 + 3*397*FLEN/8, x4, x1, x2)

inst_8078:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbf800007; valaddr_reg:x3; val_offset:24234*0 + 3*398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24234*0 + 3*398*FLEN/8, x4, x1, x2)

inst_8079:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbf999999; valaddr_reg:x3; val_offset:24237*0 + 3*399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24237*0 + 3*399*FLEN/8, x4, x1, x2)

inst_8080:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:24240*0 + 3*400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24240*0 + 3*400*FLEN/8, x4, x1, x2)

inst_8081:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:24243*0 + 3*401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24243*0 + 3*401*FLEN/8, x4, x1, x2)

inst_8082:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:24246*0 + 3*402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24246*0 + 3*402*FLEN/8, x4, x1, x2)

inst_8083:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:24249*0 + 3*403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24249*0 + 3*403*FLEN/8, x4, x1, x2)

inst_8084:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:24252*0 + 3*404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24252*0 + 3*404*FLEN/8, x4, x1, x2)

inst_8085:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:24255*0 + 3*405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24255*0 + 3*405*FLEN/8, x4, x1, x2)

inst_8086:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:24258*0 + 3*406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24258*0 + 3*406*FLEN/8, x4, x1, x2)

inst_8087:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:24261*0 + 3*407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24261*0 + 3*407*FLEN/8, x4, x1, x2)

inst_8088:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:24264*0 + 3*408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24264*0 + 3*408*FLEN/8, x4, x1, x2)

inst_8089:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:24267*0 + 3*409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24267*0 + 3*409*FLEN/8, x4, x1, x2)

inst_8090:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:24270*0 + 3*410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24270*0 + 3*410*FLEN/8, x4, x1, x2)

inst_8091:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1875e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x56ed7d and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1875e7; op2val:0x80d6ed7d;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:24273*0 + 3*411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24273*0 + 3*411*FLEN/8, x4, x1, x2)

inst_8092:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:24276*0 + 3*412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24276*0 + 3*412*FLEN/8, x4, x1, x2)

inst_8093:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:24279*0 + 3*413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24279*0 + 3*413*FLEN/8, x4, x1, x2)

inst_8094:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:24282*0 + 3*414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24282*0 + 3*414*FLEN/8, x4, x1, x2)

inst_8095:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:24285*0 + 3*415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24285*0 + 3*415*FLEN/8, x4, x1, x2)

inst_8096:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:24288*0 + 3*416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24288*0 + 3*416*FLEN/8, x4, x1, x2)

inst_8097:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:24291*0 + 3*417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24291*0 + 3*417*FLEN/8, x4, x1, x2)

inst_8098:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:24294*0 + 3*418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24294*0 + 3*418*FLEN/8, x4, x1, x2)

inst_8099:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:24297*0 + 3*419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24297*0 + 3*419*FLEN/8, x4, x1, x2)

inst_8100:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:24300*0 + 3*420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24300*0 + 3*420*FLEN/8, x4, x1, x2)

inst_8101:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:24303*0 + 3*421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24303*0 + 3*421*FLEN/8, x4, x1, x2)

inst_8102:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:24306*0 + 3*422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24306*0 + 3*422*FLEN/8, x4, x1, x2)

inst_8103:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:24309*0 + 3*423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24309*0 + 3*423*FLEN/8, x4, x1, x2)

inst_8104:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:24312*0 + 3*424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24312*0 + 3*424*FLEN/8, x4, x1, x2)

inst_8105:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:24315*0 + 3*425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24315*0 + 3*425*FLEN/8, x4, x1, x2)

inst_8106:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:24318*0 + 3*426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24318*0 + 3*426*FLEN/8, x4, x1, x2)

inst_8107:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:24321*0 + 3*427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24321*0 + 3*427*FLEN/8, x4, x1, x2)

inst_8108:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x89000000; valaddr_reg:x3; val_offset:24324*0 + 3*428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24324*0 + 3*428*FLEN/8, x4, x1, x2)

inst_8109:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x89000001; valaddr_reg:x3; val_offset:24327*0 + 3*429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24327*0 + 3*429*FLEN/8, x4, x1, x2)

inst_8110:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x89000003; valaddr_reg:x3; val_offset:24330*0 + 3*430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24330*0 + 3*430*FLEN/8, x4, x1, x2)

inst_8111:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x89000007; valaddr_reg:x3; val_offset:24333*0 + 3*431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24333*0 + 3*431*FLEN/8, x4, x1, x2)

inst_8112:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x8900000f; valaddr_reg:x3; val_offset:24336*0 + 3*432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24336*0 + 3*432*FLEN/8, x4, x1, x2)

inst_8113:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x8900001f; valaddr_reg:x3; val_offset:24339*0 + 3*433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24339*0 + 3*433*FLEN/8, x4, x1, x2)

inst_8114:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x8900003f; valaddr_reg:x3; val_offset:24342*0 + 3*434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24342*0 + 3*434*FLEN/8, x4, x1, x2)

inst_8115:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x8900007f; valaddr_reg:x3; val_offset:24345*0 + 3*435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24345*0 + 3*435*FLEN/8, x4, x1, x2)

inst_8116:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x890000ff; valaddr_reg:x3; val_offset:24348*0 + 3*436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24348*0 + 3*436*FLEN/8, x4, x1, x2)

inst_8117:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x890001ff; valaddr_reg:x3; val_offset:24351*0 + 3*437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24351*0 + 3*437*FLEN/8, x4, x1, x2)

inst_8118:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x890003ff; valaddr_reg:x3; val_offset:24354*0 + 3*438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24354*0 + 3*438*FLEN/8, x4, x1, x2)

inst_8119:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x890007ff; valaddr_reg:x3; val_offset:24357*0 + 3*439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24357*0 + 3*439*FLEN/8, x4, x1, x2)

inst_8120:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x89000fff; valaddr_reg:x3; val_offset:24360*0 + 3*440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24360*0 + 3*440*FLEN/8, x4, x1, x2)

inst_8121:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x89001fff; valaddr_reg:x3; val_offset:24363*0 + 3*441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24363*0 + 3*441*FLEN/8, x4, x1, x2)

inst_8122:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x89003fff; valaddr_reg:x3; val_offset:24366*0 + 3*442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24366*0 + 3*442*FLEN/8, x4, x1, x2)

inst_8123:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x89007fff; valaddr_reg:x3; val_offset:24369*0 + 3*443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24369*0 + 3*443*FLEN/8, x4, x1, x2)

inst_8124:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x8900ffff; valaddr_reg:x3; val_offset:24372*0 + 3*444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24372*0 + 3*444*FLEN/8, x4, x1, x2)

inst_8125:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x8901ffff; valaddr_reg:x3; val_offset:24375*0 + 3*445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24375*0 + 3*445*FLEN/8, x4, x1, x2)

inst_8126:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x8903ffff; valaddr_reg:x3; val_offset:24378*0 + 3*446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24378*0 + 3*446*FLEN/8, x4, x1, x2)

inst_8127:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x8907ffff; valaddr_reg:x3; val_offset:24381*0 + 3*447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24381*0 + 3*447*FLEN/8, x4, x1, x2)

inst_8128:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x890fffff; valaddr_reg:x3; val_offset:24384*0 + 3*448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24384*0 + 3*448*FLEN/8, x4, x1, x2)

inst_8129:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x891fffff; valaddr_reg:x3; val_offset:24387*0 + 3*449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24387*0 + 3*449*FLEN/8, x4, x1, x2)

inst_8130:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x893fffff; valaddr_reg:x3; val_offset:24390*0 + 3*450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24390*0 + 3*450*FLEN/8, x4, x1, x2)

inst_8131:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x89400000; valaddr_reg:x3; val_offset:24393*0 + 3*451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24393*0 + 3*451*FLEN/8, x4, x1, x2)

inst_8132:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x89600000; valaddr_reg:x3; val_offset:24396*0 + 3*452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24396*0 + 3*452*FLEN/8, x4, x1, x2)

inst_8133:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x89700000; valaddr_reg:x3; val_offset:24399*0 + 3*453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24399*0 + 3*453*FLEN/8, x4, x1, x2)

inst_8134:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x89780000; valaddr_reg:x3; val_offset:24402*0 + 3*454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24402*0 + 3*454*FLEN/8, x4, x1, x2)

inst_8135:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897c0000; valaddr_reg:x3; val_offset:24405*0 + 3*455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24405*0 + 3*455*FLEN/8, x4, x1, x2)

inst_8136:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897e0000; valaddr_reg:x3; val_offset:24408*0 + 3*456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24408*0 + 3*456*FLEN/8, x4, x1, x2)

inst_8137:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897f0000; valaddr_reg:x3; val_offset:24411*0 + 3*457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24411*0 + 3*457*FLEN/8, x4, x1, x2)

inst_8138:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897f8000; valaddr_reg:x3; val_offset:24414*0 + 3*458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24414*0 + 3*458*FLEN/8, x4, x1, x2)

inst_8139:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897fc000; valaddr_reg:x3; val_offset:24417*0 + 3*459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24417*0 + 3*459*FLEN/8, x4, x1, x2)

inst_8140:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897fe000; valaddr_reg:x3; val_offset:24420*0 + 3*460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24420*0 + 3*460*FLEN/8, x4, x1, x2)

inst_8141:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897ff000; valaddr_reg:x3; val_offset:24423*0 + 3*461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24423*0 + 3*461*FLEN/8, x4, x1, x2)

inst_8142:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897ff800; valaddr_reg:x3; val_offset:24426*0 + 3*462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24426*0 + 3*462*FLEN/8, x4, x1, x2)

inst_8143:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897ffc00; valaddr_reg:x3; val_offset:24429*0 + 3*463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24429*0 + 3*463*FLEN/8, x4, x1, x2)

inst_8144:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897ffe00; valaddr_reg:x3; val_offset:24432*0 + 3*464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24432*0 + 3*464*FLEN/8, x4, x1, x2)

inst_8145:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897fff00; valaddr_reg:x3; val_offset:24435*0 + 3*465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24435*0 + 3*465*FLEN/8, x4, x1, x2)

inst_8146:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897fff80; valaddr_reg:x3; val_offset:24438*0 + 3*466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24438*0 + 3*466*FLEN/8, x4, x1, x2)

inst_8147:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897fffc0; valaddr_reg:x3; val_offset:24441*0 + 3*467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24441*0 + 3*467*FLEN/8, x4, x1, x2)

inst_8148:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897fffe0; valaddr_reg:x3; val_offset:24444*0 + 3*468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24444*0 + 3*468*FLEN/8, x4, x1, x2)

inst_8149:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897ffff0; valaddr_reg:x3; val_offset:24447*0 + 3*469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24447*0 + 3*469*FLEN/8, x4, x1, x2)

inst_8150:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897ffff8; valaddr_reg:x3; val_offset:24450*0 + 3*470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24450*0 + 3*470*FLEN/8, x4, x1, x2)

inst_8151:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897ffffc; valaddr_reg:x3; val_offset:24453*0 + 3*471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24453*0 + 3*471*FLEN/8, x4, x1, x2)

inst_8152:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897ffffe; valaddr_reg:x3; val_offset:24456*0 + 3*472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24456*0 + 3*472*FLEN/8, x4, x1, x2)

inst_8153:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1ae574 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1ae574; op2val:0x80000000;
op3val:0x897fffff; valaddr_reg:x3; val_offset:24459*0 + 3*473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24459*0 + 3*473*FLEN/8, x4, x1, x2)

inst_8154:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:24462*0 + 3*474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24462*0 + 3*474*FLEN/8, x4, x1, x2)

inst_8155:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:24465*0 + 3*475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24465*0 + 3*475*FLEN/8, x4, x1, x2)

inst_8156:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:24468*0 + 3*476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24468*0 + 3*476*FLEN/8, x4, x1, x2)

inst_8157:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:24471*0 + 3*477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24471*0 + 3*477*FLEN/8, x4, x1, x2)

inst_8158:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:24474*0 + 3*478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24474*0 + 3*478*FLEN/8, x4, x1, x2)

inst_8159:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:24477*0 + 3*479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24477*0 + 3*479*FLEN/8, x4, x1, x2)

inst_8160:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:24480*0 + 3*480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24480*0 + 3*480*FLEN/8, x4, x1, x2)

inst_8161:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:24483*0 + 3*481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24483*0 + 3*481*FLEN/8, x4, x1, x2)

inst_8162:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:24486*0 + 3*482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24486*0 + 3*482*FLEN/8, x4, x1, x2)

inst_8163:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:24489*0 + 3*483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24489*0 + 3*483*FLEN/8, x4, x1, x2)

inst_8164:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:24492*0 + 3*484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24492*0 + 3*484*FLEN/8, x4, x1, x2)

inst_8165:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:24495*0 + 3*485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24495*0 + 3*485*FLEN/8, x4, x1, x2)

inst_8166:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:24498*0 + 3*486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24498*0 + 3*486*FLEN/8, x4, x1, x2)

inst_8167:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:24501*0 + 3*487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24501*0 + 3*487*FLEN/8, x4, x1, x2)

inst_8168:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:24504*0 + 3*488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24504*0 + 3*488*FLEN/8, x4, x1, x2)

inst_8169:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:24507*0 + 3*489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24507*0 + 3*489*FLEN/8, x4, x1, x2)

inst_8170:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3000000; valaddr_reg:x3; val_offset:24510*0 + 3*490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24510*0 + 3*490*FLEN/8, x4, x1, x2)

inst_8171:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3000001; valaddr_reg:x3; val_offset:24513*0 + 3*491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24513*0 + 3*491*FLEN/8, x4, x1, x2)

inst_8172:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3000003; valaddr_reg:x3; val_offset:24516*0 + 3*492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24516*0 + 3*492*FLEN/8, x4, x1, x2)

inst_8173:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3000007; valaddr_reg:x3; val_offset:24519*0 + 3*493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24519*0 + 3*493*FLEN/8, x4, x1, x2)

inst_8174:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x300000f; valaddr_reg:x3; val_offset:24522*0 + 3*494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24522*0 + 3*494*FLEN/8, x4, x1, x2)

inst_8175:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x300001f; valaddr_reg:x3; val_offset:24525*0 + 3*495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24525*0 + 3*495*FLEN/8, x4, x1, x2)

inst_8176:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x300003f; valaddr_reg:x3; val_offset:24528*0 + 3*496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24528*0 + 3*496*FLEN/8, x4, x1, x2)

inst_8177:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x300007f; valaddr_reg:x3; val_offset:24531*0 + 3*497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24531*0 + 3*497*FLEN/8, x4, x1, x2)

inst_8178:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x30000ff; valaddr_reg:x3; val_offset:24534*0 + 3*498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24534*0 + 3*498*FLEN/8, x4, x1, x2)

inst_8179:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x30001ff; valaddr_reg:x3; val_offset:24537*0 + 3*499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24537*0 + 3*499*FLEN/8, x4, x1, x2)

inst_8180:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x30003ff; valaddr_reg:x3; val_offset:24540*0 + 3*500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24540*0 + 3*500*FLEN/8, x4, x1, x2)

inst_8181:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x30007ff; valaddr_reg:x3; val_offset:24543*0 + 3*501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24543*0 + 3*501*FLEN/8, x4, x1, x2)

inst_8182:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3000fff; valaddr_reg:x3; val_offset:24546*0 + 3*502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24546*0 + 3*502*FLEN/8, x4, x1, x2)

inst_8183:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3001fff; valaddr_reg:x3; val_offset:24549*0 + 3*503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24549*0 + 3*503*FLEN/8, x4, x1, x2)

inst_8184:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3003fff; valaddr_reg:x3; val_offset:24552*0 + 3*504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24552*0 + 3*504*FLEN/8, x4, x1, x2)

inst_8185:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3007fff; valaddr_reg:x3; val_offset:24555*0 + 3*505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24555*0 + 3*505*FLEN/8, x4, x1, x2)

inst_8186:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x300ffff; valaddr_reg:x3; val_offset:24558*0 + 3*506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24558*0 + 3*506*FLEN/8, x4, x1, x2)

inst_8187:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x301ffff; valaddr_reg:x3; val_offset:24561*0 + 3*507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24561*0 + 3*507*FLEN/8, x4, x1, x2)

inst_8188:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x303ffff; valaddr_reg:x3; val_offset:24564*0 + 3*508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24564*0 + 3*508*FLEN/8, x4, x1, x2)

inst_8189:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x307ffff; valaddr_reg:x3; val_offset:24567*0 + 3*509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24567*0 + 3*509*FLEN/8, x4, x1, x2)

inst_8190:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x30fffff; valaddr_reg:x3; val_offset:24570*0 + 3*510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24570*0 + 3*510*FLEN/8, x4, x1, x2)

inst_8191:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x31fffff; valaddr_reg:x3; val_offset:24573*0 + 3*511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24573*0 + 3*511*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_8192:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x33fffff; valaddr_reg:x3; val_offset:24576*0 + 3*512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24576*0 + 3*512*FLEN/8, x4, x1, x2)

inst_8193:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3400000; valaddr_reg:x3; val_offset:24579*0 + 3*513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24579*0 + 3*513*FLEN/8, x4, x1, x2)

inst_8194:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3600000; valaddr_reg:x3; val_offset:24582*0 + 3*514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24582*0 + 3*514*FLEN/8, x4, x1, x2)

inst_8195:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3700000; valaddr_reg:x3; val_offset:24585*0 + 3*515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24585*0 + 3*515*FLEN/8, x4, x1, x2)

inst_8196:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x3780000; valaddr_reg:x3; val_offset:24588*0 + 3*516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24588*0 + 3*516*FLEN/8, x4, x1, x2)

inst_8197:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37c0000; valaddr_reg:x3; val_offset:24591*0 + 3*517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24591*0 + 3*517*FLEN/8, x4, x1, x2)

inst_8198:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37e0000; valaddr_reg:x3; val_offset:24594*0 + 3*518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24594*0 + 3*518*FLEN/8, x4, x1, x2)

inst_8199:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37f0000; valaddr_reg:x3; val_offset:24597*0 + 3*519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24597*0 + 3*519*FLEN/8, x4, x1, x2)

inst_8200:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37f8000; valaddr_reg:x3; val_offset:24600*0 + 3*520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24600*0 + 3*520*FLEN/8, x4, x1, x2)

inst_8201:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37fc000; valaddr_reg:x3; val_offset:24603*0 + 3*521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24603*0 + 3*521*FLEN/8, x4, x1, x2)

inst_8202:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37fe000; valaddr_reg:x3; val_offset:24606*0 + 3*522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24606*0 + 3*522*FLEN/8, x4, x1, x2)

inst_8203:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37ff000; valaddr_reg:x3; val_offset:24609*0 + 3*523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24609*0 + 3*523*FLEN/8, x4, x1, x2)

inst_8204:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37ff800; valaddr_reg:x3; val_offset:24612*0 + 3*524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24612*0 + 3*524*FLEN/8, x4, x1, x2)

inst_8205:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37ffc00; valaddr_reg:x3; val_offset:24615*0 + 3*525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24615*0 + 3*525*FLEN/8, x4, x1, x2)

inst_8206:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37ffe00; valaddr_reg:x3; val_offset:24618*0 + 3*526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24618*0 + 3*526*FLEN/8, x4, x1, x2)

inst_8207:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37fff00; valaddr_reg:x3; val_offset:24621*0 + 3*527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24621*0 + 3*527*FLEN/8, x4, x1, x2)

inst_8208:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37fff80; valaddr_reg:x3; val_offset:24624*0 + 3*528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24624*0 + 3*528*FLEN/8, x4, x1, x2)

inst_8209:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37fffc0; valaddr_reg:x3; val_offset:24627*0 + 3*529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24627*0 + 3*529*FLEN/8, x4, x1, x2)

inst_8210:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37fffe0; valaddr_reg:x3; val_offset:24630*0 + 3*530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24630*0 + 3*530*FLEN/8, x4, x1, x2)

inst_8211:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37ffff0; valaddr_reg:x3; val_offset:24633*0 + 3*531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24633*0 + 3*531*FLEN/8, x4, x1, x2)

inst_8212:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37ffff8; valaddr_reg:x3; val_offset:24636*0 + 3*532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24636*0 + 3*532*FLEN/8, x4, x1, x2)

inst_8213:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37ffffc; valaddr_reg:x3; val_offset:24639*0 + 3*533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24639*0 + 3*533*FLEN/8, x4, x1, x2)

inst_8214:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37ffffe; valaddr_reg:x3; val_offset:24642*0 + 3*534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24642*0 + 3*534*FLEN/8, x4, x1, x2)

inst_8215:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1b211b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1b211b; op2val:0x0;
op3val:0x37fffff; valaddr_reg:x3; val_offset:24645*0 + 3*535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24645*0 + 3*535*FLEN/8, x4, x1, x2)

inst_8216:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3f800001; valaddr_reg:x3; val_offset:24648*0 + 3*536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24648*0 + 3*536*FLEN/8, x4, x1, x2)

inst_8217:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3f800003; valaddr_reg:x3; val_offset:24651*0 + 3*537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24651*0 + 3*537*FLEN/8, x4, x1, x2)

inst_8218:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3f800007; valaddr_reg:x3; val_offset:24654*0 + 3*538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24654*0 + 3*538*FLEN/8, x4, x1, x2)

inst_8219:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3f999999; valaddr_reg:x3; val_offset:24657*0 + 3*539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24657*0 + 3*539*FLEN/8, x4, x1, x2)

inst_8220:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:24660*0 + 3*540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24660*0 + 3*540*FLEN/8, x4, x1, x2)

inst_8221:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:24663*0 + 3*541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24663*0 + 3*541*FLEN/8, x4, x1, x2)

inst_8222:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:24666*0 + 3*542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24666*0 + 3*542*FLEN/8, x4, x1, x2)

inst_8223:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:24669*0 + 3*543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24669*0 + 3*543*FLEN/8, x4, x1, x2)

inst_8224:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:24672*0 + 3*544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24672*0 + 3*544*FLEN/8, x4, x1, x2)

inst_8225:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:24675*0 + 3*545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24675*0 + 3*545*FLEN/8, x4, x1, x2)

inst_8226:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:24678*0 + 3*546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24678*0 + 3*546*FLEN/8, x4, x1, x2)

inst_8227:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:24681*0 + 3*547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24681*0 + 3*547*FLEN/8, x4, x1, x2)

inst_8228:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:24684*0 + 3*548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24684*0 + 3*548*FLEN/8, x4, x1, x2)

inst_8229:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:24687*0 + 3*549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24687*0 + 3*549*FLEN/8, x4, x1, x2)

inst_8230:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:24690*0 + 3*550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24690*0 + 3*550*FLEN/8, x4, x1, x2)

inst_8231:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:24693*0 + 3*551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24693*0 + 3*551*FLEN/8, x4, x1, x2)

inst_8232:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x45000000; valaddr_reg:x3; val_offset:24696*0 + 3*552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24696*0 + 3*552*FLEN/8, x4, x1, x2)

inst_8233:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x45000001; valaddr_reg:x3; val_offset:24699*0 + 3*553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24699*0 + 3*553*FLEN/8, x4, x1, x2)

inst_8234:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x45000003; valaddr_reg:x3; val_offset:24702*0 + 3*554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24702*0 + 3*554*FLEN/8, x4, x1, x2)

inst_8235:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x45000007; valaddr_reg:x3; val_offset:24705*0 + 3*555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24705*0 + 3*555*FLEN/8, x4, x1, x2)

inst_8236:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x4500000f; valaddr_reg:x3; val_offset:24708*0 + 3*556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24708*0 + 3*556*FLEN/8, x4, x1, x2)

inst_8237:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x4500001f; valaddr_reg:x3; val_offset:24711*0 + 3*557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24711*0 + 3*557*FLEN/8, x4, x1, x2)

inst_8238:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x4500003f; valaddr_reg:x3; val_offset:24714*0 + 3*558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24714*0 + 3*558*FLEN/8, x4, x1, x2)

inst_8239:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x4500007f; valaddr_reg:x3; val_offset:24717*0 + 3*559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24717*0 + 3*559*FLEN/8, x4, x1, x2)

inst_8240:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x450000ff; valaddr_reg:x3; val_offset:24720*0 + 3*560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24720*0 + 3*560*FLEN/8, x4, x1, x2)

inst_8241:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x450001ff; valaddr_reg:x3; val_offset:24723*0 + 3*561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24723*0 + 3*561*FLEN/8, x4, x1, x2)

inst_8242:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x450003ff; valaddr_reg:x3; val_offset:24726*0 + 3*562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24726*0 + 3*562*FLEN/8, x4, x1, x2)

inst_8243:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x450007ff; valaddr_reg:x3; val_offset:24729*0 + 3*563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24729*0 + 3*563*FLEN/8, x4, x1, x2)

inst_8244:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x45000fff; valaddr_reg:x3; val_offset:24732*0 + 3*564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24732*0 + 3*564*FLEN/8, x4, x1, x2)

inst_8245:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x45001fff; valaddr_reg:x3; val_offset:24735*0 + 3*565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24735*0 + 3*565*FLEN/8, x4, x1, x2)

inst_8246:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x45003fff; valaddr_reg:x3; val_offset:24738*0 + 3*566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24738*0 + 3*566*FLEN/8, x4, x1, x2)

inst_8247:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x45007fff; valaddr_reg:x3; val_offset:24741*0 + 3*567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24741*0 + 3*567*FLEN/8, x4, x1, x2)

inst_8248:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x4500ffff; valaddr_reg:x3; val_offset:24744*0 + 3*568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24744*0 + 3*568*FLEN/8, x4, x1, x2)

inst_8249:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x4501ffff; valaddr_reg:x3; val_offset:24747*0 + 3*569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24747*0 + 3*569*FLEN/8, x4, x1, x2)

inst_8250:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x4503ffff; valaddr_reg:x3; val_offset:24750*0 + 3*570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24750*0 + 3*570*FLEN/8, x4, x1, x2)

inst_8251:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x4507ffff; valaddr_reg:x3; val_offset:24753*0 + 3*571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24753*0 + 3*571*FLEN/8, x4, x1, x2)

inst_8252:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x450fffff; valaddr_reg:x3; val_offset:24756*0 + 3*572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24756*0 + 3*572*FLEN/8, x4, x1, x2)

inst_8253:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x451fffff; valaddr_reg:x3; val_offset:24759*0 + 3*573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24759*0 + 3*573*FLEN/8, x4, x1, x2)

inst_8254:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x453fffff; valaddr_reg:x3; val_offset:24762*0 + 3*574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24762*0 + 3*574*FLEN/8, x4, x1, x2)

inst_8255:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x45400000; valaddr_reg:x3; val_offset:24765*0 + 3*575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24765*0 + 3*575*FLEN/8, x4, x1, x2)

inst_8256:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x45600000; valaddr_reg:x3; val_offset:24768*0 + 3*576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24768*0 + 3*576*FLEN/8, x4, x1, x2)

inst_8257:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x45700000; valaddr_reg:x3; val_offset:24771*0 + 3*577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24771*0 + 3*577*FLEN/8, x4, x1, x2)

inst_8258:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x45780000; valaddr_reg:x3; val_offset:24774*0 + 3*578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24774*0 + 3*578*FLEN/8, x4, x1, x2)

inst_8259:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457c0000; valaddr_reg:x3; val_offset:24777*0 + 3*579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24777*0 + 3*579*FLEN/8, x4, x1, x2)

inst_8260:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457e0000; valaddr_reg:x3; val_offset:24780*0 + 3*580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24780*0 + 3*580*FLEN/8, x4, x1, x2)

inst_8261:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457f0000; valaddr_reg:x3; val_offset:24783*0 + 3*581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24783*0 + 3*581*FLEN/8, x4, x1, x2)

inst_8262:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457f8000; valaddr_reg:x3; val_offset:24786*0 + 3*582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24786*0 + 3*582*FLEN/8, x4, x1, x2)

inst_8263:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457fc000; valaddr_reg:x3; val_offset:24789*0 + 3*583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24789*0 + 3*583*FLEN/8, x4, x1, x2)

inst_8264:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457fe000; valaddr_reg:x3; val_offset:24792*0 + 3*584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24792*0 + 3*584*FLEN/8, x4, x1, x2)

inst_8265:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457ff000; valaddr_reg:x3; val_offset:24795*0 + 3*585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24795*0 + 3*585*FLEN/8, x4, x1, x2)

inst_8266:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457ff800; valaddr_reg:x3; val_offset:24798*0 + 3*586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24798*0 + 3*586*FLEN/8, x4, x1, x2)

inst_8267:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457ffc00; valaddr_reg:x3; val_offset:24801*0 + 3*587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24801*0 + 3*587*FLEN/8, x4, x1, x2)

inst_8268:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457ffe00; valaddr_reg:x3; val_offset:24804*0 + 3*588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24804*0 + 3*588*FLEN/8, x4, x1, x2)

inst_8269:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457fff00; valaddr_reg:x3; val_offset:24807*0 + 3*589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24807*0 + 3*589*FLEN/8, x4, x1, x2)

inst_8270:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457fff80; valaddr_reg:x3; val_offset:24810*0 + 3*590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24810*0 + 3*590*FLEN/8, x4, x1, x2)

inst_8271:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457fffc0; valaddr_reg:x3; val_offset:24813*0 + 3*591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24813*0 + 3*591*FLEN/8, x4, x1, x2)

inst_8272:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457fffe0; valaddr_reg:x3; val_offset:24816*0 + 3*592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24816*0 + 3*592*FLEN/8, x4, x1, x2)

inst_8273:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457ffff0; valaddr_reg:x3; val_offset:24819*0 + 3*593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24819*0 + 3*593*FLEN/8, x4, x1, x2)

inst_8274:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457ffff8; valaddr_reg:x3; val_offset:24822*0 + 3*594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24822*0 + 3*594*FLEN/8, x4, x1, x2)

inst_8275:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457ffffc; valaddr_reg:x3; val_offset:24825*0 + 3*595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24825*0 + 3*595*FLEN/8, x4, x1, x2)

inst_8276:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457ffffe; valaddr_reg:x3; val_offset:24828*0 + 3*596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24828*0 + 3*596*FLEN/8, x4, x1, x2)

inst_8277:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c38f3 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x51c08d and fs3 == 0 and fe3 == 0x8a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c38f3; op2val:0xd1c08d;
op3val:0x457fffff; valaddr_reg:x3; val_offset:24831*0 + 3*597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24831*0 + 3*597*FLEN/8, x4, x1, x2)

inst_8278:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9800000; valaddr_reg:x3; val_offset:24834*0 + 3*598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24834*0 + 3*598*FLEN/8, x4, x1, x2)

inst_8279:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9800001; valaddr_reg:x3; val_offset:24837*0 + 3*599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24837*0 + 3*599*FLEN/8, x4, x1, x2)

inst_8280:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9800003; valaddr_reg:x3; val_offset:24840*0 + 3*600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24840*0 + 3*600*FLEN/8, x4, x1, x2)

inst_8281:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9800007; valaddr_reg:x3; val_offset:24843*0 + 3*601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24843*0 + 3*601*FLEN/8, x4, x1, x2)

inst_8282:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe980000f; valaddr_reg:x3; val_offset:24846*0 + 3*602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24846*0 + 3*602*FLEN/8, x4, x1, x2)

inst_8283:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe980001f; valaddr_reg:x3; val_offset:24849*0 + 3*603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24849*0 + 3*603*FLEN/8, x4, x1, x2)

inst_8284:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe980003f; valaddr_reg:x3; val_offset:24852*0 + 3*604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24852*0 + 3*604*FLEN/8, x4, x1, x2)

inst_8285:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe980007f; valaddr_reg:x3; val_offset:24855*0 + 3*605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24855*0 + 3*605*FLEN/8, x4, x1, x2)

inst_8286:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe98000ff; valaddr_reg:x3; val_offset:24858*0 + 3*606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24858*0 + 3*606*FLEN/8, x4, x1, x2)

inst_8287:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe98001ff; valaddr_reg:x3; val_offset:24861*0 + 3*607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24861*0 + 3*607*FLEN/8, x4, x1, x2)

inst_8288:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe98003ff; valaddr_reg:x3; val_offset:24864*0 + 3*608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24864*0 + 3*608*FLEN/8, x4, x1, x2)

inst_8289:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe98007ff; valaddr_reg:x3; val_offset:24867*0 + 3*609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24867*0 + 3*609*FLEN/8, x4, x1, x2)

inst_8290:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9800fff; valaddr_reg:x3; val_offset:24870*0 + 3*610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24870*0 + 3*610*FLEN/8, x4, x1, x2)

inst_8291:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9801fff; valaddr_reg:x3; val_offset:24873*0 + 3*611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24873*0 + 3*611*FLEN/8, x4, x1, x2)

inst_8292:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9803fff; valaddr_reg:x3; val_offset:24876*0 + 3*612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24876*0 + 3*612*FLEN/8, x4, x1, x2)

inst_8293:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9807fff; valaddr_reg:x3; val_offset:24879*0 + 3*613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24879*0 + 3*613*FLEN/8, x4, x1, x2)

inst_8294:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe980ffff; valaddr_reg:x3; val_offset:24882*0 + 3*614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24882*0 + 3*614*FLEN/8, x4, x1, x2)

inst_8295:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe981ffff; valaddr_reg:x3; val_offset:24885*0 + 3*615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24885*0 + 3*615*FLEN/8, x4, x1, x2)

inst_8296:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe983ffff; valaddr_reg:x3; val_offset:24888*0 + 3*616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24888*0 + 3*616*FLEN/8, x4, x1, x2)

inst_8297:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe987ffff; valaddr_reg:x3; val_offset:24891*0 + 3*617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24891*0 + 3*617*FLEN/8, x4, x1, x2)

inst_8298:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe98fffff; valaddr_reg:x3; val_offset:24894*0 + 3*618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24894*0 + 3*618*FLEN/8, x4, x1, x2)

inst_8299:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe99fffff; valaddr_reg:x3; val_offset:24897*0 + 3*619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24897*0 + 3*619*FLEN/8, x4, x1, x2)

inst_8300:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9bfffff; valaddr_reg:x3; val_offset:24900*0 + 3*620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24900*0 + 3*620*FLEN/8, x4, x1, x2)

inst_8301:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9c00000; valaddr_reg:x3; val_offset:24903*0 + 3*621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24903*0 + 3*621*FLEN/8, x4, x1, x2)

inst_8302:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9e00000; valaddr_reg:x3; val_offset:24906*0 + 3*622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24906*0 + 3*622*FLEN/8, x4, x1, x2)

inst_8303:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9f00000; valaddr_reg:x3; val_offset:24909*0 + 3*623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24909*0 + 3*623*FLEN/8, x4, x1, x2)

inst_8304:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9f80000; valaddr_reg:x3; val_offset:24912*0 + 3*624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24912*0 + 3*624*FLEN/8, x4, x1, x2)

inst_8305:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9fc0000; valaddr_reg:x3; val_offset:24915*0 + 3*625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24915*0 + 3*625*FLEN/8, x4, x1, x2)

inst_8306:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9fe0000; valaddr_reg:x3; val_offset:24918*0 + 3*626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24918*0 + 3*626*FLEN/8, x4, x1, x2)

inst_8307:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9ff0000; valaddr_reg:x3; val_offset:24921*0 + 3*627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24921*0 + 3*627*FLEN/8, x4, x1, x2)

inst_8308:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9ff8000; valaddr_reg:x3; val_offset:24924*0 + 3*628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24924*0 + 3*628*FLEN/8, x4, x1, x2)

inst_8309:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9ffc000; valaddr_reg:x3; val_offset:24927*0 + 3*629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24927*0 + 3*629*FLEN/8, x4, x1, x2)

inst_8310:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9ffe000; valaddr_reg:x3; val_offset:24930*0 + 3*630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24930*0 + 3*630*FLEN/8, x4, x1, x2)

inst_8311:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9fff000; valaddr_reg:x3; val_offset:24933*0 + 3*631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24933*0 + 3*631*FLEN/8, x4, x1, x2)

inst_8312:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9fff800; valaddr_reg:x3; val_offset:24936*0 + 3*632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24936*0 + 3*632*FLEN/8, x4, x1, x2)

inst_8313:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9fffc00; valaddr_reg:x3; val_offset:24939*0 + 3*633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24939*0 + 3*633*FLEN/8, x4, x1, x2)

inst_8314:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9fffe00; valaddr_reg:x3; val_offset:24942*0 + 3*634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24942*0 + 3*634*FLEN/8, x4, x1, x2)

inst_8315:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9ffff00; valaddr_reg:x3; val_offset:24945*0 + 3*635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24945*0 + 3*635*FLEN/8, x4, x1, x2)

inst_8316:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9ffff80; valaddr_reg:x3; val_offset:24948*0 + 3*636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24948*0 + 3*636*FLEN/8, x4, x1, x2)

inst_8317:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9ffffc0; valaddr_reg:x3; val_offset:24951*0 + 3*637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24951*0 + 3*637*FLEN/8, x4, x1, x2)

inst_8318:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9ffffe0; valaddr_reg:x3; val_offset:24954*0 + 3*638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24954*0 + 3*638*FLEN/8, x4, x1, x2)

inst_8319:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9fffff0; valaddr_reg:x3; val_offset:24957*0 + 3*639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24957*0 + 3*639*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_8320:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9fffff8; valaddr_reg:x3; val_offset:24960*0 + 3*640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24960*0 + 3*640*FLEN/8, x4, x1, x2)

inst_8321:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9fffffc; valaddr_reg:x3; val_offset:24963*0 + 3*641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24963*0 + 3*641*FLEN/8, x4, x1, x2)

inst_8322:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9fffffe; valaddr_reg:x3; val_offset:24966*0 + 3*642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24966*0 + 3*642*FLEN/8, x4, x1, x2)

inst_8323:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xd3 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xe9ffffff; valaddr_reg:x3; val_offset:24969*0 + 3*643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24969*0 + 3*643*FLEN/8, x4, x1, x2)

inst_8324:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff000001; valaddr_reg:x3; val_offset:24972*0 + 3*644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24972*0 + 3*644*FLEN/8, x4, x1, x2)

inst_8325:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff000003; valaddr_reg:x3; val_offset:24975*0 + 3*645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24975*0 + 3*645*FLEN/8, x4, x1, x2)

inst_8326:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff000007; valaddr_reg:x3; val_offset:24978*0 + 3*646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24978*0 + 3*646*FLEN/8, x4, x1, x2)

inst_8327:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff199999; valaddr_reg:x3; val_offset:24981*0 + 3*647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24981*0 + 3*647*FLEN/8, x4, x1, x2)

inst_8328:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff249249; valaddr_reg:x3; val_offset:24984*0 + 3*648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24984*0 + 3*648*FLEN/8, x4, x1, x2)

inst_8329:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff333333; valaddr_reg:x3; val_offset:24987*0 + 3*649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24987*0 + 3*649*FLEN/8, x4, x1, x2)

inst_8330:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:24990*0 + 3*650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24990*0 + 3*650*FLEN/8, x4, x1, x2)

inst_8331:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:24993*0 + 3*651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24993*0 + 3*651*FLEN/8, x4, x1, x2)

inst_8332:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff444444; valaddr_reg:x3; val_offset:24996*0 + 3*652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24996*0 + 3*652*FLEN/8, x4, x1, x2)

inst_8333:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:24999*0 + 3*653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24999*0 + 3*653*FLEN/8, x4, x1, x2)

inst_8334:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:25002*0 + 3*654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25002*0 + 3*654*FLEN/8, x4, x1, x2)

inst_8335:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff666666; valaddr_reg:x3; val_offset:25005*0 + 3*655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25005*0 + 3*655*FLEN/8, x4, x1, x2)

inst_8336:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:25008*0 + 3*656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25008*0 + 3*656*FLEN/8, x4, x1, x2)

inst_8337:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:25011*0 + 3*657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25011*0 + 3*657*FLEN/8, x4, x1, x2)

inst_8338:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:25014*0 + 3*658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25014*0 + 3*658*FLEN/8, x4, x1, x2)

inst_8339:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c653b and fs2 == 1 and fe2 == 0x81 and fm2 == 0x518529 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c653b; op2val:0xc0d18529;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:25017*0 + 3*659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25017*0 + 3*659*FLEN/8, x4, x1, x2)

inst_8340:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf800000; valaddr_reg:x3; val_offset:25020*0 + 3*660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25020*0 + 3*660*FLEN/8, x4, x1, x2)

inst_8341:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf800001; valaddr_reg:x3; val_offset:25023*0 + 3*661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25023*0 + 3*661*FLEN/8, x4, x1, x2)

inst_8342:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf800003; valaddr_reg:x3; val_offset:25026*0 + 3*662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25026*0 + 3*662*FLEN/8, x4, x1, x2)

inst_8343:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf800007; valaddr_reg:x3; val_offset:25029*0 + 3*663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25029*0 + 3*663*FLEN/8, x4, x1, x2)

inst_8344:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf80000f; valaddr_reg:x3; val_offset:25032*0 + 3*664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25032*0 + 3*664*FLEN/8, x4, x1, x2)

inst_8345:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf80001f; valaddr_reg:x3; val_offset:25035*0 + 3*665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25035*0 + 3*665*FLEN/8, x4, x1, x2)

inst_8346:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf80003f; valaddr_reg:x3; val_offset:25038*0 + 3*666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25038*0 + 3*666*FLEN/8, x4, x1, x2)

inst_8347:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf80007f; valaddr_reg:x3; val_offset:25041*0 + 3*667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25041*0 + 3*667*FLEN/8, x4, x1, x2)

inst_8348:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf8000ff; valaddr_reg:x3; val_offset:25044*0 + 3*668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25044*0 + 3*668*FLEN/8, x4, x1, x2)

inst_8349:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf8001ff; valaddr_reg:x3; val_offset:25047*0 + 3*669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25047*0 + 3*669*FLEN/8, x4, x1, x2)

inst_8350:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf8003ff; valaddr_reg:x3; val_offset:25050*0 + 3*670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25050*0 + 3*670*FLEN/8, x4, x1, x2)

inst_8351:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf8007ff; valaddr_reg:x3; val_offset:25053*0 + 3*671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25053*0 + 3*671*FLEN/8, x4, x1, x2)

inst_8352:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf800fff; valaddr_reg:x3; val_offset:25056*0 + 3*672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25056*0 + 3*672*FLEN/8, x4, x1, x2)

inst_8353:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf801fff; valaddr_reg:x3; val_offset:25059*0 + 3*673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25059*0 + 3*673*FLEN/8, x4, x1, x2)

inst_8354:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf803fff; valaddr_reg:x3; val_offset:25062*0 + 3*674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25062*0 + 3*674*FLEN/8, x4, x1, x2)

inst_8355:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf807fff; valaddr_reg:x3; val_offset:25065*0 + 3*675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25065*0 + 3*675*FLEN/8, x4, x1, x2)

inst_8356:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf80ffff; valaddr_reg:x3; val_offset:25068*0 + 3*676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25068*0 + 3*676*FLEN/8, x4, x1, x2)

inst_8357:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf81ffff; valaddr_reg:x3; val_offset:25071*0 + 3*677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25071*0 + 3*677*FLEN/8, x4, x1, x2)

inst_8358:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf83ffff; valaddr_reg:x3; val_offset:25074*0 + 3*678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25074*0 + 3*678*FLEN/8, x4, x1, x2)

inst_8359:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf87ffff; valaddr_reg:x3; val_offset:25077*0 + 3*679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25077*0 + 3*679*FLEN/8, x4, x1, x2)

inst_8360:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf8fffff; valaddr_reg:x3; val_offset:25080*0 + 3*680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25080*0 + 3*680*FLEN/8, x4, x1, x2)

inst_8361:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdf9fffff; valaddr_reg:x3; val_offset:25083*0 + 3*681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25083*0 + 3*681*FLEN/8, x4, x1, x2)

inst_8362:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdfbfffff; valaddr_reg:x3; val_offset:25086*0 + 3*682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25086*0 + 3*682*FLEN/8, x4, x1, x2)

inst_8363:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdfc00000; valaddr_reg:x3; val_offset:25089*0 + 3*683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25089*0 + 3*683*FLEN/8, x4, x1, x2)

inst_8364:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdfe00000; valaddr_reg:x3; val_offset:25092*0 + 3*684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25092*0 + 3*684*FLEN/8, x4, x1, x2)

inst_8365:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdff00000; valaddr_reg:x3; val_offset:25095*0 + 3*685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25095*0 + 3*685*FLEN/8, x4, x1, x2)

inst_8366:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdff80000; valaddr_reg:x3; val_offset:25098*0 + 3*686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25098*0 + 3*686*FLEN/8, x4, x1, x2)

inst_8367:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdffc0000; valaddr_reg:x3; val_offset:25101*0 + 3*687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25101*0 + 3*687*FLEN/8, x4, x1, x2)

inst_8368:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdffe0000; valaddr_reg:x3; val_offset:25104*0 + 3*688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25104*0 + 3*688*FLEN/8, x4, x1, x2)

inst_8369:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdfff0000; valaddr_reg:x3; val_offset:25107*0 + 3*689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25107*0 + 3*689*FLEN/8, x4, x1, x2)

inst_8370:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdfff8000; valaddr_reg:x3; val_offset:25110*0 + 3*690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25110*0 + 3*690*FLEN/8, x4, x1, x2)

inst_8371:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdfffc000; valaddr_reg:x3; val_offset:25113*0 + 3*691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25113*0 + 3*691*FLEN/8, x4, x1, x2)

inst_8372:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdfffe000; valaddr_reg:x3; val_offset:25116*0 + 3*692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25116*0 + 3*692*FLEN/8, x4, x1, x2)

inst_8373:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdffff000; valaddr_reg:x3; val_offset:25119*0 + 3*693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25119*0 + 3*693*FLEN/8, x4, x1, x2)

inst_8374:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdffff800; valaddr_reg:x3; val_offset:25122*0 + 3*694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25122*0 + 3*694*FLEN/8, x4, x1, x2)

inst_8375:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdffffc00; valaddr_reg:x3; val_offset:25125*0 + 3*695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25125*0 + 3*695*FLEN/8, x4, x1, x2)

inst_8376:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdffffe00; valaddr_reg:x3; val_offset:25128*0 + 3*696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25128*0 + 3*696*FLEN/8, x4, x1, x2)

inst_8377:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdfffff00; valaddr_reg:x3; val_offset:25131*0 + 3*697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25131*0 + 3*697*FLEN/8, x4, x1, x2)

inst_8378:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdfffff80; valaddr_reg:x3; val_offset:25134*0 + 3*698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25134*0 + 3*698*FLEN/8, x4, x1, x2)

inst_8379:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdfffffc0; valaddr_reg:x3; val_offset:25137*0 + 3*699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25137*0 + 3*699*FLEN/8, x4, x1, x2)

inst_8380:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdfffffe0; valaddr_reg:x3; val_offset:25140*0 + 3*700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25140*0 + 3*700*FLEN/8, x4, x1, x2)

inst_8381:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdffffff0; valaddr_reg:x3; val_offset:25143*0 + 3*701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25143*0 + 3*701*FLEN/8, x4, x1, x2)

inst_8382:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdffffff8; valaddr_reg:x3; val_offset:25146*0 + 3*702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25146*0 + 3*702*FLEN/8, x4, x1, x2)

inst_8383:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdffffffc; valaddr_reg:x3; val_offset:25149*0 + 3*703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25149*0 + 3*703*FLEN/8, x4, x1, x2)

inst_8384:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdffffffe; valaddr_reg:x3; val_offset:25152*0 + 3*704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25152*0 + 3*704*FLEN/8, x4, x1, x2)

inst_8385:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xbf and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xdfffffff; valaddr_reg:x3; val_offset:25155*0 + 3*705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25155*0 + 3*705*FLEN/8, x4, x1, x2)

inst_8386:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff000001; valaddr_reg:x3; val_offset:25158*0 + 3*706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25158*0 + 3*706*FLEN/8, x4, x1, x2)

inst_8387:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff000003; valaddr_reg:x3; val_offset:25161*0 + 3*707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25161*0 + 3*707*FLEN/8, x4, x1, x2)

inst_8388:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff000007; valaddr_reg:x3; val_offset:25164*0 + 3*708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25164*0 + 3*708*FLEN/8, x4, x1, x2)

inst_8389:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff199999; valaddr_reg:x3; val_offset:25167*0 + 3*709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25167*0 + 3*709*FLEN/8, x4, x1, x2)

inst_8390:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff249249; valaddr_reg:x3; val_offset:25170*0 + 3*710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25170*0 + 3*710*FLEN/8, x4, x1, x2)

inst_8391:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff333333; valaddr_reg:x3; val_offset:25173*0 + 3*711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25173*0 + 3*711*FLEN/8, x4, x1, x2)

inst_8392:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:25176*0 + 3*712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25176*0 + 3*712*FLEN/8, x4, x1, x2)

inst_8393:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:25179*0 + 3*713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25179*0 + 3*713*FLEN/8, x4, x1, x2)

inst_8394:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff444444; valaddr_reg:x3; val_offset:25182*0 + 3*714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25182*0 + 3*714*FLEN/8, x4, x1, x2)

inst_8395:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:25185*0 + 3*715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25185*0 + 3*715*FLEN/8, x4, x1, x2)

inst_8396:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:25188*0 + 3*716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25188*0 + 3*716*FLEN/8, x4, x1, x2)

inst_8397:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff666666; valaddr_reg:x3; val_offset:25191*0 + 3*717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25191*0 + 3*717*FLEN/8, x4, x1, x2)

inst_8398:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:25194*0 + 3*718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25194*0 + 3*718*FLEN/8, x4, x1, x2)

inst_8399:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:25197*0 + 3*719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25197*0 + 3*719*FLEN/8, x4, x1, x2)

inst_8400:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:25200*0 + 3*720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25200*0 + 3*720*FLEN/8, x4, x1, x2)

inst_8401:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1caa1e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x512908 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1caa1e; op2val:0xc0d12908;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:25203*0 + 3*721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25203*0 + 3*721*FLEN/8, x4, x1, x2)

inst_8402:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:25206*0 + 3*722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25206*0 + 3*722*FLEN/8, x4, x1, x2)

inst_8403:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:25209*0 + 3*723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25209*0 + 3*723*FLEN/8, x4, x1, x2)

inst_8404:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:25212*0 + 3*724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25212*0 + 3*724*FLEN/8, x4, x1, x2)

inst_8405:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:25215*0 + 3*725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25215*0 + 3*725*FLEN/8, x4, x1, x2)

inst_8406:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:25218*0 + 3*726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25218*0 + 3*726*FLEN/8, x4, x1, x2)

inst_8407:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:25221*0 + 3*727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25221*0 + 3*727*FLEN/8, x4, x1, x2)

inst_8408:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:25224*0 + 3*728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25224*0 + 3*728*FLEN/8, x4, x1, x2)

inst_8409:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:25227*0 + 3*729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25227*0 + 3*729*FLEN/8, x4, x1, x2)

inst_8410:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:25230*0 + 3*730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25230*0 + 3*730*FLEN/8, x4, x1, x2)

inst_8411:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:25233*0 + 3*731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25233*0 + 3*731*FLEN/8, x4, x1, x2)

inst_8412:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:25236*0 + 3*732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25236*0 + 3*732*FLEN/8, x4, x1, x2)

inst_8413:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:25239*0 + 3*733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25239*0 + 3*733*FLEN/8, x4, x1, x2)

inst_8414:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:25242*0 + 3*734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25242*0 + 3*734*FLEN/8, x4, x1, x2)

inst_8415:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:25245*0 + 3*735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25245*0 + 3*735*FLEN/8, x4, x1, x2)

inst_8416:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:25248*0 + 3*736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25248*0 + 3*736*FLEN/8, x4, x1, x2)

inst_8417:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:25251*0 + 3*737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25251*0 + 3*737*FLEN/8, x4, x1, x2)

inst_8418:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd000000; valaddr_reg:x3; val_offset:25254*0 + 3*738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25254*0 + 3*738*FLEN/8, x4, x1, x2)

inst_8419:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd000001; valaddr_reg:x3; val_offset:25257*0 + 3*739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25257*0 + 3*739*FLEN/8, x4, x1, x2)

inst_8420:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd000003; valaddr_reg:x3; val_offset:25260*0 + 3*740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25260*0 + 3*740*FLEN/8, x4, x1, x2)

inst_8421:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd000007; valaddr_reg:x3; val_offset:25263*0 + 3*741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25263*0 + 3*741*FLEN/8, x4, x1, x2)

inst_8422:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd00000f; valaddr_reg:x3; val_offset:25266*0 + 3*742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25266*0 + 3*742*FLEN/8, x4, x1, x2)

inst_8423:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd00001f; valaddr_reg:x3; val_offset:25269*0 + 3*743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25269*0 + 3*743*FLEN/8, x4, x1, x2)

inst_8424:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd00003f; valaddr_reg:x3; val_offset:25272*0 + 3*744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25272*0 + 3*744*FLEN/8, x4, x1, x2)

inst_8425:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd00007f; valaddr_reg:x3; val_offset:25275*0 + 3*745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25275*0 + 3*745*FLEN/8, x4, x1, x2)

inst_8426:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd0000ff; valaddr_reg:x3; val_offset:25278*0 + 3*746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25278*0 + 3*746*FLEN/8, x4, x1, x2)

inst_8427:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd0001ff; valaddr_reg:x3; val_offset:25281*0 + 3*747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25281*0 + 3*747*FLEN/8, x4, x1, x2)

inst_8428:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd0003ff; valaddr_reg:x3; val_offset:25284*0 + 3*748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25284*0 + 3*748*FLEN/8, x4, x1, x2)

inst_8429:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd0007ff; valaddr_reg:x3; val_offset:25287*0 + 3*749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25287*0 + 3*749*FLEN/8, x4, x1, x2)

inst_8430:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd000fff; valaddr_reg:x3; val_offset:25290*0 + 3*750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25290*0 + 3*750*FLEN/8, x4, x1, x2)

inst_8431:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd001fff; valaddr_reg:x3; val_offset:25293*0 + 3*751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25293*0 + 3*751*FLEN/8, x4, x1, x2)

inst_8432:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd003fff; valaddr_reg:x3; val_offset:25296*0 + 3*752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25296*0 + 3*752*FLEN/8, x4, x1, x2)

inst_8433:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd007fff; valaddr_reg:x3; val_offset:25299*0 + 3*753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25299*0 + 3*753*FLEN/8, x4, x1, x2)

inst_8434:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd00ffff; valaddr_reg:x3; val_offset:25302*0 + 3*754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25302*0 + 3*754*FLEN/8, x4, x1, x2)

inst_8435:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd01ffff; valaddr_reg:x3; val_offset:25305*0 + 3*755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25305*0 + 3*755*FLEN/8, x4, x1, x2)

inst_8436:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd03ffff; valaddr_reg:x3; val_offset:25308*0 + 3*756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25308*0 + 3*756*FLEN/8, x4, x1, x2)

inst_8437:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd07ffff; valaddr_reg:x3; val_offset:25311*0 + 3*757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25311*0 + 3*757*FLEN/8, x4, x1, x2)

inst_8438:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd0fffff; valaddr_reg:x3; val_offset:25314*0 + 3*758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25314*0 + 3*758*FLEN/8, x4, x1, x2)

inst_8439:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd1fffff; valaddr_reg:x3; val_offset:25317*0 + 3*759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25317*0 + 3*759*FLEN/8, x4, x1, x2)

inst_8440:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd3fffff; valaddr_reg:x3; val_offset:25320*0 + 3*760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25320*0 + 3*760*FLEN/8, x4, x1, x2)

inst_8441:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd400000; valaddr_reg:x3; val_offset:25323*0 + 3*761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25323*0 + 3*761*FLEN/8, x4, x1, x2)

inst_8442:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd600000; valaddr_reg:x3; val_offset:25326*0 + 3*762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25326*0 + 3*762*FLEN/8, x4, x1, x2)

inst_8443:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd700000; valaddr_reg:x3; val_offset:25329*0 + 3*763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25329*0 + 3*763*FLEN/8, x4, x1, x2)

inst_8444:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd780000; valaddr_reg:x3; val_offset:25332*0 + 3*764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25332*0 + 3*764*FLEN/8, x4, x1, x2)

inst_8445:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd7c0000; valaddr_reg:x3; val_offset:25335*0 + 3*765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25335*0 + 3*765*FLEN/8, x4, x1, x2)

inst_8446:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd7e0000; valaddr_reg:x3; val_offset:25338*0 + 3*766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25338*0 + 3*766*FLEN/8, x4, x1, x2)

inst_8447:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d09f5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d09f5; op2val:0x0;
op3val:0xd7f0000; valaddr_reg:x3; val_offset:25341*0 + 3*767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 25341*0 + 3*767*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919167,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919231,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919359,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919615,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415920127,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415921151,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415923199,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415927295,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415935487,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415951871,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415984639,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416050175,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416181247,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416443391,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416967679,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2418016255,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2420113407,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2420113408,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2422210560,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2423259136,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2423783424,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424045568,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424176640,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424242176,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424274944,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424291328,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424299520,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424303616,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424305664,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424306688,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307200,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307456,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307584,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307648,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307680,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307696,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307704,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307708,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307710,32,FLEN)
NAN_BOXED(2115072985,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307711,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746586112,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746586113,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746586115,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746586119,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746586127,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746586143,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746586175,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746586239,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746586367,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746586623,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746587135,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746588159,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746590207,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746594303,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746602495,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746618879,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746651647,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746717183,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(746848255,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(747110399,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(747634687,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(748683263,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(750780415,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(750780416,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(752877568,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(753926144,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754450432,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754712576,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754843648,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754909184,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754941952,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754958336,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754966528,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754970624,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754972672,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754973696,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754974208,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754974464,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754974592,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754974656,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754974688,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754974704,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754974712,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754974716,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754974718,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(754974719,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2115122688,32,FLEN)
NAN_BOXED(14687570,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112173568,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112173569,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112173571,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112173575,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112173583,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112173599,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112173631,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112173695,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112173823,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112174079,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112174591,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112175615,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112177663,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112181759,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112189951,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112206335,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112239103,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112304639,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112435711,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3112697855,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3113222143,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3114270719,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3116367871,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3116367872,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3118465024,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3119513600,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120037888,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120300032,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120431104,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120496640,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120529408,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120545792,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120553984,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120558080,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120560128,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120561152,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120561664,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120561920,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120562048,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120562112,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120562144,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120562160,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120562168,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120562172,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120562174,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3120562175,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2115126769,32,FLEN)
NAN_BOXED(2162164965,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592512,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592513,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592515,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592519,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592527,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592543,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592575,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592639,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592767,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214593023,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214593535,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214594559,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214596607,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214600703,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214608895,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214625279,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214658047,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214723583,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214854655,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2215116799,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2215641087,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2216689663,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2218786815,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2218786816,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2220883968,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2221932544,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222456832,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222718976,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222850048,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222915584,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222948352,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222964736,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222972928,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222977024,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222979072,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222980096,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222980608,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222980864,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222980992,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981056,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981088,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981104,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981112,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981116,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981118,32,FLEN)
NAN_BOXED(2115157329,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981119,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758336,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758337,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758339,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758343,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758351,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758367,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758399,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758463,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758591,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758847,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239759359,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239760383,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239762431,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239766527,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239774719,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239791103,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239823871,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239889407,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2240020479,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2240282623,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2240806911,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2241855487,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2243952639,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2243952640,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2246049792,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2247098368,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2247622656,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2247884800,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248015872,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248081408,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248114176,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248130560,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248138752,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248142848,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248144896,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248145920,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146432,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146688,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146816,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146880,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146912,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146928,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146936,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146940,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146942,32,FLEN)
NAN_BOXED(2115201516,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146943,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947912704,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947912705,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947912707,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947912711,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947912719,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947912735,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947912767,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947912831,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947912959,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947913215,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947913727,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947914751,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947916799,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947920895,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947929087,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947945471,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(947978239,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(948043775,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(948174847,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(948436991,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(948961279,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(950009855,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(952107007,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(952107008,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(954204160,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(955252736,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(955777024,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956039168,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956170240,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956235776,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956268544,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956284928,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956293120,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956297216,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956299264,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956300288,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956300800,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956301056,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956301184,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956301248,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956301280,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956301296,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956301304,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956301308,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956301310,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(956301311,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2115334691,32,FLEN)
NAN_BOXED(14369644,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128950784,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128950785,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128950787,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128950791,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128950799,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128950815,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128950847,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128950911,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128951039,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128951295,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128951807,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128952831,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128954879,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128958975,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128967167,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3128983551,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3129016319,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3129081855,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3129212927,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3129475071,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3129999359,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3131047935,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3133145087,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3133145088,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3135242240,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3136290816,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3136815104,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137077248,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137208320,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137273856,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137306624,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137323008,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137331200,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137335296,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137337344,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137338368,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137338880,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137339136,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137339264,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137339328,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137339360,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137339376,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137339384,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137339388,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137339390,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3137339391,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2115532263,32,FLEN)
NAN_BOXED(2161569149,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478592,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478593,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478595,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478599,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478607,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478623,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478655,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478719,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478847,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298479103,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298479615,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298480639,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298482687,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298486783,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298494975,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298511359,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298544127,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298609663,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298740735,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2299002879,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2299527167,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2300575743,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2302672895,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2302672896,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2304770048,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2305818624,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306342912,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306605056,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306736128,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306801664,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306834432,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306850816,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306859008,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306863104,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306865152,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306866176,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306866688,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306866944,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867072,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867136,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867168,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867184,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867192,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867196,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867198,32,FLEN)
NAN_BOXED(2115691892,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867199,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331648,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331649,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331651,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331655,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331663,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331679,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331711,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331775,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331903,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50332159,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50332671,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50333695,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50335743,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50339839,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50348031,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50364415,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50397183,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50462719,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50593791,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50855935,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(51380223,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(52428799,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(54525951,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(54525952,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(56623104,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(57671680,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58195968,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58458112,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58589184,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58654720,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58687488,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58703872,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58712064,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58716160,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58718208,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58719232,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58719744,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720000,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720128,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720192,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720224,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720240,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720248,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720252,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720254,32,FLEN)
NAN_BOXED(2115707163,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720255,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157627904,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157627905,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157627907,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157627911,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157627919,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157627935,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157627967,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157628031,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157628159,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157628415,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157628927,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157629951,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157631999,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157636095,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157644287,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157660671,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157693439,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157758975,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1157890047,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1158152191,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1158676479,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1159725055,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1161822207,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1161822208,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1163919360,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1164967936,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1165492224,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1165754368,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1165885440,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1165950976,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1165983744,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166000128,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166008320,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166012416,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166014464,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166015488,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166016000,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166016256,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166016384,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166016448,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166016480,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166016496,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166016504,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166016508,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166016510,32,FLEN)
NAN_BOXED(2115778803,32,FLEN)
NAN_BOXED(13746317,32,FLEN)
NAN_BOXED(1166016511,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917479936,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917479937,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917479939,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917479943,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917479951,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917479967,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917479999,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917480063,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917480191,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917480447,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917480959,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917481983,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917484031,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917488127,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917496319,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917512703,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917545471,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917611007,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3917742079,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3918004223,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3918528511,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3919577087,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3921674239,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3921674240,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3923771392,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3924819968,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925344256,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925606400,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925737472,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925803008,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925835776,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925852160,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925860352,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925864448,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925866496,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925867520,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925868032,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925868288,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925868416,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925868480,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925868512,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925868528,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925868536,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925868540,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925868542,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(3925868543,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2115790139,32,FLEN)
NAN_BOXED(3234956585,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749707776,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749707777,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749707779,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749707783,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749707791,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749707807,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749707839,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749707903,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749708031,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749708287,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749708799,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749709823,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749711871,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749715967,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749724159,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749740543,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749773311,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749838847,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3749969919,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3750232063,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3750756351,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3751804927,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3753902079,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3753902080,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3755999232,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3757047808,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3757572096,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3757834240,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3757965312,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758030848,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758063616,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758080000,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758088192,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758092288,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758094336,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758095360,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758095872,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758096128,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758096256,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758096320,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758096352,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758096368,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758096376,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758096380,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758096382,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(3758096383,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2115807774,32,FLEN)
NAN_BOXED(3234933000,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103808,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103809,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103811,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103815,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103823,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103839,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103871,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103935,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104063,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104319,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104831,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218105855,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218107903,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218111999,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218120191,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218136575,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218169343,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218234879,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218365951,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218628095,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(219152383,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(220200959,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(222298111,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(222298112,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(224395264,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(225443840,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(225968128,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226230272,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226361344,32,FLEN)
NAN_BOXED(2115832309,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226426880,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
