#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 28 10:58:30 2021
# Process ID: 18840
# Current directory: G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uiov5640cfg/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11956 G:\ZU07A\EG\fpga\03_fdma_camx1\uisrc\03_ip\uiov5640cfg\project_1\project_1.xpr
# Log file: G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uiov5640cfg/project_1/vivado.log
# Journal file: G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uiov5640cfg/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.xpr
INFO: [Project 1-313] Project file moved from 'G:/ZU07A/EG/fpga/02_fdma_ddr_test' since last save.
WARNING: [Project 1-312] File not found as 'G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/02_sim/arch_defines.v'; using path 'G:/ZU07A/EG/fpga/02_fdma_ddr_test/uisrc/02_sim/arch_defines.v' instead.
WARNING: [Project 1-312] File not found as 'G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/02_sim/arch_package.sv'; using path 'G:/ZU07A/EG/fpga/02_fdma_ddr_test/uisrc/02_sim/arch_package.sv' instead.
WARNING: [Project 1-312] File not found as 'G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/02_sim/MemoryArray.sv'; using path 'G:/ZU07A/EG/fpga/02_fdma_ddr_test/uisrc/02_sim/MemoryArray.sv' instead.
WARNING: [Project 1-312] File not found as 'G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/02_sim/ddr4_sdram_model_wrapper.sv'; using path 'G:/ZU07A/EG/fpga/02_fdma_ddr_test/uisrc/02_sim/ddr4_sdram_model_wrapper.sv' instead.
WARNING: [Project 1-312] File not found as 'G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/02_sim/proj_package.sv'; using path 'G:/ZU07A/EG/fpga/02_fdma_ddr_test/uisrc/02_sim/proj_package.sv' instead.
WARNING: [Project 1-312] File not found as 'G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/02_sim/StateTableCore.sv'; using path 'G:/ZU07A/EG/fpga/02_fdma_ddr_test/uisrc/02_sim/StateTableCore.sv' instead.
WARNING: [Project 1-312] File not found as 'G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/02_sim/StateTable.sv'; using path 'G:/ZU07A/EG/fpga/02_fdma_ddr_test/uisrc/02_sim/StateTable.sv' instead.
WARNING: [Project 1-312] File not found as 'G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/02_sim/ddr4_model.sv'; using path 'G:/ZU07A/EG/fpga/02_fdma_ddr_test/uisrc/02_sim/ddr4_model.sv' instead.
WARNING: [Project 1-312] File not found as 'G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/02_sim/interface.sv'; using path 'G:/ZU07A/EG/fpga/02_fdma_ddr_test/uisrc/02_sim/interface.sv' instead.
WARNING: [Project 1-312] File not found as 'G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/02_sim/sim_tb_top.sv'; using path 'G:/ZU07A/EG/fpga/02_fdma_ddr_test/uisrc/02_sim/sim_tb_top.sv' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1154.613 ; gain = 54.426
update_compile_order -fileset sources_1
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
Reading block design file <G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_df
Adding component instance block -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_300M
Adding component instance block -- xilinx.com:user:uiFDMA:2.0 - uiFDMA_0
Successfully read diagram <system> from block design file <G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:uiSensorRGB565:1.0 uiSensorRGB565_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:uicfg5640:1.0 uicfg5640_0
endgroup
INFO: [Device 21-403] Loading part xczu7eg-ffvc1156-2-i
startgroup
set_property -dict [list CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ {100} CONFIG.ADDN_UI_CLKOUT2_FREQ_HZ {24}] [get_bd_cells ddr4_0]
endgroup
set_property location {2 347 378} [get_bd_cells uiSensorRGB565_0]
set_property location {1 163 223} [get_bd_cells uicfg5640_0]
set_property location {2 396 277} [get_bd_cells uiSensorRGB565_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_idelay_ctrl:1.0 util_idelay_ctrl_0
endgroup
delete_bd_objs [get_bd_cells util_idelay_ctrl_0]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:uihdmitx:1.0 uihdmitx_0
endgroup
set_property location {4 870 14} [get_bd_cells uihdmitx_0]
set_property location {3 939 -74} [get_bd_cells uihdmitx_0]
set_property location {3.5 1063 -87} [get_bd_cells uihdmitx_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:uivtc:1.0 uivtc_0
endgroup
set_property location {3 551 -86} [get_bd_cells uivtc_0]
connect_bd_net [get_bd_pins uivtc_0/vtc_de_o] [get_bd_pins uihdmitx_0/VDE_i]
connect_bd_net [get_bd_pins uivtc_0/vtc_vs_o] [get_bd_pins uihdmitx_0/VS_i]
connect_bd_net [get_bd_pins uivtc_0/vtc_hs_o] [get_bd_pins uihdmitx_0/HS_i]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {6.5 2213 551} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins ddr4_0/c0_init_calib_complete] [get_bd_pins clk_wiz_0/reset]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ddr4_0/c0_init_calib_complete] [get_bd_pins clk_wiz_0/reset]'
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins ddr4_0/addn_ui_clkout1] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins clk_wiz_0/resetn] [get_bd_pins ddr4_0/c0_init_calib_complete]
set_property location {2 443 4} [get_bd_cells clk_wiz_0]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {185.625} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {371.25} CONFIG.MMCM_DIVCLK_DIVIDE {10} CONFIG.MMCM_CLKFBOUT_MULT_F {111.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.MMCM_CLKOUT2_DIVIDE {3} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {250.227} CONFIG.CLKOUT1_PHASE_ERROR {394.762} CONFIG.CLKOUT2_JITTER {222.018} CONFIG.CLKOUT2_PHASE_ERROR {394.762} CONFIG.CLKOUT3_JITTER {203.119} CONFIG.CLKOUT3_PHASE_ERROR {394.762}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins uivtc_0/vtc_clk_i]
startgroup
set_property -dict [list CONFIG.USE_LOCKED {false}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.USE_LOCKED {true}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins uivtc_0/vtc_rstn_i]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins uihdmitx_0/PCLKX1_i]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins uihdmitx_0/PCLKX2_5_i]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins uihdmitx_0/PCLKX5_i]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins uihdmitx_0/RSTn_i]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins uihdmitx_0/RSTn_i]'
delete_bd_objs [get_bd_nets clk_wiz_0_locked]
connect_bd_net [get_bd_pins uicfg5640_0/cfg_done] [get_bd_pins uivtc_0/vtc_rstn_i]
connect_bd_net [get_bd_pins ddr4_0/addn_ui_clkout2] [get_bd_pins uicfg5640_0/clk_i]
connect_bd_net [get_bd_pins uicfg5640_0/rst_n] [get_bd_pins ddr4_0/c0_init_calib_complete]
disconnect_bd_net /ddr4_0_c0_init_calib_complete [get_bd_pins uicfg5640_0/rst_n]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:uidelay:1.0 uidelay_0
endgroup
set_property -dict [list CONFIG.num {0x01FFFF00}] [get_bd_cells uidelay_0]
connect_bd_net [get_bd_pins uidelay_0/rst_o] [get_bd_pins uicfg5640_0/rst_n]
connect_bd_net [get_bd_pins uidelay_0/clk_i] [get_bd_pins ddr4_0/addn_ui_clkout2]
connect_bd_net [get_bd_pins uidelay_0/rstn_i] [get_bd_pins ddr4_0/c0_init_calib_complete]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {2 195 223} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins uicfg5640_0/CAM_HSIZE]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {16} CONFIG.CONST_VAL {1280}] [get_bd_cells xlconstant_0]
endgroup
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property location {1 200 355} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins uicfg5640_0/CAM_VSIZE]
startgroup
set_property -dict [list CONFIG.CONST_VAL {720}] [get_bd_cells xlconstant_1]
endgroup
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
File in use: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdma/FDMA.xml
File ignored: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdmavbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
File in use: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdma/FDMA_rtl.xml
File ignored: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdmavbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_nets FDMA_S_0_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:uifdma_vbuf:2.0 uifdma_vbuf_0
endgroup
set_property location {3 631 64} [get_bd_cells uifdma_vbuf_0]
delete_bd_objs [get_bd_intf_ports FDMA_S_0]
connect_bd_intf_net [get_bd_intf_pins uifdma_vbuf_0/FDMA_M] [get_bd_intf_pins uiFDMA_0/FDMA_S]
set_property location {0.5 195 -81} [get_bd_cells uiSensorRGB565_0]
startgroup
set_property -dict [list CONFIG.AXI_Lite {false} CONFIG.W_HSIZE {1280} CONFIG.W_HSTRIDE {1280} CONFIG.W_VSIZE {720} CONFIG.R_HSIZE {1280} CONFIG.R_HSTRIDE {1280} CONFIG.R_VSIZE {720}] [get_bd_cells uifdma_vbuf_0]
endgroup
connect_bd_net [get_bd_pins uiSensorRGB565_0/de_o] [get_bd_pins uifdma_vbuf_0/vid_wde]
connect_bd_net [get_bd_pins uiSensorRGB565_0/vs_o] [get_bd_pins uifdma_vbuf_0/vid_wvs]
connect_bd_net [get_bd_pins uiSensorRGB565_0/rgb_o] [get_bd_pins uifdma_vbuf_0/vid_wdata]
set_property location {3 617 -172} [get_bd_cells uiSensorRGB565_0]
connect_bd_net [get_bd_pins uicfg5640_0/cfg_done] [get_bd_pins uiSensorRGB565_0/cmos_data_i]
startgroup
make_bd_pins_external  [get_bd_cells uicfg5640_0]
make_bd_intf_pins_external  [get_bd_cells uicfg5640_0]
INFO: [BD 5-409] No interface pins to be made external for /uicfg5640_0
endgroup
set_property name cmos_scl [get_bd_ports cmos_scl_0]
set_property name cmos_sda [get_bd_ports cmos_sda_0]
undo
INFO: [Common 17-17] undo 'set_property name cmos_sda [get_bd_ports cmos_sda_0]'
undo
INFO: [Common 17-17] undo 'set_property name cmos_scl [get_bd_ports cmos_scl_0]'
delete_bd_objs [get_bd_ports fdma_rstn]
delete_bd_objs [get_bd_ports C0_init_calib_complete]
connect_bd_net [get_bd_pins uivtc_0/vtc_de_o] [get_bd_pins uifdma_vbuf_0/vid_rde]
connect_bd_net [get_bd_pins uivtc_0/vtc_vs_o] [get_bd_pins uifdma_vbuf_0/vid_rvs]
connect_bd_net [get_bd_pins uifdma_vbuf_0/vid_rclk] [get_bd_pins clk_wiz_0/clk_out1]
startgroup
connect_bd_net [get_bd_pins uidelay_0/rst_o] [get_bd_pins uiSensorRGB565_0/rstn_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells uiSensorRGB565_0]
make_bd_intf_pins_external  [get_bd_cells uiSensorRGB565_0]
endgroup
connect_bd_net [get_bd_ports cmos_pclk_i_0] [get_bd_pins uifdma_vbuf_0/vid_wclk]
connect_bd_net [get_bd_pins uifdma_vbuf_0/S_AXI_ACLK] [get_bd_pins ddr4_0/addn_ui_clkout1]
connect_bd_net [get_bd_pins uifdma_vbuf_0/S_AXI_ARESETN] [get_bd_pins ddr4_0/c0_init_calib_complete]
connect_bd_net [get_bd_pins uidelay_0/rst_o] [get_bd_pins uihdmitx_0/RSTn_i]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins uidelay_0/rst_o] [get_bd_pins uihdmitx_0/RSTn_i]'
connect_bd_net [get_bd_pins uidelay_0/rst_o] [get_bd_pins uihdmitx_0/RSTn_i]
connect_bd_net [get_bd_pins uifdma_vbuf_0/vid_rdata] [get_bd_pins uihdmitx_0/RGB_i]
connect_bd_net [get_bd_pins uifdma_vbuf_0/vid_wsync_o] [get_bd_pins uifdma_vbuf_0/vid_wbuf_i]
connect_bd_net [get_bd_pins uifdma_vbuf_0/vid_rbuf_i] [get_bd_pins uifdma_vbuf_0/vid_wsync_o]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets uiSensorRGB565_0_svidout] [get_bd_intf_ports svidout_0]
regenerate_bd_layout
delete_bd_objs [get_bd_ports ui_clk]
disconnect_bd_net /ddr4_0_c0_init_calib_complete [get_bd_pins uifdma_vbuf_0/S_AXI_ARESETN]
undo
INFO: [Common 17-17] undo 'disconnect_bd_net /ddr4_0_c0_init_calib_complete [get_bd_pins uifdma_vbuf_0/S_AXI_ARESETN]'
disconnect_bd_net /ddr4_0_addn_ui_clkout1 [get_bd_pins uifdma_vbuf_0/S_AXI_ACLK]
connect_bd_net [get_bd_pins ddr4_0/dbg_clk] [get_bd_pins uifdma_vbuf_0/S_AXI_ACLK]
disconnect_bd_net /ddr4_0_c0_ddr4_ui_clk1 [get_bd_pins uiFDMA_0/M_AXI_ACLK]
undo
INFO: [Common 17-17] undo 'disconnect_bd_net /ddr4_0_c0_ddr4_ui_clk1 [get_bd_pins uiFDMA_0/M_AXI_ACLK]'
delete_bd_objs [get_bd_nets ddr4_0_dbg_clk]
connect_bd_net [get_bd_pins uifdma_vbuf_0/S_AXI_ACLK] [get_bd_pins ddr4_0/c0_ddr4_ui_clk]
disconnect_bd_net /ddr4_0_c0_init_calib_complete [get_bd_pins uifdma_vbuf_0/S_AXI_ARESETN]
connect_bd_net [get_bd_pins rst_ddr4_0_300M/peripheral_aresetn] [get_bd_pins uifdma_vbuf_0/S_AXI_ARESETN]
startgroup
make_bd_pins_external  [get_bd_cells uihdmitx_0]
make_bd_intf_pins_external  [get_bd_cells uihdmitx_0]
endgroup
regenerate_bd_layout
set_property offset 0x00000000 [get_bd_addr_segs {uiFDMA_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK}]
delete_bd_objs [get_bd_intf_nets vid_in_0_1]
delete_bd_objs [get_bd_intf_ports vid_in_0]
regenerate_bd_layout
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports ddr_rst]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property location {5 1357 1033} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins ddr4_0/sys_rst]
regenerate_bd_layout
disconnect_bd_net /uicfg5640_0_cfg_done [get_bd_pins uiSensorRGB565_0/cmos_data_i]
startgroup
make_bd_pins_external  [get_bd_pins uiSensorRGB565_0/cmos_data_i]
endgroup
regenerate_bd_layout
export_ip_user_files -of_objects  [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/01_rtl/fdma_ddr_test.v] -no_script -reset -force -quiet
remove_files  G:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/01_rtl/fdma_ddr_test.v
export_ip_user_files -of_objects  [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_0 G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Project 1-386] Moving file 'G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/ip/ila_0/ila_0.xci' from fileset 'ila_0' to fileset 'sources_1'.
file delete -force G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/ip/ila_0
file delete -force g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/ip/ila_0
make_wrapper -files [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -top
CRITICAL WARNING: [BD 41-1761] Reset pin '/uiSensorRGB565_0/rstn_i' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/uiSensorRGB565_0/cmos_clk_i
/uiSensorRGB565_0/cmos_pclk_i

INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /uiFDMA_0/M_AXI_ACLK have been updated from connected ip, but BD cell '/uiFDMA_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uiFDMA_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uifdma_vbuf_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/uifdma_vbuf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uifdma_vbuf_0> to completely resolve these warnings.
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
add_files -norecurse G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
set_property name HDMI_TX_CLK_P_0 [get_bd_ports TMDS_TX_CLK_P_0]
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
set_property name HDMI_TX_CLK_P [get_bd_ports HDMI_TX_CLK_P_0]
set_property name HDMI_TX_CLK_N [get_bd_ports TMDS_TX_CLK_N_0]
set_property name HDMI_TX_P [get_bd_ports TMDS_TX_P_0]
set_property name HDMI_TX_N [get_bd_ports TMDS_TX_N_0]
set_property name cmos_xclk_o [get_bd_ports cmos_xclk_o_0]
set_property name cmos_scl [get_bd_ports cmos_scl_0]
set_property name cmos_sda [get_bd_ports cmos_sda_0]
set_property name cmos_clk_i [get_bd_ports cmos_clk_i_0]
set_property name cmos_pclk_i [get_bd_ports cmos_pclk_i_0]
set_property name cmos_href_i [get_bd_ports cmos_href_i_0]
set_property name cmos_vsync_i [get_bd_ports cmos_vsync_i_0]
set_property name cmos_data_i [get_bd_ports cmos_data_i_0]
regenerate_bd_layout
save_bd_design
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
set_property name cmos1_clk_i [get_bd_ports cmos_clk_i]
set_property name cmos1_pclk_i [get_bd_ports cmos_pclk_i]
set_property name cmos1_href_i [get_bd_ports cmos_href_i]
set_property name cmos1_vsync_i [get_bd_ports cmos_vsync_i]
set_property name cmos1_data_i [get_bd_ports cmos_data_i]
set_property name cmos1_scl [get_bd_ports cmos_scl]
set_property name cmos1_sda [get_bd_ports cmos_sda]
set_property name cmos1_xclk_o [get_bd_ports cmos_xclk_o]
save_bd_design
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xlconstant_3/dout]
endgroup
set_property name card1_power_en [get_bd_ports dout_0]
copy_bd_objs /  [get_bd_ports {card1_power_en}]
connect_bd_net [get_bd_ports card1_power_en1] [get_bd_pins xlconstant_3/dout]
set_property name card2_power_en [get_bd_ports card1_power_en1]
regenerate_bd_layout
save_bd_design
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1761] Reset pin '/uiSensorRGB565_0/rstn_i' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/uiSensorRGB565_0/cmos_clk_i
/uiSensorRGB565_0/cmos_pclk_i

INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /uiFDMA_0/M_AXI_ACLK have been updated from connected ip, but BD cell '/uiFDMA_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uiFDMA_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uifdma_vbuf_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/uifdma_vbuf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uifdma_vbuf_0> to completely resolve these warnings.
startgroup
set_property -dict [list CONFIG.USE_LOCKED {false}] [get_bd_cells clk_wiz_0]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1761] Reset pin '/uiSensorRGB565_0/rstn_i' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/uiSensorRGB565_0/cmos_clk_i
/uiSensorRGB565_0/cmos_pclk_i

INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /uiFDMA_0/M_AXI_ACLK have been updated from connected ip, but BD cell '/uiFDMA_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uiFDMA_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uifdma_vbuf_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/uifdma_vbuf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uifdma_vbuf_0> to completely resolve these warnings.
save_bd_design
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
make_wrapper -files [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper -files [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
reset_run synth_1
reset_run system_ddr4_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
Exporting to file g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/hw_handoff/system_ddr4_0_0_microblaze_mcs.hwh
Generated Block Design Tcl file g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/hw_handoff/system_ddr4_0_0_microblaze_mcs_bd.tcl
Generated Hardware Definition File g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ip/system_ddr4_0_0/bd_0/synth/system_ddr4_0_0_microblaze_mcs.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ddr4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uiSensorRGB565_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uicfg5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uihdmitx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uivtc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uidelay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uifdma_vbuf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us_df .
Exporting to file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_df_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_ddr4_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_uiSensorRGB565_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_uicfg5640_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_uidelay_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_uifdma_vbuf_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_uihdmitx_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_uivtc_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_df_0, cache-ID = fab1950ae5c86d56; cache size = 68.460 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_regslice_0, cache-ID = 7763f94ac09cc049; cache size = 68.460 MB.
[Wed Apr 28 14:37:47 2021] Launched system_ddr4_0_0_synth_1, system_uifdma_vbuf_0_0_synth_1, system_uicfg5640_0_0_synth_1, system_uihdmitx_0_0_synth_1, system_clk_wiz_0_0_synth_1, system_uiSensorRGB565_0_0_synth_1, system_uidelay_0_0_synth_1, system_uivtc_0_0_synth_1, synth_1...
Run output will be captured here:
system_ddr4_0_0_synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_ddr4_0_0_synth_1/runme.log
system_uifdma_vbuf_0_0_synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uifdma_vbuf_0_0_synth_1/runme.log
system_uicfg5640_0_0_synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1/runme.log
system_uihdmitx_0_0_synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uihdmitx_0_0_synth_1/runme.log
system_clk_wiz_0_0_synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_clk_wiz_0_0_synth_1/runme.log
system_uiSensorRGB565_0_0_synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uiSensorRGB565_0_0_synth_1/runme.log
system_uidelay_0_0_synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uidelay_0_0_synth_1/runme.log
system_uivtc_0_0_synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uivtc_0_0_synth_1/runme.log
synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/synth_1/runme.log
[Wed Apr 28 14:37:47 2021] Launched impl_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3333.777 ; gain = 0.000
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets cmos_clk_i_0_1] [get_bd_ports cmos1_clk_i]
connect_bd_net [get_bd_pins uiSensorRGB565_0/cmos_clk_i] [get_bd_pins ddr4_0/addn_ui_clkout2]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CLK_DIV {249}] [get_bd_cells uicfg5640_0]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_uicfg5640_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1761] Reset pin '/uiSensorRGB565_0/rstn_i' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/uiSensorRGB565_0/cmos_clk_i
/uiSensorRGB565_0/cmos_pclk_i

INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /uiFDMA_0/M_AXI_ACLK have been updated from connected ip, but BD cell '/uiFDMA_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uiFDMA_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uiSensorRGB565_0/cmos_clk_i have been updated from connected ip, but BD cell '/uiSensorRGB565_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </uiSensorRGB565_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uifdma_vbuf_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/uifdma_vbuf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uifdma_vbuf_0> to completely resolve these warnings.
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_031c' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block uicfg5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us_df .
Exporting to file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_df_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_uicfg5640_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_df_0, cache-ID = fab1950ae5c86d56; cache size = 125.039 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_regslice_0, cache-ID = 7763f94ac09cc049; cache size = 125.039 MB.
[Wed Apr 28 15:08:13 2021] Launched system_uicfg5640_0_0_synth_1, synth_1...
Run output will be captured here:
system_uicfg5640_0_0_synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1/runme.log
synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/synth_1/runme.log
[Wed Apr 28 15:08:13 2021] Launched impl_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3403.203 ; gain = 0.141
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3408.000 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249856109
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4977.355 ; gain = 1569.355
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
set_property PROBES.FILE {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/system_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/system_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/system_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5016.262 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_2]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1761] Reset pin '/uiSensorRGB565_0/rstn_i' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/uiSensorRGB565_0/cmos_clk_i
/uiSensorRGB565_0/cmos_pclk_i

INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /uiFDMA_0/M_AXI_ACLK have been updated from connected ip, but BD cell '/uiFDMA_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uiFDMA_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uiSensorRGB565_0/cmos_clk_i have been updated from connected ip, but BD cell '/uiSensorRGB565_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </uiSensorRGB565_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uifdma_vbuf_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/uifdma_vbuf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uifdma_vbuf_0> to completely resolve these warnings.
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_031c' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us_df .
Exporting to file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_auto_us_df_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_s00_regslice_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_df_0, cache-ID = fab1950ae5c86d56; cache size = 125.039 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_regslice_0, cache-ID = 7763f94ac09cc049; cache size = 125.039 MB.
[Wed Apr 28 16:03:58 2021] Launched synth_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/synth_1/runme.log
[Wed Apr 28 16:03:58 2021] Launched impl_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 5023.527 ; gain = 7.266
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249856109
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249856109
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2312] Device dummy_dap_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/system_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/system_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/system_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5061.766 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
WARNING: [Labtools 27-3089] Calibration is still in-progress.
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
File in use: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdma/FDMA.xml
File ignored: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdmavbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
File in use: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdma/FDMA_rtl.xml
File ignored: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdmavbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
report_ip_status -name ip_status
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
report_ip_status -name ip_status 
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249856109
upgrade_ip -vlnv xilinx.com:user:uicfg5640:1.0 [get_ips  system_uicfg5640_0_0] -log ip_upgrade.log
Upgrading 'G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_uicfg5640_0_0 from uicfg5640_v1_0 1.0 to uicfg5640_v1_0 1.0
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
Wrote  : <G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/ZU07A/EG/fpga/03_fdma_camx1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_uicfg5640_0_0] -no_script -sync -force -quiet
generate_target all [get_files  G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd]
CRITICAL WARNING: [BD 41-1761] Reset pin '/uiSensorRGB565_0/rstn_i' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/uiSensorRGB565_0/cmos_clk_i
/uiSensorRGB565_0/cmos_pclk_i

INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /uiFDMA_0/M_AXI_ACLK have been updated from connected ip, but BD cell '/uiFDMA_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uiFDMA_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uiSensorRGB565_0/cmos_clk_i have been updated from connected ip, but BD cell '/uiSensorRGB565_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </uiSensorRGB565_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uifdma_vbuf_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/uifdma_vbuf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uifdma_vbuf_0> to completely resolve these warnings.
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_031c' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block uicfg5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us_df .
Exporting to file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5107.594 ; gain = 15.973
catch { config_ip_cache -export [get_ips -all system_uicfg5640_0_0] }
catch { config_ip_cache -export [get_ips -all system_s00_regslice_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_regslice_0, cache-ID = 7763f94ac09cc049; cache size = 125.039 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_df_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_df_0, cache-ID = fab1950ae5c86d56; cache size = 125.039 MB.
export_ip_user_files -of_objects [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd]
launch_runs system_uicfg5640_0_0_synth_1 -jobs 8
[Wed Apr 28 17:22:04 2021] Launched system_uicfg5640_0_0_synth_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1/runme.log
export_simulation -of_objects [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files/sim_scripts -ip_user_files_dir G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files -ipstatic_source_dir G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/modelsim} {questa=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/questa} {riviera=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/riviera} {activehdl=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/synth_1

reset_run system_uicfg5640_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 28 17:26:01 2021] Launched system_uicfg5640_0_0_synth_1, synth_1...
Run output will be captured here:
system_uicfg5640_0_0_synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1/runme.log
synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/synth_1/runme.log
[Wed Apr 28 17:26:01 2021] Launched impl_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
File in use: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdma/FDMA.xml
File ignored: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdmavbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
File in use: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdma/FDMA_rtl.xml
File ignored: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdmavbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:uicfg5640:1.0 [get_ips  system_uicfg5640_0_0] -log ip_upgrade.log
Upgrading 'G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_uicfg5640_0_0 from uicfg5640_v1_0 1.0 to uicfg5640_v1_0 1.0
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/ZU07A/EG/fpga/03_fdma_camx1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_uicfg5640_0_0] -no_script -sync -force -quiet
generate_target all [get_files  G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd]
CRITICAL WARNING: [BD 41-1761] Reset pin '/uiSensorRGB565_0/rstn_i' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/uiSensorRGB565_0/cmos_clk_i
/uiSensorRGB565_0/cmos_pclk_i

INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /uiFDMA_0/M_AXI_ACLK have been updated from connected ip, but BD cell '/uiFDMA_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uiFDMA_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uiSensorRGB565_0/cmos_clk_i have been updated from connected ip, but BD cell '/uiSensorRGB565_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </uiSensorRGB565_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uifdma_vbuf_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/uifdma_vbuf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uifdma_vbuf_0> to completely resolve these warnings.
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_031c' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block uicfg5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us_df .
Exporting to file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5112.227 ; gain = 0.359
catch { config_ip_cache -export [get_ips -all system_uicfg5640_0_0] }
catch { config_ip_cache -export [get_ips -all system_s00_regslice_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_regslice_0, cache-ID = 7763f94ac09cc049; cache size = 125.039 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_df_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_df_0, cache-ID = fab1950ae5c86d56; cache size = 125.039 MB.
export_ip_user_files -of_objects [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd]
launch_runs system_uicfg5640_0_0_synth_1 -jobs 8
[Wed Apr 28 17:30:58 2021] Launched system_uicfg5640_0_0_synth_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1/runme.log
export_simulation -of_objects [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files/sim_scripts -ip_user_files_dir G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files -ipstatic_source_dir G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/modelsim} {questa=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/questa} {riviera=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/riviera} {activehdl=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xa3'". [g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ipshared/ab0c/ui5640reg.v:42]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xa3'". [g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ipshared/ab0c/ui5640reg.v:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xa3'". [g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ipshared/ab0c/ui5640reg.v:42]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xa3'". [g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ipshared/ab0c/ui5640reg.v:280]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
File in use: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdma/FDMA.xml
File ignored: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdmavbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
File in use: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdma/FDMA_rtl.xml
File ignored: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdmavbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:uicfg5640:1.0 [get_ips  system_uicfg5640_0_0] -log ip_upgrade.log
Upgrading 'G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_uicfg5640_0_0 from uicfg5640_v1_0 1.0 to uicfg5640_v1_0 1.0
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/ZU07A/EG/fpga/03_fdma_camx1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_uicfg5640_0_0] -no_script -sync -force -quiet
generate_target all [get_files  G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd]
CRITICAL WARNING: [BD 41-1761] Reset pin '/uiSensorRGB565_0/rstn_i' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/uiSensorRGB565_0/cmos_clk_i
/uiSensorRGB565_0/cmos_pclk_i

INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /uiFDMA_0/M_AXI_ACLK have been updated from connected ip, but BD cell '/uiFDMA_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uiFDMA_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uiSensorRGB565_0/cmos_clk_i have been updated from connected ip, but BD cell '/uiSensorRGB565_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </uiSensorRGB565_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uifdma_vbuf_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/uifdma_vbuf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uifdma_vbuf_0> to completely resolve these warnings.
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_031c' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block uicfg5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us_df .
Exporting to file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5164.953 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_uicfg5640_0_0] }
catch { config_ip_cache -export [get_ips -all system_s00_regslice_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_regslice_0, cache-ID = 7763f94ac09cc049; cache size = 125.039 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_df_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_df_0, cache-ID = fab1950ae5c86d56; cache size = 125.039 MB.
export_ip_user_files -of_objects [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd]
launch_runs system_uicfg5640_0_0_synth_1 -jobs 8
[Wed Apr 28 17:35:49 2021] Launched system_uicfg5640_0_0_synth_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1/runme.log
export_simulation -of_objects [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files/sim_scripts -ip_user_files_dir G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files -ipstatic_source_dir G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/modelsim} {questa=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/questa} {riviera=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/riviera} {activehdl=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
report_ip_status -name ip_status 
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/synth_1

reset_run system_uicfg5640_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 28 17:41:05 2021] Launched system_uicfg5640_0_0_synth_1, synth_1...
Run output will be captured here:
system_uicfg5640_0_0_synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1/runme.log
synth_1: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/synth_1/runme.log
[Wed Apr 28 17:41:05 2021] Launched impl_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
File in use: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdma/FDMA.xml
File ignored: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdmavbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
File in use: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdma/FDMA_rtl.xml
File ignored: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdmavbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:uicfg5640:1.0 [get_ips  system_uicfg5640_0_0] -log ip_upgrade.log
Upgrading 'G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_uicfg5640_0_0 from uicfg5640_v1_0 1.0 to uicfg5640_v1_0 1.0
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/ZU07A/EG/fpga/03_fdma_camx1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_uicfg5640_0_0] -no_script -sync -force -quiet
generate_target all [get_files  G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd]
CRITICAL WARNING: [BD 41-1761] Reset pin '/uiSensorRGB565_0/rstn_i' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/uiSensorRGB565_0/cmos_clk_i
/uiSensorRGB565_0/cmos_pclk_i

INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /uiFDMA_0/M_AXI_ACLK have been updated from connected ip, but BD cell '/uiFDMA_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uiFDMA_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uiSensorRGB565_0/cmos_clk_i have been updated from connected ip, but BD cell '/uiSensorRGB565_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </uiSensorRGB565_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uifdma_vbuf_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/uifdma_vbuf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uifdma_vbuf_0> to completely resolve these warnings.
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_031c' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block uicfg5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us_df .
Exporting to file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5173.941 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_uicfg5640_0_0] }
catch { config_ip_cache -export [get_ips -all system_s00_regslice_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_regslice_0, cache-ID = 7763f94ac09cc049; cache size = 125.039 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_df_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_df_0, cache-ID = fab1950ae5c86d56; cache size = 125.039 MB.
export_ip_user_files -of_objects [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd]
launch_runs system_uicfg5640_0_0_synth_1 -jobs 8
[Wed Apr 28 17:43:24 2021] Launched system_uicfg5640_0_0_synth_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1/runme.log
export_simulation -of_objects [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files/sim_scripts -ip_user_files_dir G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files -ipstatic_source_dir G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/modelsim} {questa=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/questa} {riviera=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/riviera} {activehdl=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
File in use: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdma/FDMA.xml
File ignored: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdmavbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
File in use: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdma/FDMA_rtl.xml
File ignored: g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip/uifdmavbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZU07A/EG/fpga/03_fdma_camx1/uisrc/03_ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:uicfg5640:1.0 [get_ips  system_uicfg5640_0_0] -log ip_upgrade.log
Upgrading 'G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_uicfg5640_0_0 from uicfg5640_v1_0 1.0 to uicfg5640_v1_0 1.0
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/ZU07A/EG/fpga/03_fdma_camx1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_uicfg5640_0_0] -no_script -sync -force -quiet
generate_target all [get_files  G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd]
CRITICAL WARNING: [BD 41-1761] Reset pin '/uiSensorRGB565_0/rstn_i' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/uiSensorRGB565_0/cmos_clk_i
/uiSensorRGB565_0/cmos_pclk_i

INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /uiFDMA_0/M_AXI_ACLK have been updated from connected ip, but BD cell '/uiFDMA_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uiFDMA_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uiSensorRGB565_0/cmos_clk_i have been updated from connected ip, but BD cell '/uiSensorRGB565_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </uiSensorRGB565_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /uifdma_vbuf_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/uifdma_vbuf_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.00 
Please resolve any mismatches by directly setting properties on BD cell </uifdma_vbuf_0> to completely resolve these warnings.
Wrote  : <G:\ZU07A\EG\fpga\03_fdma_camx1\fpga_prj.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_031c' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block uicfg5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us_df .
Exporting to file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5174.762 ; gain = 0.109
catch { config_ip_cache -export [get_ips -all system_uicfg5640_0_0] }
catch { config_ip_cache -export [get_ips -all system_s00_regslice_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_regslice_0, cache-ID = 7763f94ac09cc049; cache size = 125.039 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_df_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_df_0, cache-ID = fab1950ae5c86d56; cache size = 125.039 MB.
export_ip_user_files -of_objects [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd]
launch_runs system_uicfg5640_0_0_synth_1 -jobs 8
[Wed Apr 28 17:47:27 2021] Launched system_uicfg5640_0_0_synth_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/system_uicfg5640_0_0_synth_1/runme.log
export_simulation -of_objects [get_files G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd] -directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files/sim_scripts -ip_user_files_dir G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files -ipstatic_source_dir G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/modelsim} {questa=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/questa} {riviera=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/riviera} {activehdl=G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 28 17:48:57 2021] Launched synth_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/synth_1/runme.log
[Wed Apr 28 17:48:57 2021] Launched impl_1...
Run output will be captured here: G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249856109
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2312] Device dummy_dap_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/system_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/system_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.runs/impl_1/system_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5226.938 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
WARNING: [Labtools 27-3089] Calibration is still in-progress.
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249856109
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249856109
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2312] Device dummy_dap_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249856109
open_bd_design {G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
delete_bd_objs [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_cells xlconcat_0]
close_bd_design [get_bd_designs system]
Wrote  : <G:/ZU07A/EG/fpga/03_fdma_camx1/fpga_prj.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 28 19:33:31 2021...
