/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [52:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire [22:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z[5] & in_data[108]);
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 9'h000;
    else _00_ <= { in_data[63:59], celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z[7:3] == celloutsig_1_0z[46:42];
  assign celloutsig_1_5z = celloutsig_1_0z[41:39] == { celloutsig_1_0z[42], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_0z[4:2], celloutsig_1_2z } == { celloutsig_1_3z[4:2], celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_0z[28:16], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z } == in_data[169:152];
  assign celloutsig_0_6z = celloutsig_0_5z >= _00_[8:6];
  assign celloutsig_1_10z = { celloutsig_1_6z[1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } > { celloutsig_1_6z[0], celloutsig_1_9z };
  assign celloutsig_0_5z = _00_[3:1] % { 1'h1, in_data[54], celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_0z[10:7], celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[5:4], celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_1_15z = { celloutsig_1_11z[3:0], celloutsig_1_14z, celloutsig_1_13z } % { 1'h1, celloutsig_1_0z[15:9], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_2z = in_data[50:47] % { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[182:130] * in_data[158:106];
  assign celloutsig_1_6z = { celloutsig_1_3z[5], celloutsig_1_5z, celloutsig_1_4z } * celloutsig_1_0z[10:8];
  assign celloutsig_1_3z = - in_data[144:138];
  assign celloutsig_1_9z = - { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_14z = - { celloutsig_1_6z[2], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_18z = - { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_2z };
  assign celloutsig_1_19z = - { celloutsig_1_6z[0], celloutsig_1_14z };
  assign celloutsig_1_4z = | in_data[152:144];
  assign celloutsig_1_7z = | { celloutsig_1_3z[6:4], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_0z = ~^ in_data[9:7];
  assign celloutsig_0_7z = ~^ in_data[26:15];
  assign { out_data[150:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
