Fitter report for BumperCar
Mon Jun 04 15:02:28 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Output Pin Default Load For Reported TCO
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Jun 04 15:02:28 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; BumperCar                                       ;
; Top-level Entity Name              ; BumperCar                                       ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C70F672C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 750 / 68,416 ( 1 % )                            ;
;     Total combinational functions  ; 595 / 68,416 ( < 1 % )                          ;
;     Dedicated logic registers      ; 376 / 68,416 ( < 1 % )                          ;
; Total registers                    ; 376                                             ;
; Total pins                         ; 67 / 422 ( 16 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 1,152,000 ( 0 % )                           ;
; Embedded Multiplier 9-bit elements ; 0 / 300 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C70F672C8                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; led[0]     ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; led[10]    ; PIN_AC8       ; QSF Assignment ;
; Location ;                ;              ; led[11]    ; PIN_AD8       ; QSF Assignment ;
; Location ;                ;              ; led[12]    ; PIN_AE6       ; QSF Assignment ;
; Location ;                ;              ; led[13]    ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; led[14]    ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; led[15]    ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; led[16]    ; PIN_AF7       ; QSF Assignment ;
; Location ;                ;              ; led[17]    ; PIN_AE8       ; QSF Assignment ;
; Location ;                ;              ; led[18]    ; PIN_AF8       ; QSF Assignment ;
; Location ;                ;              ; led[19]    ; PIN_AC9       ; QSF Assignment ;
; Location ;                ;              ; led[1]     ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; led[20]    ; PIN_AC10      ; QSF Assignment ;
; Location ;                ;              ; led[21]    ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; led[22]    ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; led[23]    ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; led[24]    ; PIN_AC11      ; QSF Assignment ;
; Location ;                ;              ; led[25]    ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; led[26]    ; PIN_AE10      ; QSF Assignment ;
; Location ;                ;              ; led[27]    ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; led[28]    ; PIN_AD15      ; QSF Assignment ;
; Location ;                ;              ; led[29]    ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; led[2]     ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; led[30]    ; PIN_AC15      ; QSF Assignment ;
; Location ;                ;              ; led[31]    ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; led[3]     ; PIN_AE15      ; QSF Assignment ;
; Location ;                ;              ; led[4]     ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; led[5]     ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; led[6]     ; PIN_AC12      ; QSF Assignment ;
; Location ;                ;              ; led[7]     ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; led[8]     ; PIN_AC7       ; QSF Assignment ;
; Location ;                ;              ; led[9]     ; PIN_AB8       ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1046 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1046 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1043    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/cslab9-422/Desktop/BumperCar/output_files/BumperCar.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 750 / 68,416 ( 1 % )   ;
;     -- Combinational with no register       ; 374                    ;
;     -- Register only                        ; 155                    ;
;     -- Combinational with a register        ; 221                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 142                    ;
;     -- 3 input functions                    ; 123                    ;
;     -- <=2 input functions                  ; 330                    ;
;     -- Register only                        ; 155                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 290                    ;
;     -- arithmetic mode                      ; 305                    ;
;                                             ;                        ;
; Total registers*                            ; 376 / 69,634 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 376 / 68,416 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 1,218 ( 0 % )      ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 70 / 4,276 ( 2 % )     ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 67 / 422 ( 16 % )      ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )         ;
;                                             ;                        ;
; Global signals                              ; 3                      ;
; M4Ks                                        ; 0 / 250 ( 0 % )        ;
; Total block memory bits                     ; 0 / 1,152,000 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 1,152,000 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 300 ( 0 % )        ;
; PLLs                                        ; 0 / 4 ( 0 % )          ;
; Global clocks                               ; 3 / 16 ( 19 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%           ;
; Peak interconnect usage (total/H/V)         ; 5% / 4% / 7%           ;
; Maximum fan-out                             ; 255                    ;
; Highest non-global fan-out                  ; 69                     ;
; Total fan-out                               ; 3088                   ;
; Average fan-out                             ; 2.62                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 750 / 68416 ( 1 % )   ; 0 / 68416 ( 0 % )              ;
;     -- Combinational with no register       ; 374                   ; 0                              ;
;     -- Register only                        ; 155                   ; 0                              ;
;     -- Combinational with a register        ; 221                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 142                   ; 0                              ;
;     -- 3 input functions                    ; 123                   ; 0                              ;
;     -- <=2 input functions                  ; 330                   ; 0                              ;
;     -- Register only                        ; 155                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 290                   ; 0                              ;
;     -- arithmetic mode                      ; 305                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 376                   ; 0                              ;
;     -- Dedicated logic registers            ; 376 / 68416 ( < 1 % ) ; 0 / 68416 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 70 / 4276 ( 2 % )     ; 0 / 4276 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 67                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 300 ( 0 % )       ; 0 / 300 ( 0 % )                ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; Clock control block                         ; 3 / 20 ( 15 % )       ; 0 / 20 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 3088                  ; 0                              ;
;     -- Registered Connections               ; 990                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 1                     ; 0                              ;
;     -- Output Ports                         ; 34                    ; 0                              ;
;     -- Bidir Ports                          ; 32                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                    ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk100m ; N2    ; 2        ; 0            ; 25           ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; b[0]               ; T4    ; 1        ; 0            ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; b[1]               ; U2    ; 1        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; b[2]               ; U1    ; 1        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[0]  ; N24   ; 5        ; 95           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[10] ; AB23  ; 6        ; 95           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[11] ; AB25  ; 6        ; 95           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[12] ; AB26  ; 6        ; 95           ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[13] ; V22   ; 6        ; 95           ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[14] ; AA26  ; 6        ; 95           ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[15] ; AA25  ; 6        ; 95           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[16] ; Y24   ; 6        ; 95           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[17] ; Y23   ; 6        ; 95           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[18] ; AF23  ; 7        ; 93           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[19] ; AE23  ; 7        ; 93           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[1]  ; N23   ; 5        ; 95           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[2]  ; AC23  ; 6        ; 95           ; 2            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[3]  ; AC26  ; 6        ; 95           ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[4]  ; AD24  ; 6        ; 95           ; 3            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[5]  ; AC24  ; 6        ; 95           ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[6]  ; Y22   ; 6        ; 95           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[7]  ; AA24  ; 6        ; 95           ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[8]  ; AA23  ; 6        ; 95           ; 6            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_addr[9]  ; AB24  ; 6        ; 95           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_ce       ; AB21  ; 7        ; 93           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_oe       ; AD25  ; 6        ; 95           ; 2            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; base_sram_we       ; AC25  ; 6        ; 95           ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; g[0]               ; R5    ; 1        ; 0            ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; g[1]               ; T2    ; 1        ; 0            ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; g[2]               ; T3    ; 1        ; 0            ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; hs                 ; U3    ; 1        ; 0            ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; r[0]               ; R2    ; 1        ; 0            ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; r[1]               ; R3    ; 1        ; 0            ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; r[2]               ; R4    ; 1        ; 0            ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vs                 ; U4    ; 1        ; 0            ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+-------------------------------------------------------------------------------------------------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source                                                                                        ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+-------------------------------------------------------------------------------------------------------------+---------------------+
; base_sram_data[0]  ; Y26   ; 6        ; 95           ; 10           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en  ; -                   ;
; base_sram_data[10] ; V26   ; 6        ; 95           ; 13           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en ; -                   ;
; base_sram_data[11] ; U24   ; 6        ; 95           ; 16           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en ; -                   ;
; base_sram_data[12] ; U23   ; 6        ; 95           ; 16           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en ; -                   ;
; base_sram_data[13] ; U25   ; 6        ; 95           ; 17           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en ; -                   ;
; base_sram_data[14] ; U26   ; 6        ; 95           ; 17           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en ; -                   ;
; base_sram_data[15] ; T25   ; 6        ; 95           ; 19           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en ; -                   ;
; base_sram_data[16] ; T24   ; 6        ; 95           ; 19           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en ; -                   ;
; base_sram_data[17] ; T23   ; 6        ; 95           ; 21           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en ; -                   ;
; base_sram_data[18] ; T22   ; 6        ; 95           ; 22           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en ; -                   ;
; base_sram_data[19] ; R24   ; 6        ; 95           ; 24           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en ; -                   ;
; base_sram_data[1]  ; Y25   ; 6        ; 95           ; 10           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en  ; -                   ;
; base_sram_data[20] ; R25   ; 6        ; 95           ; 24           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en ; -                   ;
; base_sram_data[21] ; P24   ; 6        ; 95           ; 25           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en ; -                   ;
; base_sram_data[22] ; P23   ; 6        ; 95           ; 25           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en ; -                   ;
; base_sram_data[23] ; L24   ; 5        ; 95           ; 33           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en ; -                   ;
; base_sram_data[24] ; L23   ; 5        ; 95           ; 34           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en ; -                   ;
; base_sram_data[25] ; K24   ; 5        ; 95           ; 35           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en ; -                   ;
; base_sram_data[26] ; K22   ; 5        ; 95           ; 39           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en ; -                   ;
; base_sram_data[27] ; K23   ; 5        ; 95           ; 35           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en ; -                   ;
; base_sram_data[28] ; M22   ; 5        ; 95           ; 31           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en ; -                   ;
; base_sram_data[29] ; M23   ; 5        ; 95           ; 31           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en ; -                   ;
; base_sram_data[2]  ; U22   ; 6        ; 95           ; 10           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en  ; -                   ;
; base_sram_data[30] ; M24   ; 5        ; 95           ; 28           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en ; -                   ;
; base_sram_data[31] ; M25   ; 5        ; 95           ; 27           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en ; -                   ;
; base_sram_data[3]  ; W24   ; 6        ; 95           ; 11           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en  ; -                   ;
; base_sram_data[4]  ; W23   ; 6        ; 95           ; 11           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en  ; -                   ;
; base_sram_data[5]  ; W25   ; 6        ; 95           ; 12           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en  ; -                   ;
; base_sram_data[6]  ; W26   ; 6        ; 95           ; 12           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en  ; -                   ;
; base_sram_data[7]  ; V23   ; 6        ; 95           ; 13           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en  ; -                   ;
; base_sram_data[8]  ; V24   ; 6        ; 95           ; 13           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en  ; -                   ;
; base_sram_data[9]  ; V25   ; 6        ; 95           ; 13           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en  ; -                   ;
+--------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+-------------------------------------------------------------------------------------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 59 ( 19 % ) ; 3.3V          ; --           ;
; 2        ; 3 / 55 ( 5 % )   ; 3.3V          ; --           ;
; 3        ; 0 / 46 ( 0 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 50 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 11 / 62 ( 18 % ) ; 3.3V          ; --           ;
; 6        ; 42 / 54 ( 78 % ) ; 3.3V          ; --           ;
; 7        ; 3 / 50 ( 6 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 46 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 631        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 629        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 626        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 605        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 593        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 585        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 579        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 561        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 558        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 540        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 532        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 514        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 510        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 497        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 494        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 493        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 137        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 136        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 153        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 152        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 160        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA6      ; 171        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 170        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 200        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 201        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 203        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 234        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 249        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 251        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA15     ; 254        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 271        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 283        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA18     ; 286        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 302        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 333        ; 6        ; base_sram_addr[8]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA24     ; 332        ; 6        ; base_sram_addr[7]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA25     ; 343        ; 6        ; base_sram_addr[15]                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA26     ; 344        ; 6        ; base_sram_addr[14]                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ; 151        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 150        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 166        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 167        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 195        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 202        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 224        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 256        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 279        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 293        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 315        ; 7        ; base_sram_ce                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 335        ; 6        ; base_sram_addr[10]                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 334        ; 6        ; base_sram_addr[9]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB25     ; 340        ; 6        ; base_sram_addr[11]                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 339        ; 6        ; base_sram_addr[12]                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 155        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 154        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 169        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 174        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC6      ; 175        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC7      ; 192        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC8      ; 196        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 215        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 217        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC11     ; 222        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 230        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC13     ; 242        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 248        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC15     ; 257        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 264        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC17     ; 269        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 280        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 290        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 294        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 310        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ; 314        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 318        ; 6        ; base_sram_addr[2]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC24     ; 323        ; 6        ; base_sram_addr[5]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC25     ; 336        ; 6        ; base_sram_we                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 337        ; 6        ; base_sram_addr[3]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 162        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 163        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 176        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 177        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 180        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 181        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD8      ; 197        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 221        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 227        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD12     ; 236        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 243        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 247        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD16     ; 263        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 270        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 289        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 311        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 313        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ; 312        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 322        ; 6        ; base_sram_addr[4]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD25     ; 321        ; 6        ; base_sram_oe                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 164        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 165        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 172        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 178        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 198        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 205        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 211        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 219        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 225        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 228        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE12     ; 237        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 240        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE14     ; 245        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AE15     ; 246        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 262        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 266        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 274        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 278        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 292        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 296        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 309        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 317        ; 7        ; base_sram_addr[19]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE24     ; 320        ; 6        ; ~LVDS195p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 319        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 173        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 179        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 199        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 206        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 212        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 220        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 226        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 241        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF14     ; 244        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 265        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 273        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 277        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 291        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 295        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 308        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 316        ; 7        ; base_sram_addr[18]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 630        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 628        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 627        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 606        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 594        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 586        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 580        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 568        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 564        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 560        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B14      ; 559        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 551        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 549        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 539        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 531        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 513        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 509        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 496        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 495        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 492        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 475        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 474        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 625        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 633        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 632        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 608        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 603        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 599        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 584        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ; 569        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C12      ; 565        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C13      ; 562        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 552        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 548        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 528        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 511        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 490        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 489        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 488        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 470        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 471        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 17         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 16         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 624        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D6       ; 607        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 609        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 604        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 600        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 583        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 575        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D12      ; 577        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 563        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D14      ; 557        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 543        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 541        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D17      ; 527        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 516        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 512        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 503        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 491        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 484        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 466        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 467        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 26         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 25         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 613        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 588        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 578        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 542        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 515        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 504        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 485        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 478        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 477        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 463        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 464        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 36         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 35         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 14         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 15         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 18         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 610        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 602        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 590        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 571        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 554        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F14      ; 556        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 535        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 534        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 525        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 522        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 487        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 486        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 458        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 459        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 454        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 453        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 37         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 38         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 30         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 29         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G6       ; 9          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 611        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 601        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 581        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 570        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ; 553        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 555        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 536        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 533        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 526        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 519        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 483        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 482        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 451        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 450        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 448        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 447        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 44         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 43         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 39         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 40         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 23         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 481        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 446        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 445        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 440        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 439        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 46         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 45         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 41         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 42         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 24         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J6       ; 32         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 21         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 20         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 456        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 457        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 460        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 444        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 443        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 432        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 431        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 51         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 52         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 48         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 47         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 28         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 27         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 34         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 33         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K19      ; 438        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 437        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 449        ; 5        ; base_sram_data[26]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K23      ; 436        ; 5        ; base_sram_data[27]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K24      ; 435        ; 5        ; base_sram_data[25]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K25      ; 422        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 421        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 66         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 67         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 53         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 63         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 62         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 79         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 427        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 433        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 434        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 430        ; 5        ; base_sram_data[24]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L24      ; 429        ; 5        ; base_sram_data[23]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L25      ; 428        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 76         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 75         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 71         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M5       ; 72         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 78         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 80         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ; 77         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 418        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 417        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 412        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 420        ; 5        ; base_sram_data[28]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M23      ; 419        ; 5        ; base_sram_data[29]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 409        ; 5        ; base_sram_data[30]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M25      ; 408        ; 5        ; base_sram_data[31]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 85         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 84         ; 2        ; clk100m                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 82         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 83         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 81         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 86         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 414        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ; 407        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 406        ; 5        ; base_sram_addr[1]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N24      ; 405        ; 5        ; base_sram_addr[0]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N25      ; 404        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ; 403        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 88         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P2       ; 87         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P3       ; 89         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 90         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 99         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 98         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 396        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 395        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 400        ; 6        ; base_sram_data[22]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P24      ; 399        ; 6        ; base_sram_data[21]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P25      ; 402        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P26      ; 401        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 91         ; 1        ; r[0]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 92         ; 1        ; r[1]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 93         ; 1        ; r[2]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 95         ; 1        ; g[0]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 104        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 105        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R20      ; 392        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 393        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 394        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 397        ; 6        ; base_sram_data[19]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 398        ; 6        ; base_sram_data[20]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 100        ; 1        ; g[1]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 101        ; 1        ; g[2]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 108        ; 1        ; b[0]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 116        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 115        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ; 373        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 369        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 390        ; 6        ; base_sram_data[18]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T23      ; 387        ; 6        ; base_sram_data[17]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T24      ; 381        ; 6        ; base_sram_data[16]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T25      ; 380        ; 6        ; base_sram_data[15]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 110        ; 1        ; b[2]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 109        ; 1        ; b[1]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 111        ; 1        ; hs                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 112        ; 1        ; vs                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 128        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 126        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 127        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 364        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 363        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 347        ; 6        ; base_sram_data[2]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U23      ; 368        ; 6        ; base_sram_data[12]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U24      ; 367        ; 6        ; base_sram_data[11]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U25      ; 371        ; 6        ; base_sram_data[13]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U26      ; 372        ; 6        ; base_sram_data[14]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 113        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 114        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 118        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 117        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 134        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 135        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 145        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 324        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 325        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 338        ; 6        ; base_sram_addr[13]                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V23      ; 356        ; 6        ; base_sram_data[7]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V24      ; 357        ; 6        ; base_sram_data[8]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V25      ; 358        ; 6        ; base_sram_data[9]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V26      ; 359        ; 6        ; base_sram_data[10]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 121        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 120        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 130        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 129        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 144        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 328        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 351        ; 6        ; base_sram_data[4]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W24      ; 350        ; 6        ; base_sram_data[3]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W25      ; 354        ; 6        ; base_sram_data[5]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W26      ; 355        ; 6        ; base_sram_data[6]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 133        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 132        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 142        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 143        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 161        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 194        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 204        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 235        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 250        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 252        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 253        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 272        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 301        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 326        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 327        ; 6        ; base_sram_addr[6]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 342        ; 6        ; base_sram_addr[17]                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 341        ; 6        ; base_sram_addr[16]                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 346        ; 6        ; base_sram_data[1]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y26      ; 345        ; 6        ; base_sram_data[0]                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                              ; Library Name ;
+--------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------+--------------+
; |BumperCar                                 ; 750 (0)     ; 376 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 67   ; 0            ; 374 (0)      ; 155 (0)           ; 221 (0)          ; |BumperCar                                                                                       ; work         ;
;    |vga_ctrl:vga_ctrl_realization|         ; 750 (50)    ; 376 (27)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 374 (23)     ; 155 (2)           ; 221 (23)         ; |BumperCar|vga_ctrl:vga_ctrl_realization                                                         ; work         ;
;       |paint:paint_realization|            ; 702 (587)   ; 349 (230)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 351 (351)    ; 153 (41)          ; 198 (197)        ; |BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization                                 ; work         ;
;          |sram_ctrl:sram_ctrl_realization| ; 119 (119)   ; 119 (119)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 112 (112)         ; 7 (7)            ; |BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization ; work         ;
+--------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+--------------------+----------+---------------+---------------+-----------------------+-----+
; Name               ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+--------------------+----------+---------------+---------------+-----------------------+-----+
; base_sram_data[0]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[1]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[2]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[3]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[4]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[5]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[6]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[7]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[8]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[9]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[10] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[11] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[12] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[13] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[14] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[15] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[16] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[17] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[18] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[19] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[20] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[21] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[22] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[23] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[24] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[25] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[26] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[27] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[28] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[29] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[30] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; base_sram_data[31] ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; hs                 ; Output   ; --            ; --            ; --                    ; --  ;
; vs                 ; Output   ; --            ; --            ; --                    ; --  ;
; r[0]               ; Output   ; --            ; --            ; --                    ; --  ;
; r[1]               ; Output   ; --            ; --            ; --                    ; --  ;
; r[2]               ; Output   ; --            ; --            ; --                    ; --  ;
; g[0]               ; Output   ; --            ; --            ; --                    ; --  ;
; g[1]               ; Output   ; --            ; --            ; --                    ; --  ;
; g[2]               ; Output   ; --            ; --            ; --                    ; --  ;
; b[0]               ; Output   ; --            ; --            ; --                    ; --  ;
; b[1]               ; Output   ; --            ; --            ; --                    ; --  ;
; b[2]               ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_we       ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_oe       ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_ce       ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[13] ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[14] ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[15] ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[16] ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[17] ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[18] ; Output   ; --            ; --            ; --                    ; --  ;
; base_sram_addr[19] ; Output   ; --            ; --            ; --                    ; --  ;
; clk100m            ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
+--------------------+----------+---------------+---------------+-----------------------+-----+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                               ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; base_sram_data[0]                                                                                                 ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]~feeder  ; 0                 ; 6       ;
; base_sram_data[1]                                                                                                 ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]~feeder  ; 0                 ; 6       ;
; base_sram_data[2]                                                                                                 ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]~feeder  ; 0                 ; 6       ;
; base_sram_data[3]                                                                                                 ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]         ; 1                 ; 6       ;
; base_sram_data[4]                                                                                                 ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]~feeder  ; 0                 ; 6       ;
; base_sram_data[5]                                                                                                 ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]~feeder  ; 1                 ; 6       ;
; base_sram_data[6]                                                                                                 ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]         ; 0                 ; 6       ;
; base_sram_data[7]                                                                                                 ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]         ; 1                 ; 6       ;
; base_sram_data[8]                                                                                                 ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]~feeder  ; 0                 ; 6       ;
; base_sram_data[9]                                                                                                 ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]~feeder  ; 1                 ; 6       ;
; base_sram_data[10]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]~feeder ; 0                 ; 6       ;
; base_sram_data[11]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]~feeder ; 1                 ; 6       ;
; base_sram_data[12]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]~feeder ; 1                 ; 6       ;
; base_sram_data[13]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]~feeder ; 0                 ; 6       ;
; base_sram_data[14]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]~feeder ; 1                 ; 6       ;
; base_sram_data[15]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]~feeder ; 0                 ; 6       ;
; base_sram_data[16]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]        ; 0                 ; 6       ;
; base_sram_data[17]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]        ; 1                 ; 6       ;
; base_sram_data[18]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]~feeder ; 0                 ; 6       ;
; base_sram_data[19]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]~feeder ; 1                 ; 6       ;
; base_sram_data[20]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]~feeder ; 0                 ; 6       ;
; base_sram_data[21]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]~feeder ; 1                 ; 6       ;
; base_sram_data[22]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]        ; 0                 ; 6       ;
; base_sram_data[23]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]        ; 1                 ; 6       ;
; base_sram_data[24]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]~feeder ; 0                 ; 6       ;
; base_sram_data[25]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]~feeder ; 1                 ; 6       ;
; base_sram_data[26]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]~feeder ; 0                 ; 6       ;
; base_sram_data[27]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]~feeder ; 0                 ; 6       ;
; base_sram_data[28]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]~feeder ; 1                 ; 6       ;
; base_sram_data[29]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]~feeder ; 1                 ; 6       ;
; base_sram_data[30]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]~feeder ; 0                 ; 6       ;
; base_sram_data[31]                                                                                                ;                   ;         ;
;      - vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]~feeder ; 0                 ; 6       ;
; clk100m                                                                                                           ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                        ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; clk100m                                                                                                     ; PIN_N2             ; 2       ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; vga_ctrl:vga_ctrl_realization|Equal2~2                                                                      ; LCCOMB_X83_Y17_N28 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                        ; LCFF_X94_Y26_N7    ; 255     ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                        ; LCFF_X94_Y26_N9    ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal9~2                                              ; LCCOMB_X80_Y17_N30 ; 50      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]~20                                            ; LCCOMB_X82_Y19_N18 ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]~0                                 ; LCCOMB_X81_Y19_N4  ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                                                    ; LCFF_X89_Y18_N29   ; 69      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]~24                                   ; LCCOMB_X83_Y16_N26 ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19]~23                                  ; LCCOMB_X83_Y16_N16 ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[0]~23                              ; LCCOMB_X83_Y20_N24 ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[1]~22                              ; LCCOMB_X83_Y18_N8  ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[0]~24                                   ; LCCOMB_X82_Y16_N12 ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]~23                                   ; LCCOMB_X82_Y18_N28 ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[0]~23                              ; LCCOMB_X82_Y16_N6  ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10]~22                             ; LCCOMB_X82_Y18_N6  ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~0                                           ; LCCOMB_X85_Y17_N22 ; 48      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]~2                                           ; LCCOMB_X82_Y16_N30 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en  ; LCFF_X94_Y18_N25   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en ; LCFF_X93_Y15_N9    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en ; LCFF_X89_Y16_N21   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en ; LCFF_X92_Y16_N23   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en ; LCFF_X94_Y18_N7    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en ; LCFF_X92_Y18_N17   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en ; LCFF_X94_Y18_N29   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en ; LCFF_X94_Y18_N27   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en ; LCFF_X93_Y18_N1    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en ; LCFF_X92_Y18_N27   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en ; LCFF_X92_Y18_N1    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en  ; LCFF_X94_Y18_N19   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en ; LCFF_X94_Y18_N5    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en ; LCFF_X94_Y18_N3    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en ; LCFF_X94_Y18_N1    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en ; LCFF_X94_Y18_N11   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en ; LCFF_X94_Y18_N21   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en ; LCFF_X92_Y18_N11   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en ; LCFF_X94_Y18_N23   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en ; LCFF_X93_Y18_N23   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en ; LCFF_X92_Y18_N13   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en ; LCFF_X92_Y18_N19   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en  ; LCFF_X94_Y18_N17   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en ; LCFF_X94_Y18_N9    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en ; LCFF_X94_Y18_N15   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en  ; LCFF_X93_Y15_N21   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en  ; LCFF_X93_Y15_N11   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en  ; LCFF_X93_Y15_N17   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en  ; LCFF_X93_Y15_N19   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en  ; LCFF_X93_Y15_N5    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en  ; LCFF_X93_Y15_N23   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en  ; LCFF_X92_Y16_N17   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk         ; LCFF_X94_Y26_N31   ; 118     ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state~17                                              ; LCCOMB_X83_Y16_N4  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[0]~0                                      ; LCCOMB_X86_Y18_N0  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[0]~0                                        ; LCCOMB_X86_Y18_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]~32                                      ; LCCOMB_X87_Y16_N16 ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]~34                                     ; LCCOMB_X87_Y18_N8  ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]~31                                      ; LCCOMB_X87_Y18_N16 ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                ; Location         ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; clk100m                                                                                             ; PIN_N2           ; 2       ; Global Clock         ; GCLK2            ; --                        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; LCFF_X94_Y26_N7  ; 255     ; Global Clock         ; GCLK7            ; --                        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; LCFF_X94_Y26_N31 ; 118     ; Global Clock         ; GCLK5            ; --                        ;
+-----------------------------------------------------------------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                          ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------+---------+
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                                                      ; 69      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal9~2                                                ; 50      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~0                                             ; 48      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|pixel_count                                             ; 39      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[0]~0                                          ; 32      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]~32                                        ; 30      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]~23                                     ; 21      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[1]~22                                ; 21      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10]~22                               ; 21      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19]~23                                    ; 21      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]~0                                   ; 20      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[0]~24                                     ; 20      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[0]~23                                ; 20      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[0]~23                                ; 20      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]~24                                     ; 20      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]~20                                              ; 20      ;
; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                                                             ; 18      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]~30                                              ; 17      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]~29                                              ; 17      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]~27                                              ; 17      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]~26                                              ; 17      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[0]~0                                        ; 16      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]~34                                       ; 15      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]~33                                       ; 15      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]~31                                        ; 15      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]~30                                        ; 15      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2                                                ; 15      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]~43                                              ; 14      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]~41                                              ; 14      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]                                          ; 14      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p1                                                ; 14      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]                                        ; 13      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]                                        ; 13      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]                                          ; 13      ;
; vga_ctrl:vga_ctrl_realization|Equal2~2                                                                        ; 12      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]~1                                             ; 11      ;
; vga_ctrl:vga_ctrl_realization|vx_inc[0]                                                                       ; 11      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]~2                                             ; 10      ;
; vga_ctrl:vga_ctrl_realization|vst                                                                             ; 10      ;
; vga_ctrl:vga_ctrl_realization|hst                                                                             ; 10      ;
; vga_ctrl:vga_ctrl_realization|vy[3]                                                                           ; 9       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|WideOr0~0                                               ; 8       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2_del                                            ; 8       ;
; vga_ctrl:vga_ctrl_realization|vx[9]                                                                           ; 8       ;
; vga_ctrl:vga_ctrl_realization|vy[7]                                                                           ; 8       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]~12                                              ; 7       ;
; vga_ctrl:vga_ctrl_realization|vx[7]                                                                           ; 7       ;
; vga_ctrl:vga_ctrl_realization|vx[8]                                                                           ; 7       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Mux311~0                                                ; 6       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state~16                                                ; 6       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]~13                                              ; 6       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p1_del                                            ; 6       ;
; vga_ctrl:vga_ctrl_realization|vy[0]                                                                           ; 6       ;
; vga_ctrl:vga_ctrl_realization|vx[6]                                                                           ; 6       ;
; vga_ctrl:vga_ctrl_realization|vx[4]                                                                           ; 6       ;
; vga_ctrl:vga_ctrl_realization|vx[5]                                                                           ; 6       ;
; vga_ctrl:vga_ctrl_realization|vy[6]                                                                           ; 6       ;
; vga_ctrl:vga_ctrl_realization|vy[8]                                                                           ; 6       ;
; vga_ctrl:vga_ctrl_realization|vy[2]                                                                           ; 6       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state~17                                                ; 5       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~7                                             ; 5       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.nul                                               ; 5       ;
; vga_ctrl:vga_ctrl_realization|vy[5]                                                                           ; 5       ;
; vga_ctrl:vga_ctrl_realization|vy[1]                                                                           ; 5       ;
; vga_ctrl:vga_ctrl_realization|vy[4]                                                                           ; 5       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[6]                                          ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]                                          ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]                                           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal0~5                                                ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal0~0                                                ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~14                                            ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state~15                                                ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~10                                            ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~1                                             ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]~15                                              ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]            ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[15]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[14]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[13]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[10]                                       ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]                                        ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[9]                                        ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]                                        ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]                                        ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]                                        ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]                                        ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]                                        ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]                                        ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[5]                                        ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[4]                                        ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[3]                                        ; 4       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]           ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]           ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]           ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]           ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]            ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]~0                                             ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Mux117~0                                                ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~11                                            ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~6                                             ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal3~3                                                ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal3~1                                                ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]~32                                              ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]~14                                              ; 3       ;
; vga_ctrl:vga_ctrl_realization|vx[0]                                                                           ; 3       ;
; vga_ctrl:vga_ctrl_realization|vx[1]                                                                           ; 3       ;
; vga_ctrl:vga_ctrl_realization|vx[2]                                                                           ; 3       ;
; vga_ctrl:vga_ctrl_realization|vx[3]                                                                           ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]                                        ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]                                        ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[3]                                        ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[2]                                        ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[2]                                        ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[1]                                        ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]                                        ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[0]                                        ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[0]                                        ; 3       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[15]                                         ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[14]                                         ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[13]                                         ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[12]                                         ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[11]                                         ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[10]                                         ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[9]                                          ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[8]                                          ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[7]                                          ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[5]                                          ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[4]                                          ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[3]                                          ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[2]                                          ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[1]                                          ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[0]                                          ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~15                                            ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~12                                            ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~8                                             ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~3                                             ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~2                                             ; 2       ;
; vga_ctrl:vga_ctrl_realization|process_3~1                                                                     ; 2       ;
; vga_ctrl:vga_ctrl_realization|process_3~0                                                                     ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal3~2                                                ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19]                                    ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18]                                    ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17]                                    ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16]                                    ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15]                                    ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14]                                    ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13]                                    ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12]                                    ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11]                                    ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]                                    ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]                                     ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]                                     ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]                                     ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]                                     ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]                                     ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]                                     ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]                                     ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]~25                                              ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]                                     ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]                                     ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]                                     ; 2       ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                          ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|LessThan1~0                                             ; 2       ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                          ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~38                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~36                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~34                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~32                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~30                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~28                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~26                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~24                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~22                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~20                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~18                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~16                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~14                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~12                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~10                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~8                                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~6                                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~4                                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~2                                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~0                                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add24~18                                                ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add24~16                                                ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add24~14                                                ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add24~12                                                ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add24~10                                                ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add24~8                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add24~6                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add24~4                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add24~2                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add24~0                                                 ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[19]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[19]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[18]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[18]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[17]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[17]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[16]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[16]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[15]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[15]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[14]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[14]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[13]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[13]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[12]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[12]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[11]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[11]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[10]                                  ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[9]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[9]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[8]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[8]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[7]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[7]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[6]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[6]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[5]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[5]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[4]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[4]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[3]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[3]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[2]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[2]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[1]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[1]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[0]                                   ; 2       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[0]                                   ; 2       ;
; base_sram_data[31]~31                                                                                         ; 1       ;
; base_sram_data[30]~30                                                                                         ; 1       ;
; base_sram_data[29]~29                                                                                         ; 1       ;
; base_sram_data[28]~28                                                                                         ; 1       ;
; base_sram_data[27]~27                                                                                         ; 1       ;
; base_sram_data[26]~26                                                                                         ; 1       ;
; base_sram_data[25]~25                                                                                         ; 1       ;
; base_sram_data[24]~24                                                                                         ; 1       ;
; base_sram_data[23]~23                                                                                         ; 1       ;
; base_sram_data[22]~22                                                                                         ; 1       ;
; base_sram_data[21]~21                                                                                         ; 1       ;
; base_sram_data[20]~20                                                                                         ; 1       ;
; base_sram_data[19]~19                                                                                         ; 1       ;
; base_sram_data[18]~18                                                                                         ; 1       ;
; base_sram_data[17]~17                                                                                         ; 1       ;
; base_sram_data[16]~16                                                                                         ; 1       ;
; base_sram_data[15]~15                                                                                         ; 1       ;
; base_sram_data[14]~14                                                                                         ; 1       ;
; base_sram_data[13]~13                                                                                         ; 1       ;
; base_sram_data[12]~12                                                                                         ; 1       ;
; base_sram_data[11]~11                                                                                         ; 1       ;
; base_sram_data[10]~10                                                                                         ; 1       ;
; base_sram_data[9]~9                                                                                           ; 1       ;
; base_sram_data[8]~8                                                                                           ; 1       ;
; base_sram_data[7]~7                                                                                           ; 1       ;
; base_sram_data[6]~6                                                                                           ; 1       ;
; base_sram_data[5]~5                                                                                           ; 1       ;
; base_sram_data[4]~4                                                                                           ; 1       ;
; base_sram_data[3]~3                                                                                           ; 1       ;
; base_sram_data[2]~2                                                                                           ; 1       ;
; base_sram_data[1]~1                                                                                           ; 1       ;
; base_sram_data[0]~0                                                                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|clk50m~0                                                                        ; 1       ;
; vga_ctrl:vga_ctrl_realization|vx_inc[0]~0                                                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|clk25m~0                                                                        ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we~0          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector97~7                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]~5                                      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state~19                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|process_6~3                                                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector140~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector141~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector142~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector143~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector144~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector145~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector146~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector147~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector148~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector150~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector151~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector152~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector153~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector154~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector149~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector155~0                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[31]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[30]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[29]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[28]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[27]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[26]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[25]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[24]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[23]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector64~2                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector64~1                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Mux64~0                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[22]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector64~0                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Mux238~0                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[21]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[20]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[19]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[18]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[17]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[16]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[15]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[14]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[13]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[12]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[11]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[10]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[9]                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[8]                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[7]                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector80~2                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector80~1                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Mux80~0                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[6]                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector80~0                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Mux254~0                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[5]                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[4]                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[3]                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[2]                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[1]                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[0]                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector87~0                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector88~0                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector90~0                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector89~0                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector92~0                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector91~0                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector93~0                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector94~0                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector95~0                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector96~0                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector97~6                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector97~5                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector97~4                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count~4                                      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count~3                                      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count~2                                      ; 1       ;
; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id~2                                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id~1                                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id~0                                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count~1                                      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal0~4                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal0~3                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal0~2                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal0~1                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]~22                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]                                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]                                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal9~1                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]                                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]                                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]                                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]                                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal9~0                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]                                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]                                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]                                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]                                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19]~22                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]~4                                      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]~3                                      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]~2                                      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]~3                                        ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]~2                                        ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state~18                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~13                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state~14                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]~1                                        ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]~0                                        ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~9                                             ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~5                                             ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|process_1~4                                             ; 1       ;
; vga_ctrl:vga_ctrl_realization|vy[0]~24                                                                        ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~121                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~120                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~119                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~118                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~115                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~114                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~113                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~112                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~109                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~108                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~107                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~106                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~103                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~102                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~101                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~100                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~97                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~96                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~95                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~94                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~91                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~90                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~89                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~88                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~85                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~84                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~83                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~82                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~79                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~78                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~77                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~76                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~73                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~72                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~71                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~70                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~67                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~66                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~65                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~64                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~61                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~60                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~59                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~58                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~55                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~54                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~53                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~52                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~49                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~48                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~47                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~46                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~45                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~44                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~42                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~40                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~39                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~38                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~37                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~36                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~35                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~34                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~33                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~31                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~28                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~24                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~23                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~22                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~21                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]~19                                              ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]~18                                              ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~17                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr~16                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector0~2                                             ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector0~1                                             ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Selector0~0                                             ; 1       ;
; vga_ctrl:vga_ctrl_realization|vx~2                                                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|vx~1                                                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|vx~0                                                                            ; 1       ;
; vga_ctrl:vga_ctrl_realization|Equal2~1                                                                        ; 1       ;
; vga_ctrl:vga_ctrl_realization|Equal2~0                                                                        ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt~2                                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt~1                                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt~0                                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt~2                                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt~1                                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt~0                                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt~2                                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt~1                                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt~0                                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|process_7~1                                                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|process_7~0                                                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Equal3~0                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|process_6~2                                                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; 1       ;
; vga_ctrl:vga_ctrl_realization|b[2]~2                                                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|b[1]~1                                                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|b[0]~0                                                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|g[2]~2                                                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|g[1]~1                                                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|g[0]~0                                                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|r[2]~2                                                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|r[1]~1                                                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|r[0]~0                                                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|vs                                                                              ; 1       ;
; vga_ctrl:vga_ctrl_realization|hs                                                                              ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]~29                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]~28                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29]~27                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]~26                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]~25                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26]~24                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]~23                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]~22                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]~21                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]~20                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]~19                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]~18                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]~17                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]~16                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]~15                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]~14                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]~13                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]~12                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]~11                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]~10                                       ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]~9                                        ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]~8                                         ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]~7                                         ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]~6                                         ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]~5                                         ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]~4                                         ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]~3                                         ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]~2                                         ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]~1                                         ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]~0                                         ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]                                          ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]                                           ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[19]~60                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[19]~60                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~38                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~32                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~26                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19]~61                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~38                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~32                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~26                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19]~61                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[18]~59                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[18]~58                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[18]~59                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[18]~58                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~37                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~36                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~31                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~30                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~25                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~24                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18]~60                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18]~59                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~37                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~36                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~31                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~30                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~25                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~24                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18]~60                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18]~59                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[17]~57                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[17]~56                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[17]~57                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[17]~56                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~35                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~34                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~29                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~28                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~23                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~22                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17]~58                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17]~57                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~35                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~34                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~29                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~28                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~23                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~22                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17]~58                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17]~57                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[16]~55                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[16]~54                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[16]~55                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[16]~54                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~33                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~32                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~27                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~26                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~21                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~20                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16]~56                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16]~55                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~33                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~32                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~27                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~26                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~21                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~20                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16]~56                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16]~55                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[15]~53                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[15]~52                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[15]~53                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[15]~52                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~31                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~30                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~25                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~24                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~19                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~18                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15]~54                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15]~53                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~31                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~30                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~25                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~24                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~19                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~18                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[15]~54                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[15]~53                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[14]~51                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[14]~50                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[14]~51                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[14]~50                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~29                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~28                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~23                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~22                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~17                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~16                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14]~52                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14]~51                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~29                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~28                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~23                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~22                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~17                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~16                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[14]~52                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[14]~51                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[13]~49                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[13]~48                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[13]~49                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[13]~48                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~27                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~26                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~21                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~20                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~15                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~14                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13]~50                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13]~49                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~27                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~26                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~21                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~20                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~15                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~14                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[13]~50                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[13]~49                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[12]~47                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[12]~46                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[12]~47                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[12]~46                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~25                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~24                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~19                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~18                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~13                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~12                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12]~48                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12]~47                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~25                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~24                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~19                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~18                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~13                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~12                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12]~48                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12]~47                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[11]~45                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[11]~44                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[11]~45                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[11]~44                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~23                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~22                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~17                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~16                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~11                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~10                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11]~46                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11]~45                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~23                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~22                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~17                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~16                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~11                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~10                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11]~46                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11]~45                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~37                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~35                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~33                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~31                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~29                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~27                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~25                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~23                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10]~43                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10]~42                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~21                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~20                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~15                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~14                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~9                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~8                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10]~44                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10]~43                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[10]~43                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[10]~42                               ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~21                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~20                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~15                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~14                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~9                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~8                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[10]~44                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[10]~43                                    ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~21                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[9]~41                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[9]~40                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~19                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~18                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~13                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~12                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~7                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~6                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]~42                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]~41                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[9]~41                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[9]~40                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~19                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~18                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~13                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~12                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~7                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~6                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[9]~42                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[9]~41                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~19                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[8]~39                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[8]~38                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~17                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~16                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~11                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~10                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~5                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~4                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]~40                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]~39                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[8]~39                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[8]~38                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~17                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~16                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~11                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~10                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~5                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~4                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]~40                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]~39                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~17                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~15                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[7]~37                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[7]~36                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~15                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~14                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~9                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~8                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~3                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~2                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]~38                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]~37                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[7]~37                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[7]~36                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~15                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~14                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~9                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~8                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~3                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~2                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]~38                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]~37                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~13                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[6]~35                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[6]~34                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~13                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~12                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~7                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~6                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~1                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add25~0                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]~36                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]~35                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[6]~35                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[6]~34                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~13                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~12                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~7                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~6                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~1                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add15~0                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]~36                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]~35                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~11                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~11                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~10                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~5                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~4                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]~34                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]~33                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[5]~33                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[5]~32                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[5]~33                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[5]~32                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~11                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~10                                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~5                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~4                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[5]~34                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[5]~33                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~9                                                  ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~9                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~8                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~3                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~2                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]~32                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]~31                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[4]~31                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[4]~30                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[4]~31                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[4]~30                                ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~9                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add17~8                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~3                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add16~2                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[4]~32                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[4]~31                                     ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add9~7                                                  ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~7                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add27~6                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~1                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|Add26~0                                                 ; 1       ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[3]~30                                     ; 1       ;
+---------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Other Routing Usage Summary                             ;
+-----------------------------+---------------------------+
; Other Routing Resource Type ; Usage                     ;
+-----------------------------+---------------------------+
; Block interconnects         ; 1,013 / 197,592 ( < 1 % ) ;
; C16 interconnects           ; 31 / 6,270 ( < 1 % )      ;
; C4 interconnects            ; 576 / 123,120 ( < 1 % )   ;
; Direct links                ; 252 / 197,592 ( < 1 % )   ;
; Global clocks               ; 3 / 16 ( 19 % )           ;
; Local interconnects         ; 306 / 68,416 ( < 1 % )    ;
; R24 interconnects           ; 78 / 5,926 ( 1 % )        ;
; R4 interconnects            ; 585 / 167,484 ( < 1 % )   ;
+-----------------------------+---------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 10.73) ; Number of LABs  (Total = 70) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 4                            ;
; 3                                           ; 4                            ;
; 4                                           ; 3                            ;
; 5                                           ; 1                            ;
; 6                                           ; 1                            ;
; 7                                           ; 3                            ;
; 8                                           ; 3                            ;
; 9                                           ; 3                            ;
; 10                                          ; 10                           ;
; 11                                          ; 4                            ;
; 12                                          ; 1                            ;
; 13                                          ; 3                            ;
; 14                                          ; 3                            ;
; 15                                          ; 3                            ;
; 16                                          ; 22                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.64) ; Number of LABs  (Total = 70) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 35                           ;
; 1 Clock enable                     ; 32                           ;
; 1 Sync. clear                      ; 13                           ;
; 1 Sync. load                       ; 14                           ;
; 2 Clock enables                    ; 3                            ;
; 2 Clocks                           ; 18                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 15.81) ; Number of LABs  (Total = 70) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 5                            ;
; 5                                            ; 1                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 5                            ;
; 9                                            ; 3                            ;
; 10                                           ; 4                            ;
; 11                                           ; 1                            ;
; 12                                           ; 4                            ;
; 13                                           ; 1                            ;
; 14                                           ; 5                            ;
; 15                                           ; 0                            ;
; 16                                           ; 6                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 1                            ;
; 20                                           ; 4                            ;
; 21                                           ; 4                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 2                            ;
; 26                                           ; 3                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
; 29                                           ; 1                            ;
; 30                                           ; 2                            ;
; 31                                           ; 0                            ;
; 32                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.14) ; Number of LABs  (Total = 70) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 4                            ;
; 3                                               ; 7                            ;
; 4                                               ; 2                            ;
; 5                                               ; 1                            ;
; 6                                               ; 2                            ;
; 7                                               ; 5                            ;
; 8                                               ; 4                            ;
; 9                                               ; 6                            ;
; 10                                              ; 12                           ;
; 11                                              ; 3                            ;
; 12                                              ; 2                            ;
; 13                                              ; 2                            ;
; 14                                              ; 5                            ;
; 15                                              ; 7                            ;
; 16                                              ; 3                            ;
; 17                                              ; 1                            ;
; 18                                              ; 0                            ;
; 19                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 13.56) ; Number of LABs  (Total = 70) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 5                            ;
; 3                                            ; 3                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 2                            ;
; 7                                            ; 2                            ;
; 8                                            ; 7                            ;
; 9                                            ; 1                            ;
; 10                                           ; 7                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 1                            ;
; 14                                           ; 4                            ;
; 15                                           ; 4                            ;
; 16                                           ; 4                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 5                            ;
; 20                                           ; 3                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 4                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C70F672C8 for design "BumperCar"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C35F672C8 is compatible
    Info (176445): Device EP2C35F672I8 is compatible
    Info (176445): Device EP2C50F672C8 is compatible
    Info (176445): Device EP2C50F672I8 is compatible
    Info (176445): Device EP2C70F672I8 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS195p/nCEO~ is reserved at location AE24
Critical Warning (332012): Synopsys Design Constraints File file not found: 'BumperCar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk100m (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node vga_ctrl:vga_ctrl_realization|clk25m 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk
        Info (176357): Destination node vga_ctrl:vga_ctrl_realization|clk25m~0
Info (176353): Automatically promoted node vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "led[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[9]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X72_Y13 to location X83_Y25
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.62 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 66 output pins without output pin load capacitance assignment
    Info (306007): Pin "base_sram_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_data[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "hs" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vs" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "r[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "r[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "r[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "g[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "g[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "g[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "b[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "b[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "b[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_we" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_oe" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_ce" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "base_sram_addr[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/cslab9-422/Desktop/BumperCar/output_files/BumperCar.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 760 megabytes
    Info: Processing ended: Mon Jun 04 15:02:28 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/cslab9-422/Desktop/BumperCar/output_files/BumperCar.fit.smsg.


