static int F_1 ( unsigned int V_1 )\r\n{\r\nint V_2 ;\r\nunsigned int V_3 = V_4 / 1000 ;\r\nV_2 = ( V_1 > V_3 ) ? V_1 - V_3 : V_3 - V_1 ;\r\nreturn V_2 < 5 ;\r\n}\r\nstatic int F_2 ( void )\r\n{\r\nstruct V_5 * V_6 = & F_3 ( 0 ) ;\r\nunsigned int V_7 , V_8 , V_9 , V_10 , V_11 ;\r\nif ( ( V_6 -> V_12 != V_13 ) || ( V_6 -> V_14 != 6 ) ) {\r\n#ifdef F_4\r\nF_5 (KERN_INFO PFX L_1\r\nL_2 ) ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nV_7 = F_6 ( 0x80000000 ) ;\r\nif ( V_7 < 0x80000007 ) {\r\n#ifdef F_4\r\nF_5 (KERN_INFO PFX L_3 ) ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nif ( ( V_6 -> V_15 == 6 ) && ( V_6 -> V_16 == 0 ) ) {\r\nF_5 (KERN_INFO PFX L_4\r\nL_5 ) ;\r\nV_17 = 1 ;\r\n}\r\nF_7 ( 0x80000007 , & V_8 , & V_9 , & V_10 , & V_11 ) ;\r\nif ( ! ( V_11 & ( 1 << 1 | 1 << 2 ) ) )\r\nreturn 0 ;\r\nF_5 (KERN_INFO PFX L_6 ) ;\r\nif ( V_11 & 1 << 1 ) {\r\nF_5 ( L_7 ) ;\r\nV_18 = 1 ;\r\n}\r\nif ( ( V_11 & ( 1 << 1 | 1 << 2 ) ) == 0x6 )\r\nF_5 ( L_8 ) ;\r\nif ( V_11 & 1 << 2 ) {\r\nF_5 ( L_9 ) ;\r\nV_19 = 1 ;\r\n}\r\nF_5 ( L_10 ) ;\r\nreturn 1 ;\r\n}\r\nstatic void F_8 ( unsigned int V_20 )\r\n{\r\nV_21 [ V_20 ] . V_22 = V_23 ;\r\n}\r\nstatic int F_9 ( unsigned char * V_24 )\r\n{\r\nunsigned int V_25 ;\r\nunsigned int V_26 ;\r\nT_1 V_27 , V_28 ;\r\nV_21 = F_10 ( ( sizeof( struct V_29 ) *\r\n( V_30 + 1 ) ) , V_31 ) ;\r\nif ( ! V_21 )\r\nreturn - V_32 ;\r\nfor ( V_25 = 0 ; V_25 < V_30 ; V_25 ++ ) {\r\nV_27 = * V_24 ++ ;\r\nV_21 [ V_25 ] . V_22 = ( V_4 * V_33 [ V_27 ] ) / 10 ;\r\nV_21 [ V_25 ] . V_34 = V_27 ;\r\nV_26 = V_21 [ V_25 ] . V_22 ;\r\nif ( ( V_33 [ V_27 ] % 10 ) == 5 ) {\r\n#ifdef F_11\r\nif ( V_17 == 1 )\r\nF_8 ( V_25 ) ;\r\n#endif\r\n}\r\nif ( V_26 < V_35 )\r\nV_35 = V_26 ;\r\nif ( V_26 > V_36 )\r\nV_36 = V_26 ;\r\nV_28 = * V_24 ++ ;\r\nV_21 [ V_25 ] . V_34 |= ( V_28 << 8 ) ;\r\nF_12 ( L_11\r\nL_12 , V_27 , V_33 [ V_27 ] / 10 ,\r\nV_33 [ V_27 ] % 10 , V_26 / 1000 , V_28 ,\r\nV_37 [ V_28 ] / 1000 ,\r\nV_37 [ V_28 ] % 1000 ) ;\r\n}\r\nV_21 [ V_30 ] . V_22 = V_38 ;\r\nV_21 [ V_30 ] . V_34 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( int V_27 )\r\n{\r\nunion V_39 V_40 ;\r\nF_14 ( V_41 , V_40 . V_42 ) ;\r\nif ( V_40 . V_43 . V_44 != V_27 ) {\r\nV_40 . V_43 . V_45 = V_46 ;\r\nV_40 . V_43 . V_44 = V_27 ;\r\nV_40 . V_43 . V_47 = 0 ;\r\nV_40 . V_43 . V_48 = 1 ;\r\nF_15 ( V_41 , V_40 . V_42 ) ;\r\n}\r\n}\r\nstatic void F_16 ( int V_28 )\r\n{\r\nunion V_39 V_40 ;\r\nF_14 ( V_41 , V_40 . V_42 ) ;\r\nif ( V_40 . V_43 . V_49 != V_28 ) {\r\nV_40 . V_43 . V_45 = V_46 ;\r\nV_40 . V_43 . V_49 = V_28 ;\r\nV_40 . V_43 . V_48 = 0 ;\r\nV_40 . V_43 . V_47 = 1 ;\r\nF_15 ( V_41 , V_40 . V_42 ) ;\r\n}\r\n}\r\nstatic void F_17 ( unsigned int V_34 )\r\n{\r\nT_1 V_27 , V_28 ;\r\nstruct V_50 V_51 ;\r\nunion V_52 V_53 ;\r\nint V_54 ;\r\nV_27 = V_21 [ V_34 ] . V_34 & 0xFF ;\r\nV_28 = ( V_21 [ V_34 ] . V_34 & 0xFF00 ) >> 8 ;\r\nV_51 . V_55 = 0 ;\r\nF_14 ( V_56 , V_53 . V_42 ) ;\r\nV_54 = V_53 . V_43 . V_57 ;\r\nV_51 . V_58 = V_4 * V_33 [ V_54 ] / 10 ;\r\nV_51 . V_59 = V_21 [ V_34 ] . V_22 ;\r\nF_18 ( & V_51 , V_60 ) ;\r\nif ( V_17 == 1 )\r\nF_19 () ;\r\nif ( V_51 . V_58 > V_51 . V_59 ) {\r\nF_13 ( V_27 ) ;\r\nF_16 ( V_28 ) ;\r\n} else {\r\nF_16 ( V_28 ) ;\r\nF_13 ( V_27 ) ;\r\n}\r\nif ( V_17 == 1 )\r\nF_20 () ;\r\nF_18 ( & V_51 , V_61 ) ;\r\n}\r\nstatic int F_21 ( void )\r\n{\r\nint V_62 ;\r\nint V_63 = 0 ;\r\nunion V_64 V_65 ;\r\nif ( V_66 != NULL && V_21 != NULL ) {\r\nV_63 = - V_67 ;\r\ngoto V_68;\r\n}\r\nV_66 = F_10 ( sizeof( struct V_69 ) ,\r\nV_31 ) ;\r\nif ( ! V_66 ) {\r\nV_63 = - V_32 ;\r\ngoto V_68;\r\n}\r\nif ( ! F_22 ( & V_66 -> V_70 ,\r\nV_31 ) ) {\r\nV_63 = - V_32 ;\r\ngoto V_71;\r\n}\r\nif ( F_23 ( V_66 , 0 ) ) {\r\nV_63 = - V_72 ;\r\ngoto V_73;\r\n}\r\nif ( V_66 -> V_74 . V_75 !=\r\nV_76 ) {\r\nV_63 = - V_77 ;\r\ngoto V_78;\r\n}\r\nif ( V_66 -> V_79 . V_75 !=\r\nV_76 ) {\r\nV_63 = - V_77 ;\r\ngoto V_78;\r\n}\r\nV_30 = V_66 -> V_80 ;\r\nif ( V_30 < 2 ) {\r\nV_63 = - V_77 ;\r\ngoto V_78;\r\n}\r\nV_21 = F_10 ( ( sizeof( struct V_29 ) *\r\n( V_30 + 1 ) ) , V_31 ) ;\r\nif ( ! V_21 ) {\r\nV_63 = - V_32 ;\r\ngoto V_78;\r\n}\r\nV_65 . V_42 = ( unsigned long ) V_66 -> V_81 [ 0 ] . V_82 ;\r\nfor ( V_62 = 0 ; V_62 < V_30 ; V_62 ++ ) {\r\nT_1 V_27 , V_28 ;\r\nstruct V_83 * V_84 =\r\n& V_66 -> V_81 [ V_62 ] ;\r\nunsigned int V_26 , V_85 ;\r\nV_65 . V_42 = ( unsigned long ) V_84 -> V_82 ;\r\nF_12 ( L_13 ,\r\nV_62 ,\r\n( V_86 ) V_84 -> V_87 ,\r\n( V_86 ) V_84 -> V_88 ,\r\n( V_86 ) V_84 -> V_89 ,\r\n( V_86 ) V_84 -> V_82 ,\r\nV_65 . V_43 . V_90 ) ;\r\nV_28 = V_65 . V_43 . V_28 ;\r\nV_27 = V_65 . V_43 . V_27 ;\r\nV_21 [ V_62 ] . V_22 = V_4 * V_33 [ V_27 ] / 10 ;\r\nV_21 [ V_62 ] . V_34 = V_27 ;\r\nV_21 [ V_62 ] . V_34 |= ( V_28 << 8 ) ;\r\nV_26 = V_21 [ V_62 ] . V_22 ;\r\nV_85 = V_26 / 1000 ;\r\nif ( V_26 % 1000 > 0 )\r\nV_85 ++ ;\r\nif ( ( V_33 [ V_27 ] % 10 ) == 5 ) {\r\nif ( V_17 == 1 )\r\nF_8 ( V_62 ) ;\r\n}\r\nF_12 ( L_11\r\nL_12 , V_27 , V_33 [ V_27 ] / 10 ,\r\nV_33 [ V_27 ] % 10 , V_85 , V_28 ,\r\nV_37 [ V_28 ] / 1000 ,\r\nV_37 [ V_28 ] % 1000 ) ;\r\nif ( V_84 -> V_87 != V_85 ) {\r\nV_84 -> V_87 = V_85 ;\r\nF_12 ( L_14 ,\r\nV_85 ) ;\r\n}\r\nif ( V_46 < V_65 . V_43 . V_90 )\r\nV_46 = V_65 . V_43 . V_90 ;\r\nif ( V_26 < V_35 )\r\nV_35 = V_26 ;\r\nif ( V_26 > V_36 )\r\nV_36 = V_26 ;\r\n}\r\nV_21 [ V_62 ] . V_22 = V_38 ;\r\nV_21 [ V_62 ] . V_34 = 0 ;\r\nF_24 ( V_91 ) ;\r\nreturn 0 ;\r\nV_78:\r\nF_25 ( V_66 , 0 ) ;\r\nV_73:\r\nF_26 ( V_66 -> V_70 ) ;\r\nV_71:\r\nF_27 ( V_66 ) ;\r\nV_68:\r\nF_5 (KERN_WARNING PFX L_15\r\nL_16 ) ;\r\nV_66 = NULL ;\r\nreturn V_63 ;\r\n}\r\nstatic int F_21 ( void )\r\n{\r\nF_5 (KERN_INFO PFX L_17\r\nL_18 ) ;\r\nreturn - V_67 ;\r\n}\r\nstatic void F_28 ( struct V_92 * V_24 , unsigned int V_25 )\r\n{\r\nF_12 ( L_19 , V_25 , V_24 ) ;\r\nF_12 ( L_20 ,\r\nV_24 -> F_7 , V_24 -> V_1 , V_24 -> V_93 , V_24 -> V_94 ) ;\r\n}\r\nstatic int F_29 ( int V_93 , int V_94 )\r\n{\r\nstruct V_95 * V_96 ;\r\nstruct V_92 * V_24 ;\r\nunsigned int V_62 , V_25 ;\r\nunsigned char * V_97 ;\r\nunsigned int V_98 ;\r\nunsigned int V_99 ;\r\nV_98 = F_6 ( 0x80000001 ) ;\r\nfor ( V_62 = 0xC0000 ; V_62 < 0xffff0 ; V_62 += 16 ) {\r\nV_97 = F_30 ( V_62 ) ;\r\nif ( memcmp ( V_97 , L_21 , 10 ) == 0 ) {\r\nF_12 ( L_22 , V_97 ) ;\r\nV_96 = (struct V_95 * ) V_97 ;\r\nF_12 ( L_23 , V_96 -> V_100 ) ;\r\nif ( V_96 -> V_100 != 0x12 ) {\r\nF_5 (KERN_INFO PFX L_24\r\nL_25 ) ;\r\nreturn - V_77 ;\r\n}\r\nF_12 ( L_26 , V_96 -> V_101 ) ;\r\nif ( ( V_96 -> V_101 & 1 ) == 0 )\r\nF_12 ( L_27 ) ;\r\nelse\r\nF_12 ( L_28 ) ;\r\nV_46 = V_96 -> V_102 ;\r\nif ( V_46 < 100 ) {\r\nF_5 (KERN_INFO PFX L_29\r\nL_30\r\nL_31\r\nL_32 , latency) ;\r\nV_46 = 100 ;\r\n}\r\nF_12 ( L_33 ,\r\nV_96 -> V_102 ) ;\r\nF_12 ( L_34\r\nL_35 ,\r\nV_96 -> V_103 ) ;\r\nV_97 += sizeof( struct V_95 ) ;\r\nV_24 = (struct V_92 * ) V_97 ;\r\nfor ( V_25 = 0 ; V_25 < V_96 -> V_103 ; V_25 ++ ) {\r\nV_24 = (struct V_92 * ) V_97 ;\r\nV_30 = V_24 -> V_104 ;\r\nif ( ( V_98 == V_24 -> F_7 ) &&\r\nF_1 ( V_24 -> V_1 ) &&\r\n( V_93 == V_24 -> V_93 ) &&\r\n( V_94 == V_24 -> V_94 ) ) {\r\nF_28 ( V_24 , V_25 ) ;\r\nV_97 = ( char * ) V_24 + sizeof( struct V_92 ) ;\r\nV_99 = F_9 ( V_97 ) ;\r\nreturn V_99 ;\r\n} else {\r\nunsigned int V_105 ;\r\nV_97 = ( char * ) V_24 + sizeof( struct V_92 ) ;\r\nfor ( V_105 = 0 ; V_105 < V_30 ; V_105 ++ )\r\nV_97 += 2 ;\r\n}\r\n}\r\nF_5 (KERN_INFO PFX L_36\r\nL_37 , etuple) ;\r\nF_5 (KERN_INFO PFX L_38\r\nL_39 ) ;\r\nreturn - V_67 ;\r\n}\r\nV_97 ++ ;\r\n}\r\nreturn - V_77 ;\r\n}\r\nstatic int F_31 ( struct V_106 * V_107 ,\r\nunsigned int V_108 ,\r\nunsigned int V_109 )\r\n{\r\nunsigned int V_110 ;\r\nif ( F_32 ( V_107 , V_21 , V_108 ,\r\nV_109 , & V_110 ) )\r\nreturn - V_67 ;\r\nF_17 ( V_110 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_33 ( struct V_106 * V_107 )\r\n{\r\nreturn F_34 ( V_107 , V_21 ) ;\r\n}\r\nstatic int T_2 F_35 ( void )\r\n{\r\nunsigned int V_90 ;\r\nunsigned int V_111 ;\r\nV_111 = V_4 / 3333 ;\r\nif ( ( V_111 % 10 ) >= 5 )\r\nV_111 += 5 ;\r\nV_111 /= 10 ;\r\nV_90 = 100 * V_111 * V_46 ;\r\nV_90 = V_90 / 3 ;\r\nif ( V_90 > 0xfffff ) {\r\nF_5 (KERN_WARNING PFX L_40 , sgtc) ;\r\nV_90 = 0xfffff ;\r\n}\r\nreturn V_90 ;\r\n}\r\nstatic unsigned int F_36 ( unsigned int V_55 )\r\n{\r\nunion V_52 V_53 ;\r\nunsigned int V_54 ;\r\nif ( V_55 )\r\nreturn 0 ;\r\nF_14 ( V_56 , V_53 . V_42 ) ;\r\nV_54 = V_53 . V_43 . V_57 ;\r\nreturn V_4 * V_33 [ V_54 ] / 10 ;\r\n}\r\nstatic int T_2 F_37 ( const struct V_112 * V_113 )\r\n{\r\nF_5 (KERN_WARNING PFX\r\nL_41 ,\r\nd->ident) ;\r\nF_5 (KERN_WARNING PFX\r\nL_42\r\nL_43 ) ;\r\nF_5 (KERN_WARNING PFX\r\nL_44 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_38 ( struct V_106 * V_107 )\r\n{\r\nunion V_52 V_53 ;\r\nint V_114 ;\r\nif ( V_107 -> V_55 != 0 )\r\nreturn - V_77 ;\r\nF_14 ( V_56 , V_53 . V_42 ) ;\r\nF_39 () ;\r\nV_4 = ( 10 * V_115 ) / V_33 [ V_53 . V_43 . V_57 ] ;\r\nif ( ! V_4 ) {\r\nF_5 (KERN_WARNING PFX L_45 ) ;\r\nreturn - V_67 ;\r\n}\r\nF_12 ( L_46 , V_4 / 1000 ) ;\r\nif ( F_40 ( V_116 ) || V_117 ) {\r\nF_5 (KERN_INFO PFX L_47\r\nL_48 ) ;\r\nV_114 = F_21 () ;\r\n} else {\r\nV_114 = F_29 ( V_53 . V_43 . V_118 ,\r\nV_53 . V_43 . V_119 ) ;\r\nif ( V_114 ) {\r\nF_5 (KERN_INFO PFX L_49 ) ;\r\nV_36 = 0 ;\r\nV_35 = - 1 ;\r\nV_46 = 0 ;\r\nV_114 = F_21 () ;\r\nif ( V_114 ) {\r\nF_5 (KERN_INFO PFX\r\nL_50 ) ;\r\n}\r\n} else {\r\nV_46 = F_35 () ;\r\nF_5 (KERN_INFO PFX L_51 , latency) ;\r\n}\r\n}\r\nif ( V_114 )\r\nreturn V_114 ;\r\nF_5 (KERN_INFO PFX L_52 ,\r\nminimum_speed/1000 , maximum_speed/1000 ) ;\r\nV_107 -> V_120 . V_89 =\r\nF_41 ( 2000000UL , V_4 , V_46 ) ;\r\nV_107 -> V_121 = F_36 ( 0 ) ;\r\nF_42 ( V_21 , V_107 -> V_55 ) ;\r\nreturn F_43 ( V_107 , V_21 ) ;\r\n}\r\nstatic int F_44 ( struct V_106 * V_107 )\r\n{\r\nF_45 ( V_107 -> V_55 ) ;\r\n#ifdef F_11\r\nif ( V_66 ) {\r\nF_25 ( V_66 , 0 ) ;\r\nF_26 ( V_66 -> V_70 ) ;\r\nF_27 ( V_66 ) ;\r\n}\r\n#endif\r\nF_27 ( V_21 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_46 ( void )\r\n{\r\nif ( F_2 () == 0 )\r\nreturn - V_77 ;\r\nreturn F_47 ( & V_122 ) ;\r\n}\r\nstatic void T_4 F_48 ( void )\r\n{\r\nF_49 ( & V_122 ) ;\r\n}
