// Seed: 1682581938
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output wor   id_3
);
  assign id_0.id_2 = -1'b0;
  assign id_0 = -1;
  assign id_3 = -1;
  reg id_5, id_6;
  wire id_7;
  always id_5 <= {-1{id_1}} + 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output logic id_2,
    input tri0 id_3,
    input tri0 id_4
);
  assign id_2 = 1;
  reg id_6;
  assign id_1 = 1;
  always assign id_2 = 1;
  wire id_7, id_8;
  wire id_9;
  assign id_6 = 1;
  assign id_2 = -1'b0;
  wire id_10;
  generate
    wire id_11;
  endgenerate
  assign id_1 = 1;
  function id_12;
    input id_13;
    foreach (id_14) id_2 <= id_6;
  endfunction
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
