digraph "CFG for '__set_gcr3' function" {
	label="CFG for '__set_gcr3' function";

	Node0x561b94657bf0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._set_gcr3-0:\l  %retval = alloca i32, align 4\l  %domain.addr = alloca %struct.protection_domain*, align 8\l  %pasid.addr = alloca i32, align 4\l  %cr3.addr = alloca i64, align 8\l  %pte = alloca i64*, align 8\l  store %struct.protection_domain* %domain, %struct.protection_domain**\l... %domain.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.protection_domain**\l... %domain.addr, metadata !6072, metadata !DIExpression()), !dbg !6073\l  store i32 %pasid, i32* %pasid.addr, align 4\l  call void @llvm.dbg.declare(metadata i32* %pasid.addr, metadata !6074,\l... metadata !DIExpression()), !dbg !6075\l  store i64 %cr3, i64* %cr3.addr, align 8\l  call void @llvm.dbg.declare(metadata i64* %cr3.addr, metadata !6076,\l... metadata !DIExpression()), !dbg !6077\l  call void @llvm.dbg.declare(metadata i64** %pte, metadata !6078, metadata\l... !DIExpression()), !dbg !6079\l  %0 = load %struct.protection_domain*, %struct.protection_domain**\l... %domain.addr, align 8, !dbg !6080\l  %mode = getelementptr inbounds %struct.protection_domain,\l... %struct.protection_domain* %0, i32 0, i32 6, !dbg !6082\l  %1 = load i32, i32* %mode, align 4, !dbg !6082\l  %cmp = icmp ne i32 %1, 0, !dbg !6083\l  br i1 %cmp, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__set_gcr3-1, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__set_gcr3-2, !dbg !6084\l|{<s0>T|<s1>F}}"];
	Node0x561b94657bf0:s0 -> Node0x561b9465bdd0;
	Node0x561b94657bf0:s1 -> Node0x561b9465be20;
	Node0x561b9465bdd0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._set_gcr3-1: \l  store i32 -22, i32* %retval, align 4, !dbg !6085\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__set_gcr3-5, !dbg !6085\l}"];
	Node0x561b9465bdd0 -> Node0x561b9465bf10;
	Node0x561b9465be20 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._set_gcr3-2: \l  %2 = load %struct.protection_domain*, %struct.protection_domain**\l... %domain.addr, align 8, !dbg !6086\l  %gcr3_tbl = getelementptr inbounds %struct.protection_domain,\l... %struct.protection_domain* %2, i32 0, i32 9, !dbg !6087\l  %3 = load i64*, i64** %gcr3_tbl, align 8, !dbg !6087\l  %4 = load %struct.protection_domain*, %struct.protection_domain**\l... %domain.addr, align 8, !dbg !6088\l  %glx = getelementptr inbounds %struct.protection_domain,\l... %struct.protection_domain* %4, i32 0, i32 8, !dbg !6089\l  %5 = load i32, i32* %glx, align 8, !dbg !6089\l  %6 = load i32, i32* %pasid.addr, align 4, !dbg !6090\l  %call = call i64* @__get_gcr3_pte(i64* %3, i32 %5, i32 %6, i1 zeroext true)\l... #8, !dbg !6091\l  store i64* %call, i64** %pte, align 8, !dbg !6092\l  %7 = load i64*, i64** %pte, align 8, !dbg !6093\l  %cmp1 = icmp eq i64* %7, null, !dbg !6095\l  br i1 %cmp1, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__set_gcr3-3, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__set_gcr3-4, !dbg !6096\l|{<s0>T|<s1>F}}"];
	Node0x561b9465be20:s0 -> Node0x561b9465be70;
	Node0x561b9465be20:s1 -> Node0x561b9465bec0;
	Node0x561b9465be70 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._set_gcr3-3: \l  store i32 -12, i32* %retval, align 4, !dbg !6097\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__set_gcr3-5, !dbg !6097\l}"];
	Node0x561b9465be70 -> Node0x561b9465bf10;
	Node0x561b9465bec0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._set_gcr3-4: \l  %8 = load i64, i64* %cr3.addr, align 8, !dbg !6098\l  %and = and i64 %8, -4096, !dbg !6099\l  %or = or i64 %and, 1, !dbg !6100\l  %9 = load i64*, i64** %pte, align 8, !dbg !6101\l  store i64 %or, i64* %9, align 8, !dbg !6102\l  %10 = load %struct.protection_domain*, %struct.protection_domain**\l... %domain.addr, align 8, !dbg !6103\l  %11 = load i32, i32* %pasid.addr, align 4, !dbg !6104\l  %call4 = call i32 @__amd_iommu_flush_tlb(%struct.protection_domain* %10, i32\l... %11) #8, !dbg !6105\l  store i32 %call4, i32* %retval, align 4, !dbg !6106\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__set_gcr3-5, !dbg !6106\l}"];
	Node0x561b9465bec0 -> Node0x561b9465bf10;
	Node0x561b9465bf10 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._set_gcr3-5: \l  %12 = load i32, i32* %retval, align 4, !dbg !6107\l  ret i32 %12, !dbg !6107\l}"];
}
