{"vcs1":{"timestamp_begin":1735224082.450159019, "rt":2.87, "ut":1.79, "st":0.43}}
{"vcselab":{"timestamp_begin":1735224085.409081624, "rt":1.20, "ut":0.48, "st":0.09}}
{"link":{"timestamp_begin":1735224086.689983846, "rt":0.48, "ut":0.33, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735224081.663419587}
{"VCS_COMP_START_TIME": 1735224081.663419587}
{"VCS_COMP_END_TIME": 1735224092.473125132}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 365400}}
{"stitch_vcselab": {"peak_mem": 242516}}
