;===============================================================================
; Copyright 2007-2019 Intel Corporation
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;===============================================================================

EXPORTS
_fpk_blas_avx2_daxpy
_fpk_blas_avx2_dgemm
_fpk_blas_avx2_dgemv
_fpk_blas_avx2_dsymm
_fpk_blas_avx2_dsyr
_fpk_blas_avx2_dsyrk
_fpk_blas_avx2_saxpy
_fpk_blas_avx2_sgemm
_fpk_blas_avx2_sgemv
_fpk_blas_avx2_ssymm
_fpk_blas_avx2_ssyr
_fpk_blas_avx2_ssyrk
_fpk_blas_avx2_xdgemm
_fpk_blas_avx2_xdsymm
_fpk_blas_avx2_xdsyr
_fpk_blas_avx2_xdsyrk
_fpk_blas_avx2_xsgemm
_fpk_blas_avx2_xssymm
_fpk_blas_avx2_xssyr
_fpk_blas_avx2_xssyrk
_fpk_blas_avx2_xsdot
_fpk_blas_avx2_xddot
_fpk_blas_avx512_daxpy
_fpk_blas_avx512_dgemm
_fpk_blas_avx512_dgemv
_fpk_blas_avx512_dsymm
_fpk_blas_avx512_dsyr
_fpk_blas_avx512_dsyrk
_fpk_blas_avx512_saxpy
_fpk_blas_avx512_sgemm
_fpk_blas_avx512_sgemv
_fpk_blas_avx512_ssymm
_fpk_blas_avx512_ssyr
_fpk_blas_avx512_ssyrk
_fpk_blas_avx512_xdgemm
_fpk_blas_avx512_xdsymm
_fpk_blas_avx512_xdsyr
_fpk_blas_avx512_xdsyrk
_fpk_blas_avx512_xsgemm
_fpk_blas_avx512_xssymm
_fpk_blas_avx512_xssyr
_fpk_blas_avx512_xssyrk
_fpk_blas_avx512_xsdot
_fpk_blas_avx512_xddot
_fpk_blas_avx_daxpy
_fpk_blas_avx_dgemm
_fpk_blas_avx_dgemv
_fpk_blas_avx_dsymm
_fpk_blas_avx_dsyr
_fpk_blas_avx_dsyrk
_fpk_blas_avx_saxpy
_fpk_blas_avx_sgemm
_fpk_blas_avx_sgemv
_fpk_blas_avx_ssymm
_fpk_blas_avx_ssyr
_fpk_blas_avx_ssyrk
_fpk_blas_avx_xdgemm
_fpk_blas_avx_xdsymm
_fpk_blas_avx_xdsyr
_fpk_blas_avx_xdsyrk
_fpk_blas_avx_xsgemm
_fpk_blas_avx_xssymm
_fpk_blas_avx_xssyr
_fpk_blas_avx_xssyrk
_fpk_blas_avx_xsdot
_fpk_blas_avx_xddot
_fpk_blas_sse42_daxpy
_fpk_blas_sse42_dgemm
_fpk_blas_sse42_dgemv
_fpk_blas_sse42_dsymm
_fpk_blas_sse42_dsyr
_fpk_blas_sse42_dsyrk
_fpk_blas_sse42_saxpy
_fpk_blas_sse42_sgemm
_fpk_blas_sse42_sgemv
_fpk_blas_sse42_ssymm
_fpk_blas_sse42_ssyr
_fpk_blas_sse42_ssyrk
_fpk_blas_sse42_xdgemm
_fpk_blas_sse42_xdsymm
_fpk_blas_sse42_xdsyr
_fpk_blas_sse42_xdsyrk
_fpk_blas_sse42_xsgemm
_fpk_blas_sse42_xssymm
_fpk_blas_sse42_xssyr
_fpk_blas_sse42_xssyrk
_fpk_blas_sse42_xsdot
_fpk_blas_sse42_xddot
_fpk_blas_ssse3_daxpy
_fpk_blas_ssse3_dgemm
_fpk_blas_ssse3_dgemv
_fpk_blas_ssse3_dsymm
_fpk_blas_ssse3_dsyr
_fpk_blas_ssse3_dsyrk
_fpk_blas_ssse3_saxpy
_fpk_blas_ssse3_sgemm
_fpk_blas_ssse3_sgemv
_fpk_blas_ssse3_ssymm
_fpk_blas_ssse3_ssyr
_fpk_blas_ssse3_ssyrk
_fpk_blas_ssse3_xdgemm
_fpk_blas_ssse3_xdsymm
_fpk_blas_ssse3_xdsyr
_fpk_blas_ssse3_xdsyrk
_fpk_blas_ssse3_xsgemm
_fpk_blas_ssse3_xssymm
_fpk_blas_ssse3_xssyr
_fpk_blas_ssse3_xssyrk
_fpk_blas_ssse3_xsdot
_fpk_blas_ssse3_xddot
_fpk_dft_avx2_ippsSortRadixAscend_32f_I
_fpk_dft_avx2_ippsSortRadixAscend_64f_I
_fpk_dft_avx512_ippsSortRadixAscend_32f_I
_fpk_dft_avx512_ippsSortRadixAscend_64f_I
_fpk_dft_avx_ippsSortRadixAscend_32f_I
_fpk_dft_avx_ippsSortRadixAscend_64f_I
_fpk_dft_sse42_ippsSortRadixAscend_32f_I
_fpk_dft_sse42_ippsSortRadixAscend_64f_I
_fpk_dft_ssse3_ippsSortRadixAscend_32f_I
_fpk_dft_ssse3_ippsSortRadixAscend_64f_I
_fpk_dnn_ssse3_AllocateBuffer_F32
_fpk_dnn_ssse3_AllocateBuffer_F64
_fpk_dnn_ssse3_ConcatCreate_F32
_fpk_dnn_ssse3_ConcatCreate_F64
_fpk_dnn_ssse3_ConversionCreate_F32
_fpk_dnn_ssse3_ConversionCreate_F64
_fpk_dnn_ssse3_ConversionExecute_F32
_fpk_dnn_ssse3_ConversionExecute_F64
_fpk_dnn_ssse3_Delete_F32
_fpk_dnn_ssse3_Delete_F64
_fpk_dnn_ssse3_ExecuteAsync_F32
_fpk_dnn_ssse3_ExecuteAsync_F64
_fpk_dnn_ssse3_Execute_F32
_fpk_dnn_ssse3_Execute_F64
_fpk_dnn_ssse3_GroupsConvolutionCreateBackwardBias_F32
_fpk_dnn_ssse3_GroupsConvolutionCreateBackwardBias_F64
_fpk_dnn_ssse3_GroupsConvolutionCreateBackwardData_F32
_fpk_dnn_ssse3_GroupsConvolutionCreateBackwardData_F64
_fpk_dnn_ssse3_GroupsConvolutionCreateBackwardFilter_F32
_fpk_dnn_ssse3_GroupsConvolutionCreateBackwardFilter_F64
_fpk_dnn_ssse3_GroupsConvolutionCreateForwardBias_F32
_fpk_dnn_ssse3_GroupsConvolutionCreateForwardBias_F64
_fpk_dnn_ssse3_GroupsConvolutionCreateForward_F32
_fpk_dnn_ssse3_GroupsConvolutionCreateForward_F64
_fpk_dnn_ssse3_LRNCreateBackward_F32
_fpk_dnn_ssse3_LRNCreateBackward_F64
_fpk_dnn_ssse3_LRNCreateForward_F32
_fpk_dnn_ssse3_LRNCreateForward_F64
_fpk_dnn_ssse3_LayoutCompare_F32
_fpk_dnn_ssse3_LayoutCompare_F64
_fpk_dnn_ssse3_LayoutCreateFromPrimitive_F32
_fpk_dnn_ssse3_LayoutCreateFromPrimitive_F64
_fpk_dnn_ssse3_LayoutCreate_F32
_fpk_dnn_ssse3_LayoutCreate_F64
_fpk_dnn_ssse3_LayoutDelete_F32
_fpk_dnn_ssse3_LayoutDelete_F64
_fpk_dnn_ssse3_LayoutGetMemorySize_F32
_fpk_dnn_ssse3_LayoutGetMemorySize_F64
_fpk_dnn_ssse3_PoolingCreateBackward_F32
_fpk_dnn_ssse3_PoolingCreateBackward_F64
_fpk_dnn_ssse3_PoolingCreateForward_F32
_fpk_dnn_ssse3_PoolingCreateForward_F64
_fpk_dnn_ssse3_ReLUCreateBackward_F32
_fpk_dnn_ssse3_ReLUCreateBackward_F64
_fpk_dnn_ssse3_ReLUCreateForward_F32
_fpk_dnn_ssse3_ReLUCreateForward_F64
_fpk_dnn_ssse3_ReleaseBuffer_F32
_fpk_dnn_ssse3_ReleaseBuffer_F64
_fpk_dnn_ssse3_SplitCreate_F32
_fpk_dnn_ssse3_SplitCreate_F64
_fpk_dnn_sse42_AllocateBuffer_F32
_fpk_dnn_sse42_AllocateBuffer_F64
_fpk_dnn_sse42_ConcatCreate_F32
_fpk_dnn_sse42_ConcatCreate_F64
_fpk_dnn_sse42_ConversionCreate_F32
_fpk_dnn_sse42_ConversionCreate_F64
_fpk_dnn_sse42_ConversionExecute_F32
_fpk_dnn_sse42_ConversionExecute_F64
_fpk_dnn_sse42_Delete_F32
_fpk_dnn_sse42_Delete_F64
_fpk_dnn_sse42_ExecuteAsync_F32
_fpk_dnn_sse42_ExecuteAsync_F64
_fpk_dnn_sse42_Execute_F32
_fpk_dnn_sse42_Execute_F64
_fpk_dnn_sse42_GroupsConvolutionCreateBackwardBias_F32
_fpk_dnn_sse42_GroupsConvolutionCreateBackwardBias_F64
_fpk_dnn_sse42_GroupsConvolutionCreateBackwardData_F32
_fpk_dnn_sse42_GroupsConvolutionCreateBackwardData_F64
_fpk_dnn_sse42_GroupsConvolutionCreateBackwardFilter_F32
_fpk_dnn_sse42_GroupsConvolutionCreateBackwardFilter_F64
_fpk_dnn_sse42_GroupsConvolutionCreateForwardBias_F32
_fpk_dnn_sse42_GroupsConvolutionCreateForwardBias_F64
_fpk_dnn_sse42_GroupsConvolutionCreateForward_F32
_fpk_dnn_sse42_GroupsConvolutionCreateForward_F64
_fpk_dnn_sse42_LRNCreateBackward_F32
_fpk_dnn_sse42_LRNCreateBackward_F64
_fpk_dnn_sse42_LRNCreateForward_F32
_fpk_dnn_sse42_LRNCreateForward_F64
_fpk_dnn_sse42_LayoutCompare_F32
_fpk_dnn_sse42_LayoutCompare_F64
_fpk_dnn_sse42_LayoutCreateFromPrimitive_F32
_fpk_dnn_sse42_LayoutCreateFromPrimitive_F64
_fpk_dnn_sse42_LayoutCreate_F32
_fpk_dnn_sse42_LayoutCreate_F64
_fpk_dnn_sse42_LayoutDelete_F32
_fpk_dnn_sse42_LayoutDelete_F64
_fpk_dnn_sse42_LayoutGetMemorySize_F32
_fpk_dnn_sse42_LayoutGetMemorySize_F64
_fpk_dnn_sse42_PoolingCreateBackward_F32
_fpk_dnn_sse42_PoolingCreateBackward_F64
_fpk_dnn_sse42_PoolingCreateForward_F32
_fpk_dnn_sse42_PoolingCreateForward_F64
_fpk_dnn_sse42_ReLUCreateBackward_F32
_fpk_dnn_sse42_ReLUCreateBackward_F64
_fpk_dnn_sse42_ReLUCreateForward_F32
_fpk_dnn_sse42_ReLUCreateForward_F64
_fpk_dnn_sse42_ReleaseBuffer_F32
_fpk_dnn_sse42_ReleaseBuffer_F64
_fpk_dnn_sse42_SplitCreate_F32
_fpk_dnn_sse42_SplitCreate_F64
_fpk_dnn_avx_AllocateBuffer_F32
_fpk_dnn_avx_AllocateBuffer_F64
_fpk_dnn_avx_ConcatCreate_F32
_fpk_dnn_avx_ConcatCreate_F64
_fpk_dnn_avx_ConversionCreate_F32
_fpk_dnn_avx_ConversionCreate_F64
_fpk_dnn_avx_ConversionExecute_F32
_fpk_dnn_avx_ConversionExecute_F64
_fpk_dnn_avx_Delete_F32
_fpk_dnn_avx_Delete_F64
_fpk_dnn_avx_ExecuteAsync_F32
_fpk_dnn_avx_ExecuteAsync_F64
_fpk_dnn_avx_Execute_F32
_fpk_dnn_avx_Execute_F64
_fpk_dnn_avx_GroupsConvolutionCreateBackwardBias_F32
_fpk_dnn_avx_GroupsConvolutionCreateBackwardBias_F64
_fpk_dnn_avx_GroupsConvolutionCreateBackwardData_F32
_fpk_dnn_avx_GroupsConvolutionCreateBackwardData_F64
_fpk_dnn_avx_GroupsConvolutionCreateBackwardFilter_F32
_fpk_dnn_avx_GroupsConvolutionCreateBackwardFilter_F64
_fpk_dnn_avx_GroupsConvolutionCreateForwardBias_F32
_fpk_dnn_avx_GroupsConvolutionCreateForwardBias_F64
_fpk_dnn_avx_GroupsConvolutionCreateForward_F32
_fpk_dnn_avx_GroupsConvolutionCreateForward_F64
_fpk_dnn_avx_LRNCreateBackward_F32
_fpk_dnn_avx_LRNCreateBackward_F64
_fpk_dnn_avx_LRNCreateForward_F32
_fpk_dnn_avx_LRNCreateForward_F64
_fpk_dnn_avx_LayoutCompare_F32
_fpk_dnn_avx_LayoutCompare_F64
_fpk_dnn_avx_LayoutCreateFromPrimitive_F32
_fpk_dnn_avx_LayoutCreateFromPrimitive_F64
_fpk_dnn_avx_LayoutCreate_F32
_fpk_dnn_avx_LayoutCreate_F64
_fpk_dnn_avx_LayoutDelete_F32
_fpk_dnn_avx_LayoutDelete_F64
_fpk_dnn_avx_LayoutGetMemorySize_F32
_fpk_dnn_avx_LayoutGetMemorySize_F64
_fpk_dnn_avx_PoolingCreateBackward_F32
_fpk_dnn_avx_PoolingCreateBackward_F64
_fpk_dnn_avx_PoolingCreateForward_F32
_fpk_dnn_avx_PoolingCreateForward_F64
_fpk_dnn_avx_ReLUCreateBackward_F32
_fpk_dnn_avx_ReLUCreateBackward_F64
_fpk_dnn_avx_ReLUCreateForward_F32
_fpk_dnn_avx_ReLUCreateForward_F64
_fpk_dnn_avx_ReleaseBuffer_F32
_fpk_dnn_avx_ReleaseBuffer_F64
_fpk_dnn_avx_SplitCreate_F32
_fpk_dnn_avx_SplitCreate_F64
_fpk_dnn_avx2_AllocateBuffer_F32
_fpk_dnn_avx2_AllocateBuffer_F64
_fpk_dnn_avx2_ConcatCreate_F32
_fpk_dnn_avx2_ConcatCreate_F64
_fpk_dnn_avx2_ConversionCreate_F32
_fpk_dnn_avx2_ConversionCreate_F64
_fpk_dnn_avx2_ConversionExecute_F32
_fpk_dnn_avx2_ConversionExecute_F64
_fpk_dnn_avx2_Delete_F32
_fpk_dnn_avx2_Delete_F64
_fpk_dnn_avx2_ExecuteAsync_F32
_fpk_dnn_avx2_ExecuteAsync_F64
_fpk_dnn_avx2_Execute_F32
_fpk_dnn_avx2_Execute_F64
_fpk_dnn_avx2_GroupsConvolutionCreateBackwardBias_F32
_fpk_dnn_avx2_GroupsConvolutionCreateBackwardBias_F64
_fpk_dnn_avx2_GroupsConvolutionCreateBackwardData_F32
_fpk_dnn_avx2_GroupsConvolutionCreateBackwardData_F64
_fpk_dnn_avx2_GroupsConvolutionCreateBackwardFilter_F32
_fpk_dnn_avx2_GroupsConvolutionCreateBackwardFilter_F64
_fpk_dnn_avx2_GroupsConvolutionCreateForwardBias_F32
_fpk_dnn_avx2_GroupsConvolutionCreateForwardBias_F64
_fpk_dnn_avx2_GroupsConvolutionCreateForward_F32
_fpk_dnn_avx2_GroupsConvolutionCreateForward_F64
_fpk_dnn_avx2_LRNCreateBackward_F32
_fpk_dnn_avx2_LRNCreateBackward_F64
_fpk_dnn_avx2_LRNCreateForward_F32
_fpk_dnn_avx2_LRNCreateForward_F64
_fpk_dnn_avx2_LayoutCompare_F32
_fpk_dnn_avx2_LayoutCompare_F64
_fpk_dnn_avx2_LayoutCreateFromPrimitive_F32
_fpk_dnn_avx2_LayoutCreateFromPrimitive_F64
_fpk_dnn_avx2_LayoutCreate_F32
_fpk_dnn_avx2_LayoutCreate_F64
_fpk_dnn_avx2_LayoutDelete_F32
_fpk_dnn_avx2_LayoutDelete_F64
_fpk_dnn_avx2_LayoutGetMemorySize_F32
_fpk_dnn_avx2_LayoutGetMemorySize_F64
_fpk_dnn_avx2_PoolingCreateBackward_F32
_fpk_dnn_avx2_PoolingCreateBackward_F64
_fpk_dnn_avx2_PoolingCreateForward_F32
_fpk_dnn_avx2_PoolingCreateForward_F64
_fpk_dnn_avx2_ReLUCreateBackward_F32
_fpk_dnn_avx2_ReLUCreateBackward_F64
_fpk_dnn_avx2_ReLUCreateForward_F32
_fpk_dnn_avx2_ReLUCreateForward_F64
_fpk_dnn_avx2_ReleaseBuffer_F32
_fpk_dnn_avx2_ReleaseBuffer_F64
_fpk_dnn_avx2_SplitCreate_F32
_fpk_dnn_avx2_SplitCreate_F64
_fpk_dnn_avx512_AllocateBuffer_F32
_fpk_dnn_avx512_AllocateBuffer_F64
_fpk_dnn_avx512_ConcatCreate_F32
_fpk_dnn_avx512_ConcatCreate_F64
_fpk_dnn_avx512_ConversionCreate_F32
_fpk_dnn_avx512_ConversionCreate_F64
_fpk_dnn_avx512_ConversionExecute_F32
_fpk_dnn_avx512_ConversionExecute_F64
_fpk_dnn_avx512_Delete_F32
_fpk_dnn_avx512_Delete_F64
_fpk_dnn_avx512_ExecuteAsync_F32
_fpk_dnn_avx512_ExecuteAsync_F64
_fpk_dnn_avx512_Execute_F32
_fpk_dnn_avx512_Execute_F64
_fpk_dnn_avx512_GroupsConvolutionCreateBackwardBias_F32
_fpk_dnn_avx512_GroupsConvolutionCreateBackwardBias_F64
_fpk_dnn_avx512_GroupsConvolutionCreateBackwardData_F32
_fpk_dnn_avx512_GroupsConvolutionCreateBackwardData_F64
_fpk_dnn_avx512_GroupsConvolutionCreateBackwardFilter_F32
_fpk_dnn_avx512_GroupsConvolutionCreateBackwardFilter_F64
_fpk_dnn_avx512_GroupsConvolutionCreateForwardBias_F32
_fpk_dnn_avx512_GroupsConvolutionCreateForwardBias_F64
_fpk_dnn_avx512_GroupsConvolutionCreateForward_F32
_fpk_dnn_avx512_GroupsConvolutionCreateForward_F64
_fpk_dnn_avx512_LRNCreateBackward_F32
_fpk_dnn_avx512_LRNCreateBackward_F64
_fpk_dnn_avx512_LRNCreateForward_F32
_fpk_dnn_avx512_LRNCreateForward_F64
_fpk_dnn_avx512_LayoutCompare_F32
_fpk_dnn_avx512_LayoutCompare_F64
_fpk_dnn_avx512_LayoutCreateFromPrimitive_F32
_fpk_dnn_avx512_LayoutCreateFromPrimitive_F64
_fpk_dnn_avx512_LayoutCreate_F32
_fpk_dnn_avx512_LayoutCreate_F64
_fpk_dnn_avx512_LayoutDelete_F32
_fpk_dnn_avx512_LayoutDelete_F64
_fpk_dnn_avx512_LayoutGetMemorySize_F32
_fpk_dnn_avx512_LayoutGetMemorySize_F64
_fpk_dnn_avx512_PoolingCreateBackward_F32
_fpk_dnn_avx512_PoolingCreateBackward_F64
_fpk_dnn_avx512_PoolingCreateForward_F32
_fpk_dnn_avx512_PoolingCreateForward_F64
_fpk_dnn_avx512_ReLUCreateBackward_F32
_fpk_dnn_avx512_ReLUCreateBackward_F64
_fpk_dnn_avx512_ReLUCreateForward_F32
_fpk_dnn_avx512_ReLUCreateForward_F64
_fpk_dnn_avx512_ReleaseBuffer_F32
_fpk_dnn_avx512_ReleaseBuffer_F64
_fpk_dnn_avx512_SplitCreate_F32
_fpk_dnn_avx512_SplitCreate_F64
_fpk_lapack_avx2_dgeqp3
_fpk_lapack_avx2_dgeqrf
_fpk_lapack_avx2_dgerqf
_fpk_lapack_avx2_dgesvd
_fpk_lapack_avx2_dorgqr
_fpk_lapack_avx2_dormqr
_fpk_lapack_avx2_dormrq
_fpk_lapack_avx2_dpotrf
_fpk_lapack_avx2_dpotri
_fpk_lapack_avx2_dpotrs
_fpk_lapack_avx2_dpptrf
_fpk_lapack_avx2_dsyev
_fpk_lapack_avx2_dsyevd
_fpk_lapack_avx2_dtrtrs
_fpk_lapack_avx2_sgeqp3
_fpk_lapack_avx2_sgeqrf
_fpk_lapack_avx2_sgerqf
_fpk_lapack_avx2_sgesvd
_fpk_lapack_avx2_sorgqr
_fpk_lapack_avx2_sormqr
_fpk_lapack_avx2_sormrq
_fpk_lapack_avx2_spotrf
_fpk_lapack_avx2_spotri
_fpk_lapack_avx2_spotrs
_fpk_lapack_avx2_spptrf
_fpk_lapack_avx2_ssyev
_fpk_lapack_avx2_ssyevd
_fpk_lapack_avx2_strtrs
_fpk_lapack_avx512_dgeqp3
_fpk_lapack_avx512_dgeqrf
_fpk_lapack_avx512_dgerqf
_fpk_lapack_avx512_dgesvd
_fpk_lapack_avx512_dorgqr
_fpk_lapack_avx512_dormqr
_fpk_lapack_avx512_dormrq
_fpk_lapack_avx512_dpotrf
_fpk_lapack_avx512_dpotri
_fpk_lapack_avx512_dpotrs
_fpk_lapack_avx512_dpptrf
_fpk_lapack_avx512_dsyev
_fpk_lapack_avx512_dsyevd
_fpk_lapack_avx512_dtrtrs
_fpk_lapack_avx512_sgeqp3
_fpk_lapack_avx512_sgeqrf
_fpk_lapack_avx512_sgerqf
_fpk_lapack_avx512_sgesvd
_fpk_lapack_avx512_sorgqr
_fpk_lapack_avx512_sormqr
_fpk_lapack_avx512_sormrq
_fpk_lapack_avx512_spotrf
_fpk_lapack_avx512_spotri
_fpk_lapack_avx512_spotrs
_fpk_lapack_avx512_spptrf
_fpk_lapack_avx512_ssyev
_fpk_lapack_avx512_ssyevd
_fpk_lapack_avx512_strtrs
_fpk_lapack_avx_dgeqp3
_fpk_lapack_avx_dgeqrf
_fpk_lapack_avx_dgerqf
_fpk_lapack_avx_dgesvd
_fpk_lapack_avx_dorgqr
_fpk_lapack_avx_dormqr
_fpk_lapack_avx_dormrq
_fpk_lapack_avx_dpotrf
_fpk_lapack_avx_dpotri
_fpk_lapack_avx_dpotrs
_fpk_lapack_avx_dpptrf
_fpk_lapack_avx_dsyev
_fpk_lapack_avx_dsyevd
_fpk_lapack_avx_dtrtrs
_fpk_lapack_avx_sgeqp3
_fpk_lapack_avx_sgeqrf
_fpk_lapack_avx_sgerqf
_fpk_lapack_avx_sgesvd
_fpk_lapack_avx_sorgqr
_fpk_lapack_avx_sormqr
_fpk_lapack_avx_sormrq
_fpk_lapack_avx_spotrf
_fpk_lapack_avx_spotri
_fpk_lapack_avx_spotrs
_fpk_lapack_avx_spptrf
_fpk_lapack_avx_ssyev
_fpk_lapack_avx_ssyevd
_fpk_lapack_avx_strtrs
_fpk_lapack_sse42_dgeqp3
_fpk_lapack_sse42_dgeqrf
_fpk_lapack_sse42_dgerqf
_fpk_lapack_sse42_dgesvd
_fpk_lapack_sse42_dorgqr
_fpk_lapack_sse42_dormqr
_fpk_lapack_sse42_dormrq
_fpk_lapack_sse42_dpotrf
_fpk_lapack_sse42_dpotri
_fpk_lapack_sse42_dpotrs
_fpk_lapack_sse42_dpptrf
_fpk_lapack_sse42_dsyev
_fpk_lapack_sse42_dsyevd
_fpk_lapack_sse42_dtrtrs
_fpk_lapack_sse42_sgeqp3
_fpk_lapack_sse42_sgeqrf
_fpk_lapack_sse42_sgerqf
_fpk_lapack_sse42_sgesvd
_fpk_lapack_sse42_sorgqr
_fpk_lapack_sse42_sormqr
_fpk_lapack_sse42_sormrq
_fpk_lapack_sse42_spotrf
_fpk_lapack_sse42_spotri
_fpk_lapack_sse42_spotrs
_fpk_lapack_sse42_spptrf
_fpk_lapack_sse42_ssyev
_fpk_lapack_sse42_ssyevd
_fpk_lapack_sse42_strtrs
_fpk_lapack_ssse3_dgeqp3
_fpk_lapack_ssse3_dgeqrf
_fpk_lapack_ssse3_dgerqf
_fpk_lapack_ssse3_dgesvd
_fpk_lapack_ssse3_dorgqr
_fpk_lapack_ssse3_dormqr
_fpk_lapack_ssse3_dormrq
_fpk_lapack_ssse3_dpotrf
_fpk_lapack_ssse3_dpotri
_fpk_lapack_ssse3_dpotrs
_fpk_lapack_ssse3_dpptrf
_fpk_lapack_ssse3_dsyev
_fpk_lapack_ssse3_dsyevd
_fpk_lapack_ssse3_dtrtrs
_fpk_lapack_ssse3_sgeqp3
_fpk_lapack_ssse3_sgeqrf
_fpk_lapack_ssse3_sgerqf
_fpk_lapack_ssse3_sgesvd
_fpk_lapack_ssse3_sorgqr
_fpk_lapack_ssse3_sormqr
_fpk_lapack_ssse3_sormrq
_fpk_lapack_ssse3_spotrf
_fpk_lapack_ssse3_spotri
_fpk_lapack_ssse3_spotrs
_fpk_lapack_ssse3_spptrf
_fpk_lapack_ssse3_ssyev
_fpk_lapack_ssse3_ssyevd
_fpk_lapack_ssse3_strtrs
_fpk_serv_get_max_threads
_fpk_serv_set_num_threads
_fpk_serv_set_num_threads_local
_fpk_serv_get_ncpus
_fpk_serv_get_ncorespercpu
_fpk_serv_get_ht
_fpk_serv_get_nlogicalcores
_fpk_spblas_avx2_mkl_dcsrmm
_fpk_spblas_avx2_mkl_dcsrmultd
_fpk_spblas_avx2_mkl_dcsrmv
_fpk_spblas_avx2_mkl_scsrmm
_fpk_spblas_avx2_mkl_scsrmultd
_fpk_spblas_avx2_mkl_scsrmv
_fpk_spblas_avx512_mkl_dcsrmm
_fpk_spblas_avx512_mkl_dcsrmultd
_fpk_spblas_avx512_mkl_dcsrmv
_fpk_spblas_avx512_mkl_scsrmm
_fpk_spblas_avx512_mkl_scsrmultd
_fpk_spblas_avx512_mkl_scsrmv
_fpk_spblas_avx_mkl_dcsrmm
_fpk_spblas_avx_mkl_dcsrmultd
_fpk_spblas_avx_mkl_dcsrmv
_fpk_spblas_avx_mkl_scsrmm
_fpk_spblas_avx_mkl_scsrmultd
_fpk_spblas_avx_mkl_scsrmv
_fpk_spblas_sse42_mkl_dcsrmm
_fpk_spblas_sse42_mkl_dcsrmultd
_fpk_spblas_sse42_mkl_dcsrmv
_fpk_spblas_sse42_mkl_scsrmm
_fpk_spblas_sse42_mkl_scsrmultd
_fpk_spblas_sse42_mkl_scsrmv
_fpk_spblas_ssse3_mkl_dcsrmm
_fpk_spblas_ssse3_mkl_dcsrmultd
_fpk_spblas_ssse3_mkl_dcsrmv
_fpk_spblas_ssse3_mkl_scsrmm
_fpk_spblas_ssse3_mkl_scsrmultd
_fpk_spblas_ssse3_mkl_scsrmv
_fpk_serv_enable_instructions
_fpk_serv_cpuisknm
_fpk_vsl_serv_threader_for
_fpk_vsl_serv_threader_for_ordered
_fpk_vsl_serv_threader_sections
_fpk_vsl_serv_threader_ordered
_fpk_vsl_serv_threader_get_num_threads_limit
