Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Oct 20 15:44:47 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_module_timing_summary_routed.rpt -pb TOP_module_timing_summary_routed.pb -rpx TOP_module_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       3           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-10   Warning           Wide multiplier                                                   3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (374)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: memory_unit/num2display/divisor_freq/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (374)
--------------------------------
 There are 374 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.310        0.000                      0                  863        0.049        0.000                      0                  863        3.000        0.000                       0                   377  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 6.250}      12.500          80.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 6.250}      12.500          80.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.310        0.000                      0                  830        0.120        0.000                      0                  830        5.750        0.000                       0                   373  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.311        0.000                      0                  830        0.120        0.000                      0                  830        5.750        0.000                       0                   373  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.310        0.000                      0                  830        0.049        0.000                      0                  830  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.310        0.000                      0                  830        0.049        0.000                      0                  830  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          9.186        0.000                      0                   33        0.619        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.186        0.000                      0                   33        0.548        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.186        0.000                      0                   33        0.548        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        9.186        0.000                      0                   33        0.619        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.101ns  (logic 6.368ns (52.623%)  route 5.733ns (47.377%))
  Logic Levels:           18  (CARRY4=10 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.987 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.911 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.911    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.245 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.245    memory_unit/vector_calc/euc_reg[24]_i_1_n_6
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    10.987    memory_unit/vector_calc/CLK
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/C
                         clock pessimism              0.577    11.564    
                         clock uncertainty           -0.072    11.493    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.062    11.555    memory_unit/vector_calc/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.990ns  (logic 6.257ns (52.185%)  route 5.733ns (47.815%))
  Logic Levels:           18  (CARRY4=10 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.987 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.911 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.911    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.134 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.134    memory_unit/vector_calc/euc_reg[24]_i_1_n_7
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    10.987    memory_unit/vector_calc/CLK
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/C
                         clock pessimism              0.577    11.564    
                         clock uncertainty           -0.072    11.493    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.062    11.555    memory_unit/vector_calc/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.987ns  (logic 6.254ns (52.173%)  route 5.733ns (47.827%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.131 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.131    memory_unit/vector_calc/euc_reg[20]_i_1_n_6
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 6.233ns (52.089%)  route 5.733ns (47.911%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.110 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.110    memory_unit/vector_calc/euc_reg[20]_i_1_n_4
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.892ns  (logic 6.159ns (51.791%)  route 5.733ns (48.209%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.036 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.036    memory_unit/vector_calc/euc_reg[20]_i_1_n_5
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.876ns  (logic 6.143ns (51.726%)  route 5.733ns (48.274%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.020 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.020    memory_unit/vector_calc/euc_reg[20]_i_1_n_7
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.873ns  (logic 6.140ns (51.714%)  route 5.733ns (48.286%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.017 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.017    memory_unit/vector_calc/euc_reg[16]_i_1_n_6
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.852ns  (logic 6.119ns (51.628%)  route 5.733ns (48.372%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.996 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.996    memory_unit/vector_calc/euc_reg[16]_i_1_n_4
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.778ns  (logic 6.045ns (51.324%)  route 5.733ns (48.676%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.922 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.922    memory_unit/vector_calc/euc_reg[16]_i_1_n_5
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.762ns  (logic 6.029ns (51.258%)  route 5.733ns (48.742%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.906 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.906    memory_unit/vector_calc/euc_reg[16]_i_1_n_7
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.574    -0.590    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  memory_unit/addr_ctrl/address_counter/count_reg[10]/Q
                         net (fo=2, routed)           0.067    -0.382    memory_unit/addr_ctrl/count_reg[10]
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.845    -0.828    memory_unit/addr_ctrl/CLK
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[10]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.075    -0.502    memory_unit/addr_ctrl/addr_count_2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.182%)  route 0.101ns (41.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.573    -0.591    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  memory_unit/addr_ctrl/address_counter/count_reg[0]/Q
                         net (fo=8, routed)           0.101    -0.349    memory_unit/addr_ctrl/count_reg[0]
    SLICE_X8Y60          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/CLK
    SLICE_X8Y60          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[0]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.075    -0.503    memory_unit/addr_ctrl/addr_count_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.601    -0.563    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  memory_unit/num2display/nolabel_line42/shift_reg[19]/Q
                         net (fo=4, routed)           0.086    -0.336    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[19]
    SLICE_X1Y62          LUT4 (Prop_lut4_I2_O)        0.045    -0.291 r  memory_unit/num2display/nolabel_line42/shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    memory_unit/num2display/nolabel_line42/shift[20]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.873    -0.800    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[20]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.092    -0.458    memory_unit/num2display/nolabel_line42/shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.592%)  route 0.073ns (36.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.574    -0.590    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  memory_unit/addr_ctrl/address_counter/count_reg[7]/Q
                         net (fo=5, routed)           0.073    -0.389    memory_unit/addr_ctrl/count_reg[7]
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.845    -0.828    memory_unit/addr_ctrl/CLK
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[7]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.009    -0.568    memory_unit/addr_ctrl/addr_count_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/t_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/Q
                         net (fo=7, routed)           0.074    -0.326    memory_unit/addr_ctrl/address_counter_rapido/Q[7]
    SLICE_X7Y62          LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  memory_unit/addr_ctrl/address_counter_rapido/t_start_i_1/O
                         net (fo=1, routed)           0.000    -0.281    memory_unit/addr_ctrl/address_counter_rapido_n_11
    SLICE_X7Y62          FDRE                                         r  memory_unit/addr_ctrl/t_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.870    -0.803    memory_unit/addr_ctrl/CLK
    SLICE_X7Y62          FDRE                                         r  memory_unit/addr_ctrl/t_start_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.091    -0.460    memory_unit/addr_ctrl/t_start_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/base_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/base_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.762%)  route 0.093ns (36.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.568    -0.596    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  memory_unit/vector_calc/SQRT/base_reg[5]/Q
                         net (fo=2, routed)           0.093    -0.339    memory_unit/vector_calc/SQRT/base_reg_n_0_[5]
    SLICE_X15Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.837    -0.836    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[4]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X15Y68         FDRE (Hold_fdre_C_D)         0.057    -0.526    memory_unit/vector_calc/SQRT/base_reg[4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/base_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.568    -0.596    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memory_unit/vector_calc/SQRT/base_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.328    memory_unit/vector_calc/SQRT/base_reg_n_0_[4]
    SLICE_X14Y67         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.838    -0.835    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y67         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[3]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.063    -0.518    memory_unit/vector_calc/SQRT/base_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.291%)  route 0.151ns (44.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X15Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.151    -0.301    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X14Y64         LUT3 (Prop_lut3_I0_O)        0.046    -0.255 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.131    -0.449    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.071    -0.374    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X14Y64         LUT3 (Prop_lut3_I0_O)        0.098    -0.276 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.121    -0.472    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.572    -0.592    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]/Q
                         net (fo=2, routed)           0.074    -0.371    memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]_0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I2_O)        0.098    -0.273 r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    memory_unit/vector_calc/distancia_FSM/NextState[0]
    SLICE_X10Y62         FDSE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.842    -0.831    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDSE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X10Y62         FDSE (Hold_fdse_C_D)         0.120    -0.472    memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y26     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y26     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y25     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y25     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y16   clk100MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         12.500      11.500     SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk100MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.101ns  (logic 6.368ns (52.623%)  route 5.733ns (47.377%))
  Logic Levels:           18  (CARRY4=10 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.987 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.911 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.911    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.245 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.245    memory_unit/vector_calc/euc_reg[24]_i_1_n_6
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    10.987    memory_unit/vector_calc/CLK
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/C
                         clock pessimism              0.577    11.564    
                         clock uncertainty           -0.071    11.493    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.062    11.555    memory_unit/vector_calc/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.990ns  (logic 6.257ns (52.185%)  route 5.733ns (47.815%))
  Logic Levels:           18  (CARRY4=10 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.987 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.911 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.911    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.134 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.134    memory_unit/vector_calc/euc_reg[24]_i_1_n_7
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    10.987    memory_unit/vector_calc/CLK
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/C
                         clock pessimism              0.577    11.564    
                         clock uncertainty           -0.071    11.493    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.062    11.555    memory_unit/vector_calc/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.987ns  (logic 6.254ns (52.173%)  route 5.733ns (47.827%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.131 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.131    memory_unit/vector_calc/euc_reg[20]_i_1_n_6
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.071    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 6.233ns (52.089%)  route 5.733ns (47.911%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.110 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.110    memory_unit/vector_calc/euc_reg[20]_i_1_n_4
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.071    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.892ns  (logic 6.159ns (51.791%)  route 5.733ns (48.209%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.036 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.036    memory_unit/vector_calc/euc_reg[20]_i_1_n_5
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.071    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.876ns  (logic 6.143ns (51.726%)  route 5.733ns (48.274%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.020 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.020    memory_unit/vector_calc/euc_reg[20]_i_1_n_7
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.071    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.873ns  (logic 6.140ns (51.714%)  route 5.733ns (48.286%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.017 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.017    memory_unit/vector_calc/euc_reg[16]_i_1_n_6
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.071    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.852ns  (logic 6.119ns (51.628%)  route 5.733ns (48.372%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.996 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.996    memory_unit/vector_calc/euc_reg[16]_i_1_n_4
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.071    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.778ns  (logic 6.045ns (51.324%)  route 5.733ns (48.676%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.922 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.922    memory_unit/vector_calc/euc_reg[16]_i_1_n_5
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.071    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.762ns  (logic 6.029ns (51.258%)  route 5.733ns (48.742%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.906 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.906    memory_unit/vector_calc/euc_reg[16]_i_1_n_7
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.071    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  0.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.574    -0.590    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  memory_unit/addr_ctrl/address_counter/count_reg[10]/Q
                         net (fo=2, routed)           0.067    -0.382    memory_unit/addr_ctrl/count_reg[10]
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.845    -0.828    memory_unit/addr_ctrl/CLK
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[10]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.075    -0.502    memory_unit/addr_ctrl/addr_count_2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.182%)  route 0.101ns (41.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.573    -0.591    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  memory_unit/addr_ctrl/address_counter/count_reg[0]/Q
                         net (fo=8, routed)           0.101    -0.349    memory_unit/addr_ctrl/count_reg[0]
    SLICE_X8Y60          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/CLK
    SLICE_X8Y60          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[0]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.075    -0.503    memory_unit/addr_ctrl/addr_count_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.601    -0.563    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  memory_unit/num2display/nolabel_line42/shift_reg[19]/Q
                         net (fo=4, routed)           0.086    -0.336    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[19]
    SLICE_X1Y62          LUT4 (Prop_lut4_I2_O)        0.045    -0.291 r  memory_unit/num2display/nolabel_line42/shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    memory_unit/num2display/nolabel_line42/shift[20]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.873    -0.800    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[20]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.092    -0.458    memory_unit/num2display/nolabel_line42/shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.592%)  route 0.073ns (36.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.574    -0.590    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  memory_unit/addr_ctrl/address_counter/count_reg[7]/Q
                         net (fo=5, routed)           0.073    -0.389    memory_unit/addr_ctrl/count_reg[7]
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.845    -0.828    memory_unit/addr_ctrl/CLK
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[7]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.009    -0.568    memory_unit/addr_ctrl/addr_count_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/t_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/Q
                         net (fo=7, routed)           0.074    -0.326    memory_unit/addr_ctrl/address_counter_rapido/Q[7]
    SLICE_X7Y62          LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  memory_unit/addr_ctrl/address_counter_rapido/t_start_i_1/O
                         net (fo=1, routed)           0.000    -0.281    memory_unit/addr_ctrl/address_counter_rapido_n_11
    SLICE_X7Y62          FDRE                                         r  memory_unit/addr_ctrl/t_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.870    -0.803    memory_unit/addr_ctrl/CLK
    SLICE_X7Y62          FDRE                                         r  memory_unit/addr_ctrl/t_start_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.091    -0.460    memory_unit/addr_ctrl/t_start_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/base_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/base_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.762%)  route 0.093ns (36.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.568    -0.596    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  memory_unit/vector_calc/SQRT/base_reg[5]/Q
                         net (fo=2, routed)           0.093    -0.339    memory_unit/vector_calc/SQRT/base_reg_n_0_[5]
    SLICE_X15Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.837    -0.836    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[4]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X15Y68         FDRE (Hold_fdre_C_D)         0.057    -0.526    memory_unit/vector_calc/SQRT/base_reg[4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/base_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.568    -0.596    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memory_unit/vector_calc/SQRT/base_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.328    memory_unit/vector_calc/SQRT/base_reg_n_0_[4]
    SLICE_X14Y67         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.838    -0.835    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y67         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[3]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.063    -0.518    memory_unit/vector_calc/SQRT/base_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.291%)  route 0.151ns (44.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X15Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.151    -0.301    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X14Y64         LUT3 (Prop_lut3_I0_O)        0.046    -0.255 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.131    -0.449    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.071    -0.374    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X14Y64         LUT3 (Prop_lut3_I0_O)        0.098    -0.276 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.121    -0.472    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.572    -0.592    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]/Q
                         net (fo=2, routed)           0.074    -0.371    memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]_0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I2_O)        0.098    -0.273 r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    memory_unit/vector_calc/distancia_FSM/NextState[0]
    SLICE_X10Y62         FDSE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.842    -0.831    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDSE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X10Y62         FDSE (Hold_fdse_C_D)         0.120    -0.472    memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y26     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y26     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y25     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y25     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y16   clk100MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         12.500      11.500     SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk100MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.101ns  (logic 6.368ns (52.623%)  route 5.733ns (47.377%))
  Logic Levels:           18  (CARRY4=10 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.987 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.911 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.911    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.245 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.245    memory_unit/vector_calc/euc_reg[24]_i_1_n_6
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    10.987    memory_unit/vector_calc/CLK
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/C
                         clock pessimism              0.577    11.564    
                         clock uncertainty           -0.072    11.493    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.062    11.555    memory_unit/vector_calc/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.990ns  (logic 6.257ns (52.185%)  route 5.733ns (47.815%))
  Logic Levels:           18  (CARRY4=10 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.987 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.911 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.911    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.134 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.134    memory_unit/vector_calc/euc_reg[24]_i_1_n_7
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    10.987    memory_unit/vector_calc/CLK
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/C
                         clock pessimism              0.577    11.564    
                         clock uncertainty           -0.072    11.493    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.062    11.555    memory_unit/vector_calc/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.987ns  (logic 6.254ns (52.173%)  route 5.733ns (47.827%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.131 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.131    memory_unit/vector_calc/euc_reg[20]_i_1_n_6
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 6.233ns (52.089%)  route 5.733ns (47.911%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.110 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.110    memory_unit/vector_calc/euc_reg[20]_i_1_n_4
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.892ns  (logic 6.159ns (51.791%)  route 5.733ns (48.209%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.036 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.036    memory_unit/vector_calc/euc_reg[20]_i_1_n_5
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.876ns  (logic 6.143ns (51.726%)  route 5.733ns (48.274%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.020 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.020    memory_unit/vector_calc/euc_reg[20]_i_1_n_7
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.873ns  (logic 6.140ns (51.714%)  route 5.733ns (48.286%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.017 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.017    memory_unit/vector_calc/euc_reg[16]_i_1_n_6
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.852ns  (logic 6.119ns (51.628%)  route 5.733ns (48.372%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.996 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.996    memory_unit/vector_calc/euc_reg[16]_i_1_n_4
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.778ns  (logic 6.045ns (51.324%)  route 5.733ns (48.676%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.922 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.922    memory_unit/vector_calc/euc_reg[16]_i_1_n_5
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.762ns  (logic 6.029ns (51.258%)  route 5.733ns (48.742%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.906 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.906    memory_unit/vector_calc/euc_reg[16]_i_1_n_7
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.574    -0.590    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  memory_unit/addr_ctrl/address_counter/count_reg[10]/Q
                         net (fo=2, routed)           0.067    -0.382    memory_unit/addr_ctrl/count_reg[10]
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.845    -0.828    memory_unit/addr_ctrl/CLK
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[10]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.072    -0.506    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.075    -0.431    memory_unit/addr_ctrl/addr_count_2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.182%)  route 0.101ns (41.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.573    -0.591    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  memory_unit/addr_ctrl/address_counter/count_reg[0]/Q
                         net (fo=8, routed)           0.101    -0.349    memory_unit/addr_ctrl/count_reg[0]
    SLICE_X8Y60          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/CLK
    SLICE_X8Y60          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[0]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.072    -0.507    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.075    -0.432    memory_unit/addr_ctrl/addr_count_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.601    -0.563    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  memory_unit/num2display/nolabel_line42/shift_reg[19]/Q
                         net (fo=4, routed)           0.086    -0.336    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[19]
    SLICE_X1Y62          LUT4 (Prop_lut4_I2_O)        0.045    -0.291 r  memory_unit/num2display/nolabel_line42/shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    memory_unit/num2display/nolabel_line42/shift[20]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.873    -0.800    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[20]/C
                         clock pessimism              0.250    -0.550    
                         clock uncertainty            0.072    -0.479    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.092    -0.387    memory_unit/num2display/nolabel_line42/shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.592%)  route 0.073ns (36.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.574    -0.590    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  memory_unit/addr_ctrl/address_counter/count_reg[7]/Q
                         net (fo=5, routed)           0.073    -0.389    memory_unit/addr_ctrl/count_reg[7]
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.845    -0.828    memory_unit/addr_ctrl/CLK
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[7]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.072    -0.506    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.009    -0.497    memory_unit/addr_ctrl/addr_count_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/t_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/Q
                         net (fo=7, routed)           0.074    -0.326    memory_unit/addr_ctrl/address_counter_rapido/Q[7]
    SLICE_X7Y62          LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  memory_unit/addr_ctrl/address_counter_rapido/t_start_i_1/O
                         net (fo=1, routed)           0.000    -0.281    memory_unit/addr_ctrl/address_counter_rapido_n_11
    SLICE_X7Y62          FDRE                                         r  memory_unit/addr_ctrl/t_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.870    -0.803    memory_unit/addr_ctrl/CLK
    SLICE_X7Y62          FDRE                                         r  memory_unit/addr_ctrl/t_start_reg/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.072    -0.480    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.091    -0.389    memory_unit/addr_ctrl/t_start_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/base_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/base_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.762%)  route 0.093ns (36.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.568    -0.596    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  memory_unit/vector_calc/SQRT/base_reg[5]/Q
                         net (fo=2, routed)           0.093    -0.339    memory_unit/vector_calc/SQRT/base_reg_n_0_[5]
    SLICE_X15Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.837    -0.836    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[4]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.072    -0.512    
    SLICE_X15Y68         FDRE (Hold_fdre_C_D)         0.057    -0.455    memory_unit/vector_calc/SQRT/base_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/base_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.568    -0.596    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memory_unit/vector_calc/SQRT/base_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.328    memory_unit/vector_calc/SQRT/base_reg_n_0_[4]
    SLICE_X14Y67         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.838    -0.835    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y67         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[3]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.072    -0.510    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.063    -0.447    memory_unit/vector_calc/SQRT/base_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.291%)  route 0.151ns (44.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X15Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.151    -0.301    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X14Y64         LUT3 (Prop_lut3_I0_O)        0.046    -0.255 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.072    -0.509    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.131    -0.378    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.071    -0.374    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X14Y64         LUT3 (Prop_lut3_I0_O)        0.098    -0.276 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.072    -0.522    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.121    -0.401    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.572    -0.592    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]/Q
                         net (fo=2, routed)           0.074    -0.371    memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]_0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I2_O)        0.098    -0.273 r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    memory_unit/vector_calc/distancia_FSM/NextState[0]
    SLICE_X10Y62         FDSE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.842    -0.831    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDSE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.072    -0.521    
    SLICE_X10Y62         FDSE (Hold_fdse_C_D)         0.120    -0.401    memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.101ns  (logic 6.368ns (52.623%)  route 5.733ns (47.377%))
  Logic Levels:           18  (CARRY4=10 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.987 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.911 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.911    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.245 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.245    memory_unit/vector_calc/euc_reg[24]_i_1_n_6
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    10.987    memory_unit/vector_calc/CLK
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[25]/C
                         clock pessimism              0.577    11.564    
                         clock uncertainty           -0.072    11.493    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.062    11.555    memory_unit/vector_calc/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.990ns  (logic 6.257ns (52.185%)  route 5.733ns (47.815%))
  Logic Levels:           18  (CARRY4=10 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.987 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.911 r  memory_unit/vector_calc/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.911    memory_unit/vector_calc/euc_reg[20]_i_1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.134 r  memory_unit/vector_calc/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.134    memory_unit/vector_calc/euc_reg[24]_i_1_n_7
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    10.987    memory_unit/vector_calc/CLK
    SLICE_X9Y74          FDRE                                         r  memory_unit/vector_calc/euc_reg[24]/C
                         clock pessimism              0.577    11.564    
                         clock uncertainty           -0.072    11.493    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.062    11.555    memory_unit/vector_calc/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.987ns  (logic 6.254ns (52.173%)  route 5.733ns (47.827%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.131 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.131    memory_unit/vector_calc/euc_reg[20]_i_1_n_6
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[21]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 6.233ns (52.089%)  route 5.733ns (47.911%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.110 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.110    memory_unit/vector_calc/euc_reg[20]_i_1_n_4
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[23]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.892ns  (logic 6.159ns (51.791%)  route 5.733ns (48.209%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.036 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.036    memory_unit/vector_calc/euc_reg[20]_i_1_n_5
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[22]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.876ns  (logic 6.143ns (51.726%)  route 5.733ns (48.274%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  memory_unit/vector_calc/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    memory_unit/vector_calc/euc_reg[16]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.020 r  memory_unit/vector_calc/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.020    memory_unit/vector_calc/euc_reg[20]_i_1_n_7
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.509    10.989    memory_unit/vector_calc/CLK
    SLICE_X9Y73          FDRE                                         r  memory_unit/vector_calc/euc_reg[20]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/vector_calc/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.873ns  (logic 6.140ns (51.714%)  route 5.733ns (48.286%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.017 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.017    memory_unit/vector_calc/euc_reg[16]_i_1_n_6
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[17]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.852ns  (logic 6.119ns (51.628%)  route 5.733ns (48.372%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.996 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.996    memory_unit/vector_calc/euc_reg[16]_i_1_n_4
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[19]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.778ns  (logic 6.045ns (51.324%)  route 5.733ns (48.676%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.922 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.922    memory_unit/vector_calc/euc_reg[16]_i_1_n_5
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[18]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.762ns  (logic 6.029ns (51.258%)  route 5.733ns (48.742%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=7, routed)           1.336     1.362    memory_unit/vector_calc/_inferred__1/i__carry__0_0[7]
    SLICE_X8Y65          LUT4 (Prop_lut4_I1_O)        0.124     1.486 r  memory_unit/vector_calc/abs1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.486    memory_unit/vector_calc/abs1_carry_i_5_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.862 r  memory_unit/vector_calc/abs1_carry/CO[3]
                         net (fo=7, routed)           1.006     2.867    memory_unit/vector_calc/abs1
    SLICE_X9Y65          LUT2 (Prop_lut2_I0_O)        0.152     3.019 r  memory_unit/vector_calc/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.019    memory_unit/vector_calc/i__carry_i_4__0_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     3.502 r  memory_unit/vector_calc/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.502    memory_unit/vector_calc/_inferred__1/i__carry_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.724 f  memory_unit/vector_calc/_inferred__1/i__carry__0/O[0]
                         net (fo=28, routed)          0.981     4.705    memory_unit/vector_calc/A[4]
    SLICE_X13Y68         LUT2 (Prop_lut2_I0_O)        0.325     5.030 r  memory_unit/vector_calc/euc1__0_carry__0_i_10/O
                         net (fo=1, routed)           0.642     5.672    memory_unit/vector_calc/euc1__0_carry__0_i_10_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.326     5.998 r  memory_unit/vector_calc/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.998    memory_unit/vector_calc/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.531 r  memory_unit/vector_calc/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    memory_unit/vector_calc/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.688 r  memory_unit/vector_calc/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.636     7.323    memory_unit/vector_calc/euc1__0_carry__1_n_2
    SLICE_X10Y72         LUT4 (Prop_lut4_I3_O)        0.325     7.648 r  memory_unit/vector_calc/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.344     7.992    memory_unit/vector_calc/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.340 r  memory_unit/vector_calc/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.315     8.655    memory_unit/vector_calc/euc1__58_carry__1_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  memory_unit/vector_calc/euc1__58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.779    memory_unit/vector_calc/euc1__58_carry__1_i_7_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.357 r  memory_unit/vector_calc/euc1__58_carry__1/O[2]
                         net (fo=2, routed)           0.474     9.832    memory_unit/vector_calc/euc1[13]
    SLICE_X9Y71          LUT2 (Prop_lut2_I0_O)        0.301    10.133 r  memory_unit/vector_calc/euc[12]_i_4/O
                         net (fo=1, routed)           0.000    10.133    memory_unit/vector_calc/euc[12]_i_4_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.683 r  memory_unit/vector_calc/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    memory_unit/vector_calc/euc_reg[12]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.906 r  memory_unit/vector_calc/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.906    memory_unit/vector_calc/euc_reg[16]_i_1_n_7
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.510    10.990    memory_unit/vector_calc/CLK
    SLICE_X9Y72          FDRE                                         r  memory_unit/vector_calc/euc_reg[16]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/vector_calc/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.574    -0.590    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  memory_unit/addr_ctrl/address_counter/count_reg[10]/Q
                         net (fo=2, routed)           0.067    -0.382    memory_unit/addr_ctrl/count_reg[10]
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.845    -0.828    memory_unit/addr_ctrl/CLK
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[10]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.072    -0.506    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.075    -0.431    memory_unit/addr_ctrl/addr_count_2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.182%)  route 0.101ns (41.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.573    -0.591    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  memory_unit/addr_ctrl/address_counter/count_reg[0]/Q
                         net (fo=8, routed)           0.101    -0.349    memory_unit/addr_ctrl/count_reg[0]
    SLICE_X8Y60          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/CLK
    SLICE_X8Y60          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[0]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.072    -0.507    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.075    -0.432    memory_unit/addr_ctrl/addr_count_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.601    -0.563    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X0Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  memory_unit/num2display/nolabel_line42/shift_reg[19]/Q
                         net (fo=4, routed)           0.086    -0.336    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[19]
    SLICE_X1Y62          LUT4 (Prop_lut4_I2_O)        0.045    -0.291 r  memory_unit/num2display/nolabel_line42/shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    memory_unit/num2display/nolabel_line42/shift[20]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.873    -0.800    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[20]/C
                         clock pessimism              0.250    -0.550    
                         clock uncertainty            0.072    -0.479    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.092    -0.387    memory_unit/num2display/nolabel_line42/shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/addr_count_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.592%)  route 0.073ns (36.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.574    -0.590    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  memory_unit/addr_ctrl/address_counter/count_reg[7]/Q
                         net (fo=5, routed)           0.073    -0.389    memory_unit/addr_ctrl/count_reg[7]
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.845    -0.828    memory_unit/addr_ctrl/CLK
    SLICE_X8Y59          FDRE                                         r  memory_unit/addr_ctrl/addr_count_2_reg[7]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.072    -0.506    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.009    -0.497    memory_unit/addr_ctrl/addr_count_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/t_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/Q
                         net (fo=7, routed)           0.074    -0.326    memory_unit/addr_ctrl/address_counter_rapido/Q[7]
    SLICE_X7Y62          LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  memory_unit/addr_ctrl/address_counter_rapido/t_start_i_1/O
                         net (fo=1, routed)           0.000    -0.281    memory_unit/addr_ctrl/address_counter_rapido_n_11
    SLICE_X7Y62          FDRE                                         r  memory_unit/addr_ctrl/t_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.870    -0.803    memory_unit/addr_ctrl/CLK
    SLICE_X7Y62          FDRE                                         r  memory_unit/addr_ctrl/t_start_reg/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.072    -0.480    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.091    -0.389    memory_unit/addr_ctrl/t_start_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/base_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/base_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.762%)  route 0.093ns (36.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.568    -0.596    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  memory_unit/vector_calc/SQRT/base_reg[5]/Q
                         net (fo=2, routed)           0.093    -0.339    memory_unit/vector_calc/SQRT/base_reg_n_0_[5]
    SLICE_X15Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.837    -0.836    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[4]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.072    -0.512    
    SLICE_X15Y68         FDRE (Hold_fdre_C_D)         0.057    -0.455    memory_unit/vector_calc/SQRT/base_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/SQRT/base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/SQRT/base_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.568    -0.596    memory_unit/vector_calc/SQRT/CLK
    SLICE_X15Y68         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  memory_unit/vector_calc/SQRT/base_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.328    memory_unit/vector_calc/SQRT/base_reg_n_0_[4]
    SLICE_X14Y67         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.838    -0.835    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y67         FDRE                                         r  memory_unit/vector_calc/SQRT/base_reg[3]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.072    -0.510    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.063    -0.447    memory_unit/vector_calc/SQRT/base_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.291%)  route 0.151ns (44.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X15Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.151    -0.301    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X14Y64         LUT3 (Prop_lut3_I0_O)        0.046    -0.255 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.072    -0.509    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.131    -0.378    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.071    -0.374    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X14Y64         LUT3 (Prop_lut3_I0_O)        0.098    -0.276 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X14Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.072    -0.522    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.121    -0.401    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.572    -0.592    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]/Q
                         net (fo=2, routed)           0.074    -0.371    memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[9]_0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I2_O)        0.098    -0.273 r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    memory_unit/vector_calc/distancia_FSM/NextState[0]
    SLICE_X10Y62         FDSE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.842    -0.831    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDSE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.072    -0.521    
    SLICE_X10Y62         FDSE (Hold_fdse_C_D)         0.120    -0.401    memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.186ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.996%)  route 2.277ns (78.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.123     2.022    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y59          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.361    11.208    memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  9.186    

Slack (MET) :             9.191ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.642ns (22.372%)  route 2.228ns (77.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.074     1.973    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X7Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  9.191    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.996%)  route 2.277ns (78.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.123     2.022    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y59          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.319    11.250    memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.996%)  route 2.277ns (78.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.123     2.022    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y59          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.319    11.250    memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.642ns (23.756%)  route 2.060ns (76.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 11.080 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.906     1.806    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.600    11.080    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.559    11.639    
                         clock uncertainty           -0.072    11.568    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.405    11.163    memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.383ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.072    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.361    11.206    memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.383    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.072    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    11.248    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.072    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    11.248    memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.072    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    11.248    memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.672ns (29.054%)  route 1.641ns (70.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.641    -0.899    main_FSM/CLK
    SLICE_X8Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.701     0.321    main_FSM/Q[3]
    SLICE_X9Y63          LUT2 (Prop_lut2_I1_O)        0.154     0.475 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.939     1.414    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X6Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X6Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.564    11.002    memory_unit/addr_ctrl/address_counter_tx/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  9.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.430%)  route 0.319ns (58.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.189    -0.048    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[1]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X9Y61          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    memory_unit/addr_ctrl/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.430%)  route 0.319ns (58.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.189    -0.048    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[2]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X9Y61          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    memory_unit/addr_ctrl/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.850%)  route 0.447ns (68.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X8Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.160    -0.269    memory_unit/vector_calc/distancia_FSM/count_reg[0][1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.287     0.063    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.870    -0.803    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.620    memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.850%)  route 0.447ns (68.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X8Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.160    -0.269    memory_unit/vector_calc/distancia_FSM/count_reg[0][1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.287     0.063    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.870    -0.803    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.620    memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[0]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    memory_unit/addr_ctrl/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[3]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    memory_unit/addr_ctrl/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[4]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    memory_unit/addr_ctrl/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[5]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    memory_unit/addr_ctrl/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.227ns (36.556%)  route 0.394ns (63.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.199    -0.266    main_FSM/Q[2]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.099    -0.167 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.195     0.028    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X8Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X8Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X8Y61          FDCE (Remov_fdce_C_CLR)     -0.132    -0.707    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.227ns (36.556%)  route 0.394ns (63.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.199    -0.266    main_FSM/Q[2]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.099    -0.167 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.195     0.028    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X8Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X8Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X8Y61          FDCE (Remov_fdce_C_CLR)     -0.132    -0.707    memory_unit/addr_ctrl/address_counter_tx/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.735    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.186ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.996%)  route 2.277ns (78.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.123     2.022    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y59          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.361    11.208    memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  9.186    

Slack (MET) :             9.191ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.642ns (22.372%)  route 2.228ns (77.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.074     1.973    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X7Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  9.191    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.996%)  route 2.277ns (78.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.123     2.022    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y59          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.319    11.250    memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.996%)  route 2.277ns (78.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.123     2.022    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y59          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.319    11.250    memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.642ns (23.756%)  route 2.060ns (76.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 11.080 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.906     1.806    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.600    11.080    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.559    11.639    
                         clock uncertainty           -0.072    11.568    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.405    11.163    memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.383ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.072    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.361    11.206    memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.383    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.072    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    11.248    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.072    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    11.248    memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.072    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    11.248    memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.672ns (29.054%)  route 1.641ns (70.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.641    -0.899    main_FSM/CLK
    SLICE_X8Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.701     0.321    main_FSM/Q[3]
    SLICE_X9Y63          LUT2 (Prop_lut2_I1_O)        0.154     0.475 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.939     1.414    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X6Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X6Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.564    11.002    memory_unit/addr_ctrl/address_counter_tx/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  9.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.430%)  route 0.319ns (58.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.189    -0.048    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[1]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X9Y61          FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    memory_unit/addr_ctrl/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.430%)  route 0.319ns (58.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.189    -0.048    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[2]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X9Y61          FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    memory_unit/addr_ctrl/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.850%)  route 0.447ns (68.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X8Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.160    -0.269    memory_unit/vector_calc/distancia_FSM/count_reg[0][1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.287     0.063    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.870    -0.803    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.072    -0.457    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.850%)  route 0.447ns (68.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X8Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.160    -0.269    memory_unit/vector_calc/distancia_FSM/count_reg[0][1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.287     0.063    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.870    -0.803    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.072    -0.457    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[0]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    memory_unit/addr_ctrl/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[3]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    memory_unit/addr_ctrl/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[4]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    memory_unit/addr_ctrl/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[5]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    memory_unit/addr_ctrl/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.227ns (36.556%)  route 0.394ns (63.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.199    -0.266    main_FSM/Q[2]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.099    -0.167 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.195     0.028    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X8Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X8Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X8Y61          FDCE (Remov_fdce_C_CLR)     -0.132    -0.636    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.227ns (36.556%)  route 0.394ns (63.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.199    -0.266    main_FSM/Q[2]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.099    -0.167 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.195     0.028    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X8Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X8Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X8Y61          FDCE (Remov_fdce_C_CLR)     -0.132    -0.636    memory_unit/addr_ctrl/address_counter_tx/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.663    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.186ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.996%)  route 2.277ns (78.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.123     2.022    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y59          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.361    11.208    memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  9.186    

Slack (MET) :             9.191ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.642ns (22.372%)  route 2.228ns (77.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.074     1.973    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X7Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  9.191    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.996%)  route 2.277ns (78.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.123     2.022    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y59          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.319    11.250    memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.996%)  route 2.277ns (78.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.123     2.022    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y59          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.319    11.250    memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.642ns (23.756%)  route 2.060ns (76.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 11.080 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.906     1.806    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.600    11.080    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.559    11.639    
                         clock uncertainty           -0.072    11.568    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.405    11.163    memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.383ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.072    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.361    11.206    memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.383    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.072    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    11.248    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.072    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    11.248    memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.072    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    11.248    memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.587ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.672ns (29.054%)  route 1.641ns (70.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.641    -0.899    main_FSM/CLK
    SLICE_X8Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.701     0.321    main_FSM/Q[3]
    SLICE_X9Y63          LUT2 (Prop_lut2_I1_O)        0.154     0.475 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.939     1.414    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X6Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X6Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.564    11.002    memory_unit/addr_ctrl/address_counter_tx/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  9.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.430%)  route 0.319ns (58.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.189    -0.048    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[1]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X9Y61          FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    memory_unit/addr_ctrl/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.430%)  route 0.319ns (58.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.189    -0.048    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[2]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X9Y61          FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    memory_unit/addr_ctrl/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.850%)  route 0.447ns (68.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X8Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.160    -0.269    memory_unit/vector_calc/distancia_FSM/count_reg[0][1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.287     0.063    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.870    -0.803    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.072    -0.457    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.850%)  route 0.447ns (68.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X8Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.160    -0.269    memory_unit/vector_calc/distancia_FSM/count_reg[0][1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.287     0.063    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.870    -0.803    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.072    -0.457    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[0]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    memory_unit/addr_ctrl/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[3]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    memory_unit/addr_ctrl/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[4]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    memory_unit/addr_ctrl/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[5]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    memory_unit/addr_ctrl/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.227ns (36.556%)  route 0.394ns (63.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.199    -0.266    main_FSM/Q[2]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.099    -0.167 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.195     0.028    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X8Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X8Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X8Y61          FDCE (Remov_fdce_C_CLR)     -0.132    -0.636    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.227ns (36.556%)  route 0.394ns (63.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.199    -0.266    main_FSM/Q[2]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.099    -0.167 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.195     0.028    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X8Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X8Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.072    -0.504    
    SLICE_X8Y61          FDCE (Remov_fdce_C_CLR)     -0.132    -0.636    memory_unit/addr_ctrl/address_counter_tx/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.663    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.186ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.996%)  route 2.277ns (78.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.123     2.022    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y59          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.071    11.569    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.361    11.208    memory_unit/addr_ctrl/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  9.186    

Slack (MET) :             9.191ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.642ns (22.372%)  route 2.228ns (77.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.074     1.973    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X7Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.071    11.569    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/addr_ctrl/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  9.191    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.996%)  route 2.277ns (78.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.123     2.022    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y59          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.071    11.569    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.319    11.250    memory_unit/addr_ctrl/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.996%)  route 2.277ns (78.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          1.123     2.022    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y59          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.601    11.081    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y59          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.071    11.569    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.319    11.250    memory_unit/addr_ctrl/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.358ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.642ns (23.756%)  route 2.060ns (76.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 11.080 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.906     1.806    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.600    11.080    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.559    11.639    
                         clock uncertainty           -0.071    11.568    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.405    11.163    memory_unit/addr_ctrl/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                  9.358    

Slack (MET) :             9.384ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.071    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.361    11.206    memory_unit/addr_ctrl/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.384    

Slack (MET) :             9.426ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.071    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    11.248    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.426    

Slack (MET) :             9.426ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.071    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    11.248    memory_unit/addr_ctrl/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.426    

Slack (MET) :             9.426ns  (required time - arrival time)
  Source:                 memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.642ns (23.607%)  route 2.078ns (76.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 11.079 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.643    -0.897    memory_unit/vector_calc/distancia_FSM/CLK
    SLICE_X10Y62         FDRE                                         r  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  memory_unit/vector_calc/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           1.154     0.775    memory_unit/vector_calc/distancia_FSM/reset_counter
    SLICE_X10Y63         LUT4 (Prop_lut4_I0_O)        0.124     0.899 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.923     1.823    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X6Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.599    11.079    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X6Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]/C
                         clock pessimism              0.559    11.638    
                         clock uncertainty           -0.071    11.567    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    11.248    memory_unit/addr_ctrl/address_counter_rapido/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  9.426    

Slack (MET) :             9.588ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.672ns (29.054%)  route 1.641ns (70.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.641    -0.899    main_FSM/CLK
    SLICE_X8Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.701     0.321    main_FSM/Q[3]
    SLICE_X9Y63          LUT2 (Prop_lut2_I1_O)        0.154     0.475 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.939     1.414    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X6Y63          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.598    11.078    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X6Y63          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[1]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.564    11.002    memory_unit/addr_ctrl/address_counter_tx/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  9.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.430%)  route 0.319ns (58.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.189    -0.048    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[1]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X9Y61          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    memory_unit/addr_ctrl/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.226ns (41.430%)  route 0.319ns (58.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.189    -0.048    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[2]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X9Y61          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    memory_unit/addr_ctrl/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.850%)  route 0.447ns (68.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X8Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.160    -0.269    memory_unit/vector_calc/distancia_FSM/count_reg[0][1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.287     0.063    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.870    -0.803    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.620    memory_unit/addr_ctrl/address_counter_rapido/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.850%)  route 0.447ns (68.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X8Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.160    -0.269    memory_unit/vector_calc/distancia_FSM/count_reg[0][1]
    SLICE_X10Y63         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 f  memory_unit/vector_calc/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.287     0.063    memory_unit/addr_ctrl/address_counter_rapido/count_reg[0]_0[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.870    -0.803    memory_unit/addr_ctrl/address_counter_rapido/CLK
    SLICE_X5Y62          FDCE                                         r  memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.620    memory_unit/addr_ctrl/address_counter_rapido/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[0]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    memory_unit/addr_ctrl/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[3]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    memory_unit/addr_ctrl/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[4]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    memory_unit/addr_ctrl/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.226ns (37.068%)  route 0.384ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.130    -0.335    main_FSM/Q[1]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.098    -0.237 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.253     0.016    memory_unit/addr_ctrl/address_counter/AR[0]
    SLICE_X9Y60          FDCE                                         f  memory_unit/addr_ctrl/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter/CLK
    SLICE_X9Y60          FDCE                                         r  memory_unit/addr_ctrl/address_counter/count_reg[5]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    memory_unit/addr_ctrl/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.227ns (36.556%)  route 0.394ns (63.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.199    -0.266    main_FSM/Q[2]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.099    -0.167 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.195     0.028    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X8Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X8Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[10]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X8Y61          FDCE (Remov_fdce_C_CLR)     -0.132    -0.707    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.227ns (36.556%)  route 0.394ns (63.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    main_FSM/CLK
    SLICE_X9Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           0.199    -0.266    main_FSM/Q[2]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.099    -0.167 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.195     0.028    memory_unit/addr_ctrl/address_counter_tx/count_reg[10]_0[0]
    SLICE_X8Y61          FDCE                                         f  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.844    -0.829    memory_unit/addr_ctrl/address_counter_tx/CLK
    SLICE_X8Y61          FDCE                                         r  memory_unit/addr_ctrl/address_counter_tx/count_reg[7]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X8Y61          FDCE (Remov_fdce_C_CLR)     -0.132    -0.707    memory_unit/addr_ctrl/address_counter_tx/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.735    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.563ns  (logic 4.502ns (38.938%)  route 7.060ns (61.062%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.664     2.120    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I2_O)        0.124     2.244 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.590     2.834    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     2.958 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.396     3.353    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     3.477 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.950     4.427    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I3_O)        0.124     4.551 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.461     8.012    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.563 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.563    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.951ns  (logic 4.445ns (40.591%)  route 6.506ns (59.409%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.664     2.120    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I2_O)        0.124     2.244 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.590     2.834    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     2.958 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.396     3.353    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     3.477 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.954     4.432    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.124     4.556 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.902     7.458    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.951 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.951    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.835ns  (logic 4.489ns (41.435%)  route 6.345ns (58.565%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.664     2.120    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I2_O)        0.124     2.244 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.590     2.834    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     2.958 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.396     3.353    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     3.477 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.950     4.427    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I3_O)        0.124     4.551 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.746     7.297    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.835 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.835    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.570ns  (logic 4.741ns (44.857%)  route 5.829ns (55.143%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.664     2.120    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I2_O)        0.124     2.244 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.590     2.834    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     2.958 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.396     3.353    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     3.477 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.950     4.427    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I1_O)        0.150     4.577 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.229     6.807    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763    10.570 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.570    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.449ns  (logic 4.761ns (45.565%)  route 5.688ns (54.435%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.664     2.120    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I2_O)        0.124     2.244 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.590     2.834    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     2.958 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.396     3.353    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     3.477 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.954     4.432    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.153     4.585 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.084     6.669    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780    10.449 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.449    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.179ns  (logic 4.847ns (47.614%)  route 5.333ns (52.386%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.795     2.251    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.150     2.401 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.839     3.240    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I3_O)        0.326     3.566 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.886     4.452    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y64          LUT4 (Prop_lut4_I1_O)        0.152     4.604 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.812     6.417    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763    10.179 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.179    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.022ns  (logic 4.486ns (44.755%)  route 5.537ns (55.245%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.664     2.120    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I2_O)        0.124     2.244 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.590     2.834    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     2.958 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.396     3.353    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     3.477 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.982     4.460    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I3_O)        0.124     4.584 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905     6.489    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.022 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.022    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.883ns  (logic 4.098ns (41.460%)  route 5.785ns (58.540%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          0.623     1.079    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     1.203 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.163     6.365    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.883 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.883    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 4.154ns (50.300%)  route 4.105ns (49.700%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          2.032     2.488    memory_unit/rx_logic/AN[0][1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I4_O)        0.124     2.612 r  memory_unit/rx_logic/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.073     4.685    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.259 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.259    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 4.132ns (50.939%)  route 3.980ns (49.061%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.876     1.332    memory_unit/rx_logic/AN[0][0]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.124     1.456 r  memory_unit/rx_logic/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.104     4.560    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.112 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.112    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.915ns  (logic 0.189ns (20.654%)  route 0.726ns (79.346%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.490     0.631    memory_unit/num2display/nolabel_line50/contador_anodos/Q[0]
    SLICE_X1Y64          LUT2 (Prop_lut2_I0_O)        0.048     0.679 r  memory_unit/num2display/nolabel_line50/contador_anodos/count[1]_i_1__2/O
                         net (fo=1, routed)           0.236     0.915    memory_unit/num2display/nolabel_line50/contador_anodos/count[1]_i_1__2_n_0
    SLICE_X1Y69          FDCE                                         r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.062ns  (logic 0.186ns (17.507%)  route 0.876ns (82.493%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/Q
                         net (fo=23, routed)          0.461     0.602    memory_unit/num2display/nolabel_line50/contador_anodos/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.045     0.647 r  memory_unit/num2display/nolabel_line50/contador_anodos/count[2]_i_1__2/O
                         net (fo=1, routed)           0.416     1.062    memory_unit/num2display/nolabel_line50/contador_anodos/count[2]_i_1__2_n_0
    SLICE_X1Y69          FDCE                                         r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.187ns (17.500%)  route 0.882ns (82.500%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.477     0.618    memory_unit/num2display/nolabel_line50/contador_anodos/Q[0]
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.046     0.664 r  memory_unit/num2display/nolabel_line50/contador_anodos/count[0]_i_1__2/O
                         net (fo=1, routed)           0.405     1.069    memory_unit/num2display/nolabel_line50/contador_anodos/count[0]_i_1__2_n_0
    SLICE_X1Y69          FDCE                                         r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 0.320ns (18.915%)  route 1.370ns (81.085%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.185     1.690    memory_unit/num2display/nolabel_line50/contador_anodos/AR[0]
    SLICE_X1Y69          FDCE                                         f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 0.320ns (18.915%)  route 1.370ns (81.085%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.185     1.690    memory_unit/num2display/nolabel_line50/contador_anodos/AR[0]
    SLICE_X1Y69          FDCE                                         f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 0.320ns (18.915%)  route 1.370ns (81.085%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.185     1.690    memory_unit/num2display/nolabel_line50/contador_anodos/AR[0]
    SLICE_X1Y69          FDCE                                         f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.438ns (72.008%)  route 0.559ns (27.992%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.217     0.358    memory_unit/num2display/nolabel_line50/contador_anodos/Q[0]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.045     0.403 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.745    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     1.997 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.997    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.437ns (64.861%)  route 0.778ns (35.139%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          0.265     0.406    memory_unit/num2display/nolabel_line50/contador_anodos/Q[1]
    SLICE_X0Y70          LUT6 (Prop_lut6_I5_O)        0.045     0.451 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.513     0.964    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.215 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.215    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.440ns (62.144%)  route 0.877ns (37.856%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/Q
                         net (fo=23, routed)          0.383     0.524    memory_unit/num2display/nolabel_line50/contador_anodos/Q[2]
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.045     0.569 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.063    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.317 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.317    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.461ns (61.926%)  route 0.898ns (38.074%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.393     0.534    memory_unit/rx_logic/AN[0][0]
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.579 r  memory_unit/rx_logic/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.505     1.084    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.359 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.359    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.588ns  (logic 4.688ns (37.243%)  route 7.900ns (62.757%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.639    -0.901    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.423 r  uart_basic_inst/uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           1.046     0.624    uart_basic_inst/uart_tx_blk/counter[1]
    SLICE_X7Y66          LUT6 (Prop_lut6_I2_O)        0.295     0.919 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.227     2.146    uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_2_n_0
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.153     2.299 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.626     7.925    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.762    11.688 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000    11.688    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.678ns  (logic 4.297ns (36.793%)  route 7.381ns (63.207%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.641    -0.899    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  memory_unit/rx_logic/sel_op_reg[2]/Q
                         net (fo=31, routed)          2.219     1.798    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[2]
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.301     2.099 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.163     7.261    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.779 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.779    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.911ns  (logic 4.564ns (41.831%)  route 6.347ns (58.169%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.716    -0.824    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y67          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/Q
                         net (fo=1, routed)           0.898     0.592    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[0]
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.124     0.716 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.530     1.246    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.370 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.629     1.999    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     2.123 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     2.952    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.124     3.076 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.461     6.537    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.088 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.088    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.004ns  (logic 4.507ns (45.050%)  route 5.497ns (54.950%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.720    -0.820    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518    -0.302 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.655     0.353    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.124     0.477 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.590     1.067    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.191 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.396     1.587    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.711 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.954     2.666    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.124     2.790 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.902     5.692    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.185 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.185    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.921ns  (logic 4.805ns (48.438%)  route 5.115ns (51.562%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.716    -0.824    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y67          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/Q
                         net (fo=1, routed)           0.898     0.592    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[0]
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.124     0.716 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.530     1.246    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.370 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.629     1.999    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     2.123 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     2.952    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.152     3.104 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.229     5.334    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763     9.097 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.097    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 4.331ns (43.339%)  route 5.662ns (56.661%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.641    -0.899    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  memory_unit/rx_logic/sel_op_reg[2]/Q
                         net (fo=31, routed)          2.558     2.138    memory_unit/rx_logic/sel_op[2]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.301     2.439 r  memory_unit/rx_logic/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.104     5.543    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     9.095 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.095    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.888ns  (logic 4.551ns (46.028%)  route 5.337ns (53.972%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.720    -0.820    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518    -0.302 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.655     0.353    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.124     0.477 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.590     1.067    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.191 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.396     1.587    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.711 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.950     2.661    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I3_O)        0.124     2.785 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.746     5.531    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.069 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.069    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.779ns  (logic 4.315ns (44.122%)  route 5.464ns (55.878%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.641    -0.899    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  memory_unit/rx_logic/sel_op_reg[2]/Q
                         net (fo=31, routed)          2.565     2.145    memory_unit/rx_logic/sel_op[2]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.301     2.446 r  memory_unit/rx_logic/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.899     5.344    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     8.880 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.880    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.685ns  (logic 4.315ns (44.547%)  route 5.371ns (55.453%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.641    -0.899    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  memory_unit/rx_logic/sel_op_reg[2]/Q
                         net (fo=31, routed)          2.728     2.308    memory_unit/rx_logic/sel_op[2]
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.301     2.609 r  memory_unit/rx_logic/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.642     5.251    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     8.787 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.787    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 4.823ns (50.756%)  route 4.679ns (49.244%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.720    -0.820    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518    -0.302 f  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.655     0.353    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.124     0.477 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.590     1.067    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.191 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.396     1.587    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.711 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.954     2.666    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.153     2.819 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.084     4.903    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780     8.683 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.683    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.465ns (62.606%)  route 0.875ns (37.394%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/Q
                         net (fo=1, routed)           0.220    -0.203    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[24]
    SLICE_X1Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.221     0.063    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.045     0.108 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.434     0.542    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.776 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.776    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.555ns (65.033%)  route 0.836ns (34.967%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/Q
                         net (fo=1, routed)           0.220    -0.203    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[24]
    SLICE_X1Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.221     0.063    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.046     0.109 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.395     0.504    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.323     1.827 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.827    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.484ns (60.815%)  route 0.956ns (39.185%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  memory_unit/rx_logic/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.451     0.022    memory_unit/rx_logic/sel_op[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.067 r  memory_unit/rx_logic/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.505     0.572    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.847 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.847    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.463ns (59.785%)  route 0.984ns (40.215%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  memory_unit/rx_logic/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.490     0.061    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I2_O)        0.045     0.106 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.494     0.600    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     1.854 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.854    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.579ns (63.503%)  route 0.908ns (36.497%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/Q
                         net (fo=1, routed)           0.220    -0.203    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[24]
    SLICE_X1Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.176     0.017    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I3_O)        0.051     0.068 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.512     0.580    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.342     1.923 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.923    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.461ns (56.250%)  route 1.137ns (43.750%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  memory_unit/rx_logic/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.794     0.365    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[1]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045     0.410 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.752    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.005 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.005    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.469ns (56.211%)  route 1.144ns (43.789%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/Q
                         net (fo=1, routed)           0.220    -0.203    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[24]
    SLICE_X1Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.134    -0.024    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.045     0.021 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.790     0.811    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.049 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.049    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.552ns (58.800%)  route 1.088ns (41.200%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/num2display/nolabel_line42/bcd_reg[31]/Q
                         net (fo=1, routed)           0.274    -0.149    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[31]
    SLICE_X1Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.104 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.234     0.130    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[3]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.043     0.173 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.579     0.752    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.323     2.075 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.075    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.689ns  (logic 1.460ns (54.289%)  route 1.229ns (45.711%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  memory_unit/rx_logic/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.716     0.286    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[1]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045     0.331 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.513     0.845    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.095 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.095    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.425ns (53.122%)  route 1.258ns (46.878%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  memory_unit/num2display/nolabel_line42/bcd_reg[24]/Q
                         net (fo=1, routed)           0.220    -0.203    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[24]
    SLICE_X1Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.158 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.176     0.017    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I1_O)        0.045     0.062 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.862     0.924    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.119 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.119    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.588ns  (logic 4.688ns (37.243%)  route 7.900ns (62.757%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.639    -0.901    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.423 r  uart_basic_inst/uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           1.046     0.624    uart_basic_inst/uart_tx_blk/counter[1]
    SLICE_X7Y66          LUT6 (Prop_lut6_I2_O)        0.295     0.919 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.227     2.146    uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_2_n_0
    SLICE_X12Y65         LUT5 (Prop_lut5_I1_O)        0.153     2.299 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.626     7.925    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.762    11.688 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000    11.688    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.678ns  (logic 4.297ns (36.793%)  route 7.381ns (63.207%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.641    -0.899    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  memory_unit/rx_logic/sel_op_reg[2]/Q
                         net (fo=31, routed)          2.219     1.798    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[2]
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.301     2.099 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.163     7.261    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.779 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.779    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.911ns  (logic 4.564ns (41.831%)  route 6.347ns (58.169%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.716    -0.824    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y67          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/Q
                         net (fo=1, routed)           0.898     0.592    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[0]
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.124     0.716 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.530     1.246    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.370 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.629     1.999    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     2.123 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     2.952    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.124     3.076 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.461     6.537    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.088 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.088    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.004ns  (logic 4.507ns (45.050%)  route 5.497ns (54.950%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.720    -0.820    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518    -0.302 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.655     0.353    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.124     0.477 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.590     1.067    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.191 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.396     1.587    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.711 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.954     2.666    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.124     2.790 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.902     5.692    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.185 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.185    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.921ns  (logic 4.805ns (48.438%)  route 5.115ns (51.562%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.716    -0.824    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y67          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/Q
                         net (fo=1, routed)           0.898     0.592    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[0]
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.124     0.716 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.530     1.246    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.370 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.629     1.999    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     2.123 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     2.952    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.152     3.104 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.229     5.334    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763     9.097 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.097    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 4.331ns (43.339%)  route 5.662ns (56.661%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.641    -0.899    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  memory_unit/rx_logic/sel_op_reg[2]/Q
                         net (fo=31, routed)          2.558     2.138    memory_unit/rx_logic/sel_op[2]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.301     2.439 r  memory_unit/rx_logic/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.104     5.543    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     9.095 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.095    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.888ns  (logic 4.551ns (46.028%)  route 5.337ns (53.972%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.720    -0.820    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518    -0.302 r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.655     0.353    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.124     0.477 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.590     1.067    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.191 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.396     1.587    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.711 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.950     2.661    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I3_O)        0.124     2.785 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.746     5.531    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.069 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.069    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.779ns  (logic 4.315ns (44.122%)  route 5.464ns (55.878%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.641    -0.899    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  memory_unit/rx_logic/sel_op_reg[2]/Q
                         net (fo=31, routed)          2.565     2.145    memory_unit/rx_logic/sel_op[2]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.301     2.446 r  memory_unit/rx_logic/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.899     5.344    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     8.880 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.880    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.685ns  (logic 4.315ns (44.547%)  route 5.371ns (55.453%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.641    -0.899    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.478    -0.421 r  memory_unit/rx_logic/sel_op_reg[2]/Q
                         net (fo=31, routed)          2.728     2.308    memory_unit/rx_logic/sel_op[2]
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.301     2.609 r  memory_unit/rx_logic/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.642     5.251    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     8.787 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.787    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 4.823ns (50.756%)  route 4.679ns (49.244%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.720    -0.820    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518    -0.302 f  memory_unit/num2display/nolabel_line42/bcd_reg[1]/Q
                         net (fo=1, routed)           0.655     0.353    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.124     0.477 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.590     1.067    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.191 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.396     1.587    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.711 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.954     2.666    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.153     2.819 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.084     4.903    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780     8.683 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.683    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.465ns (62.606%)  route 0.875ns (37.394%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/Q
                         net (fo=1, routed)           0.220    -0.203    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[24]
    SLICE_X1Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.221     0.063    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.045     0.108 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.434     0.542    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.776 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.776    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.555ns (65.033%)  route 0.836ns (34.967%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/Q
                         net (fo=1, routed)           0.220    -0.203    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[24]
    SLICE_X1Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.221     0.063    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.046     0.109 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.395     0.504    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.323     1.827 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.827    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.484ns (60.815%)  route 0.956ns (39.185%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  memory_unit/rx_logic/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.451     0.022    memory_unit/rx_logic/sel_op[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.067 r  memory_unit/rx_logic/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.505     0.572    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.847 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.847    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.463ns (59.785%)  route 0.984ns (40.215%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  memory_unit/rx_logic/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.490     0.061    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[1]
    SLICE_X0Y63          LUT6 (Prop_lut6_I2_O)        0.045     0.106 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.494     0.600    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     1.854 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.854    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.579ns (63.503%)  route 0.908ns (36.497%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/Q
                         net (fo=1, routed)           0.220    -0.203    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[24]
    SLICE_X1Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.176     0.017    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I3_O)        0.051     0.068 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.512     0.580    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.342     1.923 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.923    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.461ns (56.250%)  route 1.137ns (43.750%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  memory_unit/rx_logic/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.794     0.365    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[1]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045     0.410 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.752    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.005 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.005    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.469ns (56.211%)  route 1.144ns (43.789%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/Q
                         net (fo=1, routed)           0.220    -0.203    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[24]
    SLICE_X1Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.134    -0.024    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.045     0.021 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.790     0.811    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.049 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.049    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.552ns (58.800%)  route 1.088ns (41.200%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/num2display/nolabel_line42/bcd_reg[31]/Q
                         net (fo=1, routed)           0.274    -0.149    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[31]
    SLICE_X1Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.104 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.234     0.130    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[3]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.043     0.173 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.579     0.752    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.323     2.075 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.075    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/rx_logic/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.689ns  (logic 1.460ns (54.289%)  route 1.229ns (45.711%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.571    -0.593    memory_unit/rx_logic/CLK
    SLICE_X8Y64          FDRE                                         r  memory_unit/rx_logic/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  memory_unit/rx_logic/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.716     0.286    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[1]
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.045     0.331 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.513     0.845    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.095 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.095    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.425ns (53.122%)  route 1.258ns (46.878%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  memory_unit/num2display/nolabel_line42/bcd_reg[24]/Q
                         net (fo=1, routed)           0.220    -0.203    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[24]
    SLICE_X1Y63          LUT6 (Prop_lut6_I4_O)        0.045    -0.158 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.176     0.017    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y64          LUT4 (Prop_lut4_I1_O)        0.045     0.062 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.862     0.924    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.119 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.119    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/next_state2/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.068ns  (logic 1.631ns (17.986%)  route 7.437ns (82.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.380     9.068    memory_unit/vector_calc/SQRT/SR[0]
    DSP48_X0Y29          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.602    -1.419    memory_unit/vector_calc/SQRT/CLK
    DSP48_X0Y29          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/next_state2__1/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.068ns  (logic 1.631ns (17.986%)  route 7.437ns (82.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.380     9.068    memory_unit/vector_calc/SQRT/SR[0]
    DSP48_X0Y28          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2__1/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.605    -1.416    memory_unit/vector_calc/SQRT/CLK
    DSP48_X0Y28          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2__1/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/next_state2/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.917ns  (logic 1.631ns (18.292%)  route 7.286ns (81.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.228     8.917    memory_unit/vector_calc/SQRT/SR[0]
    DSP48_X0Y29          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.602    -1.419    memory_unit/vector_calc/SQRT/CLK
    DSP48_X0Y29          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/next_state2__0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.330ns  (logic 1.631ns (19.579%)  route 6.699ns (80.421%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.642     8.330    memory_unit/vector_calc/SQRT/SR[0]
    DSP48_X0Y27          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2__0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.607    -1.414    memory_unit/vector_calc/SQRT/CLK
    DSP48_X0Y27          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2__0/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.305ns  (logic 1.631ns (19.638%)  route 6.674ns (80.362%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.617     8.305    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X14Y70         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.513    -1.507    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y70         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.305ns  (logic 1.631ns (19.638%)  route 6.674ns (80.362%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.617     8.305    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X14Y70         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.513    -1.507    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y70         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.305ns  (logic 1.631ns (19.638%)  route 6.674ns (80.362%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.617     8.305    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X14Y70         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.513    -1.507    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y70         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.301ns  (logic 1.631ns (19.649%)  route 6.670ns (80.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.612     8.301    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    -1.513    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[28]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.301ns  (logic 1.631ns (19.649%)  route 6.670ns (80.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.612     8.301    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    -1.513    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[29]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.301ns  (logic 1.631ns (19.649%)  route 6.670ns (80.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.612     8.301    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    -1.513    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.320ns (18.925%)  route 1.369ns (81.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.184     1.689    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X2Y69          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.867    -0.806    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y69          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X2Y68          FDSE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y68          FDSE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X2Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.320ns (18.146%)  route 1.442ns (81.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.256     1.761    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X1Y67          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.869    -0.804    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y67          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/next_state2/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.068ns  (logic 1.631ns (17.986%)  route 7.437ns (82.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.380     9.068    memory_unit/vector_calc/SQRT/SR[0]
    DSP48_X0Y29          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.602    -1.419    memory_unit/vector_calc/SQRT/CLK
    DSP48_X0Y29          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/next_state2__1/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.068ns  (logic 1.631ns (17.986%)  route 7.437ns (82.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.380     9.068    memory_unit/vector_calc/SQRT/SR[0]
    DSP48_X0Y28          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2__1/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.605    -1.416    memory_unit/vector_calc/SQRT/CLK
    DSP48_X0Y28          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2__1/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/next_state2/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.917ns  (logic 1.631ns (18.292%)  route 7.286ns (81.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.228     8.917    memory_unit/vector_calc/SQRT/SR[0]
    DSP48_X0Y29          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.602    -1.419    memory_unit/vector_calc/SQRT/CLK
    DSP48_X0Y29          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/next_state2__0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.330ns  (logic 1.631ns (19.579%)  route 6.699ns (80.421%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.642     8.330    memory_unit/vector_calc/SQRT/SR[0]
    DSP48_X0Y27          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2__0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.607    -1.414    memory_unit/vector_calc/SQRT/CLK
    DSP48_X0Y27          DSP48E1                                      r  memory_unit/vector_calc/SQRT/next_state2__0/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.305ns  (logic 1.631ns (19.638%)  route 6.674ns (80.362%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.617     8.305    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X14Y70         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.513    -1.507    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y70         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.305ns  (logic 1.631ns (19.638%)  route 6.674ns (80.362%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.617     8.305    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X14Y70         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.513    -1.507    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y70         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.305ns  (logic 1.631ns (19.638%)  route 6.674ns (80.362%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.617     8.305    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X14Y70         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.513    -1.507    memory_unit/vector_calc/SQRT/CLK
    SLICE_X14Y70         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.301ns  (logic 1.631ns (19.649%)  route 6.670ns (80.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.612     8.301    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    -1.513    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[28]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.301ns  (logic 1.631ns (19.649%)  route 6.670ns (80.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.612     8.301    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    -1.513    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[29]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/vector_calc/SQRT/y_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.301ns  (logic 1.631ns (19.649%)  route 6.670ns (80.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.057     4.564    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.612     8.301    memory_unit/vector_calc/SQRT/SR[0]
    SLICE_X13Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         1.507    -1.513    memory_unit/vector_calc/SQRT/CLK
    SLICE_X13Y74         FDRE                                         r  memory_unit/vector_calc/SQRT/y_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.320ns (18.925%)  route 1.369ns (81.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.184     1.689    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X2Y69          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.867    -0.806    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y69          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X2Y68          FDSE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y68          FDSE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X2Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X2Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.320ns (18.183%)  route 1.438ns (81.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.253     1.758    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.868    -0.805    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X3Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.320ns (18.146%)  route 1.442ns (81.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.185     1.460    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X3Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.505 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.256     1.761    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X1Y67          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=374, routed)         0.869    -0.804    memory_unit/num2display/nolabel_line42/CLK
    SLICE_X1Y67          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[24]/C





