INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fu_Quantong/project_11/project_11.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneSecond
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fu_Quantong/project_11/project_11.srcs/sim_1/new/clock60_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock60_sim
