{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1692369731500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1692369731501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 18 22:42:10 2023 " "Processing started: Fri Aug 18 22:42:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1692369731501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1692369731501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_oled -c spi_oled " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_oled -c spi_oled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1692369731502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1692369732394 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ssd1306_ctrl.sv(123) " "Verilog HDL information at ssd1306_ctrl.sv(123): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1692369732506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spi_oled/rtl/ssd1306_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /spi_oled/rtl/ssd1306_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ssd1306_ctrl " "Found entity 1: ssd1306_ctrl" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692369732510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692369732510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spi_oled/rtl/spi_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file /spi_oled/rtl/spi_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../rtl/spi_master.sv" "" { Text "F:/spi_oled/rtl/spi_master.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692369732517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692369732517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spi_oled/rtl/reverse_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /spi_oled/rtl/reverse_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reverse_vector " "Found entity 1: reverse_vector" {  } { { "../rtl/reverse_vector.sv" "" { Text "F:/spi_oled/rtl/reverse_vector.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692369732523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692369732523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spi_oled/rtl/edge_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /spi_oled/rtl/edge_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "../rtl/edge_detect.sv" "" { Text "F:/spi_oled/rtl/edge_detect.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692369732529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692369732529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spi_oled/sim/myram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /spi_oled/sim/myram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myram_tb " "Found entity 1: myram_tb" {  } { { "../sim/myram_tb.sv" "" { Text "F:/spi_oled/sim/myram_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692369732535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692369732535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spi_oled/rtl/spi_oled.v 1 1 " "Found 1 design units, including 1 entities, in source file /spi_oled/rtl/spi_oled.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_oled " "Found entity 1: spi_oled" {  } { { "../rtl/spi_oled.v" "" { Text "F:/spi_oled/rtl/spi_oled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692369732542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692369732542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spi_oled/rtl/myram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /spi_oled/rtl/myram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myram " "Found entity 1: myram" {  } { { "../rtl/myram.sv" "" { Text "F:/spi_oled/rtl/myram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692369732548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692369732548 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ssd1306_ctrl ssd1306_ctrl.sv(41) " "Verilog HDL Parameter Declaration warning at ssd1306_ctrl.sv(41): Parameter Declaration in module \"ssd1306_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1692369732549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ssd1306_ctrl ssd1306_ctrl.sv(43) " "Verilog HDL Parameter Declaration warning at ssd1306_ctrl.sv(43): Parameter Declaration in module \"ssd1306_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1692369732549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ssd1306_ctrl ssd1306_ctrl.sv(45) " "Verilog HDL Parameter Declaration warning at ssd1306_ctrl.sv(45): Parameter Declaration in module \"ssd1306_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1692369732549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ssd1306_ctrl ssd1306_ctrl.sv(46) " "Verilog HDL Parameter Declaration warning at ssd1306_ctrl.sv(46): Parameter Declaration in module \"ssd1306_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1692369732549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ssd1306_ctrl ssd1306_ctrl.sv(48) " "Verilog HDL Parameter Declaration warning at ssd1306_ctrl.sv(48): Parameter Declaration in module \"ssd1306_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1692369732550 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ssd1306_ctrl ssd1306_ctrl.sv(49) " "Verilog HDL Parameter Declaration warning at ssd1306_ctrl.sv(49): Parameter Declaration in module \"ssd1306_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1692369732550 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ssd1306_ctrl ssd1306_ctrl.sv(50) " "Verilog HDL Parameter Declaration warning at ssd1306_ctrl.sv(50): Parameter Declaration in module \"ssd1306_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1692369732550 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ssd1306_ctrl ssd1306_ctrl.sv(51) " "Verilog HDL Parameter Declaration warning at ssd1306_ctrl.sv(51): Parameter Declaration in module \"ssd1306_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1692369732550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_oled " "Elaborating entity \"spi_oled\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1692369732668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spi_oled.v(55) " "Verilog HDL assignment warning at spi_oled.v(55): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/spi_oled.v" "" { Text "F:/spi_oled/rtl/spi_oled.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1692369732671 "|spi_oled"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myram myram:myram_m0 " "Elaborating entity \"myram\" for hierarchy \"myram:myram_m0\"" {  } { { "../rtl/spi_oled.v" "myram_m0" { Text "F:/spi_oled/rtl/spi_oled.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369732675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssd1306_ctrl ssd1306_ctrl:ssd1306_ctrl_u0 " "Elaborating entity \"ssd1306_ctrl\" for hierarchy \"ssd1306_ctrl:ssd1306_ctrl_u0\"" {  } { { "../rtl/spi_oled.v" "ssd1306_ctrl_u0" { Text "F:/spi_oled/rtl/spi_oled.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369732793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ssd1306_ctrl.sv(168) " "Verilog HDL assignment warning at ssd1306_ctrl.sv(168): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1692369732804 "|spi_oled|ssd1306_ctrl:ssd1306_ctrl_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ssd1306_ctrl.sv(206) " "Verilog HDL assignment warning at ssd1306_ctrl.sv(206): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1692369732807 "|spi_oled|ssd1306_ctrl:ssd1306_ctrl_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ssd1306_ctrl.sv(225) " "Verilog HDL assignment warning at ssd1306_ctrl.sv(225): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/ssd1306_ctrl.sv" "" { Text "F:/spi_oled/rtl/ssd1306_ctrl.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1692369732811 "|spi_oled|ssd1306_ctrl:ssd1306_ctrl_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:my_spi_master " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:my_spi_master\"" {  } { { "../rtl/spi_oled.v" "my_spi_master" { Text "F:/spi_oled/rtl/spi_oled.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369732881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect spi_master:my_spi_master\|edge_detect:ed_spi_clk " "Elaborating entity \"edge_detect\" for hierarchy \"spi_master:my_spi_master\|edge_detect:ed_spi_clk\"" {  } { { "../rtl/spi_master.sv" "ed_spi_clk" { Text "F:/spi_oled/rtl/spi_master.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369732888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_vector spi_master:my_spi_master\|reverse_vector:reverse_mosi_data " "Elaborating entity \"reverse_vector\" for hierarchy \"spi_master:my_spi_master\|reverse_vector:reverse_mosi_data\"" {  } { { "../rtl/spi_master.sv" "reverse_mosi_data" { Text "F:/spi_oled/rtl/spi_master.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369732897 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "myram:myram_m0\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"myram:myram_m0\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/spi_oled.ram0_myram_7031274.hdl.mif " "Parameter INIT_FILE set to db/spi_oled.ram0_myram_7031274.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1692369733842 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1692369733842 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1692369733842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myram:myram_m0\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"myram:myram_m0\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1692369734013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myram:myram_m0\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"myram:myram_m0\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/spi_oled.ram0_myram_7031274.hdl.mif " "Parameter \"INIT_FILE\" = \"db/spi_oled.ram0_myram_7031274.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692369734015 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1692369734015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2dl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2dl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2dl1 " "Found entity 1: altsyncram_2dl1" {  } { { "db/altsyncram_2dl1.tdf" "" { Text "F:/spi_oled/par/db/altsyncram_2dl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692369734221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692369734221 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1692369735336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/spi_oled/par/output_files/spi_oled.map.smsg " "Generated suppressed messages file F:/spi_oled/par/output_files/spi_oled.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1692369736341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1692369736650 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1692369736650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1692369736938 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1692369736938 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1692369736938 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1692369736938 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1692369736938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1692369737003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 18 22:42:17 2023 " "Processing ended: Fri Aug 18 22:42:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1692369737003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1692369737003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1692369737003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1692369737003 ""}
