set SRC {../../../src/hdl}
set IP {../../../../build/CarrierFPGA/ip_repo}

vcom -64 -93 -work xil_defaultlib  \
"${IP}/sfpgtx/sfpgtx/example_design/sfpgtx_tx_startup_fsm.vhd" \
"${IP}/sfpgtx/sfpgtx/example_design/sfpgtx_rx_startup_fsm.vhd" \
"${IP}/sfpgtx/sfpgtx_init.vhd" \
"${IP}/sfpgtx/sfpgtx_cpll_railing.vhd" \
"${IP}/sfpgtx/sfpgtx_gt.vhd" \
"${IP}/sfpgtx/sfpgtx_multi_gt.vhd" \
"${IP}/sfpgtx/sfpgtx/example_design/sfpgtx_sync_block.vhd" \
"${IP}/sfpgtx/sfpgtx.vhd" \
"${SRC}/autogen/sfp_ctrl.vhd" \
"${SRC}/SFP/loopback/hdl/sfpgt_loopback/support/*.vhd" \
"${SRC}/SFP/loopback/hdl/sfpgt_loopback/*.vhd" \
"${SRC}/SFP/loopback/hdl/sfp_loopback.vhd"

