-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.0 (Build Build 232 06/12/2013)
-- Created on Mon Apr 03 19:48:17 2017

COMPONENT processReadWrite
	PORT
	(
		process_nibble		:	 IN STD_LOGIC;
		process_byte		:	 IN STD_LOGIC;
		nibble_in		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		byte_in		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		write_address		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		R_W		:	 OUT STD_LOGIC;
		process_read_LED		:	 OUT STD_LOGIC;
		write_byte		:	 OUT STD_LOGIC;
		nibbleAdd3		:	 OUT STD_LOGIC;
		nibbleAdd2		:	 OUT STD_LOGIC;
		nibbleAdd1		:	 OUT STD_LOGIC;
		nibbleAdd0		:	 OUT STD_LOGIC;
		data_out		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END COMPONENT;