@ARTICLE{Mor06, 
author={Morad, T.Y. and Weiser, U.C. and Kolodny, A. and Valero, M. and Ayguade, E.}, 
journal={Computer Architecture Letters}, 
title={Performance, power efficiency and scalability of asymmetric cluster chip multiprocessors}, 
year={2006}, 
volume={5}, 
number={1}, 
pages={14-17}}

@inproceedings{Kum04,
 author = {Kumar, Rakesh and Tullsen, Dean M. and Ranganathan, Parthasarathy and Jouppi, Norman P. and Farkas, Keith I.},
 title = {Single-{ISA} Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance},
 booktitle = {Proc. 31st Annual Int. Symp. on Computer Architecture},
 series = {ISCA'04},
 year = {2004},
 pages = {64},
} 

@ARTICLE{Hil08, 
author={Hill, M.D. and Marty, M.R.}, 
journal={Computer}, 
title={Amdahl's Law in the Multicore Era}, 
year={2008}, 
volume={41}, 
number={7}, 
pages={33--38}}

@inproceedings{Win10,
 author = {Winter, Jonathan A. and Albonesi, David H. and Shoemaker, Christine A.},
 title = {Scalable Thread Scheduling and Global Power Management for Heterogeneous Many-core Architectures},
 booktitle = {Proc. 19th Int. Conf. Parallel Architectures and Compilation Techniques},
 series = {PACT'10},
 year = {2010},
 pages = {29--40},
} 

@inproceedings{Chi12,
 author = {Chitlur, Nagabhushan and Srinivasa, Ganapati and Hahn, Scott and Gupta, P K. and Reddy, Dheeraj and Koufaty, David and Brett, Paul and Prabhakaran, Abirami and Zhao, Li and Ijih, Nelson and Subhaschandra, Suchit and Grover, Sabina and Jiang, Xiaowei and Iyer, Ravi},
 title = {QuickIA: Exploring Heterogeneous Architectures on Real Prototypes},
 booktitle = {Proc. IEEE 18th Int. Symp. on High-Performance Computer Architecture},
 series = {HPCA'12},
 year = {2012},
 pages = {1--8},
} 

@article{Rod13,
 author = {Rodrigues, Rance and Annamalai, Arunachalam and Koren, Israel and Kundu, Sandip},
 title = {Improving Performance Per Watt of Asymmetric Multi-core Processors via Online Program Phase Classification and Adaptive Core Morphing},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 volume = {18},
 number = {1},
 year = {2013},
 pages = {5:1--5:23},
} 

@inproceedings{Hou09,
 title = {Exploring Practical Benefits of Asymmetric Multicore Processors},
 author = {Jon Hourd and Chaofei Fan and Jiasi Zeng and Qiang (Scott) Zhang and Micah J. Best and Alexandra Fedorova and Craig Mustard},
 booktitle = {2nd Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures},
 series = {PESPMA 2009},
}

@inproceedings{Lak09,
 author = {Lakshminarayana, Nagesh B. and Lee, Jaekyu and Kim, Hyesoon},
 title = {Age Based Scheduling for Asymmetric Multiprocessors},
 booktitle = {Proc. Conference on High Performance Computing Networking, Storage and Analysis},
 series = {SC'09},
 year = {2009},
 pages = {25:1--25:12},
} 

@inproceedings{Bea14,
 author = {Beaumont, Olivier and Marchal, Loris},
 title = {Analysis of Dynamic Scheduling Strategies for Matrix Multiplication on Heterogeneous Platforms},
 booktitle = {Proc. 23rd Int. Symp. High-performance Parallel and Distributed Computing},
 series = {HPDC'14},
 year = {2014},
 pages = {141--152},
} 

@incollection{Cla11,
title={Column-Based Matrix Partitioning for Parallel Matrix Multiplication on Heterogeneous Processors Based on Functional Performance Models},
author={Clarke, David and Lastovetsky, Alexey and Rychkov, Vladimir},
booktitle={Euro-Par 2011: Parallel Processing Workshops},
series={LNCS},
volume={7155},
pages={450--459},
year={2012},
}

@article{survey_asym,
	 author = {Mittal, Sparsh},
	  title = {A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors},
	   journal = {ACM Comput. Surv.},
	    issue_date = {February 2016},
	     volume = {48},
	      number = {3},
	       month = feb,
	        year = {2016},
		 issn = {0360-0300},
		  pages = {45:1--45:38},
		   articleno = {45},
		    numpages = {38},
		     url = {http://doi.acm.org/10.1145/2856125},
		      doi = {10.1145/2856125},
		       acmid = {2856125},
		        publisher = {ACM},
			 address = {New York, NY, USA},
			  keywords = {Review, asymmetric multicore processor, big/little system, classification, heterogeneous multicore architecture, reconfigurable AMP},
} 
