# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab3/lab3.srcs/sources_1/new/LEGv8ALU_control.v" \
"../../../../../lab2_v1/lab2_v1.srcs/sim_1/new/LEGv8ALU_control_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
