# Verilog_Simulations
## Project 1: 4:1 MUX with Flip-Flop — Verilog Simulation using Xcelium & SimVision
### SimVision Design Browser — Module and Signal Hierarchy
![image](https://github.com/user-attachments/assets/adf5c635-af5b-4e23-8b4f-d8dde2a59117)
### Simulation Console — PASS/FAIL Testbench Results
![image](https://github.com/user-attachments/assets/7ed4d382-9884-493a-843b-78c9c13a9cf9)
### MUX Output Verification in Waveform Viewer
![image](https://github.com/user-attachments/assets/40e2255c-0e06-4842-837d-bf8fc01224cd)

## Project 2: Blocking vs Non-Blocking Assignments in Verilog
![image](https://github.com/user-attachments/assets/ad750017-99ed-4404-b7cb-0e7531b60470)

## Project 3: Memory Variable Assignments in Verilog
![image](https://github.com/user-attachments/assets/de994d41-1e21-48b4-abed-75830d183b4e)

### Sequential Circuits
## Project 4: 4-to-1 MUX RTL
![image](https://github.com/user-attachments/assets/79cdcfab-c3f0-44ac-8c0f-a95d12890ae4)
![image](https://github.com/user-attachments/assets/b146af3c-9c6d-4226-aac9-f6d8467dd2f3)
![image](https://github.com/user-attachments/assets/90602516-7983-42d6-9530-cfd8ad10ab61)
