{
  "module_name": "Kconfig",
  "hash_id": "02834ffd86c758ff49b56257173f3d89dfbd984c9d39c37d6293e2a4263b3511",
  "original_prompt": "Ingested from linux-6.6.14/drivers/irqchip/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\nmenu \"IRQ chip support\"\n\nconfig IRQCHIP\n\tdef_bool y\n\tdepends on (OF_IRQ || ACPI_GENERIC_GSI)\n\nconfig ARM_GIC\n\tbool\n\tdepends on OF\n\tselect IRQ_DOMAIN_HIERARCHY\n\tselect GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP\n\nconfig ARM_GIC_PM\n\tbool\n\tdepends on PM\n\tselect ARM_GIC\n\nconfig ARM_GIC_MAX_NR\n\tint\n\tdepends on ARM_GIC\n\tdefault 2 if ARCH_REALVIEW\n\tdefault 1\n\nconfig ARM_GIC_V2M\n\tbool\n\tdepends on PCI\n\tselect ARM_GIC\n\tselect PCI_MSI\n\nconfig GIC_NON_BANKED\n\tbool\n\nconfig ARM_GIC_V3\n\tbool\n\tselect IRQ_DOMAIN_HIERARCHY\n\tselect PARTITION_PERCPU\n\tselect GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP\n\tselect HAVE_ARM_SMCCC_DISCOVERY\n\nconfig ARM_GIC_V3_ITS\n\tbool\n\tselect GENERIC_MSI_IRQ\n\tdefault ARM_GIC_V3\n\nconfig ARM_GIC_V3_ITS_PCI\n\tbool\n\tdepends on ARM_GIC_V3_ITS\n\tdepends on PCI\n\tdepends on PCI_MSI\n\tdefault ARM_GIC_V3_ITS\n\nconfig ARM_GIC_V3_ITS_FSL_MC\n\tbool\n\tdepends on ARM_GIC_V3_ITS\n\tdepends on FSL_MC_BUS\n\tdefault ARM_GIC_V3_ITS\n\nconfig ARM_NVIC\n\tbool\n\tselect IRQ_DOMAIN_HIERARCHY\n\tselect GENERIC_IRQ_CHIP\n\nconfig ARM_VIC\n\tbool\n\tselect IRQ_DOMAIN\n\nconfig ARM_VIC_NR\n\tint\n\tdefault 4 if ARCH_S5PV210\n\tdefault 2\n\tdepends on ARM_VIC\n\thelp\n\t  The maximum number of VICs available in the system, for\n\t  power management.\n\nconfig ARMADA_370_XP_IRQ\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\tselect PCI_MSI if PCI\n\tselect GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP\n\nconfig ALPINE_MSI\n\tbool\n\tdepends on PCI\n\tselect PCI_MSI\n\tselect GENERIC_IRQ_CHIP\n\nconfig AL_FIC\n\tbool \"Amazon's Annapurna Labs Fabric Interrupt Controller\"\n\tdepends on OF\n\tdepends on HAS_IOMEM\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\thelp\n\t  Support Amazon's Annapurna Labs Fabric Interrupt Controller.\n\nconfig ATMEL_AIC_IRQ\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\tselect SPARSE_IRQ\n\nconfig ATMEL_AIC5_IRQ\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\tselect SPARSE_IRQ\n\nconfig I8259\n\tbool\n\tselect IRQ_DOMAIN\n\nconfig BCM6345_L1_IRQ\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\tselect GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP\n\nconfig BCM7038_L1_IRQ\n\ttristate \"Broadcom STB 7038-style L1/L2 interrupt controller driver\"\n\tdepends on ARCH_BRCMSTB || BMIPS_GENERIC\n\tdefault ARCH_BRCMSTB || BMIPS_GENERIC\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\tselect GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP\n\nconfig BCM7120_L2_IRQ\n\ttristate \"Broadcom STB 7120-style L2 interrupt controller driver\"\n\tdepends on ARCH_BRCMSTB || BMIPS_GENERIC\n\tdefault ARCH_BRCMSTB || BMIPS_GENERIC\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\nconfig BRCMSTB_L2_IRQ\n\ttristate \"Broadcom STB generic L2 interrupt controller driver\"\n\tdepends on ARCH_BCM2835 || ARCH_BRCMSTB || BMIPS_GENERIC\n\tdefault ARCH_BCM2835 || ARCH_BRCMSTB || BMIPS_GENERIC\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\nconfig DAVINCI_CP_INTC\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\nconfig DW_APB_ICTL\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN_HIERARCHY\n\nconfig FARADAY_FTINTC010\n\tbool\n\tselect IRQ_DOMAIN\n\tselect SPARSE_IRQ\n\nconfig HISILICON_IRQ_MBIGEN\n\tbool\n\tselect ARM_GIC_V3\n\tselect ARM_GIC_V3_ITS\n\nconfig IMGPDC_IRQ\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\nconfig IXP4XX_IRQ\n\tbool\n\tselect IRQ_DOMAIN\n\tselect SPARSE_IRQ\n\nconfig MADERA_IRQ\n\ttristate\n\nconfig IRQ_MIPS_CPU\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\tselect GENERIC_IRQ_IPI if SMP && SYS_SUPPORTS_MULTITHREADING\n\tselect IRQ_DOMAIN\n\tselect GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP\n\nconfig CLPS711X_IRQCHIP\n\tbool\n\tdepends on ARCH_CLPS711X\n\tselect IRQ_DOMAIN\n\tselect SPARSE_IRQ\n\tdefault y\n\nconfig OMPIC\n\tbool\n\nconfig OR1K_PIC\n\tbool\n\tselect IRQ_DOMAIN\n\nconfig OMAP_IRQCHIP\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\nconfig ORION_IRQCHIP\n\tbool\n\tselect IRQ_DOMAIN\n\nconfig PIC32_EVIC\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\nconfig JCORE_AIC\n\tbool \"J-Core integrated AIC\" if COMPILE_TEST\n\tdepends on OF\n\tselect IRQ_DOMAIN\n\thelp\n\t  Support for the J-Core integrated AIC.\n\nconfig RDA_INTC\n\tbool\n\tselect IRQ_DOMAIN\n\nconfig RENESAS_INTC_IRQPIN\n\tbool \"Renesas INTC External IRQ Pin Support\" if COMPILE_TEST\n\tselect IRQ_DOMAIN\n\thelp\n\t  Enable support for the Renesas Interrupt Controller for external\n\t  interrupt pins, as found on SH/R-Mobile and R-Car Gen1 SoCs.\n\nconfig RENESAS_IRQC\n\tbool \"Renesas R-Mobile APE6, R-Car Gen{2,3} and RZ/G{1,2} IRQC support\" if COMPILE_TEST\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\thelp\n\t  Enable support for the Renesas Interrupt Controller for external\n\t  devices, as found on R-Mobile APE6, R-Car Gen{2,3} and RZ/G{1,2} SoCs.\n\nconfig RENESAS_RZA1_IRQC\n\tbool \"Renesas RZ/A1 IRQC support\" if COMPILE_TEST\n\tselect IRQ_DOMAIN_HIERARCHY\n\thelp\n\t  Enable support for the Renesas RZ/A1 Interrupt Controller, to use up\n\t  to 8 external interrupts with configurable sense select.\n\nconfig RENESAS_RZG2L_IRQC\n\tbool \"Renesas RZ/G2L (and alike SoC) IRQC support\" if COMPILE_TEST\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN_HIERARCHY\n\thelp\n\t  Enable support for the Renesas RZ/G2L (and alike SoC) Interrupt Controller\n\t  for external devices.\n\nconfig SL28CPLD_INTC\n\tbool \"Kontron sl28cpld IRQ controller\"\n\tdepends on MFD_SL28CPLD=y || COMPILE_TEST\n\tselect REGMAP_IRQ\n\thelp\n\t  Interrupt controller driver for the board management controller\n\t  found on the Kontron sl28 CPLD.\n\nconfig ST_IRQCHIP\n\tbool\n\tselect REGMAP\n\tselect MFD_SYSCON\n\thelp\n\t  Enables SysCfg Controlled IRQs on STi based platforms.\n\nconfig SUN4I_INTC\n\tbool\n\nconfig SUN6I_R_INTC\n\tbool\n\tselect IRQ_DOMAIN_HIERARCHY\n\tselect IRQ_FASTEOI_HIERARCHY_HANDLERS\n\nconfig SUNXI_NMI_INTC\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\nconfig TB10X_IRQC\n\tbool\n\tselect IRQ_DOMAIN\n\tselect GENERIC_IRQ_CHIP\n\nconfig TS4800_IRQ\n\ttristate \"TS-4800 IRQ controller\"\n\tselect IRQ_DOMAIN\n\tdepends on HAS_IOMEM\n\tdepends on SOC_IMX51 || COMPILE_TEST\n\thelp\n\t  Support for the TS-4800 FPGA IRQ controller\n\nconfig VERSATILE_FPGA_IRQ\n\tbool\n\tselect IRQ_DOMAIN\n\nconfig VERSATILE_FPGA_IRQ_NR\n       int\n       default 4\n       depends on VERSATILE_FPGA_IRQ\n\nconfig XTENSA_MX\n\tbool\n\tselect IRQ_DOMAIN\n\tselect GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP\n\nconfig XILINX_INTC\n\tbool \"Xilinx Interrupt Controller IP\"\n\tdepends on OF_ADDRESS\n\tselect IRQ_DOMAIN\n\thelp\n\t  Support for the Xilinx Interrupt Controller IP core.\n\t  This is used as a primary controller with MicroBlaze and can also\n\t  be used as a secondary chained controller on other platforms.\n\nconfig IRQ_CROSSBAR\n\tbool\n\thelp\n\t  Support for a CROSSBAR ip that precedes the main interrupt controller.\n\t  The primary irqchip invokes the crossbar's callback which inturn allocates\n\t  a free irq and configures the IP. Thus the peripheral interrupts are\n\t  routed to one of the free irqchip interrupt lines.\n\nconfig KEYSTONE_IRQ\n\ttristate \"Keystone 2 IRQ controller IP\"\n\tdepends on ARCH_KEYSTONE\n\thelp\n\t\tSupport for Texas Instruments Keystone 2 IRQ controller IP which\n\t\tis part of the Keystone 2 IPC mechanism\n\nconfig MIPS_GIC\n\tbool\n\tselect GENERIC_IRQ_IPI if SMP\n\tselect IRQ_DOMAIN_HIERARCHY\n\tselect MIPS_CM\n\nconfig INGENIC_IRQ\n\tbool\n\tdepends on MACH_INGENIC\n\tdefault y\n\nconfig INGENIC_TCU_IRQ\n\tbool \"Ingenic JZ47xx TCU interrupt controller\"\n\tdefault MACH_INGENIC\n\tdepends on MIPS || COMPILE_TEST\n\tselect MFD_SYSCON\n\tselect GENERIC_IRQ_CHIP\n\thelp\n\t  Support for interrupts in the Timer/Counter Unit (TCU) of the Ingenic\n\t  JZ47xx SoCs.\n\n\t  If unsure, say N.\n\nconfig IMX_GPCV2\n\tbool\n\tselect IRQ_DOMAIN\n\thelp\n\t  Enables the wakeup IRQs for IMX platforms with GPCv2 block\n\nconfig IRQ_MXS\n\tdef_bool y if MACH_ASM9260 || ARCH_MXS\n\tselect IRQ_DOMAIN\n\tselect STMP_DEVICE\n\nconfig MSCC_OCELOT_IRQ\n\tbool\n\tselect IRQ_DOMAIN\n\tselect GENERIC_IRQ_CHIP\n\nconfig MVEBU_GICP\n\tbool\n\nconfig MVEBU_ICU\n\tbool\n\nconfig MVEBU_ODMI\n\tbool\n\tselect GENERIC_MSI_IRQ\n\nconfig MVEBU_PIC\n\tbool\n\nconfig MVEBU_SEI\n        bool\n\nconfig LS_EXTIRQ\n\tdef_bool y if SOC_LS1021A || ARCH_LAYERSCAPE\n\tselect MFD_SYSCON\n\nconfig LS_SCFG_MSI\n\tdef_bool y if SOC_LS1021A || ARCH_LAYERSCAPE\n\tdepends on PCI_MSI\n\nconfig PARTITION_PERCPU\n\tbool\n\nconfig STM32_EXTI\n\tbool\n\tselect IRQ_DOMAIN\n\tselect GENERIC_IRQ_CHIP\n\nconfig QCOM_IRQ_COMBINER\n\tbool \"QCOM IRQ combiner support\"\n\tdepends on ARCH_QCOM && ACPI\n\tselect IRQ_DOMAIN_HIERARCHY\n\thelp\n\t  Say yes here to add support for the IRQ combiner devices embedded\n\t  in Qualcomm Technologies chips.\n\nconfig IRQ_UNIPHIER_AIDET\n\tbool \"UniPhier AIDET support\" if COMPILE_TEST\n\tdepends on ARCH_UNIPHIER || COMPILE_TEST\n\tdefault ARCH_UNIPHIER\n\tselect IRQ_DOMAIN_HIERARCHY\n\thelp\n\t  Support for the UniPhier AIDET (ARM Interrupt Detector).\n\nconfig MESON_IRQ_GPIO\n       tristate \"Meson GPIO Interrupt Multiplexer\"\n       depends on ARCH_MESON || COMPILE_TEST\n       default ARCH_MESON\n       select IRQ_DOMAIN_HIERARCHY\n       help\n         Support Meson SoC Family GPIO Interrupt Multiplexer\n\nconfig GOLDFISH_PIC\n       bool \"Goldfish programmable interrupt controller\"\n       depends on MIPS && (GOLDFISH || COMPILE_TEST)\n       select GENERIC_IRQ_CHIP\n       select IRQ_DOMAIN\n       help\n         Say yes here to enable Goldfish interrupt controller driver used\n         for Goldfish based virtual platforms.\n\nconfig QCOM_PDC\n\ttristate \"QCOM PDC\"\n\tdepends on ARCH_QCOM\n\tselect IRQ_DOMAIN_HIERARCHY\n\thelp\n\t  Power Domain Controller driver to manage and configure wakeup\n\t  IRQs for Qualcomm Technologies Inc (QTI) mobile chips.\n\nconfig QCOM_MPM\n\ttristate \"QCOM MPM\"\n\tdepends on ARCH_QCOM\n\tdepends on MAILBOX\n\tselect IRQ_DOMAIN_HIERARCHY\n\thelp\n\t  MSM Power Manager driver to manage and configure wakeup\n\t  IRQs for Qualcomm Technologies Inc (QTI) mobile chips.\n\nconfig CSKY_MPINTC\n\tbool\n\tdepends on CSKY\n\thelp\n\t  Say yes here to enable C-SKY SMP interrupt controller driver used\n\t  for C-SKY SMP system.\n\t  In fact it's not mmio map in hardware and it uses ld/st to visit the\n\t  controller's register inside CPU.\n\nconfig CSKY_APB_INTC\n\tbool \"C-SKY APB Interrupt Controller\"\n\tdepends on CSKY\n\thelp\n\t  Say yes here to enable C-SKY APB interrupt controller driver used\n\t  by C-SKY single core SOC system. It uses mmio map apb-bus to visit\n\t  the controller's register.\n\nconfig IMX_IRQSTEER\n\tbool \"i.MX IRQSTEER support\"\n\tdepends on ARCH_MXC || COMPILE_TEST\n\tdefault ARCH_MXC\n\tselect IRQ_DOMAIN\n\thelp\n\t  Support for the i.MX IRQSTEER interrupt multiplexer/remapper.\n\nconfig IMX_INTMUX\n\tbool \"i.MX INTMUX support\" if COMPILE_TEST\n\tdefault y if ARCH_MXC\n\tselect IRQ_DOMAIN\n\thelp\n\t  Support for the i.MX INTMUX interrupt multiplexer.\n\nconfig IMX_MU_MSI\n\ttristate \"i.MX MU used as MSI controller\"\n\tdepends on OF && HAS_IOMEM\n\tdepends on ARCH_MXC || COMPILE_TEST\n\tdefault m if ARCH_MXC\n\tselect IRQ_DOMAIN\n\tselect IRQ_DOMAIN_HIERARCHY\n\tselect GENERIC_MSI_IRQ\n\thelp\n\t  Provide a driver for the i.MX Messaging Unit block used as a\n\t  CPU-to-CPU MSI controller. This requires a specially crafted DT\n\t  to make use of this driver.\n\n\t  If unsure, say N\n\nconfig LS1X_IRQ\n\tbool \"Loongson-1 Interrupt Controller\"\n\tdepends on MACH_LOONGSON32\n\tdefault y\n\tselect IRQ_DOMAIN\n\tselect GENERIC_IRQ_CHIP\n\thelp\n\t  Support for the Loongson-1 platform Interrupt Controller.\n\nconfig TI_SCI_INTR_IRQCHIP\n\tbool\n\tdepends on TI_SCI_PROTOCOL\n\tselect IRQ_DOMAIN_HIERARCHY\n\thelp\n\t  This enables the irqchip driver support for K3 Interrupt router\n\t  over TI System Control Interface available on some new TI's SoCs.\n\t  If you wish to use interrupt router irq resources managed by the\n\t  TI System Controller, say Y here. Otherwise, say N.\n\nconfig TI_SCI_INTA_IRQCHIP\n\tbool\n\tdepends on TI_SCI_PROTOCOL\n\tselect IRQ_DOMAIN_HIERARCHY\n\tselect TI_SCI_INTA_MSI_DOMAIN\n\thelp\n\t  This enables the irqchip driver support for K3 Interrupt aggregator\n\t  over TI System Control Interface available on some new TI's SoCs.\n\t  If you wish to use interrupt aggregator irq resources managed by the\n\t  TI System Controller, say Y here. Otherwise, say N.\n\nconfig TI_PRUSS_INTC\n\ttristate\n\tdepends on TI_PRUSS\n\tdefault TI_PRUSS\n\tselect IRQ_DOMAIN\n\thelp\n\t  This enables support for the PRU-ICSS Local Interrupt Controller\n\t  present within a PRU-ICSS subsystem present on various TI SoCs.\n\t  The PRUSS INTC enables various interrupts to be routed to multiple\n\t  different processors within the SoC.\n\nconfig RISCV_INTC\n\tbool\n\tdepends on RISCV\n\tselect IRQ_DOMAIN_HIERARCHY\n\nconfig SIFIVE_PLIC\n\tbool\n\tdepends on RISCV\n\tselect IRQ_DOMAIN_HIERARCHY\n\tselect GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP\n\nconfig EXYNOS_IRQ_COMBINER\n\tbool \"Samsung Exynos IRQ combiner support\" if COMPILE_TEST\n\tdepends on (ARCH_EXYNOS && ARM) || COMPILE_TEST\n\thelp\n\t  Say yes here to add support for the IRQ combiner devices embedded\n\t  in Samsung Exynos chips.\n\nconfig IRQ_LOONGARCH_CPU\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\tselect GENERIC_IRQ_EFFECTIVE_AFF_MASK\n\tselect LOONGSON_HTVEC\n\tselect LOONGSON_LIOINTC\n\tselect LOONGSON_EIOINTC\n\tselect LOONGSON_PCH_PIC\n\tselect LOONGSON_PCH_MSI\n\tselect LOONGSON_PCH_LPC\n\thelp\n\t  Support for the LoongArch CPU Interrupt Controller. For details of\n\t  irq chip hierarchy on LoongArch platforms please read the document\n\t  Documentation/arch/loongarch/irq-chip-model.rst.\n\nconfig LOONGSON_LIOINTC\n\tbool \"Loongson Local I/O Interrupt Controller\"\n\tdepends on MACH_LOONGSON64\n\tdefault y\n\tselect IRQ_DOMAIN\n\tselect GENERIC_IRQ_CHIP\n\thelp\n\t  Support for the Loongson Local I/O Interrupt Controller.\n\nconfig LOONGSON_EIOINTC\n\tbool \"Loongson Extend I/O Interrupt Controller\"\n\tdepends on LOONGARCH\n\tdepends on MACH_LOONGSON64\n\tdefault MACH_LOONGSON64\n\tselect IRQ_DOMAIN_HIERARCHY\n\tselect GENERIC_IRQ_CHIP\n\thelp\n\t  Support for the Loongson3 Extend I/O Interrupt Vector Controller.\n\nconfig LOONGSON_HTPIC\n\tbool \"Loongson3 HyperTransport PIC Controller\"\n\tdepends on MACH_LOONGSON64 && MIPS\n\tdefault y\n\tselect IRQ_DOMAIN\n\tselect GENERIC_IRQ_CHIP\n\thelp\n\t  Support for the Loongson-3 HyperTransport PIC Controller.\n\nconfig LOONGSON_HTVEC\n\tbool \"Loongson HyperTransport Interrupt Vector Controller\"\n\tdepends on MACH_LOONGSON64\n\tdefault MACH_LOONGSON64\n\tselect IRQ_DOMAIN_HIERARCHY\n\thelp\n\t  Support for the Loongson HyperTransport Interrupt Vector Controller.\n\nconfig LOONGSON_PCH_PIC\n\tbool \"Loongson PCH PIC Controller\"\n\tdepends on MACH_LOONGSON64\n\tdefault MACH_LOONGSON64\n\tselect IRQ_DOMAIN_HIERARCHY\n\tselect IRQ_FASTEOI_HIERARCHY_HANDLERS\n\thelp\n\t  Support for the Loongson PCH PIC Controller.\n\nconfig LOONGSON_PCH_MSI\n\tbool \"Loongson PCH MSI Controller\"\n\tdepends on MACH_LOONGSON64\n\tdepends on PCI\n\tdefault MACH_LOONGSON64\n\tselect IRQ_DOMAIN_HIERARCHY\n\tselect PCI_MSI\n\thelp\n\t  Support for the Loongson PCH MSI Controller.\n\nconfig LOONGSON_PCH_LPC\n\tbool \"Loongson PCH LPC Controller\"\n\tdepends on LOONGARCH\n\tdepends on MACH_LOONGSON64\n\tdefault MACH_LOONGSON64\n\tselect IRQ_DOMAIN_HIERARCHY\n\thelp\n\t  Support for the Loongson PCH LPC Controller.\n\nconfig MST_IRQ\n\tbool \"MStar Interrupt Controller\"\n\tdepends on ARCH_MEDIATEK || ARCH_MSTARV7 || COMPILE_TEST\n\tdefault ARCH_MEDIATEK\n\tselect IRQ_DOMAIN\n\tselect IRQ_DOMAIN_HIERARCHY\n\thelp\n\t  Support MStar Interrupt Controller.\n\nconfig WPCM450_AIC\n\tbool \"Nuvoton WPCM450 Advanced Interrupt Controller\"\n\tdepends on ARCH_WPCM450\n\thelp\n\t  Support for the interrupt controller in the Nuvoton WPCM450 BMC SoC.\n\nconfig IRQ_IDT3243X\n\tbool\n\tselect GENERIC_IRQ_CHIP\n\tselect IRQ_DOMAIN\n\nconfig APPLE_AIC\n\tbool \"Apple Interrupt Controller (AIC)\"\n\tdepends on ARM64\n\tdepends on ARCH_APPLE || COMPILE_TEST\n\tselect GENERIC_IRQ_IPI_MUX\n\thelp\n\t  Support for the Apple Interrupt Controller found on Apple Silicon SoCs,\n\t  such as the M1.\n\nconfig MCHP_EIC\n\tbool \"Microchip External Interrupt Controller\"\n\tdepends on ARCH_AT91 || COMPILE_TEST\n\tselect IRQ_DOMAIN\n\tselect IRQ_DOMAIN_HIERARCHY\n\thelp\n\t  Support for Microchip External Interrupt Controller.\n\nconfig SUNPLUS_SP7021_INTC\n\tbool \"Sunplus SP7021 interrupt controller\" if COMPILE_TEST\n\tdefault SOC_SP7021\n\thelp\n\t  Support for the Sunplus SP7021 Interrupt Controller IP core.\n\t  SP7021 SoC has 2 Chips: C-Chip & P-Chip. This is used as a\n\t  chained controller, routing all interrupt source in P-Chip to\n\t  the primary controller on C-Chip.\n\nendmenu\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}