@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\rs232_sender.vhd":45:2:45:3|Found instance tx with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"w:\projects\security-contest\libero\contest\hdl\rs232_sender.vhd":45:2:45:3|Found instance busy with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: BN225 |Writing default property annotation file W:\projects\security-contest\libero\contest\synthesis\rs232_sender.sap.
@N: MO225 :"w:\projects\security-contest\libero\contest\hdl\rs232_sender.vhd":45:2:45:3|There are no possible illegal states for state machine state[0:3] (in view: work.rs232_sender(rtl)); safe FSM implementation is not required.
