

================================================================
== Vivado HLS Report for 'Testbench_add'
================================================================
* Date:           Thu Jul 10 17:40:58 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls-syn-add
* Solution:       sol1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.913 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                      |            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance       |   Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_AddStreams_fu_83  |AddStreams  |        7|        7| 35.000 ns | 35.000 ns |    7|    7|   none  |
        +----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         9|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     59|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     203|   1897|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      68|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     271|   2013|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+-------+-----+------+-----+
    |       Instance       |   Module   | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------+------------+---------+-------+-----+------+-----+
    |grp_AddStreams_fu_83  |AddStreams  |        0|      0|  203|  1897|    0|
    +----------------------+------------+---------+-------+-----+------+-----+
    |Total                 |            |        0|      0|  203|  1897|    0|
    +----------------------+------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |image_fu_98_p2       |     +    |      0|  0|  39|          32|           1|
    |icmp_ln612_fu_93_p2  |   icmp   |      0|  0|  20|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  59|          64|          33|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          4|    1|          4|
    |image_0_i_reg_72  |   9|          2|   32|         64|
    |in1_V_V_read      |   9|          2|    1|          2|
    |in2_V_V_read      |   9|          2|    1|          2|
    |out_V_V_write     |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  57|         12|   36|         74|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |grp_AddStreams_fu_83_ap_start_reg  |   1|   0|    1|          0|
    |image_0_i_reg_72                   |  32|   0|   32|          0|
    |image_reg_112                      |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  68|   0|   68|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | Testbench_add | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | Testbench_add | return value |
|ap_start         |  in |    1| ap_ctrl_hs | Testbench_add | return value |
|ap_done          | out |    1| ap_ctrl_hs | Testbench_add | return value |
|ap_idle          | out |    1| ap_ctrl_hs | Testbench_add | return value |
|ap_ready         | out |    1| ap_ctrl_hs | Testbench_add | return value |
|in1_V_V_dout     |  in |  128|   ap_fifo  |    in1_V_V    |    pointer   |
|in1_V_V_empty_n  |  in |    1|   ap_fifo  |    in1_V_V    |    pointer   |
|in1_V_V_read     | out |    1|   ap_fifo  |    in1_V_V    |    pointer   |
|in2_V_V_dout     |  in |  128|   ap_fifo  |    in2_V_V    |    pointer   |
|in2_V_V_empty_n  |  in |    1|   ap_fifo  |    in2_V_V    |    pointer   |
|in2_V_V_read     | out |    1|   ap_fifo  |    in2_V_V    |    pointer   |
|out_V_V_din      | out |  128|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |    out_V_V    |    pointer   |
|numReps          |  in |   32|   ap_none  |    numReps    |    scalar    |
+-----------------+-----+-----+------------+---------------+--------------+

