// Seed: 3497667866
module module_0 (
    id_1,
    id_2
);
  input logic [7:0] id_2;
  input wire id_1;
  wire id_3;
  reg  id_4;
  parameter id_5 = 1'b0;
  wire id_6;
  assign id_4 = 1;
  always @(posedge -1) begin : LABEL_0
    id_4 = -1'b0;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd86,
    parameter id_6 = 32'd14,
    parameter id_9 = 32'd55
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    _id_9
);
  input wire _id_9;
  input wire id_8;
  output wire id_7;
  input wire _id_6;
  input wire id_5;
  output logic [7:0] id_4;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  inout logic [7:0] id_3;
  output wire id_2;
  input wire _id_1;
  assign id_4[1'b0&~id_6 : ~id_1] = -1 ? -1'b0 : 1;
  final $signed(89);
  ;
  parameter id_10 = 1;
  assign id_3[-1] = id_9;
  wire id_11, id_12;
  wire id_13, id_14;
  logic [id_9 : id_6] id_15;
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
