library verilog;
use verilog.vl_types.all;
entity a25_barrel_shift is
    port(
        i_in            : in     vl_logic_vector(31 downto 0);
        i_carry_in      : in     vl_logic;
        i_shift_amount  : in     vl_logic_vector(7 downto 0);
        i_shift_imm_zero: in     vl_logic;
        i_function      : in     vl_logic_vector(1 downto 0);
        o_out           : out    vl_logic_vector(31 downto 0);
        o_carry_out     : out    vl_logic
    );
end a25_barrel_shift;
