#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Mar 22 19:45:16 2022
# Process ID: 2269267
# Current directory: /home/mateusz/KV260/hardware/hardware.runs/synth_1
# Command line: vivado -log hardware_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hardware_wrapper.tcl
# Log file: /home/mateusz/KV260/hardware/hardware.runs/synth_1/hardware_wrapper.vds
# Journal file: /home/mateusz/KV260/hardware/hardware.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source hardware_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2436.410 ; gain = 0.023 ; free physical = 10464 ; free virtual = 13738
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mateusz/Vitis-AI/dsa/DPU-TRD'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:24 . Memory (MB): peak = 2436.410 ; gain = 0.000 ; free physical = 10458 ; free virtual = 13751
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2700.539 ; gain = 264.129 ; free physical = 10319 ; free virtual = 13687
Command: synth_design -top hardware_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2269593
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.676 ; gain = 32.137 ; free physical = 9146 ; free virtual = 12685
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hardware_wrapper' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/hdl/hardware_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'hardware' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:13]
INFO: [Synth 8-6157] synthesizing module 'hardware_DPUCZDX8G_0_1' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_DPUCZDX8G_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_DPUCZDX8G_0_1' (1#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_DPUCZDX8G_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'hardware_DPUCZDX8G_0_1' is unconnected for instance 'DPUCZDX8G_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:348]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'hardware_DPUCZDX8G_0_1' is unconnected for instance 'DPUCZDX8G_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:348]
WARNING: [Synth 8-7071] port 'dpu0_m_axi_instr_wid' of module 'hardware_DPUCZDX8G_0_1' is unconnected for instance 'DPUCZDX8G_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:348]
WARNING: [Synth 8-7071] port 'dpu0_m_axi_data0_wid' of module 'hardware_DPUCZDX8G_0_1' is unconnected for instance 'DPUCZDX8G_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:348]
WARNING: [Synth 8-7071] port 'dpu0_m_axi_data1_wid' of module 'hardware_DPUCZDX8G_0_1' is unconnected for instance 'DPUCZDX8G_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:348]
WARNING: [Synth 8-7023] instance 'DPUCZDX8G_0' of module 'hardware_DPUCZDX8G_0_1' has 169 connections declared, but only 164 given [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:348]
INFO: [Synth 8-6157] synthesizing module 'hardware_axi_gpio_0_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_axi_gpio_0_0' (2#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_axi_intc_0_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_axi_intc_0_0' (3#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_axi_interconnect_0_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:1050]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LUCK8K' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:4004]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LUCK8K' (4#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:4004]
INFO: [Synth 8-6155] done synthesizing module 'hardware_axi_interconnect_0_0' (5#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:1050]
INFO: [Synth 8-6157] synthesizing module 'hardware_axi_interconnect_1_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:1470]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_HBMIUU' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:2606]
INFO: [Synth 8-6157] synthesizing module 'hardware_auto_pc_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_auto_pc_0' (6#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'hardware_auto_pc_0' is unconnected for instance 'auto_pc' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:2829]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'hardware_auto_pc_0' is unconnected for instance 'auto_pc' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:2829]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'hardware_auto_pc_0' has 56 connections declared, but only 54 given [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:2829]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_HBMIUU' (7#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:2606]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1M1ZY8N' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:2886]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1M1ZY8N' (8#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:2886]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_GKMCFP' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:3158]
INFO: [Synth 8-6157] synthesizing module 'hardware_auto_pc_1' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_auto_pc_1' (9#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'hardware_auto_pc_1' is unconnected for instance 'auto_pc' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:3381]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'hardware_auto_pc_1' is unconnected for instance 'auto_pc' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:3381]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'hardware_auto_pc_1' has 56 connections declared, but only 54 given [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:3381]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_GKMCFP' (10#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:3158]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1N2NUZ8' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:3438]
INFO: [Synth 8-6157] synthesizing module 'hardware_auto_pc_2' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_auto_pc_2' (11#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'hardware_auto_pc_2' is unconnected for instance 'auto_pc' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:3661]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'hardware_auto_pc_2' is unconnected for instance 'auto_pc' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:3661]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'hardware_auto_pc_2' has 56 connections declared, but only 54 given [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:3661]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1N2NUZ8' (12#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:3438]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1JAVVLG' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:3718]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1JAVVLG' (13#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:3718]
INFO: [Synth 8-6157] synthesizing module 'hardware_xbar_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_xbar_0' (14#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'm_axi_aruser' does not match port width (64) of module 'hardware_xbar_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:2538]
WARNING: [Synth 8-689] width (32) of port connection 'm_axi_awuser' does not match port width (64) of module 'hardware_xbar_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:2550]
INFO: [Synth 8-6155] done synthesizing module 'hardware_axi_interconnect_1_0' (15#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:1470]
INFO: [Synth 8-6157] synthesizing module 'hardware_clk_wiz_0_2' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_clk_wiz_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hardware_clk_wiz_0_2' (16#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_clk_wiz_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hardware_clk_wiz_1_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hardware_clk_wiz_1_0' (17#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hardware_xlslice_0_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_xlslice_0_0/synth/hardware_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (18#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'hardware_xlslice_0_0' (19#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_xlslice_0_0/synth/hardware_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'hardware_divider_0_1' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_divider_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_divider_0_1' (20#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_divider_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_divider_0_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_divider_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_divider_0_0' (21#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_divider_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_proc_sys_reset_0_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_proc_sys_reset_0_0' (22#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'hardware_proc_sys_reset_0_0' is unconnected for instance 'dpu_reset' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:804]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'hardware_proc_sys_reset_0_0' is unconnected for instance 'dpu_reset' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:804]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'hardware_proc_sys_reset_0_0' is unconnected for instance 'dpu_reset' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:804]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'hardware_proc_sys_reset_0_0' is unconnected for instance 'dpu_reset' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:804]
WARNING: [Synth 8-7023] instance 'dpu_reset' of module 'hardware_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:804]
INFO: [Synth 8-6157] synthesizing module 'hardware_proc_sys_reset_1_1' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_proc_sys_reset_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_proc_sys_reset_1_1' (23#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_proc_sys_reset_1_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'hardware_proc_sys_reset_1_1' is unconnected for instance 'dpux2_reset' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:811]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'hardware_proc_sys_reset_1_1' is unconnected for instance 'dpux2_reset' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:811]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'hardware_proc_sys_reset_1_1' is unconnected for instance 'dpux2_reset' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:811]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'hardware_proc_sys_reset_1_1' is unconnected for instance 'dpux2_reset' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:811]
WARNING: [Synth 8-7023] instance 'dpux2_reset' of module 'hardware_proc_sys_reset_1_1' has 10 connections declared, but only 6 given [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:811]
INFO: [Synth 8-6157] synthesizing module 'hardware_cmd_bits_1' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_cmd_bits_1/synth/hardware_cmd_bits_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (23#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'hardware_cmd_bits_1' (24#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_cmd_bits_1/synth/hardware_cmd_bits_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'hardware_proc_sys_reset_1_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_proc_sys_reset_1_0' (25#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'hardware_proc_sys_reset_1_0' is unconnected for instance 'global_reset' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:821]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'hardware_proc_sys_reset_1_0' is unconnected for instance 'global_reset' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:821]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'hardware_proc_sys_reset_1_0' is unconnected for instance 'global_reset' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:821]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'hardware_proc_sys_reset_1_0' is unconnected for instance 'global_reset' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:821]
WARNING: [Synth 8-7023] instance 'global_reset' of module 'hardware_proc_sys_reset_1_0' has 10 connections declared, but only 6 given [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:821]
INFO: [Synth 8-6157] synthesizing module 'hardware_cmd_bits_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_cmd_bits_0/synth/hardware_cmd_bits_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (25#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'hardware_cmd_bits_0' (26#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_cmd_bits_0/synth/hardware_cmd_bits_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'hardware_pwm_0_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_pwm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_pwm_0_0' (27#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_pwm_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_stepper_0_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_stepper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_stepper_0_0' (28#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_stepper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_system_management_wiz_0_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_system_management_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hardware_system_management_wiz_0_0' (29#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_system_management_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'channel_out' of module 'hardware_system_management_wiz_0_0' is unconnected for instance 'system_management_wiz' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:847]
WARNING: [Synth 8-7071] port 'busy_out' of module 'hardware_system_management_wiz_0_0' is unconnected for instance 'system_management_wiz' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:847]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'hardware_system_management_wiz_0_0' is unconnected for instance 'system_management_wiz' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:847]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'hardware_system_management_wiz_0_0' is unconnected for instance 'system_management_wiz' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:847]
WARNING: [Synth 8-7023] instance 'system_management_wiz' of module 'hardware_system_management_wiz_0_0' has 26 connections declared, but only 22 given [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:847]
INFO: [Synth 8-6157] synthesizing module 'hardware_temp2pwm_0_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_temp2pwm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_temp2pwm_0_0' (30#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_temp2pwm_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_xlconcat_0_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_xlconcat_0_0/synth/hardware_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (31#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'hardware_xlconcat_0_0' (32#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_xlconcat_0_0/synth/hardware_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'hardware_xlconcat_3_0' [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_xlconcat_3_0/synth/hardware_xlconcat_3_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'hardware_xlconcat_3_0' (33#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_xlconcat_3_0/synth/hardware_xlconcat_3_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'hardware_zynq_ultra_ps_e_0_0' [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_zynq_ultra_ps_e_0_0' (34#1) [/home/mateusz/KV260/hardware/hardware.runs/synth_1/.Xil/Vivado-2269267-PC/realtime/hardware_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware' (35#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/synth/hardware.v:13]
INFO: [Synth 8-6155] done synthesizing module 'hardware_wrapper' (36#1) [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/hdl/hardware_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2780.613 ; gain = 80.074 ; free physical = 9177 ; free virtual = 12721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2799.426 ; gain = 98.887 ; free physical = 9171 ; free virtual = 12715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2799.426 ; gain = 98.887 ; free physical = 9171 ; free virtual = 12715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.426 ; gain = 0.000 ; free physical = 9163 ; free virtual = 12708
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_zynq_ultra_ps_e_0_0/hardware_zynq_ultra_ps_e_0_0/hardware_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'hardware_i/zynq_ultra_ps'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_zynq_ultra_ps_e_0_0/hardware_zynq_ultra_ps_e_0_0/hardware_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'hardware_i/zynq_ultra_ps'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_0_0/hardware_proc_sys_reset_0_0/hardware_proc_sys_reset_1_0_in_context.xdc] for cell 'hardware_i/dpu_reset'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_0_0/hardware_proc_sys_reset_0_0/hardware_proc_sys_reset_1_0_in_context.xdc] for cell 'hardware_i/dpu_reset'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_0/hardware_proc_sys_reset_1_0/hardware_proc_sys_reset_1_0_in_context.xdc] for cell 'hardware_i/global_reset'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_0/hardware_proc_sys_reset_1_0/hardware_proc_sys_reset_1_0_in_context.xdc] for cell 'hardware_i/global_reset'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_1/hardware_proc_sys_reset_1_1/hardware_proc_sys_reset_1_1_in_context.xdc] for cell 'hardware_i/dpux2_reset'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_1/hardware_proc_sys_reset_1_1/hardware_proc_sys_reset_1_1_in_context.xdc] for cell 'hardware_i/dpux2_reset'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_intc_0_0/hardware_axi_intc_0_0/hardware_axi_intc_0_0_in_context.xdc] for cell 'hardware_i/axi_intc'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_intc_0_0/hardware_axi_intc_0_0/hardware_axi_intc_0_0_in_context.xdc] for cell 'hardware_i/axi_intc'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_xbar_0/hardware_xbar_0/hardware_xbar_0_in_context.xdc] for cell 'hardware_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_xbar_0/hardware_xbar_0/hardware_xbar_0_in_context.xdc] for cell 'hardware_i/axi_interconnect_1/xbar'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_auto_pc_0/hardware_auto_pc_0/hardware_auto_pc_0_in_context.xdc] for cell 'hardware_i/axi_interconnect_1/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_auto_pc_0/hardware_auto_pc_0/hardware_auto_pc_0_in_context.xdc] for cell 'hardware_i/axi_interconnect_1/m00_couplers/auto_pc'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_auto_pc_1/hardware_auto_pc_1/hardware_auto_pc_1_in_context.xdc] for cell 'hardware_i/axi_interconnect_1/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_auto_pc_1/hardware_auto_pc_1/hardware_auto_pc_1_in_context.xdc] for cell 'hardware_i/axi_interconnect_1/m02_couplers/auto_pc'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_auto_pc_2/hardware_auto_pc_2/hardware_auto_pc_0_in_context.xdc] for cell 'hardware_i/axi_interconnect_1/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_auto_pc_2/hardware_auto_pc_2/hardware_auto_pc_0_in_context.xdc] for cell 'hardware_i/axi_interconnect_1/m03_couplers/auto_pc'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_system_management_wiz_0_0/hardware_system_management_wiz_0_0/hardware_system_management_wiz_0_0_in_context.xdc] for cell 'hardware_i/system_management_wiz'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_system_management_wiz_0_0/hardware_system_management_wiz_0_0/hardware_system_management_wiz_0_0_in_context.xdc] for cell 'hardware_i/system_management_wiz'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_temp2pwm_0_0/hardware_temp2pwm_0_0/hardware_temp2pwm_0_0_in_context.xdc] for cell 'hardware_i/temp2pwm'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_temp2pwm_0_0/hardware_temp2pwm_0_0/hardware_temp2pwm_0_0_in_context.xdc] for cell 'hardware_i/temp2pwm'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_divider_0_0/hardware_divider_0_0/hardware_divider_0_0_in_context.xdc] for cell 'hardware_i/divider_pwm'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_divider_0_0/hardware_divider_0_0/hardware_divider_0_0_in_context.xdc] for cell 'hardware_i/divider_pwm'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_pwm_0_0/hardware_pwm_0_0/hardware_pwm_0_0_in_context.xdc] for cell 'hardware_i/pwm'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_pwm_0_0/hardware_pwm_0_0/hardware_pwm_0_0_in_context.xdc] for cell 'hardware_i/pwm'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_gpio_0_0/hardware_axi_gpio_0_0/hardware_axi_gpio_0_0_in_context.xdc] for cell 'hardware_i/axi_gpio'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_gpio_0_0/hardware_axi_gpio_0_0/hardware_axi_gpio_0_0_in_context.xdc] for cell 'hardware_i/axi_gpio'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_divider_0_1/hardware_divider_0_1/hardware_divider_0_1_in_context.xdc] for cell 'hardware_i/div_stepper'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_divider_0_1/hardware_divider_0_1/hardware_divider_0_1_in_context.xdc] for cell 'hardware_i/div_stepper'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_stepper_0_0/hardware_stepper_0_0/hardware_stepper_0_0_in_context.xdc] for cell 'hardware_i/stepper_ctrl'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_stepper_0_0/hardware_stepper_0_0/hardware_stepper_0_0_in_context.xdc] for cell 'hardware_i/stepper_ctrl'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_DPUCZDX8G_0_1/hardware_DPUCZDX8G_0_1/hardware_DPUCZDX8G_0_1_in_context.xdc] for cell 'hardware_i/DPUCZDX8G_0'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_DPUCZDX8G_0_1/hardware_DPUCZDX8G_0_1/hardware_DPUCZDX8G_0_1_in_context.xdc] for cell 'hardware_i/DPUCZDX8G_0'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_0_2/hardware_clk_wiz_0_2/hardware_clk_wiz_0_2_in_context.xdc] for cell 'hardware_i/clk_wiz_0'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_0_2/hardware_clk_wiz_0_2/hardware_clk_wiz_0_2_in_context.xdc] for cell 'hardware_i/clk_wiz_0'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_1_0/hardware_clk_wiz_1_0/hardware_clk_wiz_1_0_in_context.xdc] for cell 'hardware_i/clk_wiz_1'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_1_0/hardware_clk_wiz_1_0/hardware_clk_wiz_1_0_in_context.xdc] for cell 'hardware_i/clk_wiz_1'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.srcs/constrs_1/imports/new/system.xdc]
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.srcs/constrs_1/imports/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mateusz/KV260/hardware/hardware.srcs/constrs_1/imports/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hardware_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hardware_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.160 ; gain = 0.000 ; free physical = 9058 ; free virtual = 12612
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.160 ; gain = 0.000 ; free physical = 9058 ; free virtual = 12612
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2863.160 ; gain = 162.621 ; free physical = 9129 ; free virtual = 12690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2863.160 ; gain = 162.621 ; free physical = 9129 ; free virtual = 12690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/zynq_ultra_ps. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/dpu_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/global_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/dpux2_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/axi_interconnect_1/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/axi_interconnect_1/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/axi_interconnect_1/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/system_management_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/temp2pwm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/divider_pwm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/pwm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/axi_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/cmd_bits. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/latch_bit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/ena_bit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/div_stepper. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/stepper_ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/xlconcat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/DPUCZDX8G_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hardware_i/clk_wiz_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2863.160 ; gain = 162.621 ; free physical = 9132 ; free virtual = 12693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2863.160 ; gain = 162.621 ; free physical = 9131 ; free virtual = 12693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2863.160 ; gain = 162.621 ; free physical = 9116 ; free virtual = 12683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3309.699 ; gain = 609.160 ; free physical = 8520 ; free virtual = 12107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3310.699 ; gain = 610.160 ; free physical = 8519 ; free virtual = 12106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3330.738 ; gain = 630.199 ; free physical = 8516 ; free virtual = 12104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3336.676 ; gain = 636.137 ; free physical = 8507 ; free virtual = 12103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3336.676 ; gain = 636.137 ; free physical = 8507 ; free virtual = 12103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3336.676 ; gain = 636.137 ; free physical = 8507 ; free virtual = 12103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3336.676 ; gain = 636.137 ; free physical = 8507 ; free virtual = 12103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3336.676 ; gain = 636.137 ; free physical = 8507 ; free virtual = 12103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3336.676 ; gain = 636.137 ; free physical = 8507 ; free virtual = 12103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |hardware_xbar_0                    |         1|
|2     |hardware_auto_pc_0                 |         1|
|3     |hardware_auto_pc_1                 |         1|
|4     |hardware_auto_pc_2                 |         1|
|5     |hardware_DPUCZDX8G_0_1             |         1|
|6     |hardware_axi_gpio_0_0              |         1|
|7     |hardware_axi_intc_0_0              |         1|
|8     |hardware_clk_wiz_0_2               |         1|
|9     |hardware_clk_wiz_1_0               |         1|
|10    |hardware_divider_0_1               |         1|
|11    |hardware_divider_0_0               |         1|
|12    |hardware_proc_sys_reset_0_0        |         1|
|13    |hardware_proc_sys_reset_1_1        |         1|
|14    |hardware_proc_sys_reset_1_0        |         1|
|15    |hardware_pwm_0_0                   |         1|
|16    |hardware_stepper_0_0               |         1|
|17    |hardware_system_management_wiz_0_0 |         1|
|18    |hardware_temp2pwm_0_0              |         1|
|19    |hardware_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |hardware_DPUCZDX8G_0             |     1|
|2     |hardware_auto_pc                 |     3|
|5     |hardware_axi_gpio_0              |     1|
|6     |hardware_axi_intc_0              |     1|
|7     |hardware_clk_wiz_0               |     1|
|8     |hardware_clk_wiz_1               |     1|
|9     |hardware_divider_0               |     2|
|11    |hardware_proc_sys_reset_0        |     1|
|12    |hardware_proc_sys_reset_1        |     2|
|14    |hardware_pwm_0                   |     1|
|15    |hardware_stepper_0               |     1|
|16    |hardware_system_management_wiz_0 |     1|
|17    |hardware_temp2pwm_0              |     1|
|18    |hardware_xbar                    |     1|
|19    |hardware_zynq_ultra_ps_e_0       |     1|
|20    |IBUF                             |     2|
|21    |OBUF                             |     4|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3336.676 ; gain = 636.137 ; free physical = 8507 ; free virtual = 12103
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 3336.676 ; gain = 572.402 ; free physical = 8546 ; free virtual = 12143
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3336.684 ; gain = 636.137 ; free physical = 8546 ; free virtual = 12143
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3342.613 ; gain = 0.000 ; free physical = 8632 ; free virtual = 12229
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3369.395 ; gain = 0.000 ; free physical = 8561 ; free virtual = 12160
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

Synth Design complete, checksum: 257ca6e
INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:01:13 . Memory (MB): peak = 3369.395 ; gain = 668.855 ; free physical = 8699 ; free virtual = 12299
INFO: [Common 17-1381] The checkpoint '/home/mateusz/KV260/hardware/hardware.runs/synth_1/hardware_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hardware_wrapper_utilization_synth.rpt -pb hardware_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 19:48:28 2022...
