Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/Git/DIG_Assignment1/Projeckt/Komponenter/Lach_Time_Lap/TEST_Lach_isim_beh.exe" -prj "D:/Git/DIG_Assignment1/Projeckt/Komponenter/Lach_Time_Lap/TEST_Lach_beh.prj" "work.TEST_Lach" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Komponenter/Lach_Time_Lap/Time_Lap_Lach.vhd" into library work
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Komponenter/Lach_Time_Lap/TEST_Lach.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Time_Lap_Lach [time_lap_lach_default]
Compiling architecture behavior of entity test_lach
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/Git/DIG_Assignment1/Projeckt/Komponenter/Lach_Time_Lap/TEST_Lach_isim_beh.exe
Fuse Memory Usage: 33468 KB
Fuse CPU Usage: 702 ms
