
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F3)
	S6= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F4)
	S7= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F5)
	S8= FU.Bub_IF=>CU_IF.Bub                                    Premise(F6)
	S9= FU.Halt_IF=>CU_IF.Halt                                  Premise(F7)
	S10= ICache.Hit=>CU_IF.ICacheHit                            Premise(F8)
	S11= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S12= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F10)
	S13= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F11)
	S14= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F13)
	S16= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S18= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F16)
	S19= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F17)
	S20= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S21= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F19)
	S22= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F20)
	S23= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F21)
	S24= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F22)
	S25= IMMU.Addr=>IAddrReg.In                                 Premise(F23)
	S26= PC.Out=>ICache.IEA                                     Premise(F24)
	S27= ICache.IEA=addr                                        Path(S4,S26)
	S28= ICache.Hit=ICacheHit(addr)                             ICache-Search(S27)
	S29= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S28,S10)
	S30= FU.ICacheHit=ICacheHit(addr)                           Path(S28,S20)
	S31= PC.Out=>ICache.IEA                                     Premise(F25)
	S32= IMem.MEM8WordOut=>ICache.WData                         Premise(F26)
	S33= ICache.Out=>ICacheReg.In                               Premise(F27)
	S34= PC.Out=>IMMU.IEA                                       Premise(F28)
	S35= IMMU.IEA=addr                                          Path(S4,S34)
	S36= CP0.ASID=>IMMU.PID                                     Premise(F29)
	S37= IMMU.PID=pid                                           Path(S3,S36)
	S38= IMMU.Addr={pid,addr}                                   IMMU-Search(S37,S35)
	S39= IAddrReg.In={pid,addr}                                 Path(S38,S25)
	S40= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S37,S35)
	S41= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S40,S11)
	S42= IAddrReg.Out=>IMem.RAddr                               Premise(F30)
	S43= ICacheReg.Out=>IRMux.CacheData                         Premise(F31)
	S44= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F32)
	S45= IMem.Out=>IRMux.MemData                                Premise(F33)
	S46= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F34)
	S47= ICache.Out=>IR_ID.In                                   Premise(F35)
	S48= IRMux.Out=>IR_ID.In                                    Premise(F36)
	S49= ICache.Out=>IR_IMMU.In                                 Premise(F37)
	S50= IR_DMMU2.Out=>IR_WB.In                                 Premise(F38)
	S51= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F39)
	S52= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F40)
	S53= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F41)
	S54= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F42)
	S55= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F43)
	S56= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F44)
	S57= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F45)
	S58= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F46)
	S59= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F47)
	S60= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F48)
	S61= IR_EX.Out31_26=>CU_EX.Op                               Premise(F49)
	S62= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F50)
	S63= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F51)
	S64= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F52)
	S65= IR_ID.Out31_26=>CU_ID.Op                               Premise(F53)
	S66= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F54)
	S67= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F55)
	S68= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F56)
	S69= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F57)
	S70= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F58)
	S71= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F59)
	S72= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F60)
	S73= IR_WB.Out31_26=>CU_WB.Op                               Premise(F61)
	S74= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F62)
	S75= CtrlA_EX=0                                             Premise(F63)
	S76= CtrlB_EX=0                                             Premise(F64)
	S77= CtrlALUOut_MEM=0                                       Premise(F65)
	S78= CtrlALUOut_DMMU1=0                                     Premise(F66)
	S79= CtrlALUOut_DMMU2=0                                     Premise(F67)
	S80= CtrlALUOut_WB=0                                        Premise(F68)
	S81= CtrlA_MEM=0                                            Premise(F69)
	S82= CtrlA_WB=0                                             Premise(F70)
	S83= CtrlB_MEM=0                                            Premise(F71)
	S84= CtrlB_WB=0                                             Premise(F72)
	S85= CtrlICache=0                                           Premise(F73)
	S86= CtrlIMMU=0                                             Premise(F74)
	S87= CtrlIR_DMMU1=0                                         Premise(F75)
	S88= CtrlIR_DMMU2=0                                         Premise(F76)
	S89= CtrlIR_EX=0                                            Premise(F77)
	S90= CtrlIR_ID=0                                            Premise(F78)
	S91= CtrlIR_IMMU=1                                          Premise(F79)
	S92= CtrlIR_MEM=0                                           Premise(F80)
	S93= CtrlIR_WB=0                                            Premise(F81)
	S94= CtrlGPR=0                                              Premise(F82)
	S95= CtrlIAddrReg=1                                         Premise(F83)
	S96= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S39,S95)
	S97= CtrlPC=0                                               Premise(F84)
	S98= CtrlPCInc=0                                            Premise(F85)
	S99= PC[Out]=addr                                           PC-Hold(S1,S97,S98)
	S100= CtrlIMem=0                                            Premise(F86)
	S101= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S100)
	S102= CtrlICacheReg=1                                       Premise(F87)
	S103= CtrlASIDIn=0                                          Premise(F88)
	S104= CtrlCP0=0                                             Premise(F89)
	S105= CP0[ASID]=pid                                         CP0-Hold(S0,S104)
	S106= CtrlEPCIn=0                                           Premise(F90)
	S107= CtrlExCodeIn=0                                        Premise(F91)
	S108= CtrlIRMux=0                                           Premise(F92)
	S109= GPR[rS]=a                                             Premise(F93)
	S110= GPR[rT]=b                                             Premise(F94)

IMMU	S111= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S96)
	S112= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S96)
	S113= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S96)
	S114= PC.Out=addr                                           PC-Out(S99)
	S115= CP0.ASID=pid                                          CP0-Read-ASID(S105)
	S116= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F95)
	S117= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F96)
	S118= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F97)
	S119= FU.Bub_IF=>CU_IF.Bub                                  Premise(F98)
	S120= FU.Halt_IF=>CU_IF.Halt                                Premise(F99)
	S121= ICache.Hit=>CU_IF.ICacheHit                           Premise(F100)
	S122= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F101)
	S123= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F102)
	S124= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F103)
	S125= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F104)
	S126= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F105)
	S127= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F106)
	S128= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F107)
	S129= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F108)
	S130= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F109)
	S131= ICache.Hit=>FU.ICacheHit                              Premise(F110)
	S132= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F111)
	S133= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F112)
	S134= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F113)
	S135= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F114)
	S136= IMMU.Addr=>IAddrReg.In                                Premise(F115)
	S137= PC.Out=>ICache.IEA                                    Premise(F116)
	S138= ICache.IEA=addr                                       Path(S114,S137)
	S139= ICache.Hit=ICacheHit(addr)                            ICache-Search(S138)
	S140= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S139,S121)
	S141= FU.ICacheHit=ICacheHit(addr)                          Path(S139,S131)
	S142= PC.Out=>ICache.IEA                                    Premise(F117)
	S143= IMem.MEM8WordOut=>ICache.WData                        Premise(F118)
	S144= ICache.Out=>ICacheReg.In                              Premise(F119)
	S145= PC.Out=>IMMU.IEA                                      Premise(F120)
	S146= IMMU.IEA=addr                                         Path(S114,S145)
	S147= CP0.ASID=>IMMU.PID                                    Premise(F121)
	S148= IMMU.PID=pid                                          Path(S115,S147)
	S149= IMMU.Addr={pid,addr}                                  IMMU-Search(S148,S146)
	S150= IAddrReg.In={pid,addr}                                Path(S149,S136)
	S151= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S148,S146)
	S152= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S151,S122)
	S153= IAddrReg.Out=>IMem.RAddr                              Premise(F122)
	S154= IMem.RAddr={pid,addr}                                 Path(S111,S153)
	S155= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S154,S101)
	S156= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S154,S101)
	S157= ICache.WData=IMemGet8Word({pid,addr})                 Path(S156,S143)
	S158= ICacheReg.Out=>IRMux.CacheData                        Premise(F123)
	S159= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F124)
	S160= IMem.Out=>IRMux.MemData                               Premise(F125)
	S161= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S155,S160)
	S162= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S161)
	S163= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F126)
	S164= ICache.Out=>IR_ID.In                                  Premise(F127)
	S165= IRMux.Out=>IR_ID.In                                   Premise(F128)
	S166= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S162,S165)
	S167= ICache.Out=>IR_IMMU.In                                Premise(F129)
	S168= IR_DMMU2.Out=>IR_WB.In                                Premise(F130)
	S169= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F131)
	S170= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F132)
	S171= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F133)
	S172= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F134)
	S173= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F135)
	S174= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F136)
	S175= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F137)
	S176= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F138)
	S177= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F139)
	S178= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F140)
	S179= IR_EX.Out31_26=>CU_EX.Op                              Premise(F141)
	S180= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F142)
	S181= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F143)
	S182= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F144)
	S183= IR_ID.Out31_26=>CU_ID.Op                              Premise(F145)
	S184= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F146)
	S185= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F147)
	S186= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F148)
	S187= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F149)
	S188= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F150)
	S189= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F151)
	S190= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F152)
	S191= IR_WB.Out31_26=>CU_WB.Op                              Premise(F153)
	S192= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F154)
	S193= CtrlA_EX=0                                            Premise(F155)
	S194= CtrlB_EX=0                                            Premise(F156)
	S195= CtrlALUOut_MEM=0                                      Premise(F157)
	S196= CtrlALUOut_DMMU1=0                                    Premise(F158)
	S197= CtrlALUOut_DMMU2=0                                    Premise(F159)
	S198= CtrlALUOut_WB=0                                       Premise(F160)
	S199= CtrlA_MEM=0                                           Premise(F161)
	S200= CtrlA_WB=0                                            Premise(F162)
	S201= CtrlB_MEM=0                                           Premise(F163)
	S202= CtrlB_WB=0                                            Premise(F164)
	S203= CtrlICache=1                                          Premise(F165)
	S204= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S138,S157,S203)
	S205= CtrlIMMU=0                                            Premise(F166)
	S206= CtrlIR_DMMU1=0                                        Premise(F167)
	S207= CtrlIR_DMMU2=0                                        Premise(F168)
	S208= CtrlIR_EX=0                                           Premise(F169)
	S209= CtrlIR_ID=1                                           Premise(F170)
	S210= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S166,S209)
	S211= CtrlIR_IMMU=0                                         Premise(F171)
	S212= CtrlIR_MEM=0                                          Premise(F172)
	S213= CtrlIR_WB=0                                           Premise(F173)
	S214= CtrlGPR=0                                             Premise(F174)
	S215= GPR[rS]=a                                             GPR-Hold(S109,S214)
	S216= GPR[rT]=b                                             GPR-Hold(S110,S214)
	S217= CtrlIAddrReg=0                                        Premise(F175)
	S218= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S96,S217)
	S219= CtrlPC=0                                              Premise(F176)
	S220= CtrlPCInc=1                                           Premise(F177)
	S221= PC[Out]=addr+4                                        PC-Inc(S99,S219,S220)
	S222= PC[CIA]=addr                                          PC-Inc(S99,S219,S220)
	S223= CtrlIMem=0                                            Premise(F178)
	S224= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S101,S223)
	S225= CtrlICacheReg=0                                       Premise(F179)
	S226= CtrlASIDIn=0                                          Premise(F180)
	S227= CtrlCP0=0                                             Premise(F181)
	S228= CP0[ASID]=pid                                         CP0-Hold(S105,S227)
	S229= CtrlEPCIn=0                                           Premise(F182)
	S230= CtrlExCodeIn=0                                        Premise(F183)
	S231= CtrlIRMux=0                                           Premise(F184)

ID	S232= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S210)
	S233= IR_ID.Out31_26=0                                      IR-Out(S210)
	S234= IR_ID.Out25_21=rS                                     IR-Out(S210)
	S235= IR_ID.Out20_16=rT                                     IR-Out(S210)
	S236= IR_ID.Out15_11=rD                                     IR-Out(S210)
	S237= IR_ID.Out10_6=0                                       IR-Out(S210)
	S238= IR_ID.Out5_0=37                                       IR-Out(S210)
	S239= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S218)
	S240= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S218)
	S241= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S218)
	S242= PC.Out=addr+4                                         PC-Out(S221)
	S243= PC.CIA=addr                                           PC-Out(S222)
	S244= PC.CIA31_28=addr[31:28]                               PC-Out(S222)
	S245= CP0.ASID=pid                                          CP0-Read-ASID(S228)
	S246= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F185)
	S247= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F186)
	S248= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F187)
	S249= FU.Bub_IF=>CU_IF.Bub                                  Premise(F188)
	S250= FU.Halt_IF=>CU_IF.Halt                                Premise(F189)
	S251= ICache.Hit=>CU_IF.ICacheHit                           Premise(F190)
	S252= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F191)
	S253= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F192)
	S254= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F193)
	S255= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F194)
	S256= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F195)
	S257= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F196)
	S258= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F197)
	S259= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F198)
	S260= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F199)
	S261= ICache.Hit=>FU.ICacheHit                              Premise(F200)
	S262= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F201)
	S263= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F202)
	S264= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F203)
	S265= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F204)
	S266= IMMU.Addr=>IAddrReg.In                                Premise(F205)
	S267= PC.Out=>ICache.IEA                                    Premise(F206)
	S268= ICache.IEA=addr+4                                     Path(S242,S267)
	S269= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S268)
	S270= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S269,S251)
	S271= FU.ICacheHit=ICacheHit(addr+4)                        Path(S269,S261)
	S272= PC.Out=>ICache.IEA                                    Premise(F207)
	S273= IMem.MEM8WordOut=>ICache.WData                        Premise(F208)
	S274= ICache.Out=>ICacheReg.In                              Premise(F209)
	S275= PC.Out=>IMMU.IEA                                      Premise(F210)
	S276= IMMU.IEA=addr+4                                       Path(S242,S275)
	S277= CP0.ASID=>IMMU.PID                                    Premise(F211)
	S278= IMMU.PID=pid                                          Path(S245,S277)
	S279= IMMU.Addr={pid,addr+4}                                IMMU-Search(S278,S276)
	S280= IAddrReg.In={pid,addr+4}                              Path(S279,S266)
	S281= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S278,S276)
	S282= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S281,S252)
	S283= IAddrReg.Out=>IMem.RAddr                              Premise(F212)
	S284= IMem.RAddr={pid,addr}                                 Path(S239,S283)
	S285= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S284,S224)
	S286= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S284,S224)
	S287= ICache.WData=IMemGet8Word({pid,addr})                 Path(S286,S273)
	S288= ICacheReg.Out=>IRMux.CacheData                        Premise(F213)
	S289= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F214)
	S290= IMem.Out=>IRMux.MemData                               Premise(F215)
	S291= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S285,S290)
	S292= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S291)
	S293= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F216)
	S294= ICache.Out=>IR_ID.In                                  Premise(F217)
	S295= IRMux.Out=>IR_ID.In                                   Premise(F218)
	S296= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S292,S295)
	S297= ICache.Out=>IR_IMMU.In                                Premise(F219)
	S298= IR_DMMU2.Out=>IR_WB.In                                Premise(F220)
	S299= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F221)
	S300= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F222)
	S301= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F223)
	S302= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F224)
	S303= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F225)
	S304= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F226)
	S305= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F227)
	S306= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F228)
	S307= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F229)
	S308= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F230)
	S309= IR_EX.Out31_26=>CU_EX.Op                              Premise(F231)
	S310= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F232)
	S311= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F233)
	S312= CU_ID.IRFunc1=rT                                      Path(S235,S311)
	S313= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F234)
	S314= CU_ID.IRFunc2=rS                                      Path(S234,S313)
	S315= IR_ID.Out31_26=>CU_ID.Op                              Premise(F235)
	S316= CU_ID.Op=0                                            Path(S233,S315)
	S317= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F236)
	S318= CU_ID.IRFunc=37                                       Path(S238,S317)
	S319= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F237)
	S320= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F238)
	S321= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F239)
	S322= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F240)
	S323= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F241)
	S324= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F242)
	S325= IR_WB.Out31_26=>CU_WB.Op                              Premise(F243)
	S326= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F244)
	S327= CtrlA_EX=1                                            Premise(F245)
	S328= CtrlB_EX=1                                            Premise(F246)
	S329= CtrlALUOut_MEM=0                                      Premise(F247)
	S330= CtrlALUOut_DMMU1=0                                    Premise(F248)
	S331= CtrlALUOut_DMMU2=0                                    Premise(F249)
	S332= CtrlALUOut_WB=0                                       Premise(F250)
	S333= CtrlA_MEM=0                                           Premise(F251)
	S334= CtrlA_WB=0                                            Premise(F252)
	S335= CtrlB_MEM=0                                           Premise(F253)
	S336= CtrlB_WB=0                                            Premise(F254)
	S337= CtrlICache=0                                          Premise(F255)
	S338= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S204,S337)
	S339= CtrlIMMU=0                                            Premise(F256)
	S340= CtrlIR_DMMU1=0                                        Premise(F257)
	S341= CtrlIR_DMMU2=0                                        Premise(F258)
	S342= CtrlIR_EX=1                                           Premise(F259)
	S343= CtrlIR_ID=0                                           Premise(F260)
	S344= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S210,S343)
	S345= CtrlIR_IMMU=0                                         Premise(F261)
	S346= CtrlIR_MEM=0                                          Premise(F262)
	S347= CtrlIR_WB=0                                           Premise(F263)
	S348= CtrlGPR=0                                             Premise(F264)
	S349= GPR[rS]=a                                             GPR-Hold(S215,S348)
	S350= GPR[rT]=b                                             GPR-Hold(S216,S348)
	S351= CtrlIAddrReg=0                                        Premise(F265)
	S352= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S218,S351)
	S353= CtrlPC=0                                              Premise(F266)
	S354= CtrlPCInc=0                                           Premise(F267)
	S355= PC[CIA]=addr                                          PC-Hold(S222,S354)
	S356= PC[Out]=addr+4                                        PC-Hold(S221,S353,S354)
	S357= CtrlIMem=0                                            Premise(F268)
	S358= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S224,S357)
	S359= CtrlICacheReg=0                                       Premise(F269)
	S360= CtrlASIDIn=0                                          Premise(F270)
	S361= CtrlCP0=0                                             Premise(F271)
	S362= CP0[ASID]=pid                                         CP0-Hold(S228,S361)
	S363= CtrlEPCIn=0                                           Premise(F272)
	S364= CtrlExCodeIn=0                                        Premise(F273)
	S365= CtrlIRMux=0                                           Premise(F274)

EX	S366= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S344)
	S367= IR_ID.Out31_26=0                                      IR-Out(S344)
	S368= IR_ID.Out25_21=rS                                     IR-Out(S344)
	S369= IR_ID.Out20_16=rT                                     IR-Out(S344)
	S370= IR_ID.Out15_11=rD                                     IR-Out(S344)
	S371= IR_ID.Out10_6=0                                       IR-Out(S344)
	S372= IR_ID.Out5_0=37                                       IR-Out(S344)
	S373= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S352)
	S374= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S352)
	S375= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S352)
	S376= PC.CIA=addr                                           PC-Out(S355)
	S377= PC.CIA31_28=addr[31:28]                               PC-Out(S355)
	S378= PC.Out=addr+4                                         PC-Out(S356)
	S379= CP0.ASID=pid                                          CP0-Read-ASID(S362)
	S380= ALU.Func=6'b000001                                    Premise(F275)
	S381= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F276)
	S382= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F277)
	S383= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F278)
	S384= FU.Bub_IF=>CU_IF.Bub                                  Premise(F279)
	S385= FU.Halt_IF=>CU_IF.Halt                                Premise(F280)
	S386= ICache.Hit=>CU_IF.ICacheHit                           Premise(F281)
	S387= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F282)
	S388= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F283)
	S389= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F284)
	S390= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F285)
	S391= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F286)
	S392= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F287)
	S393= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F288)
	S394= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F289)
	S395= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F290)
	S396= ICache.Hit=>FU.ICacheHit                              Premise(F291)
	S397= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F292)
	S398= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F293)
	S399= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F294)
	S400= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F295)
	S401= IMMU.Addr=>IAddrReg.In                                Premise(F296)
	S402= PC.Out=>ICache.IEA                                    Premise(F297)
	S403= ICache.IEA=addr+4                                     Path(S378,S402)
	S404= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S403)
	S405= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S404,S386)
	S406= FU.ICacheHit=ICacheHit(addr+4)                        Path(S404,S396)
	S407= PC.Out=>ICache.IEA                                    Premise(F298)
	S408= IMem.MEM8WordOut=>ICache.WData                        Premise(F299)
	S409= ICache.Out=>ICacheReg.In                              Premise(F300)
	S410= PC.Out=>IMMU.IEA                                      Premise(F301)
	S411= IMMU.IEA=addr+4                                       Path(S378,S410)
	S412= CP0.ASID=>IMMU.PID                                    Premise(F302)
	S413= IMMU.PID=pid                                          Path(S379,S412)
	S414= IMMU.Addr={pid,addr+4}                                IMMU-Search(S413,S411)
	S415= IAddrReg.In={pid,addr+4}                              Path(S414,S401)
	S416= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S413,S411)
	S417= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S416,S387)
	S418= IAddrReg.Out=>IMem.RAddr                              Premise(F303)
	S419= IMem.RAddr={pid,addr}                                 Path(S373,S418)
	S420= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S419,S358)
	S421= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S419,S358)
	S422= ICache.WData=IMemGet8Word({pid,addr})                 Path(S421,S408)
	S423= ICacheReg.Out=>IRMux.CacheData                        Premise(F304)
	S424= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F305)
	S425= IMem.Out=>IRMux.MemData                               Premise(F306)
	S426= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S420,S425)
	S427= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S426)
	S428= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F307)
	S429= ICache.Out=>IR_ID.In                                  Premise(F308)
	S430= IRMux.Out=>IR_ID.In                                   Premise(F309)
	S431= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S427,S430)
	S432= ICache.Out=>IR_IMMU.In                                Premise(F310)
	S433= IR_DMMU2.Out=>IR_WB.In                                Premise(F311)
	S434= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F312)
	S435= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F313)
	S436= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F314)
	S437= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F315)
	S438= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F316)
	S439= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F317)
	S440= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F318)
	S441= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F319)
	S442= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F320)
	S443= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F321)
	S444= IR_EX.Out31_26=>CU_EX.Op                              Premise(F322)
	S445= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F323)
	S446= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F324)
	S447= CU_ID.IRFunc1=rT                                      Path(S369,S446)
	S448= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F325)
	S449= CU_ID.IRFunc2=rS                                      Path(S368,S448)
	S450= IR_ID.Out31_26=>CU_ID.Op                              Premise(F326)
	S451= CU_ID.Op=0                                            Path(S367,S450)
	S452= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F327)
	S453= CU_ID.IRFunc=37                                       Path(S372,S452)
	S454= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F328)
	S455= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F329)
	S456= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F330)
	S457= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F331)
	S458= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F332)
	S459= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F333)
	S460= IR_WB.Out31_26=>CU_WB.Op                              Premise(F334)
	S461= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F335)
	S462= CtrlA_EX=0                                            Premise(F336)
	S463= CtrlB_EX=0                                            Premise(F337)
	S464= CtrlALUOut_MEM=1                                      Premise(F338)
	S465= CtrlALUOut_DMMU1=0                                    Premise(F339)
	S466= CtrlALUOut_DMMU2=0                                    Premise(F340)
	S467= CtrlALUOut_WB=0                                       Premise(F341)
	S468= CtrlA_MEM=0                                           Premise(F342)
	S469= CtrlA_WB=0                                            Premise(F343)
	S470= CtrlB_MEM=0                                           Premise(F344)
	S471= CtrlB_WB=0                                            Premise(F345)
	S472= CtrlICache=0                                          Premise(F346)
	S473= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S338,S472)
	S474= CtrlIMMU=0                                            Premise(F347)
	S475= CtrlIR_DMMU1=0                                        Premise(F348)
	S476= CtrlIR_DMMU2=0                                        Premise(F349)
	S477= CtrlIR_EX=0                                           Premise(F350)
	S478= CtrlIR_ID=0                                           Premise(F351)
	S479= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S344,S478)
	S480= CtrlIR_IMMU=0                                         Premise(F352)
	S481= CtrlIR_MEM=1                                          Premise(F353)
	S482= CtrlIR_WB=0                                           Premise(F354)
	S483= CtrlGPR=0                                             Premise(F355)
	S484= GPR[rS]=a                                             GPR-Hold(S349,S483)
	S485= GPR[rT]=b                                             GPR-Hold(S350,S483)
	S486= CtrlIAddrReg=0                                        Premise(F356)
	S487= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S352,S486)
	S488= CtrlPC=0                                              Premise(F357)
	S489= CtrlPCInc=0                                           Premise(F358)
	S490= PC[CIA]=addr                                          PC-Hold(S355,S489)
	S491= PC[Out]=addr+4                                        PC-Hold(S356,S488,S489)
	S492= CtrlIMem=0                                            Premise(F359)
	S493= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S358,S492)
	S494= CtrlICacheReg=0                                       Premise(F360)
	S495= CtrlASIDIn=0                                          Premise(F361)
	S496= CtrlCP0=0                                             Premise(F362)
	S497= CP0[ASID]=pid                                         CP0-Hold(S362,S496)
	S498= CtrlEPCIn=0                                           Premise(F363)
	S499= CtrlExCodeIn=0                                        Premise(F364)
	S500= CtrlIRMux=0                                           Premise(F365)

MEM	S501= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S479)
	S502= IR_ID.Out31_26=0                                      IR-Out(S479)
	S503= IR_ID.Out25_21=rS                                     IR-Out(S479)
	S504= IR_ID.Out20_16=rT                                     IR-Out(S479)
	S505= IR_ID.Out15_11=rD                                     IR-Out(S479)
	S506= IR_ID.Out10_6=0                                       IR-Out(S479)
	S507= IR_ID.Out5_0=37                                       IR-Out(S479)
	S508= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S487)
	S509= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S487)
	S510= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S487)
	S511= PC.CIA=addr                                           PC-Out(S490)
	S512= PC.CIA31_28=addr[31:28]                               PC-Out(S490)
	S513= PC.Out=addr+4                                         PC-Out(S491)
	S514= CP0.ASID=pid                                          CP0-Read-ASID(S497)
	S515= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F366)
	S516= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F367)
	S517= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F368)
	S518= FU.Bub_IF=>CU_IF.Bub                                  Premise(F369)
	S519= FU.Halt_IF=>CU_IF.Halt                                Premise(F370)
	S520= ICache.Hit=>CU_IF.ICacheHit                           Premise(F371)
	S521= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F372)
	S522= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F373)
	S523= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F374)
	S524= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F375)
	S525= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F376)
	S526= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F377)
	S527= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F378)
	S528= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F379)
	S529= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F380)
	S530= ICache.Hit=>FU.ICacheHit                              Premise(F381)
	S531= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F382)
	S532= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F383)
	S533= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F384)
	S534= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F385)
	S535= IMMU.Addr=>IAddrReg.In                                Premise(F386)
	S536= PC.Out=>ICache.IEA                                    Premise(F387)
	S537= ICache.IEA=addr+4                                     Path(S513,S536)
	S538= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S537)
	S539= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S538,S520)
	S540= FU.ICacheHit=ICacheHit(addr+4)                        Path(S538,S530)
	S541= PC.Out=>ICache.IEA                                    Premise(F388)
	S542= IMem.MEM8WordOut=>ICache.WData                        Premise(F389)
	S543= ICache.Out=>ICacheReg.In                              Premise(F390)
	S544= PC.Out=>IMMU.IEA                                      Premise(F391)
	S545= IMMU.IEA=addr+4                                       Path(S513,S544)
	S546= CP0.ASID=>IMMU.PID                                    Premise(F392)
	S547= IMMU.PID=pid                                          Path(S514,S546)
	S548= IMMU.Addr={pid,addr+4}                                IMMU-Search(S547,S545)
	S549= IAddrReg.In={pid,addr+4}                              Path(S548,S535)
	S550= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S547,S545)
	S551= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S550,S521)
	S552= IAddrReg.Out=>IMem.RAddr                              Premise(F393)
	S553= IMem.RAddr={pid,addr}                                 Path(S508,S552)
	S554= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S553,S493)
	S555= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S553,S493)
	S556= ICache.WData=IMemGet8Word({pid,addr})                 Path(S555,S542)
	S557= ICacheReg.Out=>IRMux.CacheData                        Premise(F394)
	S558= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F395)
	S559= IMem.Out=>IRMux.MemData                               Premise(F396)
	S560= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S554,S559)
	S561= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S560)
	S562= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F397)
	S563= ICache.Out=>IR_ID.In                                  Premise(F398)
	S564= IRMux.Out=>IR_ID.In                                   Premise(F399)
	S565= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S561,S564)
	S566= ICache.Out=>IR_IMMU.In                                Premise(F400)
	S567= IR_DMMU2.Out=>IR_WB.In                                Premise(F401)
	S568= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F402)
	S569= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F403)
	S570= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F404)
	S571= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F405)
	S572= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F406)
	S573= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F407)
	S574= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F408)
	S575= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F409)
	S576= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F410)
	S577= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F411)
	S578= IR_EX.Out31_26=>CU_EX.Op                              Premise(F412)
	S579= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F413)
	S580= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F414)
	S581= CU_ID.IRFunc1=rT                                      Path(S504,S580)
	S582= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F415)
	S583= CU_ID.IRFunc2=rS                                      Path(S503,S582)
	S584= IR_ID.Out31_26=>CU_ID.Op                              Premise(F416)
	S585= CU_ID.Op=0                                            Path(S502,S584)
	S586= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F417)
	S587= CU_ID.IRFunc=37                                       Path(S507,S586)
	S588= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F418)
	S589= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F419)
	S590= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F420)
	S591= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F421)
	S592= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F422)
	S593= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F423)
	S594= IR_WB.Out31_26=>CU_WB.Op                              Premise(F424)
	S595= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F425)
	S596= CtrlA_EX=0                                            Premise(F426)
	S597= CtrlB_EX=0                                            Premise(F427)
	S598= CtrlALUOut_MEM=0                                      Premise(F428)
	S599= CtrlALUOut_DMMU1=1                                    Premise(F429)
	S600= CtrlALUOut_DMMU2=0                                    Premise(F430)
	S601= CtrlALUOut_WB=1                                       Premise(F431)
	S602= CtrlA_MEM=0                                           Premise(F432)
	S603= CtrlA_WB=1                                            Premise(F433)
	S604= CtrlB_MEM=0                                           Premise(F434)
	S605= CtrlB_WB=1                                            Premise(F435)
	S606= CtrlICache=0                                          Premise(F436)
	S607= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S473,S606)
	S608= CtrlIMMU=0                                            Premise(F437)
	S609= CtrlIR_DMMU1=1                                        Premise(F438)
	S610= CtrlIR_DMMU2=0                                        Premise(F439)
	S611= CtrlIR_EX=0                                           Premise(F440)
	S612= CtrlIR_ID=0                                           Premise(F441)
	S613= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S479,S612)
	S614= CtrlIR_IMMU=0                                         Premise(F442)
	S615= CtrlIR_MEM=0                                          Premise(F443)
	S616= CtrlIR_WB=1                                           Premise(F444)
	S617= CtrlGPR=0                                             Premise(F445)
	S618= GPR[rS]=a                                             GPR-Hold(S484,S617)
	S619= GPR[rT]=b                                             GPR-Hold(S485,S617)
	S620= CtrlIAddrReg=0                                        Premise(F446)
	S621= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S487,S620)
	S622= CtrlPC=0                                              Premise(F447)
	S623= CtrlPCInc=0                                           Premise(F448)
	S624= PC[CIA]=addr                                          PC-Hold(S490,S623)
	S625= PC[Out]=addr+4                                        PC-Hold(S491,S622,S623)
	S626= CtrlIMem=0                                            Premise(F449)
	S627= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S493,S626)
	S628= CtrlICacheReg=0                                       Premise(F450)
	S629= CtrlASIDIn=0                                          Premise(F451)
	S630= CtrlCP0=0                                             Premise(F452)
	S631= CP0[ASID]=pid                                         CP0-Hold(S497,S630)
	S632= CtrlEPCIn=0                                           Premise(F453)
	S633= CtrlExCodeIn=0                                        Premise(F454)
	S634= CtrlIRMux=0                                           Premise(F455)

WB	S635= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S613)
	S636= IR_ID.Out31_26=0                                      IR-Out(S613)
	S637= IR_ID.Out25_21=rS                                     IR-Out(S613)
	S638= IR_ID.Out20_16=rT                                     IR-Out(S613)
	S639= IR_ID.Out15_11=rD                                     IR-Out(S613)
	S640= IR_ID.Out10_6=0                                       IR-Out(S613)
	S641= IR_ID.Out5_0=37                                       IR-Out(S613)
	S642= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S621)
	S643= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S621)
	S644= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S621)
	S645= PC.CIA=addr                                           PC-Out(S624)
	S646= PC.CIA31_28=addr[31:28]                               PC-Out(S624)
	S647= PC.Out=addr+4                                         PC-Out(S625)
	S648= CP0.ASID=pid                                          CP0-Read-ASID(S631)
	S649= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F636)
	S650= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F637)
	S651= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F638)
	S652= FU.Bub_IF=>CU_IF.Bub                                  Premise(F639)
	S653= FU.Halt_IF=>CU_IF.Halt                                Premise(F640)
	S654= ICache.Hit=>CU_IF.ICacheHit                           Premise(F641)
	S655= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F642)
	S656= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F643)
	S657= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F644)
	S658= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F645)
	S659= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F646)
	S660= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F647)
	S661= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F648)
	S662= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F649)
	S663= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F650)
	S664= ICache.Hit=>FU.ICacheHit                              Premise(F651)
	S665= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F652)
	S666= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F653)
	S667= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F654)
	S668= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F655)
	S669= IMMU.Addr=>IAddrReg.In                                Premise(F656)
	S670= PC.Out=>ICache.IEA                                    Premise(F657)
	S671= ICache.IEA=addr+4                                     Path(S647,S670)
	S672= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S671)
	S673= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S672,S654)
	S674= FU.ICacheHit=ICacheHit(addr+4)                        Path(S672,S664)
	S675= PC.Out=>ICache.IEA                                    Premise(F658)
	S676= IMem.MEM8WordOut=>ICache.WData                        Premise(F659)
	S677= ICache.Out=>ICacheReg.In                              Premise(F660)
	S678= PC.Out=>IMMU.IEA                                      Premise(F661)
	S679= IMMU.IEA=addr+4                                       Path(S647,S678)
	S680= CP0.ASID=>IMMU.PID                                    Premise(F662)
	S681= IMMU.PID=pid                                          Path(S648,S680)
	S682= IMMU.Addr={pid,addr+4}                                IMMU-Search(S681,S679)
	S683= IAddrReg.In={pid,addr+4}                              Path(S682,S669)
	S684= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S681,S679)
	S685= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S684,S655)
	S686= IAddrReg.Out=>IMem.RAddr                              Premise(F663)
	S687= IMem.RAddr={pid,addr}                                 Path(S642,S686)
	S688= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S687,S627)
	S689= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S687,S627)
	S690= ICache.WData=IMemGet8Word({pid,addr})                 Path(S689,S676)
	S691= ICacheReg.Out=>IRMux.CacheData                        Premise(F664)
	S692= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F665)
	S693= IMem.Out=>IRMux.MemData                               Premise(F666)
	S694= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S688,S693)
	S695= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S694)
	S696= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F667)
	S697= ICache.Out=>IR_ID.In                                  Premise(F668)
	S698= IRMux.Out=>IR_ID.In                                   Premise(F669)
	S699= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S695,S698)
	S700= ICache.Out=>IR_IMMU.In                                Premise(F670)
	S701= IR_DMMU2.Out=>IR_WB.In                                Premise(F671)
	S702= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F672)
	S703= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F673)
	S704= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F674)
	S705= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F675)
	S706= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F676)
	S707= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F677)
	S708= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F678)
	S709= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F679)
	S710= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F680)
	S711= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F681)
	S712= IR_EX.Out31_26=>CU_EX.Op                              Premise(F682)
	S713= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F683)
	S714= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F684)
	S715= CU_ID.IRFunc1=rT                                      Path(S638,S714)
	S716= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F685)
	S717= CU_ID.IRFunc2=rS                                      Path(S637,S716)
	S718= IR_ID.Out31_26=>CU_ID.Op                              Premise(F686)
	S719= CU_ID.Op=0                                            Path(S636,S718)
	S720= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F687)
	S721= CU_ID.IRFunc=37                                       Path(S641,S720)
	S722= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F688)
	S723= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F689)
	S724= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F690)
	S725= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F691)
	S726= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F692)
	S727= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F693)
	S728= IR_WB.Out31_26=>CU_WB.Op                              Premise(F694)
	S729= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F695)
	S730= CtrlA_EX=0                                            Premise(F696)
	S731= CtrlB_EX=0                                            Premise(F697)
	S732= CtrlALUOut_MEM=0                                      Premise(F698)
	S733= CtrlALUOut_DMMU1=0                                    Premise(F699)
	S734= CtrlALUOut_DMMU2=0                                    Premise(F700)
	S735= CtrlALUOut_WB=0                                       Premise(F701)
	S736= CtrlA_MEM=0                                           Premise(F702)
	S737= CtrlA_WB=0                                            Premise(F703)
	S738= CtrlB_MEM=0                                           Premise(F704)
	S739= CtrlB_WB=0                                            Premise(F705)
	S740= CtrlICache=0                                          Premise(F706)
	S741= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S607,S740)
	S742= CtrlIMMU=0                                            Premise(F707)
	S743= CtrlIR_DMMU1=0                                        Premise(F708)
	S744= CtrlIR_DMMU2=0                                        Premise(F709)
	S745= CtrlIR_EX=0                                           Premise(F710)
	S746= CtrlIR_ID=0                                           Premise(F711)
	S747= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S613,S746)
	S748= CtrlIR_IMMU=0                                         Premise(F712)
	S749= CtrlIR_MEM=0                                          Premise(F713)
	S750= CtrlIR_WB=0                                           Premise(F714)
	S751= CtrlGPR=1                                             Premise(F715)
	S752= CtrlIAddrReg=0                                        Premise(F716)
	S753= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S621,S752)
	S754= CtrlPC=0                                              Premise(F717)
	S755= CtrlPCInc=0                                           Premise(F718)
	S756= PC[CIA]=addr                                          PC-Hold(S624,S755)
	S757= PC[Out]=addr+4                                        PC-Hold(S625,S754,S755)
	S758= CtrlIMem=0                                            Premise(F719)
	S759= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S627,S758)
	S760= CtrlICacheReg=0                                       Premise(F720)
	S761= CtrlASIDIn=0                                          Premise(F721)
	S762= CtrlCP0=0                                             Premise(F722)
	S763= CP0[ASID]=pid                                         CP0-Hold(S631,S762)
	S764= CtrlEPCIn=0                                           Premise(F723)
	S765= CtrlExCodeIn=0                                        Premise(F724)
	S766= CtrlIRMux=0                                           Premise(F725)

POST	S741= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S607,S740)
	S747= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S613,S746)
	S753= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S621,S752)
	S756= PC[CIA]=addr                                          PC-Hold(S624,S755)
	S757= PC[Out]=addr+4                                        PC-Hold(S625,S754,S755)
	S759= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S627,S758)
	S763= CP0[ASID]=pid                                         CP0-Hold(S631,S762)

