Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 163c8a4ed7d14480923cc0c2e312b320 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab5_top_behav xil_defaultlib.Lab5_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 16 for port 'display' [C:/Users/phong004/digital-logic-sc1005/Lab5/Lab5.srcs/sources_1/new/Lab5_top.v:36]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 16 for port 'value' [C:/Users/phong004/digital-logic-sc1005/Lab5/Lab5.srcs/sources_1/new/Lab5_top.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.convert
Compiling module xil_defaultlib.scroll
Compiling module xil_defaultlib.slow_clkgen
Compiling module xil_defaultlib.seg7_driver
Compiling module xil_defaultlib.Lab5_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab5_top_behav
