# List of useful materials on FPGA topic -- FPGA Awesome list

# Content

* [Websites](#Websites)
* [YouTube](#YouTube)
* [Telegram](#Telegram)
* [Books](#Books)
* [GitHub](#GitHub)
  * [CPU](#CPU)
  * [Tools](#Tools)
  * [Peoples](#Peoples)
  * [Others](#Others)

## Websites

* [HDLBits](https://hdlbits.01xz.net/wiki/Main_Page)
* [TestBench.in](https://testbench.in)
* [Asic World](https://www.asic-world.com)
* [FPGA Tutorial](https://fpgatutorial.com)
* [Chipverify](https://www.chipverify.com)
* [VLSI Verify](https://vlsiverify.com)
* [Circuit Cove](https://circuitcove.com/)
* [Verificatioin Guide](https://verificationguide.com/)
* [NANDLAND](https://nandland.com)
* [OpenCores](https://opencores.org)
* [FPGA-Systems](https://fpga-systems.ru)
* [Marsohod](https://marsohod.org)
* [Истовый Инженер](https://engineer.yadro.com/)
* [EDA playground](https://www.edaplayground.com/)

## YouTube

* [Verilog for Beginners](https://www.youtube.com/watch?v=xRyks5945X4&list=PL9K1-gZiaFsMhcfMt0mdIgzhyx3VOJlI3&ab_channel=FPGAsforBeginners)
* [Chip Design School](https://www.youtube.com/watch?v=DFcvEO-gP0c&list=PLi3mfxNhwAi-Jul8__xY9Nhig8DZNxJFZ&index=26)
* [Разработка аппаратного обеспечения](https://www.youtube.com/watch?v=LPhnVATL_EY&list=PL5NHx3fCeyvv45zdwOyX1W64hIkzvQuCG)
* [Архитектура и язык ассемблера RISC-V](https://www.youtube.com/watch?v=ZpH-Nwk4Y2U&list=PL6kSdcHYB3x6cjkby4H1RuRMzfbEGSNBi)
* [Introduction to FPGA](https://www.youtube.com/watch?v=lLg1AgA2Xoo&list=PLEBQazB0HUyT1WmMONxRZn9NmQ_9CIKhb)
* [Архитектура ЭВМ](https://www.youtube.com/watch?v=ykUmmfZ_LxY&list=PLnseyzyGdZdfv8H7LkvyVVE33fbBZaSdH)
* [Основы программирования встраиваемых систем](https://www.youtube.com/watch?v=etSeMJSXmxo&list=PLlb7e2G7aSpQWs3YhIXoo9R3da4cQztm4)
* [Lectures Verilog](https://www.youtube.com/watch?v=d-Swjqo8WZg&list=PLhtMaaf_npBz9zfsJMZC12Lk3zvHiJckr)
* [Lectures STM32 v2](https://www.youtube.com/watch?v=qruwVBaNRsI&list=PLhtMaaf_npBzsEQ94eGn5RnuE-VdGVObR)
* [SPI Project in FPGA - Ambient Light Sensor](https://www.youtube.com/watch?v=0LpfuZ1wz2w&list=PLnAoag7Ew-vq5kOyfyNN50xL718AtLoCQ)
* [UART](https://www.youtube.com/watch?v=hVMeU2ThgNw&list=PL9K1-gZiaFsM7kZuaGGR5rDH2TbMJ56Mh)
* [LFSR](https://www.youtube.com/watch?v=oROOR6ylVF4&list=PL9K1-gZiaFsO5sd811zS86EtX95KA1_L7)
* [AXI and AXI Stream](https://www.youtube.com/watch?v=GyYmSZZor1s&list=PL9K1-gZiaFsN-OLaN7mxfhWC4iFF82X6I)
* [Zynq](https://www.youtube.com/watch?v=UZ3FnZNlcWk&list=PL9K1-gZiaFsMpRZ2uaFmM2-dS0z-EEgzW)
* [Уроки FPGA](https://www.youtube.com/watch?v=_BlgPa7JwUw&list=PL2tpftA-kds7aUjCE4GzCe0QNaV-ISePy)
* [Цифровая обработка сигналов](https://www.youtube.com/watch?v=cRcSiALBfZI&list=PLmu_y3-DV2_kpP8oX_Uug0IbgH2T4hRPL)
* [Основы программирования](https://www.youtube.com/watch?v=Wh22_O8jXVQ&list=PLIJLLSrXDPojDGKW0WZ7sU0eO3nyn0oDc)
* [Harvard CS50 на русском](https://www.youtube.com/watch?v=Sy_wba7l1UU&list=PLawfWYMUziZqyUL5QDLVbe3j5BKWj42E5)
* [Архитектуры процессорных систем](https://www.youtube.com/watch?v=JmiMaKVoloI&list=PL0def37HEo5KHPjwK7A5bd4RJGg4djPVf&ab_channel=%D0%90%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D1%8B%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80%D0%BD%D1%8B%D1%85%D1%81%D0%B8%D1%81%D1%82%D0%B5%D0%BC)
* [Архитектура компьютеров и Операционные системы](https://www.youtube.com/watch?v=HbeOCWNsGK0&list=PL4_hYwCyhAvZcOr5sJzuLmze2F6wPms-A&ab_channel=%D0%9B%D0%B5%D0%BA%D1%82%D0%BE%D1%80%D0%B8%D0%B9%D0%A4%D0%9F%D0%9C%D0%98)
* [ZYNQ Ultrascale+ and PetaLinux](https://www.youtube.com/watch?v=WyVLb0ykaF4&list=PL9GWVTghqmkIfkk1FtxaAtb2y5BIAP2I7&ab_channel=MohammadS.Sadri)
* [Сети ЭВМ и Телекоммуникации](https://www.youtube.com/watch?v=0y-fBBjVmno&list=PL70qXPb9p9KkiWCb2mm7gZNnD255Gp8L0&ab_channel=ВераДроздова)
* [FPGA/SoC Board Bring-Up Tutorial](https://www.youtube.com/watch?v=B-CbDfrfJRk&list=PLXSyc11qLa1ZutrEG2XmyWrNz17SSQTdH&ab_channel=Phil’sLab)
* [Software Defined Radio with HackRF by Michael Ossmann](https://www.youtube.com/watch?v=BeeSN14JUYU&list=PLu0BPYzTjiHru1KmPThmbY-8rRm3EWvUQ&ab_channel=GreatScottGadgets)

## Telegram

* [Записки CPU designer'a](https://t.me/cpu_design)
* [Xilinx Zynq 7000](https://t.me/zynq7000)
* [VFA (Verification For All)](https://t.me/verif_for_all)
* [FPGA-Systems](https://t.me/fpgasystems)
* [DocsTech](https://t.me/docstech_offical)
* [Истовый Инженер](https://t.me/ultimate_engineer)
* [VLSI HUB](https://t.me/vlsihub)
* [IP Cores](https://t.me/ipcores)
* [FPGAASIC](https://t.me/fpgasic)

## Books

* [ПРОГРАММИРОВАНИЕ FPGA ДЛЯ НАЧИНАЮЩИХ](https://dmkpress.com/catalog/electronics/cad/978-5-97060-986-6/)
* [ЦИФРОВАЯ СХЕМОТЕХНИКА И АРХИТЕКТУРА КОМПЬЮТЕРА: RISC-V](https://dmkpress.com/catalog/electronics/circuit_design/978-5-97060-961-3/)
* [ЦИФРОВАЯ СХЕМОТЕХНИКА И АРХИТЕКТУРА КОМПЬЮТЕРА. ДОПОЛНЕНИЕ ПО АРХИТЕКТУРЕ ARM](https://dmkpress.com/catalog/electronics/circuit_design/978-5-97060-650-6/)
* [ЦИФРОВОЙ СИНТЕЗ: RISC-V](https://dmkpress.com/catalog/electronics/circuit_design/978-5-93700-282-2/)
* [ЛОГИЧЕСКОЕ ПРОЕКТИРОВАНИЕ И ВЕРИФИКАЦИЯ СИСТЕМ НА SYSTEM VERILOG](https://dmkpress.com/catalog/electronics/cad/978-5-97060-619-3/)
* [ПРОГРАММИРОВАНИЕ НА ЯЗЫКЕ АССЕМБЛЕРА RISC-V](https://dmkpress.com/catalog/computer/programming/assembler/978-5-93700-300-3/)
* [АРХИТЕКТУРА ВСТРАИВАЕМЫХ СИСТЕМ](https://dmkpress.com/catalog/electronics/circuit_design/978-5-93700-206-8/)
* [РЕВЕРС-ИНЖИНИРИНГ ВСТРАИВАЕМЫХ СИСТЕМ](https://dmkpress.com/catalog/electronics/circuit_design/978-5-93700-231/)
* * [Software Defined Radio with Zynq UltraScale+ RFSoC](https://github.com/strath-sdr/RFSoC-Book.git)
* [Performance Analysis and Tuning on Modern CPU](https://github.com/dendibakh/perf-book.git)
* [Digital Design: A Systems Approach William J.Dally and R.Curtis Harting]()
* [Computer Architecture: A Quantitative Approach John L. Hennessy and David A. Patterson]()
* [The C Programming Language Brian W. Kernighan and Dennis M. Ritchie]

## GitHub

### Topics
* [CPU](#CPU)
* [Tools](#Tools)
* [Peoples](#Peoples)
* [Others](#Others)

#### CPU
* [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS) - A small MIPS CPU core originally based on Sarah L. Harris MIPS CPU ("Digital Design and Computer Arhitecture" by David Money Harris and Sarah L Harris). 
* [RARS](https://github.com/TheThirdOne/rars.git) - RARS, the RISC-V Assembler, Simulator, and Runtime, will assemble and simulate the execution of RISC-V assembly language programs.
* [schoolRISCV](https://github.com/zhelnio/schoolRISCV.git) - Tiny RISCV CPU. Originally based on Sarah L. Harris MIPS CPU ("Digital Design and Computer Arhitecture" by David Money Harris and Sarah L Harris) and schoolMIPS project.
* [LUMOS](https://github.com/IUST-Computer-Organization/LUMOS.git) - Multicycle RISC-V processor that implements a subset of RV32I instruction set, designed for educational use in computer organization classes at Iran University of Science and Technology.
* [PicoRV32](https://github.com/YosysHQ/picorv32.git) - PicoRV32 is a CPU core that implements the RISC-V RV32IMC Instruction Set. 
* [MIRISCV](https://github.com/MPSU/MIRISCV.git) - CPU core that implements ISA RV32IM.
* [Ibex](https://github.com/lowRISC/ibex.git) - Production-quality open source 32-bit RISC-V CPU that supports the Integer (I) or Embedded (E), Integer Multiplication and Division (M), Compressed (C), and B (Bit Manipulation) extensions.
* [Zip CPU](https://github.com/ZipCPU/zipcpu.git) - The Zip CPU is a small, light-weight, RISC CPU.
* [CORE-V Wally](https://github.com/openhwgroup/cvw.git) - Configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
* [RISCV-DV](https://github.com/chipsalliance/riscv-dv.git) - RISCV-DV is a SV/UVM based open-source instruction generator for RISC-V processor verification.
* [AAPG](https://gitlab.com/shaktiproject/tools/aapg.git) - Automated Assembly Program Generator for the RISC-V ISA.
* [APS](https://github.com/MPSU/APS.git) - Лекции и лабораторные по курсу «Архитектуры процессорных систем»
* [NERV](https://github.com/YosysHQ/nerv.git) - NERV is a very simple single-stage RV32I processor.
* [Snippy](https://github.com/syntacore/snippy.git) - This is an LLVM project fork containing the LLVM-snippy generator.
* [VeeR-ISS](https://github.com/chipsalliance/VeeR-ISS.git) - Whisper is a RISC-V instruction set simulator (ISS) developed for the verification of the Veer micro-controller.
* [VeeR EH2](https://github.com/chipsalliance/Cores-VeeR-EH2.git) - Machine-mode (M-mode) only, 32-bit CPU core which supports RISC-V’s integer (I), compressed instruction (C), multiplication and division (M), atomic (A), and instruction-fetch fence, CSR, and subset of bit manipulation instructions (Zb*) extensions.
* [Spike](https://github.com/riscv-software-src/riscv-isa-sim.git) - Spike, the RISC-V ISA Simulator, implements a functional model of one or more RISC-V harts.
* [uRV](https://ohwr.org/project/urv-core) - The uRV (Micro RISC-V) core is a small-sized implementation of a 32-bit RISC-V core, targeted specifically at FPGAs.
* [Hummingbirdv2 E203 Core and SoC](https://github.com/riscv-mcu/e203_hbirdv2.git) - The Ultra-Low Power RISC-V Core
* [CV32E40P](https://github.com/openhwgroup/cv32e40p.git) - CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
* [CVA6](https://github.com/openhwgroup/cva6.git) - The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
* [Vortex GPGPU](https://github.com/vortexgpgpu/vortex.git) - Vortex is a full-stack open-source RISC-V GPGPU
* [RISC-V Debug](https://github.com/pulp-platform/riscv-dbg.git) - RISC-V Debug Support for PULP RISC-V Cores
* [biRISC-V](https://github.com/ultraembedded/biriscv.git) - 32-bit Superscalar RISC-V CPU
* [Rocket Chip Generator](https://github.com/chipsalliance/rocket-chip.git) - The Rocket chip generator necessary to instantiate the RISC-V Rocket Core
* [RISC-V Core](https://github.com/ultraembedded/riscv.git) - 32-bit RISC-V core written in Verilog and an instruction set simulator supporting RV32IM
* [RV12](https://github.com/RoaLogic/RV12.git) - Highly configurable single-issue, single-core RV32I, RV64I compliant RISC CPU intended for the embedded market.

#### Tools
* [SV2V](https://github.com/zachjs/sv2v.git) - Converts SystemVerilog (IEEE 1800-2017) to Verilog (IEEE 1364-2005), with an emphasis on supporting synthesizable language constructs
* [hdlgadgets](https://github.com/FPGA-InsideOut/hdlgadgets) - A human-in-the-loop training tool for rtl-developers, microarchitects and verification engineers allowing experiments with flow control and verification techniques
* [DESim](https://github.com/fpgacademy/DESim) - Application that provides a graphical user interface (GUI) that represents some of the features of a DE1-SoC board
* [openFPGALoader](https://github.com/trabucayre/openFPGALoader) - Universal utility for programming FPGAs
* [Digital](https://github.com/hneemann/Digital) - Easy-to-use digital logic designer and circuit simulator designed for educational purposes
* [WaveDrom](https://github.com/wavedrom/wavedrom) - Online digital timing diagram (waveform) rendering engine that uses javascript, HTML5 and SVG to convert a WaveJSON input text description into SVG vector graphics
* [Yosys](https://github.com/YosysHQ/yosys.git) - Framework for RTL synthesis tools
* [Verilator](https://github.com/verilator/verilator) - SystemVerilog simulator and lint system
* [Icarus Verilog](https://github.com/steveicarus/iverilog) - Intended to compile ALL of the Verilog HDL, as described in the IEEE-1364 standard
* [GTKWave](https://github.com/gtkwave/gtkwave) - Fully featured GTK+ based wave viewer for Unix and Win32 which reads FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing
* [HDLMake](https://github.com/HDLMake/hdl-make) - Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)
* [Cocotb](https://github.com/cocotb/cocotb) - Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
* [PyUVM](https://github.com/pyuvm/pyuvm) - UVM written in Python
* [SVUnit](https://github.com/svunit/svunit) - Framework for ASIC and FPGA developers writing Verilog/SystemVerilog code
* [VUnit](https://github.com/VUnit/vunit) - Unit testing framework for VHDL/SystemVerilog
* [GHDL](https://github.com/ghdl/ghdl.git) - VHDL 2008/93/87 simulator
* [Verilog to Routing](https://github.com/verilog-to-routing/vtr-verilog-to-routing.git) - Open Source CAD Flow for FPGA Research
* [LiteX](https://github.com/enjoy-digital/litex.git) - Framework provides a convenient and efficient infrastructure to create FPGA Cores/SoCs, to explore various digital design architectures and create full FPGA based systems
* [EDA Playground](https://github.com/edaplayground/eda-playground.git) - The FREE IDE for SystemVerilog, Verilog, and VHDL
* [MyHDL](https://github.com/myhdl/myhdl.git) - Free open-source package for using Python as a hardware description and verification language
* [Nextpnr](https://github.com/YosysHQ/nextpnr.git) - portable FPGA place and route tool.
* [OpenLane](https://github.com/The-OpenROAD-Project/OpenLane.git) - automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization
* [Caravel](https://github.com/efabless/caravel.git) - Standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space
* [SiliconCompiler](https://github.com/siliconcompiler/siliconcompiler.git) - modular hardware build system ("make for silicon")
* [Verible](https://github.com/chipsalliance/verible.git) -  Suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server 
* [Svlint](https://github.com/dalance/svlint.git) - SystemVerilog linter compliant with IEEE1800-2017
* [SV-parser](https://github.com/dalance/sv-parser.git) - SystemVerilog parser library fully compliant with IEEE 1800-2017
* [SVls](https://github.com/dalance/svls.git) - SystemVerilog language server
* [HDL support for VS Code](https://github.com/mshr-h/vscode-verilog-hdl-support.git) - HDL support for VS Code with Syntax Highlighting, Snippets, Linting, Formatting
* [TerosHDL](https://github.com/TerosTechnology/vscode-terosHDL) - VSCode extension
* [VSCode-SystemVerilog](https://github.com/eirikpre/VSCode-SystemVerilog.git)- SystemVerilog support in VS Code
* [OpenRAM](https://github.com/VLSIDA/OpenRAM.git) - An open-source static random access memory (SRAM) compiler

#### Peoples
* [Artin Isagholian](https://github.com/0xArt)
* [Alex Forencich](https://github.com/alexforencich)
* [Tomasz Hemperek](https://github.com/themperek)
* [Jeff Johnson](https://github.com/fpgadeveloper)
* [Russell Merrick](https://github.com/nandland)
* [Dan Gisselquist](https://github.com/ZipCPU)
* [Stacey(FPGAs for Beginners)](https://github.com/HDLForBeginners)
* [Yuri Panchul](https://github.com/yuri-panchul)
* [Stanislav Zhelnio](https://github.com/zhelnio)
* [Sergey Chusov](https://github.com/serge0699)
* [Alexander Romanov](https://github.com/RomeoMe5)
* [Viktor Prutyanov](https://github.com/viktor-prutyanov)

#### Others
* [FPGA-Systems](https://github.com/FPGA-Systems) - FPGA-Systems repos
* [Marsohod](https://github.com/marsohod4you) - Marsohod repos
* [Chip Design School](https://github.com/chipdesignschool) - Chip Design School repos
* [Style Guides](https://github.com/lowRISC/style-guides) - lowRISC style guides
* [Opencores Scraper](https://github.com/fabriziotappero/opencores-scraper) - Few python scripts to clone all IP cores from opencores.org
* [FreeCores](https://github.com/freecores) - A home for open source hardware cores
* [FPGA_pract](https://github.com/MPSU/FPGA_pract.git) - Методические материалы курса "Практикум по ПЛИС"
