
---------- Begin Simulation Statistics ----------
final_tick                               154197417000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217954                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697440                       # Number of bytes of host memory used
host_op_rate                                   401415                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   458.81                       # Real time elapsed on the host
host_tick_rate                              336078250                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184174791                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.154197                       # Number of seconds simulated
sim_ticks                                154197417000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955620                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560991                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565680                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562109                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 31                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             214                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              183                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570336                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2722                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184174791                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.083948                       # CPI: cycles per instruction
system.cpu.discardedOps                          4277                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895190                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086434                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169156                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        92257324                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.324260                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        308394834                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640484     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082680      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336882     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174791                       # Class of committed instruction
system.cpu.tickCycles                       216137510                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       165078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        331081                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           81                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           39                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       366768                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             39                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       163514                       # Transaction distribution
system.membus.trans_dist::CleanEvict              159                       # Transaction distribution
system.membus.trans_dist::ReadExReq            164529                       # Transaction distribution
system.membus.trans_dist::ReadExResp           164529                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           191                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       493113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 493113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    672223232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               672223232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            166023                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  166023    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              166023                       # Request fanout histogram
system.membus.respLayer1.occupancy        21339206500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21261836250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12720                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       340306                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          322                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           170685                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          170685                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           338                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12382                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       549169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                550167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1351680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    736991232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              738342912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          163712                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334876672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           347122                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000346                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018590                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 347002     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    120      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             347122                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5851034244                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5949678498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10985000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  212                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18471                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18683                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 212                       # number of overall hits
system.l2.overall_hits::.cpu.data               18471                       # number of overall hits
system.l2.overall_hits::total                   18683                       # number of overall hits
system.l2.demand_misses::.cpu.inst                126                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             164596                       # number of demand (read+write) misses
system.l2.demand_misses::total                 164722                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               126                       # number of overall misses
system.l2.overall_misses::.cpu.data            164596                       # number of overall misses
system.l2.overall_misses::total                164722                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41398996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  46025809999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46067208995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41398996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  46025809999                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46067208995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              338                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           183067                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               183405                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             338                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          183067                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              183405                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.372781                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.899103                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.898133                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.372781                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.899103                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.898133                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 328563.460317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 279628.970321                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 279666.401543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 328563.460317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 279628.970321                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 279666.401543                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              163514                       # number of writebacks
system.l2.writebacks::total                    163514                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        164594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            164720                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       164594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           164720                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40138996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  44379387499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44419526495                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40138996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  44379387499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44419526495                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.372781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.899092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.898122                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.372781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.899092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.898122                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 318563.460317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 269629.436668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 269666.867988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 318563.460317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 269629.436668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 269666.867988                       # average overall mshr miss latency
system.l2.replacements                         163712                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       176792                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           176792                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       176792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       176792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          269                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              269                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          269                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          269                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              6156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6156                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          164529                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              164529                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  46001568500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46001568500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        170685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            170685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.963934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.963934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 279595.502920                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 279595.502920                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       164529                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         164529                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  44356278500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  44356278500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.963934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.963934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 269595.502920                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 269595.502920                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41398996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41398996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.372781                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.372781                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 328563.460317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 328563.460317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          126                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          126                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40138996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40138996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.372781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.372781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 318563.460317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 318563.460317                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           67                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              67                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24241499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24241499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 361813.417910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 361813.417910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           65                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           65                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23108999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23108999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 355523.061538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 355523.061538                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1002.778210                       # Cycle average of tags in use
system.l2.tags.total_refs                      366679                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    164736                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.225858                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    262000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.090280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.453587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1000.234344                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979276                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          915                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3098184                       # Number of tag accesses
system.l2.tags.data_accesses                  3098184                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         258048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      337088512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337346560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       258048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        258048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334876672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334876672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          164594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              164720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       163514                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             163514                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1673491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2186084038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2187757529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1673491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1673491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2171739829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2171739829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2171739829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1673491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2186084038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4359497358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5232448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5267008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000119308750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       163495                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       163495                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5626680                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5078234                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      164720                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     163514                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5271040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5232448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            329280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            327040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            327296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            327136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            327136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            327104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            327008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           327040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           327008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           327040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           326944                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      32.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      45.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 618073897750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26355200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            716905897750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    117258.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               136008.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                      1303                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1385                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4941585                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4862907                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5271040                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5232448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 164720                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 163408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 163408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 163414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 163422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 163422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 163427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 163427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 163429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 163430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 163430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 163433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 163445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 163448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 163460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 163461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 163513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     53                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       698979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    961.717522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.122511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.276933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41303      5.91%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1188      0.17%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            5      0.00%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      0.00%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      0.00%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      0.00%      6.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1188      0.17%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40417      5.78%     12.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       614841     87.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       698979                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       163495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.239763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.023915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.579082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       163491    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        163495                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       163495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.003627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.000365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.665495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19            24      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             2      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            11      0.01%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35        163428     99.96%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        163495                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              337346560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334875712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337346560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334876672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2187.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2171.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2187.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2171.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   16.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  154197073000                       # Total gap between requests
system.mem_ctrls.avgGap                     469777.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       258048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    337088512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    334875712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1673491.067622747505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2186084037.970623016357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2171733603.034348964691                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         4032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5267008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5232448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    597472000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 716308425750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3022099755500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst    148182.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    135999.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    577569.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2494451820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1325828790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18813957120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13652513280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12171715920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      36004503150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28892226720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       113355196800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        735.130322                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  73387274750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5148780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75661362250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2496272520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1326796515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18821268480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13660786980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12171715920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36022311660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28877230080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       113376382155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        735.267713                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  73337389500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5148780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  75711247500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    154197417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31688497                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31688497                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31688497                       # number of overall hits
system.cpu.icache.overall_hits::total        31688497                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          338                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            338                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          338                       # number of overall misses
system.cpu.icache.overall_misses::total           338                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50134500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50134500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50134500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50134500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31688835                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31688835                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31688835                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31688835                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 148326.923077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 148326.923077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 148326.923077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 148326.923077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          322                       # number of writebacks
system.cpu.icache.writebacks::total               322                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          338                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          338                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49796500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49796500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49796500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49796500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 147326.923077                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 147326.923077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 147326.923077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 147326.923077                       # average overall mshr miss latency
system.cpu.icache.replacements                    322                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31688497                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31688497                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          338                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           338                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50134500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50134500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31688835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31688835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 148326.923077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 148326.923077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49796500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49796500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 147326.923077                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 147326.923077                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999324                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31688835                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               338                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          93753.949704                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            272500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999324                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63378008                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63378008                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     86032955                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         86032955                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     86033022                       # number of overall hits
system.cpu.dcache.overall_hits::total        86033022                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       347580                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         347580                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       347584                       # number of overall misses
system.cpu.dcache.overall_misses::total        347584                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  98564252000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98564252000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  98564252000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98564252000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380535                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380535                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380606                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004024                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004024                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004024                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 283572.852293                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 283572.852293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 283569.588934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 283569.588934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       176792                       # number of writebacks
system.cpu.dcache.writebacks::total            176792                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       164515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       164515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       164515                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       164515                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       183065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       183065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       183067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       183067                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  46808478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  46808478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  46809516000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  46809516000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002119                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002119                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 255693.212793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 255693.212793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 255696.089410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 255696.089410                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183035                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2031635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2031635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    501955500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    501955500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40503.146938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40503.146938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    485448500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    485448500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39212.318255                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39212.318255                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     84001320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       84001320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335187                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       335187                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  98062296500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  98062296500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 292559.963543                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 292559.963543                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       164502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       164502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       170685                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       170685                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  46323029500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46323029500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 271394.847233                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 271394.847233                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           67                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            67                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.056338                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.056338                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1038000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1038000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.028169                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.028169                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       519000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       519000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.995209                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            86216157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183067                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            470.954115                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            762500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.995209                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         172944415                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        172944415                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 154197417000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
