// Seed: 4043442389
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_1.id_2 = 0;
  input wire id_1;
  logic id_3;
  generate
    always @(posedge (1)) begin : LABEL_0
      if (1) begin : LABEL_1
        id_3 <= id_1;
      end
    end
  endgenerate
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    output uwire id_4,
    input tri0 id_5,
    input wor id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply1 id_11,
    input uwire id_12,
    output tri id_13,
    input tri1 id_14,
    input supply1 id_15,
    output supply1 id_16,
    input supply1 id_17,
    output tri1 id_18,
    output tri1 id_19,
    output tri1 id_20,
    input supply1 id_21,
    input supply0 id_22,
    input supply1 id_23,
    output supply0 id_24,
    input tri0 id_25,
    input tri id_26
);
  wire id_28;
  module_0 modCall_1 (
      id_28,
      id_28
  );
  wire id_29;
endmodule
