
STM32L051C8T6TR_IO_32F44_PLUS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e64  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08005f24  08005f24  00015f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fc0  08005fc0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08005fc0  08005fc0  00015fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fc8  08005fc8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fc8  08005fc8  00015fc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005fcc  08005fcc  00015fcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005fd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000378  2000000c  08005fdc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000384  08005fdc  00020384  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000846f  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c16  00000000  00000000  000284e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008b8  00000000  00000000  0002a100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000695  00000000  00000000  0002a9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00010d92  00000000  00000000  0002b04d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bccd  00000000  00000000  0003bddf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00064aef  00000000  00000000  00047aac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001f78  00000000  00000000  000ac59c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  000ae514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005f0c 	.word	0x08005f0c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08005f0c 	.word	0x08005f0c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f84c 	bl	80002ec <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__aeabi_f2uiz>:
 80002bc:	219e      	movs	r1, #158	; 0x9e
 80002be:	b510      	push	{r4, lr}
 80002c0:	05c9      	lsls	r1, r1, #23
 80002c2:	1c04      	adds	r4, r0, #0
 80002c4:	f000 fd7e 	bl	8000dc4 <__aeabi_fcmpge>
 80002c8:	2800      	cmp	r0, #0
 80002ca:	d103      	bne.n	80002d4 <__aeabi_f2uiz+0x18>
 80002cc:	1c20      	adds	r0, r4, #0
 80002ce:	f000 fce1 	bl	8000c94 <__aeabi_f2iz>
 80002d2:	bd10      	pop	{r4, pc}
 80002d4:	219e      	movs	r1, #158	; 0x9e
 80002d6:	1c20      	adds	r0, r4, #0
 80002d8:	05c9      	lsls	r1, r1, #23
 80002da:	f000 fb3b 	bl	8000954 <__aeabi_fsub>
 80002de:	f000 fcd9 	bl	8000c94 <__aeabi_f2iz>
 80002e2:	2380      	movs	r3, #128	; 0x80
 80002e4:	061b      	lsls	r3, r3, #24
 80002e6:	469c      	mov	ip, r3
 80002e8:	4460      	add	r0, ip
 80002ea:	e7f2      	b.n	80002d2 <__aeabi_f2uiz+0x16>

080002ec <__udivmoddi4>:
 80002ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ee:	4657      	mov	r7, sl
 80002f0:	464e      	mov	r6, r9
 80002f2:	4645      	mov	r5, r8
 80002f4:	46de      	mov	lr, fp
 80002f6:	b5e0      	push	{r5, r6, r7, lr}
 80002f8:	0004      	movs	r4, r0
 80002fa:	000d      	movs	r5, r1
 80002fc:	4692      	mov	sl, r2
 80002fe:	4699      	mov	r9, r3
 8000300:	b083      	sub	sp, #12
 8000302:	428b      	cmp	r3, r1
 8000304:	d830      	bhi.n	8000368 <__udivmoddi4+0x7c>
 8000306:	d02d      	beq.n	8000364 <__udivmoddi4+0x78>
 8000308:	4649      	mov	r1, r9
 800030a:	4650      	mov	r0, sl
 800030c:	f000 fd82 	bl	8000e14 <__clzdi2>
 8000310:	0029      	movs	r1, r5
 8000312:	0006      	movs	r6, r0
 8000314:	0020      	movs	r0, r4
 8000316:	f000 fd7d 	bl	8000e14 <__clzdi2>
 800031a:	1a33      	subs	r3, r6, r0
 800031c:	4698      	mov	r8, r3
 800031e:	3b20      	subs	r3, #32
 8000320:	d434      	bmi.n	800038c <__udivmoddi4+0xa0>
 8000322:	469b      	mov	fp, r3
 8000324:	4653      	mov	r3, sl
 8000326:	465a      	mov	r2, fp
 8000328:	4093      	lsls	r3, r2
 800032a:	4642      	mov	r2, r8
 800032c:	001f      	movs	r7, r3
 800032e:	4653      	mov	r3, sl
 8000330:	4093      	lsls	r3, r2
 8000332:	001e      	movs	r6, r3
 8000334:	42af      	cmp	r7, r5
 8000336:	d83b      	bhi.n	80003b0 <__udivmoddi4+0xc4>
 8000338:	42af      	cmp	r7, r5
 800033a:	d100      	bne.n	800033e <__udivmoddi4+0x52>
 800033c:	e079      	b.n	8000432 <__udivmoddi4+0x146>
 800033e:	465b      	mov	r3, fp
 8000340:	1ba4      	subs	r4, r4, r6
 8000342:	41bd      	sbcs	r5, r7
 8000344:	2b00      	cmp	r3, #0
 8000346:	da00      	bge.n	800034a <__udivmoddi4+0x5e>
 8000348:	e076      	b.n	8000438 <__udivmoddi4+0x14c>
 800034a:	2200      	movs	r2, #0
 800034c:	2300      	movs	r3, #0
 800034e:	9200      	str	r2, [sp, #0]
 8000350:	9301      	str	r3, [sp, #4]
 8000352:	2301      	movs	r3, #1
 8000354:	465a      	mov	r2, fp
 8000356:	4093      	lsls	r3, r2
 8000358:	9301      	str	r3, [sp, #4]
 800035a:	2301      	movs	r3, #1
 800035c:	4642      	mov	r2, r8
 800035e:	4093      	lsls	r3, r2
 8000360:	9300      	str	r3, [sp, #0]
 8000362:	e029      	b.n	80003b8 <__udivmoddi4+0xcc>
 8000364:	4282      	cmp	r2, r0
 8000366:	d9cf      	bls.n	8000308 <__udivmoddi4+0x1c>
 8000368:	2200      	movs	r2, #0
 800036a:	2300      	movs	r3, #0
 800036c:	9200      	str	r2, [sp, #0]
 800036e:	9301      	str	r3, [sp, #4]
 8000370:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000372:	2b00      	cmp	r3, #0
 8000374:	d001      	beq.n	800037a <__udivmoddi4+0x8e>
 8000376:	601c      	str	r4, [r3, #0]
 8000378:	605d      	str	r5, [r3, #4]
 800037a:	9800      	ldr	r0, [sp, #0]
 800037c:	9901      	ldr	r1, [sp, #4]
 800037e:	b003      	add	sp, #12
 8000380:	bcf0      	pop	{r4, r5, r6, r7}
 8000382:	46bb      	mov	fp, r7
 8000384:	46b2      	mov	sl, r6
 8000386:	46a9      	mov	r9, r5
 8000388:	46a0      	mov	r8, r4
 800038a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800038c:	4642      	mov	r2, r8
 800038e:	469b      	mov	fp, r3
 8000390:	2320      	movs	r3, #32
 8000392:	1a9b      	subs	r3, r3, r2
 8000394:	4652      	mov	r2, sl
 8000396:	40da      	lsrs	r2, r3
 8000398:	4641      	mov	r1, r8
 800039a:	0013      	movs	r3, r2
 800039c:	464a      	mov	r2, r9
 800039e:	408a      	lsls	r2, r1
 80003a0:	0017      	movs	r7, r2
 80003a2:	4642      	mov	r2, r8
 80003a4:	431f      	orrs	r7, r3
 80003a6:	4653      	mov	r3, sl
 80003a8:	4093      	lsls	r3, r2
 80003aa:	001e      	movs	r6, r3
 80003ac:	42af      	cmp	r7, r5
 80003ae:	d9c3      	bls.n	8000338 <__udivmoddi4+0x4c>
 80003b0:	2200      	movs	r2, #0
 80003b2:	2300      	movs	r3, #0
 80003b4:	9200      	str	r2, [sp, #0]
 80003b6:	9301      	str	r3, [sp, #4]
 80003b8:	4643      	mov	r3, r8
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d0d8      	beq.n	8000370 <__udivmoddi4+0x84>
 80003be:	07fb      	lsls	r3, r7, #31
 80003c0:	0872      	lsrs	r2, r6, #1
 80003c2:	431a      	orrs	r2, r3
 80003c4:	4646      	mov	r6, r8
 80003c6:	087b      	lsrs	r3, r7, #1
 80003c8:	e00e      	b.n	80003e8 <__udivmoddi4+0xfc>
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d101      	bne.n	80003d2 <__udivmoddi4+0xe6>
 80003ce:	42a2      	cmp	r2, r4
 80003d0:	d80c      	bhi.n	80003ec <__udivmoddi4+0x100>
 80003d2:	1aa4      	subs	r4, r4, r2
 80003d4:	419d      	sbcs	r5, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	1924      	adds	r4, r4, r4
 80003da:	416d      	adcs	r5, r5
 80003dc:	2100      	movs	r1, #0
 80003de:	3e01      	subs	r6, #1
 80003e0:	1824      	adds	r4, r4, r0
 80003e2:	414d      	adcs	r5, r1
 80003e4:	2e00      	cmp	r6, #0
 80003e6:	d006      	beq.n	80003f6 <__udivmoddi4+0x10a>
 80003e8:	42ab      	cmp	r3, r5
 80003ea:	d9ee      	bls.n	80003ca <__udivmoddi4+0xde>
 80003ec:	3e01      	subs	r6, #1
 80003ee:	1924      	adds	r4, r4, r4
 80003f0:	416d      	adcs	r5, r5
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d1f8      	bne.n	80003e8 <__udivmoddi4+0xfc>
 80003f6:	9800      	ldr	r0, [sp, #0]
 80003f8:	9901      	ldr	r1, [sp, #4]
 80003fa:	465b      	mov	r3, fp
 80003fc:	1900      	adds	r0, r0, r4
 80003fe:	4169      	adcs	r1, r5
 8000400:	2b00      	cmp	r3, #0
 8000402:	db24      	blt.n	800044e <__udivmoddi4+0x162>
 8000404:	002b      	movs	r3, r5
 8000406:	465a      	mov	r2, fp
 8000408:	4644      	mov	r4, r8
 800040a:	40d3      	lsrs	r3, r2
 800040c:	002a      	movs	r2, r5
 800040e:	40e2      	lsrs	r2, r4
 8000410:	001c      	movs	r4, r3
 8000412:	465b      	mov	r3, fp
 8000414:	0015      	movs	r5, r2
 8000416:	2b00      	cmp	r3, #0
 8000418:	db2a      	blt.n	8000470 <__udivmoddi4+0x184>
 800041a:	0026      	movs	r6, r4
 800041c:	409e      	lsls	r6, r3
 800041e:	0033      	movs	r3, r6
 8000420:	0026      	movs	r6, r4
 8000422:	4647      	mov	r7, r8
 8000424:	40be      	lsls	r6, r7
 8000426:	0032      	movs	r2, r6
 8000428:	1a80      	subs	r0, r0, r2
 800042a:	4199      	sbcs	r1, r3
 800042c:	9000      	str	r0, [sp, #0]
 800042e:	9101      	str	r1, [sp, #4]
 8000430:	e79e      	b.n	8000370 <__udivmoddi4+0x84>
 8000432:	42a3      	cmp	r3, r4
 8000434:	d8bc      	bhi.n	80003b0 <__udivmoddi4+0xc4>
 8000436:	e782      	b.n	800033e <__udivmoddi4+0x52>
 8000438:	4642      	mov	r2, r8
 800043a:	2320      	movs	r3, #32
 800043c:	2100      	movs	r1, #0
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	2200      	movs	r2, #0
 8000442:	9100      	str	r1, [sp, #0]
 8000444:	9201      	str	r2, [sp, #4]
 8000446:	2201      	movs	r2, #1
 8000448:	40da      	lsrs	r2, r3
 800044a:	9201      	str	r2, [sp, #4]
 800044c:	e785      	b.n	800035a <__udivmoddi4+0x6e>
 800044e:	4642      	mov	r2, r8
 8000450:	2320      	movs	r3, #32
 8000452:	1a9b      	subs	r3, r3, r2
 8000454:	002a      	movs	r2, r5
 8000456:	4646      	mov	r6, r8
 8000458:	409a      	lsls	r2, r3
 800045a:	0023      	movs	r3, r4
 800045c:	40f3      	lsrs	r3, r6
 800045e:	4644      	mov	r4, r8
 8000460:	4313      	orrs	r3, r2
 8000462:	002a      	movs	r2, r5
 8000464:	40e2      	lsrs	r2, r4
 8000466:	001c      	movs	r4, r3
 8000468:	465b      	mov	r3, fp
 800046a:	0015      	movs	r5, r2
 800046c:	2b00      	cmp	r3, #0
 800046e:	dad4      	bge.n	800041a <__udivmoddi4+0x12e>
 8000470:	4642      	mov	r2, r8
 8000472:	002f      	movs	r7, r5
 8000474:	2320      	movs	r3, #32
 8000476:	0026      	movs	r6, r4
 8000478:	4097      	lsls	r7, r2
 800047a:	1a9b      	subs	r3, r3, r2
 800047c:	40de      	lsrs	r6, r3
 800047e:	003b      	movs	r3, r7
 8000480:	4333      	orrs	r3, r6
 8000482:	e7cd      	b.n	8000420 <__udivmoddi4+0x134>

08000484 <__aeabi_fdiv>:
 8000484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000486:	464f      	mov	r7, r9
 8000488:	4646      	mov	r6, r8
 800048a:	46d6      	mov	lr, sl
 800048c:	0245      	lsls	r5, r0, #9
 800048e:	b5c0      	push	{r6, r7, lr}
 8000490:	0047      	lsls	r7, r0, #1
 8000492:	1c0c      	adds	r4, r1, #0
 8000494:	0a6d      	lsrs	r5, r5, #9
 8000496:	0e3f      	lsrs	r7, r7, #24
 8000498:	0fc6      	lsrs	r6, r0, #31
 800049a:	2f00      	cmp	r7, #0
 800049c:	d100      	bne.n	80004a0 <__aeabi_fdiv+0x1c>
 800049e:	e06f      	b.n	8000580 <__aeabi_fdiv+0xfc>
 80004a0:	2fff      	cmp	r7, #255	; 0xff
 80004a2:	d100      	bne.n	80004a6 <__aeabi_fdiv+0x22>
 80004a4:	e074      	b.n	8000590 <__aeabi_fdiv+0x10c>
 80004a6:	2300      	movs	r3, #0
 80004a8:	2280      	movs	r2, #128	; 0x80
 80004aa:	4699      	mov	r9, r3
 80004ac:	469a      	mov	sl, r3
 80004ae:	00ed      	lsls	r5, r5, #3
 80004b0:	04d2      	lsls	r2, r2, #19
 80004b2:	4315      	orrs	r5, r2
 80004b4:	3f7f      	subs	r7, #127	; 0x7f
 80004b6:	0263      	lsls	r3, r4, #9
 80004b8:	0a5b      	lsrs	r3, r3, #9
 80004ba:	4698      	mov	r8, r3
 80004bc:	0063      	lsls	r3, r4, #1
 80004be:	0e1b      	lsrs	r3, r3, #24
 80004c0:	0fe4      	lsrs	r4, r4, #31
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d04d      	beq.n	8000562 <__aeabi_fdiv+0xde>
 80004c6:	2bff      	cmp	r3, #255	; 0xff
 80004c8:	d045      	beq.n	8000556 <__aeabi_fdiv+0xd2>
 80004ca:	4642      	mov	r2, r8
 80004cc:	2180      	movs	r1, #128	; 0x80
 80004ce:	00d2      	lsls	r2, r2, #3
 80004d0:	04c9      	lsls	r1, r1, #19
 80004d2:	4311      	orrs	r1, r2
 80004d4:	4688      	mov	r8, r1
 80004d6:	2200      	movs	r2, #0
 80004d8:	3b7f      	subs	r3, #127	; 0x7f
 80004da:	0031      	movs	r1, r6
 80004dc:	1aff      	subs	r7, r7, r3
 80004de:	464b      	mov	r3, r9
 80004e0:	4061      	eors	r1, r4
 80004e2:	b2c9      	uxtb	r1, r1
 80004e4:	2b0f      	cmp	r3, #15
 80004e6:	d900      	bls.n	80004ea <__aeabi_fdiv+0x66>
 80004e8:	e0b8      	b.n	800065c <__aeabi_fdiv+0x1d8>
 80004ea:	4870      	ldr	r0, [pc, #448]	; (80006ac <__aeabi_fdiv+0x228>)
 80004ec:	009b      	lsls	r3, r3, #2
 80004ee:	58c3      	ldr	r3, [r0, r3]
 80004f0:	469f      	mov	pc, r3
 80004f2:	2300      	movs	r3, #0
 80004f4:	4698      	mov	r8, r3
 80004f6:	0026      	movs	r6, r4
 80004f8:	4645      	mov	r5, r8
 80004fa:	4692      	mov	sl, r2
 80004fc:	4653      	mov	r3, sl
 80004fe:	2b02      	cmp	r3, #2
 8000500:	d100      	bne.n	8000504 <__aeabi_fdiv+0x80>
 8000502:	e08d      	b.n	8000620 <__aeabi_fdiv+0x19c>
 8000504:	2b03      	cmp	r3, #3
 8000506:	d100      	bne.n	800050a <__aeabi_fdiv+0x86>
 8000508:	e0a1      	b.n	800064e <__aeabi_fdiv+0x1ca>
 800050a:	2b01      	cmp	r3, #1
 800050c:	d018      	beq.n	8000540 <__aeabi_fdiv+0xbc>
 800050e:	003b      	movs	r3, r7
 8000510:	337f      	adds	r3, #127	; 0x7f
 8000512:	2b00      	cmp	r3, #0
 8000514:	dd6d      	ble.n	80005f2 <__aeabi_fdiv+0x16e>
 8000516:	076a      	lsls	r2, r5, #29
 8000518:	d004      	beq.n	8000524 <__aeabi_fdiv+0xa0>
 800051a:	220f      	movs	r2, #15
 800051c:	402a      	ands	r2, r5
 800051e:	2a04      	cmp	r2, #4
 8000520:	d000      	beq.n	8000524 <__aeabi_fdiv+0xa0>
 8000522:	3504      	adds	r5, #4
 8000524:	012a      	lsls	r2, r5, #4
 8000526:	d503      	bpl.n	8000530 <__aeabi_fdiv+0xac>
 8000528:	4b61      	ldr	r3, [pc, #388]	; (80006b0 <__aeabi_fdiv+0x22c>)
 800052a:	401d      	ands	r5, r3
 800052c:	003b      	movs	r3, r7
 800052e:	3380      	adds	r3, #128	; 0x80
 8000530:	2bfe      	cmp	r3, #254	; 0xfe
 8000532:	dd00      	ble.n	8000536 <__aeabi_fdiv+0xb2>
 8000534:	e074      	b.n	8000620 <__aeabi_fdiv+0x19c>
 8000536:	01aa      	lsls	r2, r5, #6
 8000538:	0a52      	lsrs	r2, r2, #9
 800053a:	b2d8      	uxtb	r0, r3
 800053c:	e002      	b.n	8000544 <__aeabi_fdiv+0xc0>
 800053e:	000e      	movs	r6, r1
 8000540:	2000      	movs	r0, #0
 8000542:	2200      	movs	r2, #0
 8000544:	05c0      	lsls	r0, r0, #23
 8000546:	07f6      	lsls	r6, r6, #31
 8000548:	4310      	orrs	r0, r2
 800054a:	4330      	orrs	r0, r6
 800054c:	bce0      	pop	{r5, r6, r7}
 800054e:	46ba      	mov	sl, r7
 8000550:	46b1      	mov	r9, r6
 8000552:	46a8      	mov	r8, r5
 8000554:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000556:	4643      	mov	r3, r8
 8000558:	2b00      	cmp	r3, #0
 800055a:	d13f      	bne.n	80005dc <__aeabi_fdiv+0x158>
 800055c:	2202      	movs	r2, #2
 800055e:	3fff      	subs	r7, #255	; 0xff
 8000560:	e003      	b.n	800056a <__aeabi_fdiv+0xe6>
 8000562:	4643      	mov	r3, r8
 8000564:	2b00      	cmp	r3, #0
 8000566:	d12d      	bne.n	80005c4 <__aeabi_fdiv+0x140>
 8000568:	2201      	movs	r2, #1
 800056a:	0031      	movs	r1, r6
 800056c:	464b      	mov	r3, r9
 800056e:	4061      	eors	r1, r4
 8000570:	b2c9      	uxtb	r1, r1
 8000572:	4313      	orrs	r3, r2
 8000574:	2b0f      	cmp	r3, #15
 8000576:	d838      	bhi.n	80005ea <__aeabi_fdiv+0x166>
 8000578:	484e      	ldr	r0, [pc, #312]	; (80006b4 <__aeabi_fdiv+0x230>)
 800057a:	009b      	lsls	r3, r3, #2
 800057c:	58c3      	ldr	r3, [r0, r3]
 800057e:	469f      	mov	pc, r3
 8000580:	2d00      	cmp	r5, #0
 8000582:	d113      	bne.n	80005ac <__aeabi_fdiv+0x128>
 8000584:	2304      	movs	r3, #4
 8000586:	4699      	mov	r9, r3
 8000588:	3b03      	subs	r3, #3
 800058a:	2700      	movs	r7, #0
 800058c:	469a      	mov	sl, r3
 800058e:	e792      	b.n	80004b6 <__aeabi_fdiv+0x32>
 8000590:	2d00      	cmp	r5, #0
 8000592:	d105      	bne.n	80005a0 <__aeabi_fdiv+0x11c>
 8000594:	2308      	movs	r3, #8
 8000596:	4699      	mov	r9, r3
 8000598:	3b06      	subs	r3, #6
 800059a:	27ff      	movs	r7, #255	; 0xff
 800059c:	469a      	mov	sl, r3
 800059e:	e78a      	b.n	80004b6 <__aeabi_fdiv+0x32>
 80005a0:	230c      	movs	r3, #12
 80005a2:	4699      	mov	r9, r3
 80005a4:	3b09      	subs	r3, #9
 80005a6:	27ff      	movs	r7, #255	; 0xff
 80005a8:	469a      	mov	sl, r3
 80005aa:	e784      	b.n	80004b6 <__aeabi_fdiv+0x32>
 80005ac:	0028      	movs	r0, r5
 80005ae:	f000 fc13 	bl	8000dd8 <__clzsi2>
 80005b2:	2776      	movs	r7, #118	; 0x76
 80005b4:	1f43      	subs	r3, r0, #5
 80005b6:	409d      	lsls	r5, r3
 80005b8:	2300      	movs	r3, #0
 80005ba:	427f      	negs	r7, r7
 80005bc:	4699      	mov	r9, r3
 80005be:	469a      	mov	sl, r3
 80005c0:	1a3f      	subs	r7, r7, r0
 80005c2:	e778      	b.n	80004b6 <__aeabi_fdiv+0x32>
 80005c4:	4640      	mov	r0, r8
 80005c6:	f000 fc07 	bl	8000dd8 <__clzsi2>
 80005ca:	4642      	mov	r2, r8
 80005cc:	1f43      	subs	r3, r0, #5
 80005ce:	409a      	lsls	r2, r3
 80005d0:	2376      	movs	r3, #118	; 0x76
 80005d2:	425b      	negs	r3, r3
 80005d4:	4690      	mov	r8, r2
 80005d6:	1a1b      	subs	r3, r3, r0
 80005d8:	2200      	movs	r2, #0
 80005da:	e77e      	b.n	80004da <__aeabi_fdiv+0x56>
 80005dc:	2303      	movs	r3, #3
 80005de:	464a      	mov	r2, r9
 80005e0:	431a      	orrs	r2, r3
 80005e2:	4691      	mov	r9, r2
 80005e4:	33fc      	adds	r3, #252	; 0xfc
 80005e6:	2203      	movs	r2, #3
 80005e8:	e777      	b.n	80004da <__aeabi_fdiv+0x56>
 80005ea:	000e      	movs	r6, r1
 80005ec:	20ff      	movs	r0, #255	; 0xff
 80005ee:	2200      	movs	r2, #0
 80005f0:	e7a8      	b.n	8000544 <__aeabi_fdiv+0xc0>
 80005f2:	2201      	movs	r2, #1
 80005f4:	1ad3      	subs	r3, r2, r3
 80005f6:	2b1b      	cmp	r3, #27
 80005f8:	dca2      	bgt.n	8000540 <__aeabi_fdiv+0xbc>
 80005fa:	379e      	adds	r7, #158	; 0x9e
 80005fc:	002a      	movs	r2, r5
 80005fe:	40bd      	lsls	r5, r7
 8000600:	40da      	lsrs	r2, r3
 8000602:	1e6b      	subs	r3, r5, #1
 8000604:	419d      	sbcs	r5, r3
 8000606:	4315      	orrs	r5, r2
 8000608:	076a      	lsls	r2, r5, #29
 800060a:	d004      	beq.n	8000616 <__aeabi_fdiv+0x192>
 800060c:	220f      	movs	r2, #15
 800060e:	402a      	ands	r2, r5
 8000610:	2a04      	cmp	r2, #4
 8000612:	d000      	beq.n	8000616 <__aeabi_fdiv+0x192>
 8000614:	3504      	adds	r5, #4
 8000616:	016a      	lsls	r2, r5, #5
 8000618:	d544      	bpl.n	80006a4 <__aeabi_fdiv+0x220>
 800061a:	2001      	movs	r0, #1
 800061c:	2200      	movs	r2, #0
 800061e:	e791      	b.n	8000544 <__aeabi_fdiv+0xc0>
 8000620:	20ff      	movs	r0, #255	; 0xff
 8000622:	2200      	movs	r2, #0
 8000624:	e78e      	b.n	8000544 <__aeabi_fdiv+0xc0>
 8000626:	2280      	movs	r2, #128	; 0x80
 8000628:	2600      	movs	r6, #0
 800062a:	20ff      	movs	r0, #255	; 0xff
 800062c:	03d2      	lsls	r2, r2, #15
 800062e:	e789      	b.n	8000544 <__aeabi_fdiv+0xc0>
 8000630:	2300      	movs	r3, #0
 8000632:	4698      	mov	r8, r3
 8000634:	2280      	movs	r2, #128	; 0x80
 8000636:	03d2      	lsls	r2, r2, #15
 8000638:	4215      	tst	r5, r2
 800063a:	d008      	beq.n	800064e <__aeabi_fdiv+0x1ca>
 800063c:	4643      	mov	r3, r8
 800063e:	4213      	tst	r3, r2
 8000640:	d105      	bne.n	800064e <__aeabi_fdiv+0x1ca>
 8000642:	431a      	orrs	r2, r3
 8000644:	0252      	lsls	r2, r2, #9
 8000646:	0026      	movs	r6, r4
 8000648:	20ff      	movs	r0, #255	; 0xff
 800064a:	0a52      	lsrs	r2, r2, #9
 800064c:	e77a      	b.n	8000544 <__aeabi_fdiv+0xc0>
 800064e:	2280      	movs	r2, #128	; 0x80
 8000650:	03d2      	lsls	r2, r2, #15
 8000652:	432a      	orrs	r2, r5
 8000654:	0252      	lsls	r2, r2, #9
 8000656:	20ff      	movs	r0, #255	; 0xff
 8000658:	0a52      	lsrs	r2, r2, #9
 800065a:	e773      	b.n	8000544 <__aeabi_fdiv+0xc0>
 800065c:	4642      	mov	r2, r8
 800065e:	016b      	lsls	r3, r5, #5
 8000660:	0155      	lsls	r5, r2, #5
 8000662:	42ab      	cmp	r3, r5
 8000664:	d21a      	bcs.n	800069c <__aeabi_fdiv+0x218>
 8000666:	201b      	movs	r0, #27
 8000668:	2200      	movs	r2, #0
 800066a:	3f01      	subs	r7, #1
 800066c:	2601      	movs	r6, #1
 800066e:	001c      	movs	r4, r3
 8000670:	0052      	lsls	r2, r2, #1
 8000672:	005b      	lsls	r3, r3, #1
 8000674:	2c00      	cmp	r4, #0
 8000676:	db01      	blt.n	800067c <__aeabi_fdiv+0x1f8>
 8000678:	429d      	cmp	r5, r3
 800067a:	d801      	bhi.n	8000680 <__aeabi_fdiv+0x1fc>
 800067c:	1b5b      	subs	r3, r3, r5
 800067e:	4332      	orrs	r2, r6
 8000680:	3801      	subs	r0, #1
 8000682:	2800      	cmp	r0, #0
 8000684:	d1f3      	bne.n	800066e <__aeabi_fdiv+0x1ea>
 8000686:	1e58      	subs	r0, r3, #1
 8000688:	4183      	sbcs	r3, r0
 800068a:	4313      	orrs	r3, r2
 800068c:	001d      	movs	r5, r3
 800068e:	003b      	movs	r3, r7
 8000690:	337f      	adds	r3, #127	; 0x7f
 8000692:	000e      	movs	r6, r1
 8000694:	2b00      	cmp	r3, #0
 8000696:	dd00      	ble.n	800069a <__aeabi_fdiv+0x216>
 8000698:	e73d      	b.n	8000516 <__aeabi_fdiv+0x92>
 800069a:	e7aa      	b.n	80005f2 <__aeabi_fdiv+0x16e>
 800069c:	201a      	movs	r0, #26
 800069e:	2201      	movs	r2, #1
 80006a0:	1b5b      	subs	r3, r3, r5
 80006a2:	e7e3      	b.n	800066c <__aeabi_fdiv+0x1e8>
 80006a4:	01aa      	lsls	r2, r5, #6
 80006a6:	2000      	movs	r0, #0
 80006a8:	0a52      	lsrs	r2, r2, #9
 80006aa:	e74b      	b.n	8000544 <__aeabi_fdiv+0xc0>
 80006ac:	08005f24 	.word	0x08005f24
 80006b0:	f7ffffff 	.word	0xf7ffffff
 80006b4:	08005f64 	.word	0x08005f64

080006b8 <__aeabi_fmul>:
 80006b8:	0243      	lsls	r3, r0, #9
 80006ba:	0a5b      	lsrs	r3, r3, #9
 80006bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006be:	464f      	mov	r7, r9
 80006c0:	4646      	mov	r6, r8
 80006c2:	4699      	mov	r9, r3
 80006c4:	46d6      	mov	lr, sl
 80006c6:	0fc3      	lsrs	r3, r0, #31
 80006c8:	0045      	lsls	r5, r0, #1
 80006ca:	4698      	mov	r8, r3
 80006cc:	b5c0      	push	{r6, r7, lr}
 80006ce:	464b      	mov	r3, r9
 80006d0:	1c0f      	adds	r7, r1, #0
 80006d2:	0e2d      	lsrs	r5, r5, #24
 80006d4:	d100      	bne.n	80006d8 <__aeabi_fmul+0x20>
 80006d6:	e0cb      	b.n	8000870 <__aeabi_fmul+0x1b8>
 80006d8:	2dff      	cmp	r5, #255	; 0xff
 80006da:	d100      	bne.n	80006de <__aeabi_fmul+0x26>
 80006dc:	e0cf      	b.n	800087e <__aeabi_fmul+0x1c6>
 80006de:	2280      	movs	r2, #128	; 0x80
 80006e0:	00db      	lsls	r3, r3, #3
 80006e2:	04d2      	lsls	r2, r2, #19
 80006e4:	431a      	orrs	r2, r3
 80006e6:	2300      	movs	r3, #0
 80006e8:	4691      	mov	r9, r2
 80006ea:	2600      	movs	r6, #0
 80006ec:	469a      	mov	sl, r3
 80006ee:	3d7f      	subs	r5, #127	; 0x7f
 80006f0:	027c      	lsls	r4, r7, #9
 80006f2:	007b      	lsls	r3, r7, #1
 80006f4:	0a64      	lsrs	r4, r4, #9
 80006f6:	0e1b      	lsrs	r3, r3, #24
 80006f8:	0fff      	lsrs	r7, r7, #31
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d100      	bne.n	8000700 <__aeabi_fmul+0x48>
 80006fe:	e0a9      	b.n	8000854 <__aeabi_fmul+0x19c>
 8000700:	2bff      	cmp	r3, #255	; 0xff
 8000702:	d011      	beq.n	8000728 <__aeabi_fmul+0x70>
 8000704:	2280      	movs	r2, #128	; 0x80
 8000706:	00e4      	lsls	r4, r4, #3
 8000708:	04d2      	lsls	r2, r2, #19
 800070a:	4314      	orrs	r4, r2
 800070c:	4642      	mov	r2, r8
 800070e:	3b7f      	subs	r3, #127	; 0x7f
 8000710:	195b      	adds	r3, r3, r5
 8000712:	407a      	eors	r2, r7
 8000714:	2000      	movs	r0, #0
 8000716:	b2d2      	uxtb	r2, r2
 8000718:	1c5d      	adds	r5, r3, #1
 800071a:	2e0a      	cmp	r6, #10
 800071c:	dd13      	ble.n	8000746 <__aeabi_fmul+0x8e>
 800071e:	003a      	movs	r2, r7
 8000720:	2e0b      	cmp	r6, #11
 8000722:	d047      	beq.n	80007b4 <__aeabi_fmul+0xfc>
 8000724:	4647      	mov	r7, r8
 8000726:	e03f      	b.n	80007a8 <__aeabi_fmul+0xf0>
 8000728:	002b      	movs	r3, r5
 800072a:	33ff      	adds	r3, #255	; 0xff
 800072c:	2c00      	cmp	r4, #0
 800072e:	d11e      	bne.n	800076e <__aeabi_fmul+0xb6>
 8000730:	2202      	movs	r2, #2
 8000732:	4316      	orrs	r6, r2
 8000734:	4642      	mov	r2, r8
 8000736:	3501      	adds	r5, #1
 8000738:	407a      	eors	r2, r7
 800073a:	b2d2      	uxtb	r2, r2
 800073c:	35ff      	adds	r5, #255	; 0xff
 800073e:	2e0a      	cmp	r6, #10
 8000740:	dd00      	ble.n	8000744 <__aeabi_fmul+0x8c>
 8000742:	e0e4      	b.n	800090e <__aeabi_fmul+0x256>
 8000744:	2002      	movs	r0, #2
 8000746:	2e02      	cmp	r6, #2
 8000748:	dc1c      	bgt.n	8000784 <__aeabi_fmul+0xcc>
 800074a:	3e01      	subs	r6, #1
 800074c:	2e01      	cmp	r6, #1
 800074e:	d842      	bhi.n	80007d6 <__aeabi_fmul+0x11e>
 8000750:	2802      	cmp	r0, #2
 8000752:	d03d      	beq.n	80007d0 <__aeabi_fmul+0x118>
 8000754:	2801      	cmp	r0, #1
 8000756:	d166      	bne.n	8000826 <__aeabi_fmul+0x16e>
 8000758:	2000      	movs	r0, #0
 800075a:	2100      	movs	r1, #0
 800075c:	05c0      	lsls	r0, r0, #23
 800075e:	4308      	orrs	r0, r1
 8000760:	07d2      	lsls	r2, r2, #31
 8000762:	4310      	orrs	r0, r2
 8000764:	bce0      	pop	{r5, r6, r7}
 8000766:	46ba      	mov	sl, r7
 8000768:	46b1      	mov	r9, r6
 800076a:	46a8      	mov	r8, r5
 800076c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800076e:	2203      	movs	r2, #3
 8000770:	4316      	orrs	r6, r2
 8000772:	4642      	mov	r2, r8
 8000774:	3501      	adds	r5, #1
 8000776:	407a      	eors	r2, r7
 8000778:	b2d2      	uxtb	r2, r2
 800077a:	35ff      	adds	r5, #255	; 0xff
 800077c:	2e0a      	cmp	r6, #10
 800077e:	dd00      	ble.n	8000782 <__aeabi_fmul+0xca>
 8000780:	e0e4      	b.n	800094c <__aeabi_fmul+0x294>
 8000782:	2003      	movs	r0, #3
 8000784:	2101      	movs	r1, #1
 8000786:	40b1      	lsls	r1, r6
 8000788:	26a6      	movs	r6, #166	; 0xa6
 800078a:	00f6      	lsls	r6, r6, #3
 800078c:	4231      	tst	r1, r6
 800078e:	d10a      	bne.n	80007a6 <__aeabi_fmul+0xee>
 8000790:	2690      	movs	r6, #144	; 0x90
 8000792:	00b6      	lsls	r6, r6, #2
 8000794:	4231      	tst	r1, r6
 8000796:	d116      	bne.n	80007c6 <__aeabi_fmul+0x10e>
 8000798:	3eb9      	subs	r6, #185	; 0xb9
 800079a:	3eff      	subs	r6, #255	; 0xff
 800079c:	420e      	tst	r6, r1
 800079e:	d01a      	beq.n	80007d6 <__aeabi_fmul+0x11e>
 80007a0:	46a1      	mov	r9, r4
 80007a2:	4682      	mov	sl, r0
 80007a4:	e000      	b.n	80007a8 <__aeabi_fmul+0xf0>
 80007a6:	0017      	movs	r7, r2
 80007a8:	4653      	mov	r3, sl
 80007aa:	003a      	movs	r2, r7
 80007ac:	2b02      	cmp	r3, #2
 80007ae:	d00f      	beq.n	80007d0 <__aeabi_fmul+0x118>
 80007b0:	464c      	mov	r4, r9
 80007b2:	4650      	mov	r0, sl
 80007b4:	2803      	cmp	r0, #3
 80007b6:	d1cd      	bne.n	8000754 <__aeabi_fmul+0x9c>
 80007b8:	2180      	movs	r1, #128	; 0x80
 80007ba:	03c9      	lsls	r1, r1, #15
 80007bc:	4321      	orrs	r1, r4
 80007be:	0249      	lsls	r1, r1, #9
 80007c0:	20ff      	movs	r0, #255	; 0xff
 80007c2:	0a49      	lsrs	r1, r1, #9
 80007c4:	e7ca      	b.n	800075c <__aeabi_fmul+0xa4>
 80007c6:	2180      	movs	r1, #128	; 0x80
 80007c8:	2200      	movs	r2, #0
 80007ca:	20ff      	movs	r0, #255	; 0xff
 80007cc:	03c9      	lsls	r1, r1, #15
 80007ce:	e7c5      	b.n	800075c <__aeabi_fmul+0xa4>
 80007d0:	20ff      	movs	r0, #255	; 0xff
 80007d2:	2100      	movs	r1, #0
 80007d4:	e7c2      	b.n	800075c <__aeabi_fmul+0xa4>
 80007d6:	0c20      	lsrs	r0, r4, #16
 80007d8:	4649      	mov	r1, r9
 80007da:	0424      	lsls	r4, r4, #16
 80007dc:	0c24      	lsrs	r4, r4, #16
 80007de:	0027      	movs	r7, r4
 80007e0:	0c0e      	lsrs	r6, r1, #16
 80007e2:	0409      	lsls	r1, r1, #16
 80007e4:	0c09      	lsrs	r1, r1, #16
 80007e6:	4374      	muls	r4, r6
 80007e8:	434f      	muls	r7, r1
 80007ea:	4346      	muls	r6, r0
 80007ec:	4348      	muls	r0, r1
 80007ee:	0c39      	lsrs	r1, r7, #16
 80007f0:	1900      	adds	r0, r0, r4
 80007f2:	1809      	adds	r1, r1, r0
 80007f4:	428c      	cmp	r4, r1
 80007f6:	d903      	bls.n	8000800 <__aeabi_fmul+0x148>
 80007f8:	2080      	movs	r0, #128	; 0x80
 80007fa:	0240      	lsls	r0, r0, #9
 80007fc:	4684      	mov	ip, r0
 80007fe:	4466      	add	r6, ip
 8000800:	043f      	lsls	r7, r7, #16
 8000802:	0408      	lsls	r0, r1, #16
 8000804:	0c3f      	lsrs	r7, r7, #16
 8000806:	19c0      	adds	r0, r0, r7
 8000808:	0184      	lsls	r4, r0, #6
 800080a:	1e67      	subs	r7, r4, #1
 800080c:	41bc      	sbcs	r4, r7
 800080e:	0c09      	lsrs	r1, r1, #16
 8000810:	0e80      	lsrs	r0, r0, #26
 8000812:	1989      	adds	r1, r1, r6
 8000814:	4304      	orrs	r4, r0
 8000816:	0189      	lsls	r1, r1, #6
 8000818:	430c      	orrs	r4, r1
 800081a:	0109      	lsls	r1, r1, #4
 800081c:	d571      	bpl.n	8000902 <__aeabi_fmul+0x24a>
 800081e:	2301      	movs	r3, #1
 8000820:	0861      	lsrs	r1, r4, #1
 8000822:	401c      	ands	r4, r3
 8000824:	430c      	orrs	r4, r1
 8000826:	002b      	movs	r3, r5
 8000828:	337f      	adds	r3, #127	; 0x7f
 800082a:	2b00      	cmp	r3, #0
 800082c:	dd51      	ble.n	80008d2 <__aeabi_fmul+0x21a>
 800082e:	0761      	lsls	r1, r4, #29
 8000830:	d004      	beq.n	800083c <__aeabi_fmul+0x184>
 8000832:	210f      	movs	r1, #15
 8000834:	4021      	ands	r1, r4
 8000836:	2904      	cmp	r1, #4
 8000838:	d000      	beq.n	800083c <__aeabi_fmul+0x184>
 800083a:	3404      	adds	r4, #4
 800083c:	0121      	lsls	r1, r4, #4
 800083e:	d503      	bpl.n	8000848 <__aeabi_fmul+0x190>
 8000840:	4b43      	ldr	r3, [pc, #268]	; (8000950 <__aeabi_fmul+0x298>)
 8000842:	401c      	ands	r4, r3
 8000844:	002b      	movs	r3, r5
 8000846:	3380      	adds	r3, #128	; 0x80
 8000848:	2bfe      	cmp	r3, #254	; 0xfe
 800084a:	dcc1      	bgt.n	80007d0 <__aeabi_fmul+0x118>
 800084c:	01a1      	lsls	r1, r4, #6
 800084e:	0a49      	lsrs	r1, r1, #9
 8000850:	b2d8      	uxtb	r0, r3
 8000852:	e783      	b.n	800075c <__aeabi_fmul+0xa4>
 8000854:	2c00      	cmp	r4, #0
 8000856:	d12c      	bne.n	80008b2 <__aeabi_fmul+0x1fa>
 8000858:	2301      	movs	r3, #1
 800085a:	4642      	mov	r2, r8
 800085c:	431e      	orrs	r6, r3
 800085e:	002b      	movs	r3, r5
 8000860:	407a      	eors	r2, r7
 8000862:	2001      	movs	r0, #1
 8000864:	b2d2      	uxtb	r2, r2
 8000866:	1c5d      	adds	r5, r3, #1
 8000868:	2e0a      	cmp	r6, #10
 800086a:	dd00      	ble.n	800086e <__aeabi_fmul+0x1b6>
 800086c:	e757      	b.n	800071e <__aeabi_fmul+0x66>
 800086e:	e76a      	b.n	8000746 <__aeabi_fmul+0x8e>
 8000870:	2b00      	cmp	r3, #0
 8000872:	d110      	bne.n	8000896 <__aeabi_fmul+0x1de>
 8000874:	2301      	movs	r3, #1
 8000876:	2604      	movs	r6, #4
 8000878:	2500      	movs	r5, #0
 800087a:	469a      	mov	sl, r3
 800087c:	e738      	b.n	80006f0 <__aeabi_fmul+0x38>
 800087e:	2b00      	cmp	r3, #0
 8000880:	d104      	bne.n	800088c <__aeabi_fmul+0x1d4>
 8000882:	2302      	movs	r3, #2
 8000884:	2608      	movs	r6, #8
 8000886:	25ff      	movs	r5, #255	; 0xff
 8000888:	469a      	mov	sl, r3
 800088a:	e731      	b.n	80006f0 <__aeabi_fmul+0x38>
 800088c:	2303      	movs	r3, #3
 800088e:	260c      	movs	r6, #12
 8000890:	25ff      	movs	r5, #255	; 0xff
 8000892:	469a      	mov	sl, r3
 8000894:	e72c      	b.n	80006f0 <__aeabi_fmul+0x38>
 8000896:	4648      	mov	r0, r9
 8000898:	f000 fa9e 	bl	8000dd8 <__clzsi2>
 800089c:	464a      	mov	r2, r9
 800089e:	1f43      	subs	r3, r0, #5
 80008a0:	2576      	movs	r5, #118	; 0x76
 80008a2:	409a      	lsls	r2, r3
 80008a4:	2300      	movs	r3, #0
 80008a6:	426d      	negs	r5, r5
 80008a8:	4691      	mov	r9, r2
 80008aa:	2600      	movs	r6, #0
 80008ac:	469a      	mov	sl, r3
 80008ae:	1a2d      	subs	r5, r5, r0
 80008b0:	e71e      	b.n	80006f0 <__aeabi_fmul+0x38>
 80008b2:	0020      	movs	r0, r4
 80008b4:	f000 fa90 	bl	8000dd8 <__clzsi2>
 80008b8:	4642      	mov	r2, r8
 80008ba:	1f43      	subs	r3, r0, #5
 80008bc:	409c      	lsls	r4, r3
 80008be:	1a2b      	subs	r3, r5, r0
 80008c0:	3b76      	subs	r3, #118	; 0x76
 80008c2:	407a      	eors	r2, r7
 80008c4:	2000      	movs	r0, #0
 80008c6:	b2d2      	uxtb	r2, r2
 80008c8:	1c5d      	adds	r5, r3, #1
 80008ca:	2e0a      	cmp	r6, #10
 80008cc:	dd00      	ble.n	80008d0 <__aeabi_fmul+0x218>
 80008ce:	e726      	b.n	800071e <__aeabi_fmul+0x66>
 80008d0:	e739      	b.n	8000746 <__aeabi_fmul+0x8e>
 80008d2:	2101      	movs	r1, #1
 80008d4:	1acb      	subs	r3, r1, r3
 80008d6:	2b1b      	cmp	r3, #27
 80008d8:	dd00      	ble.n	80008dc <__aeabi_fmul+0x224>
 80008da:	e73d      	b.n	8000758 <__aeabi_fmul+0xa0>
 80008dc:	359e      	adds	r5, #158	; 0x9e
 80008de:	0021      	movs	r1, r4
 80008e0:	40ac      	lsls	r4, r5
 80008e2:	40d9      	lsrs	r1, r3
 80008e4:	1e63      	subs	r3, r4, #1
 80008e6:	419c      	sbcs	r4, r3
 80008e8:	4321      	orrs	r1, r4
 80008ea:	074b      	lsls	r3, r1, #29
 80008ec:	d004      	beq.n	80008f8 <__aeabi_fmul+0x240>
 80008ee:	230f      	movs	r3, #15
 80008f0:	400b      	ands	r3, r1
 80008f2:	2b04      	cmp	r3, #4
 80008f4:	d000      	beq.n	80008f8 <__aeabi_fmul+0x240>
 80008f6:	3104      	adds	r1, #4
 80008f8:	014b      	lsls	r3, r1, #5
 80008fa:	d504      	bpl.n	8000906 <__aeabi_fmul+0x24e>
 80008fc:	2001      	movs	r0, #1
 80008fe:	2100      	movs	r1, #0
 8000900:	e72c      	b.n	800075c <__aeabi_fmul+0xa4>
 8000902:	001d      	movs	r5, r3
 8000904:	e78f      	b.n	8000826 <__aeabi_fmul+0x16e>
 8000906:	0189      	lsls	r1, r1, #6
 8000908:	2000      	movs	r0, #0
 800090a:	0a49      	lsrs	r1, r1, #9
 800090c:	e726      	b.n	800075c <__aeabi_fmul+0xa4>
 800090e:	2302      	movs	r3, #2
 8000910:	2e0f      	cmp	r6, #15
 8000912:	d10c      	bne.n	800092e <__aeabi_fmul+0x276>
 8000914:	2180      	movs	r1, #128	; 0x80
 8000916:	464b      	mov	r3, r9
 8000918:	03c9      	lsls	r1, r1, #15
 800091a:	420b      	tst	r3, r1
 800091c:	d00d      	beq.n	800093a <__aeabi_fmul+0x282>
 800091e:	420c      	tst	r4, r1
 8000920:	d10b      	bne.n	800093a <__aeabi_fmul+0x282>
 8000922:	4321      	orrs	r1, r4
 8000924:	0249      	lsls	r1, r1, #9
 8000926:	003a      	movs	r2, r7
 8000928:	20ff      	movs	r0, #255	; 0xff
 800092a:	0a49      	lsrs	r1, r1, #9
 800092c:	e716      	b.n	800075c <__aeabi_fmul+0xa4>
 800092e:	2e0b      	cmp	r6, #11
 8000930:	d000      	beq.n	8000934 <__aeabi_fmul+0x27c>
 8000932:	e6f7      	b.n	8000724 <__aeabi_fmul+0x6c>
 8000934:	46a1      	mov	r9, r4
 8000936:	469a      	mov	sl, r3
 8000938:	e736      	b.n	80007a8 <__aeabi_fmul+0xf0>
 800093a:	2180      	movs	r1, #128	; 0x80
 800093c:	464b      	mov	r3, r9
 800093e:	03c9      	lsls	r1, r1, #15
 8000940:	4319      	orrs	r1, r3
 8000942:	0249      	lsls	r1, r1, #9
 8000944:	4642      	mov	r2, r8
 8000946:	20ff      	movs	r0, #255	; 0xff
 8000948:	0a49      	lsrs	r1, r1, #9
 800094a:	e707      	b.n	800075c <__aeabi_fmul+0xa4>
 800094c:	2303      	movs	r3, #3
 800094e:	e7df      	b.n	8000910 <__aeabi_fmul+0x258>
 8000950:	f7ffffff 	.word	0xf7ffffff

08000954 <__aeabi_fsub>:
 8000954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000956:	46c6      	mov	lr, r8
 8000958:	0243      	lsls	r3, r0, #9
 800095a:	0a5b      	lsrs	r3, r3, #9
 800095c:	0045      	lsls	r5, r0, #1
 800095e:	00da      	lsls	r2, r3, #3
 8000960:	0fc4      	lsrs	r4, r0, #31
 8000962:	0248      	lsls	r0, r1, #9
 8000964:	004f      	lsls	r7, r1, #1
 8000966:	4694      	mov	ip, r2
 8000968:	0a42      	lsrs	r2, r0, #9
 800096a:	001e      	movs	r6, r3
 800096c:	4690      	mov	r8, r2
 800096e:	b500      	push	{lr}
 8000970:	0e2d      	lsrs	r5, r5, #24
 8000972:	0e3f      	lsrs	r7, r7, #24
 8000974:	0fc9      	lsrs	r1, r1, #31
 8000976:	0980      	lsrs	r0, r0, #6
 8000978:	2fff      	cmp	r7, #255	; 0xff
 800097a:	d059      	beq.n	8000a30 <__aeabi_fsub+0xdc>
 800097c:	2201      	movs	r2, #1
 800097e:	4051      	eors	r1, r2
 8000980:	428c      	cmp	r4, r1
 8000982:	d039      	beq.n	80009f8 <__aeabi_fsub+0xa4>
 8000984:	1bea      	subs	r2, r5, r7
 8000986:	2a00      	cmp	r2, #0
 8000988:	dd58      	ble.n	8000a3c <__aeabi_fsub+0xe8>
 800098a:	2f00      	cmp	r7, #0
 800098c:	d068      	beq.n	8000a60 <__aeabi_fsub+0x10c>
 800098e:	2dff      	cmp	r5, #255	; 0xff
 8000990:	d100      	bne.n	8000994 <__aeabi_fsub+0x40>
 8000992:	e0d1      	b.n	8000b38 <__aeabi_fsub+0x1e4>
 8000994:	2380      	movs	r3, #128	; 0x80
 8000996:	04db      	lsls	r3, r3, #19
 8000998:	4318      	orrs	r0, r3
 800099a:	2a1b      	cmp	r2, #27
 800099c:	dc00      	bgt.n	80009a0 <__aeabi_fsub+0x4c>
 800099e:	e0e3      	b.n	8000b68 <__aeabi_fsub+0x214>
 80009a0:	2301      	movs	r3, #1
 80009a2:	4662      	mov	r2, ip
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	015a      	lsls	r2, r3, #5
 80009a8:	d400      	bmi.n	80009ac <__aeabi_fsub+0x58>
 80009aa:	e0ac      	b.n	8000b06 <__aeabi_fsub+0x1b2>
 80009ac:	019b      	lsls	r3, r3, #6
 80009ae:	099e      	lsrs	r6, r3, #6
 80009b0:	0030      	movs	r0, r6
 80009b2:	f000 fa11 	bl	8000dd8 <__clzsi2>
 80009b6:	0033      	movs	r3, r6
 80009b8:	3805      	subs	r0, #5
 80009ba:	4083      	lsls	r3, r0
 80009bc:	4285      	cmp	r5, r0
 80009be:	dc00      	bgt.n	80009c2 <__aeabi_fsub+0x6e>
 80009c0:	e0c6      	b.n	8000b50 <__aeabi_fsub+0x1fc>
 80009c2:	4ab2      	ldr	r2, [pc, #712]	; (8000c8c <__aeabi_fsub+0x338>)
 80009c4:	1a2d      	subs	r5, r5, r0
 80009c6:	4013      	ands	r3, r2
 80009c8:	075a      	lsls	r2, r3, #29
 80009ca:	d004      	beq.n	80009d6 <__aeabi_fsub+0x82>
 80009cc:	220f      	movs	r2, #15
 80009ce:	401a      	ands	r2, r3
 80009d0:	2a04      	cmp	r2, #4
 80009d2:	d000      	beq.n	80009d6 <__aeabi_fsub+0x82>
 80009d4:	3304      	adds	r3, #4
 80009d6:	015a      	lsls	r2, r3, #5
 80009d8:	d400      	bmi.n	80009dc <__aeabi_fsub+0x88>
 80009da:	e097      	b.n	8000b0c <__aeabi_fsub+0x1b8>
 80009dc:	1c6a      	adds	r2, r5, #1
 80009de:	2dfe      	cmp	r5, #254	; 0xfe
 80009e0:	d100      	bne.n	80009e4 <__aeabi_fsub+0x90>
 80009e2:	e084      	b.n	8000aee <__aeabi_fsub+0x19a>
 80009e4:	019b      	lsls	r3, r3, #6
 80009e6:	0a5e      	lsrs	r6, r3, #9
 80009e8:	b2d2      	uxtb	r2, r2
 80009ea:	05d0      	lsls	r0, r2, #23
 80009ec:	4330      	orrs	r0, r6
 80009ee:	07e4      	lsls	r4, r4, #31
 80009f0:	4320      	orrs	r0, r4
 80009f2:	bc80      	pop	{r7}
 80009f4:	46b8      	mov	r8, r7
 80009f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009f8:	1bea      	subs	r2, r5, r7
 80009fa:	2a00      	cmp	r2, #0
 80009fc:	dd41      	ble.n	8000a82 <__aeabi_fsub+0x12e>
 80009fe:	2f00      	cmp	r7, #0
 8000a00:	d06b      	beq.n	8000ada <__aeabi_fsub+0x186>
 8000a02:	2dff      	cmp	r5, #255	; 0xff
 8000a04:	d100      	bne.n	8000a08 <__aeabi_fsub+0xb4>
 8000a06:	e097      	b.n	8000b38 <__aeabi_fsub+0x1e4>
 8000a08:	2380      	movs	r3, #128	; 0x80
 8000a0a:	04db      	lsls	r3, r3, #19
 8000a0c:	4318      	orrs	r0, r3
 8000a0e:	2a1b      	cmp	r2, #27
 8000a10:	dc00      	bgt.n	8000a14 <__aeabi_fsub+0xc0>
 8000a12:	e0cc      	b.n	8000bae <__aeabi_fsub+0x25a>
 8000a14:	2301      	movs	r3, #1
 8000a16:	4463      	add	r3, ip
 8000a18:	015a      	lsls	r2, r3, #5
 8000a1a:	d574      	bpl.n	8000b06 <__aeabi_fsub+0x1b2>
 8000a1c:	3501      	adds	r5, #1
 8000a1e:	2dff      	cmp	r5, #255	; 0xff
 8000a20:	d065      	beq.n	8000aee <__aeabi_fsub+0x19a>
 8000a22:	2201      	movs	r2, #1
 8000a24:	499a      	ldr	r1, [pc, #616]	; (8000c90 <__aeabi_fsub+0x33c>)
 8000a26:	401a      	ands	r2, r3
 8000a28:	085b      	lsrs	r3, r3, #1
 8000a2a:	400b      	ands	r3, r1
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	e7cb      	b.n	80009c8 <__aeabi_fsub+0x74>
 8000a30:	2800      	cmp	r0, #0
 8000a32:	d01f      	beq.n	8000a74 <__aeabi_fsub+0x120>
 8000a34:	428c      	cmp	r4, r1
 8000a36:	d022      	beq.n	8000a7e <__aeabi_fsub+0x12a>
 8000a38:	002a      	movs	r2, r5
 8000a3a:	3aff      	subs	r2, #255	; 0xff
 8000a3c:	2a00      	cmp	r2, #0
 8000a3e:	d035      	beq.n	8000aac <__aeabi_fsub+0x158>
 8000a40:	1b7a      	subs	r2, r7, r5
 8000a42:	2d00      	cmp	r5, #0
 8000a44:	d000      	beq.n	8000a48 <__aeabi_fsub+0xf4>
 8000a46:	e099      	b.n	8000b7c <__aeabi_fsub+0x228>
 8000a48:	4663      	mov	r3, ip
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d100      	bne.n	8000a50 <__aeabi_fsub+0xfc>
 8000a4e:	e0dd      	b.n	8000c0c <__aeabi_fsub+0x2b8>
 8000a50:	1e53      	subs	r3, r2, #1
 8000a52:	2a01      	cmp	r2, #1
 8000a54:	d100      	bne.n	8000a58 <__aeabi_fsub+0x104>
 8000a56:	e105      	b.n	8000c64 <__aeabi_fsub+0x310>
 8000a58:	2aff      	cmp	r2, #255	; 0xff
 8000a5a:	d06b      	beq.n	8000b34 <__aeabi_fsub+0x1e0>
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	e094      	b.n	8000b8a <__aeabi_fsub+0x236>
 8000a60:	2800      	cmp	r0, #0
 8000a62:	d073      	beq.n	8000b4c <__aeabi_fsub+0x1f8>
 8000a64:	1e51      	subs	r1, r2, #1
 8000a66:	2a01      	cmp	r2, #1
 8000a68:	d100      	bne.n	8000a6c <__aeabi_fsub+0x118>
 8000a6a:	e0df      	b.n	8000c2c <__aeabi_fsub+0x2d8>
 8000a6c:	2aff      	cmp	r2, #255	; 0xff
 8000a6e:	d063      	beq.n	8000b38 <__aeabi_fsub+0x1e4>
 8000a70:	000a      	movs	r2, r1
 8000a72:	e792      	b.n	800099a <__aeabi_fsub+0x46>
 8000a74:	2201      	movs	r2, #1
 8000a76:	4051      	eors	r1, r2
 8000a78:	42a1      	cmp	r1, r4
 8000a7a:	d000      	beq.n	8000a7e <__aeabi_fsub+0x12a>
 8000a7c:	e782      	b.n	8000984 <__aeabi_fsub+0x30>
 8000a7e:	002a      	movs	r2, r5
 8000a80:	3aff      	subs	r2, #255	; 0xff
 8000a82:	2a00      	cmp	r2, #0
 8000a84:	d036      	beq.n	8000af4 <__aeabi_fsub+0x1a0>
 8000a86:	1b7a      	subs	r2, r7, r5
 8000a88:	2d00      	cmp	r5, #0
 8000a8a:	d100      	bne.n	8000a8e <__aeabi_fsub+0x13a>
 8000a8c:	e0aa      	b.n	8000be4 <__aeabi_fsub+0x290>
 8000a8e:	2fff      	cmp	r7, #255	; 0xff
 8000a90:	d100      	bne.n	8000a94 <__aeabi_fsub+0x140>
 8000a92:	e0da      	b.n	8000c4a <__aeabi_fsub+0x2f6>
 8000a94:	2380      	movs	r3, #128	; 0x80
 8000a96:	4661      	mov	r1, ip
 8000a98:	04db      	lsls	r3, r3, #19
 8000a9a:	4319      	orrs	r1, r3
 8000a9c:	468c      	mov	ip, r1
 8000a9e:	2a1b      	cmp	r2, #27
 8000aa0:	dc00      	bgt.n	8000aa4 <__aeabi_fsub+0x150>
 8000aa2:	e0d4      	b.n	8000c4e <__aeabi_fsub+0x2fa>
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	003d      	movs	r5, r7
 8000aa8:	181b      	adds	r3, r3, r0
 8000aaa:	e7b5      	b.n	8000a18 <__aeabi_fsub+0xc4>
 8000aac:	27fe      	movs	r7, #254	; 0xfe
 8000aae:	1c6a      	adds	r2, r5, #1
 8000ab0:	4217      	tst	r7, r2
 8000ab2:	d171      	bne.n	8000b98 <__aeabi_fsub+0x244>
 8000ab4:	2d00      	cmp	r5, #0
 8000ab6:	d000      	beq.n	8000aba <__aeabi_fsub+0x166>
 8000ab8:	e09e      	b.n	8000bf8 <__aeabi_fsub+0x2a4>
 8000aba:	4663      	mov	r3, ip
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d100      	bne.n	8000ac2 <__aeabi_fsub+0x16e>
 8000ac0:	e0d5      	b.n	8000c6e <__aeabi_fsub+0x31a>
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2800      	cmp	r0, #0
 8000ac6:	d100      	bne.n	8000aca <__aeabi_fsub+0x176>
 8000ac8:	e78f      	b.n	80009ea <__aeabi_fsub+0x96>
 8000aca:	1a1b      	subs	r3, r3, r0
 8000acc:	015e      	lsls	r6, r3, #5
 8000ace:	d400      	bmi.n	8000ad2 <__aeabi_fsub+0x17e>
 8000ad0:	e0d6      	b.n	8000c80 <__aeabi_fsub+0x32c>
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	000c      	movs	r4, r1
 8000ad6:	1ac3      	subs	r3, r0, r3
 8000ad8:	e776      	b.n	80009c8 <__aeabi_fsub+0x74>
 8000ada:	2800      	cmp	r0, #0
 8000adc:	d036      	beq.n	8000b4c <__aeabi_fsub+0x1f8>
 8000ade:	1e51      	subs	r1, r2, #1
 8000ae0:	2a01      	cmp	r2, #1
 8000ae2:	d100      	bne.n	8000ae6 <__aeabi_fsub+0x192>
 8000ae4:	e09a      	b.n	8000c1c <__aeabi_fsub+0x2c8>
 8000ae6:	2aff      	cmp	r2, #255	; 0xff
 8000ae8:	d026      	beq.n	8000b38 <__aeabi_fsub+0x1e4>
 8000aea:	000a      	movs	r2, r1
 8000aec:	e78f      	b.n	8000a0e <__aeabi_fsub+0xba>
 8000aee:	22ff      	movs	r2, #255	; 0xff
 8000af0:	2600      	movs	r6, #0
 8000af2:	e77a      	b.n	80009ea <__aeabi_fsub+0x96>
 8000af4:	27fe      	movs	r7, #254	; 0xfe
 8000af6:	1c6a      	adds	r2, r5, #1
 8000af8:	4217      	tst	r7, r2
 8000afa:	d062      	beq.n	8000bc2 <__aeabi_fsub+0x26e>
 8000afc:	2aff      	cmp	r2, #255	; 0xff
 8000afe:	d0f6      	beq.n	8000aee <__aeabi_fsub+0x19a>
 8000b00:	0015      	movs	r5, r2
 8000b02:	4460      	add	r0, ip
 8000b04:	0843      	lsrs	r3, r0, #1
 8000b06:	075a      	lsls	r2, r3, #29
 8000b08:	d000      	beq.n	8000b0c <__aeabi_fsub+0x1b8>
 8000b0a:	e75f      	b.n	80009cc <__aeabi_fsub+0x78>
 8000b0c:	08db      	lsrs	r3, r3, #3
 8000b0e:	2dff      	cmp	r5, #255	; 0xff
 8000b10:	d012      	beq.n	8000b38 <__aeabi_fsub+0x1e4>
 8000b12:	025b      	lsls	r3, r3, #9
 8000b14:	0a5e      	lsrs	r6, r3, #9
 8000b16:	b2ea      	uxtb	r2, r5
 8000b18:	e767      	b.n	80009ea <__aeabi_fsub+0x96>
 8000b1a:	4662      	mov	r2, ip
 8000b1c:	2a00      	cmp	r2, #0
 8000b1e:	d100      	bne.n	8000b22 <__aeabi_fsub+0x1ce>
 8000b20:	e093      	b.n	8000c4a <__aeabi_fsub+0x2f6>
 8000b22:	2800      	cmp	r0, #0
 8000b24:	d008      	beq.n	8000b38 <__aeabi_fsub+0x1e4>
 8000b26:	2280      	movs	r2, #128	; 0x80
 8000b28:	03d2      	lsls	r2, r2, #15
 8000b2a:	4213      	tst	r3, r2
 8000b2c:	d004      	beq.n	8000b38 <__aeabi_fsub+0x1e4>
 8000b2e:	4640      	mov	r0, r8
 8000b30:	4210      	tst	r0, r2
 8000b32:	d101      	bne.n	8000b38 <__aeabi_fsub+0x1e4>
 8000b34:	000c      	movs	r4, r1
 8000b36:	4643      	mov	r3, r8
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d0d8      	beq.n	8000aee <__aeabi_fsub+0x19a>
 8000b3c:	2680      	movs	r6, #128	; 0x80
 8000b3e:	03f6      	lsls	r6, r6, #15
 8000b40:	431e      	orrs	r6, r3
 8000b42:	0276      	lsls	r6, r6, #9
 8000b44:	22ff      	movs	r2, #255	; 0xff
 8000b46:	0a76      	lsrs	r6, r6, #9
 8000b48:	e74f      	b.n	80009ea <__aeabi_fsub+0x96>
 8000b4a:	4643      	mov	r3, r8
 8000b4c:	0015      	movs	r5, r2
 8000b4e:	e7de      	b.n	8000b0e <__aeabi_fsub+0x1ba>
 8000b50:	2220      	movs	r2, #32
 8000b52:	1b40      	subs	r0, r0, r5
 8000b54:	3001      	adds	r0, #1
 8000b56:	1a12      	subs	r2, r2, r0
 8000b58:	0019      	movs	r1, r3
 8000b5a:	4093      	lsls	r3, r2
 8000b5c:	40c1      	lsrs	r1, r0
 8000b5e:	1e5a      	subs	r2, r3, #1
 8000b60:	4193      	sbcs	r3, r2
 8000b62:	2500      	movs	r5, #0
 8000b64:	430b      	orrs	r3, r1
 8000b66:	e72f      	b.n	80009c8 <__aeabi_fsub+0x74>
 8000b68:	2320      	movs	r3, #32
 8000b6a:	1a9b      	subs	r3, r3, r2
 8000b6c:	0001      	movs	r1, r0
 8000b6e:	4098      	lsls	r0, r3
 8000b70:	0003      	movs	r3, r0
 8000b72:	40d1      	lsrs	r1, r2
 8000b74:	1e5a      	subs	r2, r3, #1
 8000b76:	4193      	sbcs	r3, r2
 8000b78:	430b      	orrs	r3, r1
 8000b7a:	e712      	b.n	80009a2 <__aeabi_fsub+0x4e>
 8000b7c:	2fff      	cmp	r7, #255	; 0xff
 8000b7e:	d0d9      	beq.n	8000b34 <__aeabi_fsub+0x1e0>
 8000b80:	2380      	movs	r3, #128	; 0x80
 8000b82:	4664      	mov	r4, ip
 8000b84:	04db      	lsls	r3, r3, #19
 8000b86:	431c      	orrs	r4, r3
 8000b88:	46a4      	mov	ip, r4
 8000b8a:	2a1b      	cmp	r2, #27
 8000b8c:	dd52      	ble.n	8000c34 <__aeabi_fsub+0x2e0>
 8000b8e:	2301      	movs	r3, #1
 8000b90:	000c      	movs	r4, r1
 8000b92:	003d      	movs	r5, r7
 8000b94:	1ac3      	subs	r3, r0, r3
 8000b96:	e706      	b.n	80009a6 <__aeabi_fsub+0x52>
 8000b98:	4663      	mov	r3, ip
 8000b9a:	1a1e      	subs	r6, r3, r0
 8000b9c:	0173      	lsls	r3, r6, #5
 8000b9e:	d439      	bmi.n	8000c14 <__aeabi_fsub+0x2c0>
 8000ba0:	2e00      	cmp	r6, #0
 8000ba2:	d000      	beq.n	8000ba6 <__aeabi_fsub+0x252>
 8000ba4:	e704      	b.n	80009b0 <__aeabi_fsub+0x5c>
 8000ba6:	2400      	movs	r4, #0
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2600      	movs	r6, #0
 8000bac:	e71d      	b.n	80009ea <__aeabi_fsub+0x96>
 8000bae:	2320      	movs	r3, #32
 8000bb0:	1a9b      	subs	r3, r3, r2
 8000bb2:	0001      	movs	r1, r0
 8000bb4:	4098      	lsls	r0, r3
 8000bb6:	0003      	movs	r3, r0
 8000bb8:	40d1      	lsrs	r1, r2
 8000bba:	1e5a      	subs	r2, r3, #1
 8000bbc:	4193      	sbcs	r3, r2
 8000bbe:	430b      	orrs	r3, r1
 8000bc0:	e729      	b.n	8000a16 <__aeabi_fsub+0xc2>
 8000bc2:	2d00      	cmp	r5, #0
 8000bc4:	d1a9      	bne.n	8000b1a <__aeabi_fsub+0x1c6>
 8000bc6:	4663      	mov	r3, ip
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d056      	beq.n	8000c7a <__aeabi_fsub+0x326>
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2800      	cmp	r0, #0
 8000bd0:	d100      	bne.n	8000bd4 <__aeabi_fsub+0x280>
 8000bd2:	e70a      	b.n	80009ea <__aeabi_fsub+0x96>
 8000bd4:	0003      	movs	r3, r0
 8000bd6:	4463      	add	r3, ip
 8000bd8:	015a      	lsls	r2, r3, #5
 8000bda:	d594      	bpl.n	8000b06 <__aeabi_fsub+0x1b2>
 8000bdc:	4a2b      	ldr	r2, [pc, #172]	; (8000c8c <__aeabi_fsub+0x338>)
 8000bde:	3501      	adds	r5, #1
 8000be0:	4013      	ands	r3, r2
 8000be2:	e790      	b.n	8000b06 <__aeabi_fsub+0x1b2>
 8000be4:	4663      	mov	r3, ip
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d0af      	beq.n	8000b4a <__aeabi_fsub+0x1f6>
 8000bea:	1e53      	subs	r3, r2, #1
 8000bec:	2a01      	cmp	r2, #1
 8000bee:	d015      	beq.n	8000c1c <__aeabi_fsub+0x2c8>
 8000bf0:	2aff      	cmp	r2, #255	; 0xff
 8000bf2:	d02a      	beq.n	8000c4a <__aeabi_fsub+0x2f6>
 8000bf4:	001a      	movs	r2, r3
 8000bf6:	e752      	b.n	8000a9e <__aeabi_fsub+0x14a>
 8000bf8:	4662      	mov	r2, ip
 8000bfa:	2a00      	cmp	r2, #0
 8000bfc:	d191      	bne.n	8000b22 <__aeabi_fsub+0x1ce>
 8000bfe:	2800      	cmp	r0, #0
 8000c00:	d198      	bne.n	8000b34 <__aeabi_fsub+0x1e0>
 8000c02:	2680      	movs	r6, #128	; 0x80
 8000c04:	2400      	movs	r4, #0
 8000c06:	22ff      	movs	r2, #255	; 0xff
 8000c08:	03f6      	lsls	r6, r6, #15
 8000c0a:	e6ee      	b.n	80009ea <__aeabi_fsub+0x96>
 8000c0c:	000c      	movs	r4, r1
 8000c0e:	4643      	mov	r3, r8
 8000c10:	0015      	movs	r5, r2
 8000c12:	e77c      	b.n	8000b0e <__aeabi_fsub+0x1ba>
 8000c14:	4663      	mov	r3, ip
 8000c16:	000c      	movs	r4, r1
 8000c18:	1ac6      	subs	r6, r0, r3
 8000c1a:	e6c9      	b.n	80009b0 <__aeabi_fsub+0x5c>
 8000c1c:	0003      	movs	r3, r0
 8000c1e:	4463      	add	r3, ip
 8000c20:	2501      	movs	r5, #1
 8000c22:	015a      	lsls	r2, r3, #5
 8000c24:	d400      	bmi.n	8000c28 <__aeabi_fsub+0x2d4>
 8000c26:	e76e      	b.n	8000b06 <__aeabi_fsub+0x1b2>
 8000c28:	2502      	movs	r5, #2
 8000c2a:	e6fa      	b.n	8000a22 <__aeabi_fsub+0xce>
 8000c2c:	4663      	mov	r3, ip
 8000c2e:	2501      	movs	r5, #1
 8000c30:	1a1b      	subs	r3, r3, r0
 8000c32:	e6b8      	b.n	80009a6 <__aeabi_fsub+0x52>
 8000c34:	4664      	mov	r4, ip
 8000c36:	2320      	movs	r3, #32
 8000c38:	40d4      	lsrs	r4, r2
 8000c3a:	1a9b      	subs	r3, r3, r2
 8000c3c:	4662      	mov	r2, ip
 8000c3e:	409a      	lsls	r2, r3
 8000c40:	0013      	movs	r3, r2
 8000c42:	1e5a      	subs	r2, r3, #1
 8000c44:	4193      	sbcs	r3, r2
 8000c46:	4323      	orrs	r3, r4
 8000c48:	e7a2      	b.n	8000b90 <__aeabi_fsub+0x23c>
 8000c4a:	4643      	mov	r3, r8
 8000c4c:	e774      	b.n	8000b38 <__aeabi_fsub+0x1e4>
 8000c4e:	4661      	mov	r1, ip
 8000c50:	2320      	movs	r3, #32
 8000c52:	40d1      	lsrs	r1, r2
 8000c54:	1a9b      	subs	r3, r3, r2
 8000c56:	4662      	mov	r2, ip
 8000c58:	409a      	lsls	r2, r3
 8000c5a:	0013      	movs	r3, r2
 8000c5c:	1e5a      	subs	r2, r3, #1
 8000c5e:	4193      	sbcs	r3, r2
 8000c60:	430b      	orrs	r3, r1
 8000c62:	e720      	b.n	8000aa6 <__aeabi_fsub+0x152>
 8000c64:	4663      	mov	r3, ip
 8000c66:	000c      	movs	r4, r1
 8000c68:	2501      	movs	r5, #1
 8000c6a:	1ac3      	subs	r3, r0, r3
 8000c6c:	e69b      	b.n	80009a6 <__aeabi_fsub+0x52>
 8000c6e:	2800      	cmp	r0, #0
 8000c70:	d099      	beq.n	8000ba6 <__aeabi_fsub+0x252>
 8000c72:	000c      	movs	r4, r1
 8000c74:	4646      	mov	r6, r8
 8000c76:	2200      	movs	r2, #0
 8000c78:	e6b7      	b.n	80009ea <__aeabi_fsub+0x96>
 8000c7a:	4646      	mov	r6, r8
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	e6b4      	b.n	80009ea <__aeabi_fsub+0x96>
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d000      	beq.n	8000c86 <__aeabi_fsub+0x332>
 8000c84:	e73f      	b.n	8000b06 <__aeabi_fsub+0x1b2>
 8000c86:	2400      	movs	r4, #0
 8000c88:	2600      	movs	r6, #0
 8000c8a:	e6ae      	b.n	80009ea <__aeabi_fsub+0x96>
 8000c8c:	fbffffff 	.word	0xfbffffff
 8000c90:	7dffffff 	.word	0x7dffffff

08000c94 <__aeabi_f2iz>:
 8000c94:	0241      	lsls	r1, r0, #9
 8000c96:	0042      	lsls	r2, r0, #1
 8000c98:	0fc3      	lsrs	r3, r0, #31
 8000c9a:	0a49      	lsrs	r1, r1, #9
 8000c9c:	2000      	movs	r0, #0
 8000c9e:	0e12      	lsrs	r2, r2, #24
 8000ca0:	2a7e      	cmp	r2, #126	; 0x7e
 8000ca2:	dd03      	ble.n	8000cac <__aeabi_f2iz+0x18>
 8000ca4:	2a9d      	cmp	r2, #157	; 0x9d
 8000ca6:	dd02      	ble.n	8000cae <__aeabi_f2iz+0x1a>
 8000ca8:	4a09      	ldr	r2, [pc, #36]	; (8000cd0 <__aeabi_f2iz+0x3c>)
 8000caa:	1898      	adds	r0, r3, r2
 8000cac:	4770      	bx	lr
 8000cae:	2080      	movs	r0, #128	; 0x80
 8000cb0:	0400      	lsls	r0, r0, #16
 8000cb2:	4301      	orrs	r1, r0
 8000cb4:	2a95      	cmp	r2, #149	; 0x95
 8000cb6:	dc07      	bgt.n	8000cc8 <__aeabi_f2iz+0x34>
 8000cb8:	2096      	movs	r0, #150	; 0x96
 8000cba:	1a82      	subs	r2, r0, r2
 8000cbc:	40d1      	lsrs	r1, r2
 8000cbe:	4248      	negs	r0, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d1f3      	bne.n	8000cac <__aeabi_f2iz+0x18>
 8000cc4:	0008      	movs	r0, r1
 8000cc6:	e7f1      	b.n	8000cac <__aeabi_f2iz+0x18>
 8000cc8:	3a96      	subs	r2, #150	; 0x96
 8000cca:	4091      	lsls	r1, r2
 8000ccc:	e7f7      	b.n	8000cbe <__aeabi_f2iz+0x2a>
 8000cce:	46c0      	nop			; (mov r8, r8)
 8000cd0:	7fffffff 	.word	0x7fffffff

08000cd4 <__aeabi_ui2f>:
 8000cd4:	b570      	push	{r4, r5, r6, lr}
 8000cd6:	1e04      	subs	r4, r0, #0
 8000cd8:	d00e      	beq.n	8000cf8 <__aeabi_ui2f+0x24>
 8000cda:	f000 f87d 	bl	8000dd8 <__clzsi2>
 8000cde:	239e      	movs	r3, #158	; 0x9e
 8000ce0:	0001      	movs	r1, r0
 8000ce2:	1a1b      	subs	r3, r3, r0
 8000ce4:	2b96      	cmp	r3, #150	; 0x96
 8000ce6:	dc0c      	bgt.n	8000d02 <__aeabi_ui2f+0x2e>
 8000ce8:	2808      	cmp	r0, #8
 8000cea:	d02c      	beq.n	8000d46 <__aeabi_ui2f+0x72>
 8000cec:	3908      	subs	r1, #8
 8000cee:	408c      	lsls	r4, r1
 8000cf0:	0264      	lsls	r4, r4, #9
 8000cf2:	0a64      	lsrs	r4, r4, #9
 8000cf4:	b2d8      	uxtb	r0, r3
 8000cf6:	e001      	b.n	8000cfc <__aeabi_ui2f+0x28>
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	2400      	movs	r4, #0
 8000cfc:	05c0      	lsls	r0, r0, #23
 8000cfe:	4320      	orrs	r0, r4
 8000d00:	bd70      	pop	{r4, r5, r6, pc}
 8000d02:	2b99      	cmp	r3, #153	; 0x99
 8000d04:	dd0a      	ble.n	8000d1c <__aeabi_ui2f+0x48>
 8000d06:	0002      	movs	r2, r0
 8000d08:	0020      	movs	r0, r4
 8000d0a:	321b      	adds	r2, #27
 8000d0c:	4090      	lsls	r0, r2
 8000d0e:	0002      	movs	r2, r0
 8000d10:	1e50      	subs	r0, r2, #1
 8000d12:	4182      	sbcs	r2, r0
 8000d14:	2005      	movs	r0, #5
 8000d16:	1a40      	subs	r0, r0, r1
 8000d18:	40c4      	lsrs	r4, r0
 8000d1a:	4314      	orrs	r4, r2
 8000d1c:	2905      	cmp	r1, #5
 8000d1e:	dc16      	bgt.n	8000d4e <__aeabi_ui2f+0x7a>
 8000d20:	0022      	movs	r2, r4
 8000d22:	480f      	ldr	r0, [pc, #60]	; (8000d60 <__aeabi_ui2f+0x8c>)
 8000d24:	4002      	ands	r2, r0
 8000d26:	0765      	lsls	r5, r4, #29
 8000d28:	d009      	beq.n	8000d3e <__aeabi_ui2f+0x6a>
 8000d2a:	250f      	movs	r5, #15
 8000d2c:	402c      	ands	r4, r5
 8000d2e:	2c04      	cmp	r4, #4
 8000d30:	d005      	beq.n	8000d3e <__aeabi_ui2f+0x6a>
 8000d32:	3204      	adds	r2, #4
 8000d34:	0154      	lsls	r4, r2, #5
 8000d36:	d502      	bpl.n	8000d3e <__aeabi_ui2f+0x6a>
 8000d38:	239f      	movs	r3, #159	; 0x9f
 8000d3a:	4002      	ands	r2, r0
 8000d3c:	1a5b      	subs	r3, r3, r1
 8000d3e:	0192      	lsls	r2, r2, #6
 8000d40:	0a54      	lsrs	r4, r2, #9
 8000d42:	b2d8      	uxtb	r0, r3
 8000d44:	e7da      	b.n	8000cfc <__aeabi_ui2f+0x28>
 8000d46:	0264      	lsls	r4, r4, #9
 8000d48:	2096      	movs	r0, #150	; 0x96
 8000d4a:	0a64      	lsrs	r4, r4, #9
 8000d4c:	e7d6      	b.n	8000cfc <__aeabi_ui2f+0x28>
 8000d4e:	1f4a      	subs	r2, r1, #5
 8000d50:	4094      	lsls	r4, r2
 8000d52:	0022      	movs	r2, r4
 8000d54:	4802      	ldr	r0, [pc, #8]	; (8000d60 <__aeabi_ui2f+0x8c>)
 8000d56:	4002      	ands	r2, r0
 8000d58:	0765      	lsls	r5, r4, #29
 8000d5a:	d0f0      	beq.n	8000d3e <__aeabi_ui2f+0x6a>
 8000d5c:	e7e5      	b.n	8000d2a <__aeabi_ui2f+0x56>
 8000d5e:	46c0      	nop			; (mov r8, r8)
 8000d60:	fbffffff 	.word	0xfbffffff

08000d64 <__aeabi_cfrcmple>:
 8000d64:	4684      	mov	ip, r0
 8000d66:	0008      	movs	r0, r1
 8000d68:	4661      	mov	r1, ip
 8000d6a:	e7ff      	b.n	8000d6c <__aeabi_cfcmpeq>

08000d6c <__aeabi_cfcmpeq>:
 8000d6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000d6e:	f000 f8c9 	bl	8000f04 <__lesf2>
 8000d72:	2800      	cmp	r0, #0
 8000d74:	d401      	bmi.n	8000d7a <__aeabi_cfcmpeq+0xe>
 8000d76:	2100      	movs	r1, #0
 8000d78:	42c8      	cmn	r0, r1
 8000d7a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000d7c <__aeabi_fcmpeq>:
 8000d7c:	b510      	push	{r4, lr}
 8000d7e:	f000 f855 	bl	8000e2c <__eqsf2>
 8000d82:	4240      	negs	r0, r0
 8000d84:	3001      	adds	r0, #1
 8000d86:	bd10      	pop	{r4, pc}

08000d88 <__aeabi_fcmplt>:
 8000d88:	b510      	push	{r4, lr}
 8000d8a:	f000 f8bb 	bl	8000f04 <__lesf2>
 8000d8e:	2800      	cmp	r0, #0
 8000d90:	db01      	blt.n	8000d96 <__aeabi_fcmplt+0xe>
 8000d92:	2000      	movs	r0, #0
 8000d94:	bd10      	pop	{r4, pc}
 8000d96:	2001      	movs	r0, #1
 8000d98:	bd10      	pop	{r4, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)

08000d9c <__aeabi_fcmple>:
 8000d9c:	b510      	push	{r4, lr}
 8000d9e:	f000 f8b1 	bl	8000f04 <__lesf2>
 8000da2:	2800      	cmp	r0, #0
 8000da4:	dd01      	ble.n	8000daa <__aeabi_fcmple+0xe>
 8000da6:	2000      	movs	r0, #0
 8000da8:	bd10      	pop	{r4, pc}
 8000daa:	2001      	movs	r0, #1
 8000dac:	bd10      	pop	{r4, pc}
 8000dae:	46c0      	nop			; (mov r8, r8)

08000db0 <__aeabi_fcmpgt>:
 8000db0:	b510      	push	{r4, lr}
 8000db2:	f000 f861 	bl	8000e78 <__gesf2>
 8000db6:	2800      	cmp	r0, #0
 8000db8:	dc01      	bgt.n	8000dbe <__aeabi_fcmpgt+0xe>
 8000dba:	2000      	movs	r0, #0
 8000dbc:	bd10      	pop	{r4, pc}
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	bd10      	pop	{r4, pc}
 8000dc2:	46c0      	nop			; (mov r8, r8)

08000dc4 <__aeabi_fcmpge>:
 8000dc4:	b510      	push	{r4, lr}
 8000dc6:	f000 f857 	bl	8000e78 <__gesf2>
 8000dca:	2800      	cmp	r0, #0
 8000dcc:	da01      	bge.n	8000dd2 <__aeabi_fcmpge+0xe>
 8000dce:	2000      	movs	r0, #0
 8000dd0:	bd10      	pop	{r4, pc}
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	bd10      	pop	{r4, pc}
 8000dd6:	46c0      	nop			; (mov r8, r8)

08000dd8 <__clzsi2>:
 8000dd8:	211c      	movs	r1, #28
 8000dda:	2301      	movs	r3, #1
 8000ddc:	041b      	lsls	r3, r3, #16
 8000dde:	4298      	cmp	r0, r3
 8000de0:	d301      	bcc.n	8000de6 <__clzsi2+0xe>
 8000de2:	0c00      	lsrs	r0, r0, #16
 8000de4:	3910      	subs	r1, #16
 8000de6:	0a1b      	lsrs	r3, r3, #8
 8000de8:	4298      	cmp	r0, r3
 8000dea:	d301      	bcc.n	8000df0 <__clzsi2+0x18>
 8000dec:	0a00      	lsrs	r0, r0, #8
 8000dee:	3908      	subs	r1, #8
 8000df0:	091b      	lsrs	r3, r3, #4
 8000df2:	4298      	cmp	r0, r3
 8000df4:	d301      	bcc.n	8000dfa <__clzsi2+0x22>
 8000df6:	0900      	lsrs	r0, r0, #4
 8000df8:	3904      	subs	r1, #4
 8000dfa:	a202      	add	r2, pc, #8	; (adr r2, 8000e04 <__clzsi2+0x2c>)
 8000dfc:	5c10      	ldrb	r0, [r2, r0]
 8000dfe:	1840      	adds	r0, r0, r1
 8000e00:	4770      	bx	lr
 8000e02:	46c0      	nop			; (mov r8, r8)
 8000e04:	02020304 	.word	0x02020304
 8000e08:	01010101 	.word	0x01010101
	...

08000e14 <__clzdi2>:
 8000e14:	b510      	push	{r4, lr}
 8000e16:	2900      	cmp	r1, #0
 8000e18:	d103      	bne.n	8000e22 <__clzdi2+0xe>
 8000e1a:	f7ff ffdd 	bl	8000dd8 <__clzsi2>
 8000e1e:	3020      	adds	r0, #32
 8000e20:	e002      	b.n	8000e28 <__clzdi2+0x14>
 8000e22:	0008      	movs	r0, r1
 8000e24:	f7ff ffd8 	bl	8000dd8 <__clzsi2>
 8000e28:	bd10      	pop	{r4, pc}
 8000e2a:	46c0      	nop			; (mov r8, r8)

08000e2c <__eqsf2>:
 8000e2c:	b570      	push	{r4, r5, r6, lr}
 8000e2e:	0042      	lsls	r2, r0, #1
 8000e30:	0245      	lsls	r5, r0, #9
 8000e32:	024e      	lsls	r6, r1, #9
 8000e34:	004c      	lsls	r4, r1, #1
 8000e36:	0fc3      	lsrs	r3, r0, #31
 8000e38:	0a6d      	lsrs	r5, r5, #9
 8000e3a:	2001      	movs	r0, #1
 8000e3c:	0e12      	lsrs	r2, r2, #24
 8000e3e:	0a76      	lsrs	r6, r6, #9
 8000e40:	0e24      	lsrs	r4, r4, #24
 8000e42:	0fc9      	lsrs	r1, r1, #31
 8000e44:	2aff      	cmp	r2, #255	; 0xff
 8000e46:	d006      	beq.n	8000e56 <__eqsf2+0x2a>
 8000e48:	2cff      	cmp	r4, #255	; 0xff
 8000e4a:	d003      	beq.n	8000e54 <__eqsf2+0x28>
 8000e4c:	42a2      	cmp	r2, r4
 8000e4e:	d101      	bne.n	8000e54 <__eqsf2+0x28>
 8000e50:	42b5      	cmp	r5, r6
 8000e52:	d006      	beq.n	8000e62 <__eqsf2+0x36>
 8000e54:	bd70      	pop	{r4, r5, r6, pc}
 8000e56:	2d00      	cmp	r5, #0
 8000e58:	d1fc      	bne.n	8000e54 <__eqsf2+0x28>
 8000e5a:	2cff      	cmp	r4, #255	; 0xff
 8000e5c:	d1fa      	bne.n	8000e54 <__eqsf2+0x28>
 8000e5e:	2e00      	cmp	r6, #0
 8000e60:	d1f8      	bne.n	8000e54 <__eqsf2+0x28>
 8000e62:	428b      	cmp	r3, r1
 8000e64:	d006      	beq.n	8000e74 <__eqsf2+0x48>
 8000e66:	2001      	movs	r0, #1
 8000e68:	2a00      	cmp	r2, #0
 8000e6a:	d1f3      	bne.n	8000e54 <__eqsf2+0x28>
 8000e6c:	0028      	movs	r0, r5
 8000e6e:	1e43      	subs	r3, r0, #1
 8000e70:	4198      	sbcs	r0, r3
 8000e72:	e7ef      	b.n	8000e54 <__eqsf2+0x28>
 8000e74:	2000      	movs	r0, #0
 8000e76:	e7ed      	b.n	8000e54 <__eqsf2+0x28>

08000e78 <__gesf2>:
 8000e78:	b570      	push	{r4, r5, r6, lr}
 8000e7a:	0042      	lsls	r2, r0, #1
 8000e7c:	0245      	lsls	r5, r0, #9
 8000e7e:	024e      	lsls	r6, r1, #9
 8000e80:	004c      	lsls	r4, r1, #1
 8000e82:	0fc3      	lsrs	r3, r0, #31
 8000e84:	0a6d      	lsrs	r5, r5, #9
 8000e86:	0e12      	lsrs	r2, r2, #24
 8000e88:	0a76      	lsrs	r6, r6, #9
 8000e8a:	0e24      	lsrs	r4, r4, #24
 8000e8c:	0fc8      	lsrs	r0, r1, #31
 8000e8e:	2aff      	cmp	r2, #255	; 0xff
 8000e90:	d01b      	beq.n	8000eca <__gesf2+0x52>
 8000e92:	2cff      	cmp	r4, #255	; 0xff
 8000e94:	d00e      	beq.n	8000eb4 <__gesf2+0x3c>
 8000e96:	2a00      	cmp	r2, #0
 8000e98:	d11b      	bne.n	8000ed2 <__gesf2+0x5a>
 8000e9a:	2c00      	cmp	r4, #0
 8000e9c:	d101      	bne.n	8000ea2 <__gesf2+0x2a>
 8000e9e:	2e00      	cmp	r6, #0
 8000ea0:	d01c      	beq.n	8000edc <__gesf2+0x64>
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	d00c      	beq.n	8000ec0 <__gesf2+0x48>
 8000ea6:	4283      	cmp	r3, r0
 8000ea8:	d01c      	beq.n	8000ee4 <__gesf2+0x6c>
 8000eaa:	2102      	movs	r1, #2
 8000eac:	1e58      	subs	r0, r3, #1
 8000eae:	4008      	ands	r0, r1
 8000eb0:	3801      	subs	r0, #1
 8000eb2:	bd70      	pop	{r4, r5, r6, pc}
 8000eb4:	2e00      	cmp	r6, #0
 8000eb6:	d122      	bne.n	8000efe <__gesf2+0x86>
 8000eb8:	2a00      	cmp	r2, #0
 8000eba:	d1f4      	bne.n	8000ea6 <__gesf2+0x2e>
 8000ebc:	2d00      	cmp	r5, #0
 8000ebe:	d1f2      	bne.n	8000ea6 <__gesf2+0x2e>
 8000ec0:	2800      	cmp	r0, #0
 8000ec2:	d1f6      	bne.n	8000eb2 <__gesf2+0x3a>
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	4240      	negs	r0, r0
 8000ec8:	e7f3      	b.n	8000eb2 <__gesf2+0x3a>
 8000eca:	2d00      	cmp	r5, #0
 8000ecc:	d117      	bne.n	8000efe <__gesf2+0x86>
 8000ece:	2cff      	cmp	r4, #255	; 0xff
 8000ed0:	d0f0      	beq.n	8000eb4 <__gesf2+0x3c>
 8000ed2:	2c00      	cmp	r4, #0
 8000ed4:	d1e7      	bne.n	8000ea6 <__gesf2+0x2e>
 8000ed6:	2e00      	cmp	r6, #0
 8000ed8:	d1e5      	bne.n	8000ea6 <__gesf2+0x2e>
 8000eda:	e7e6      	b.n	8000eaa <__gesf2+0x32>
 8000edc:	2000      	movs	r0, #0
 8000ede:	2d00      	cmp	r5, #0
 8000ee0:	d0e7      	beq.n	8000eb2 <__gesf2+0x3a>
 8000ee2:	e7e2      	b.n	8000eaa <__gesf2+0x32>
 8000ee4:	42a2      	cmp	r2, r4
 8000ee6:	dc05      	bgt.n	8000ef4 <__gesf2+0x7c>
 8000ee8:	dbea      	blt.n	8000ec0 <__gesf2+0x48>
 8000eea:	42b5      	cmp	r5, r6
 8000eec:	d802      	bhi.n	8000ef4 <__gesf2+0x7c>
 8000eee:	d3e7      	bcc.n	8000ec0 <__gesf2+0x48>
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	e7de      	b.n	8000eb2 <__gesf2+0x3a>
 8000ef4:	4243      	negs	r3, r0
 8000ef6:	4158      	adcs	r0, r3
 8000ef8:	0040      	lsls	r0, r0, #1
 8000efa:	3801      	subs	r0, #1
 8000efc:	e7d9      	b.n	8000eb2 <__gesf2+0x3a>
 8000efe:	2002      	movs	r0, #2
 8000f00:	4240      	negs	r0, r0
 8000f02:	e7d6      	b.n	8000eb2 <__gesf2+0x3a>

08000f04 <__lesf2>:
 8000f04:	b570      	push	{r4, r5, r6, lr}
 8000f06:	0042      	lsls	r2, r0, #1
 8000f08:	0245      	lsls	r5, r0, #9
 8000f0a:	024e      	lsls	r6, r1, #9
 8000f0c:	004c      	lsls	r4, r1, #1
 8000f0e:	0fc3      	lsrs	r3, r0, #31
 8000f10:	0a6d      	lsrs	r5, r5, #9
 8000f12:	0e12      	lsrs	r2, r2, #24
 8000f14:	0a76      	lsrs	r6, r6, #9
 8000f16:	0e24      	lsrs	r4, r4, #24
 8000f18:	0fc8      	lsrs	r0, r1, #31
 8000f1a:	2aff      	cmp	r2, #255	; 0xff
 8000f1c:	d00b      	beq.n	8000f36 <__lesf2+0x32>
 8000f1e:	2cff      	cmp	r4, #255	; 0xff
 8000f20:	d00d      	beq.n	8000f3e <__lesf2+0x3a>
 8000f22:	2a00      	cmp	r2, #0
 8000f24:	d11f      	bne.n	8000f66 <__lesf2+0x62>
 8000f26:	2c00      	cmp	r4, #0
 8000f28:	d116      	bne.n	8000f58 <__lesf2+0x54>
 8000f2a:	2e00      	cmp	r6, #0
 8000f2c:	d114      	bne.n	8000f58 <__lesf2+0x54>
 8000f2e:	2000      	movs	r0, #0
 8000f30:	2d00      	cmp	r5, #0
 8000f32:	d010      	beq.n	8000f56 <__lesf2+0x52>
 8000f34:	e009      	b.n	8000f4a <__lesf2+0x46>
 8000f36:	2d00      	cmp	r5, #0
 8000f38:	d10c      	bne.n	8000f54 <__lesf2+0x50>
 8000f3a:	2cff      	cmp	r4, #255	; 0xff
 8000f3c:	d113      	bne.n	8000f66 <__lesf2+0x62>
 8000f3e:	2e00      	cmp	r6, #0
 8000f40:	d108      	bne.n	8000f54 <__lesf2+0x50>
 8000f42:	2a00      	cmp	r2, #0
 8000f44:	d008      	beq.n	8000f58 <__lesf2+0x54>
 8000f46:	4283      	cmp	r3, r0
 8000f48:	d012      	beq.n	8000f70 <__lesf2+0x6c>
 8000f4a:	2102      	movs	r1, #2
 8000f4c:	1e58      	subs	r0, r3, #1
 8000f4e:	4008      	ands	r0, r1
 8000f50:	3801      	subs	r0, #1
 8000f52:	e000      	b.n	8000f56 <__lesf2+0x52>
 8000f54:	2002      	movs	r0, #2
 8000f56:	bd70      	pop	{r4, r5, r6, pc}
 8000f58:	2d00      	cmp	r5, #0
 8000f5a:	d1f4      	bne.n	8000f46 <__lesf2+0x42>
 8000f5c:	2800      	cmp	r0, #0
 8000f5e:	d1fa      	bne.n	8000f56 <__lesf2+0x52>
 8000f60:	2001      	movs	r0, #1
 8000f62:	4240      	negs	r0, r0
 8000f64:	e7f7      	b.n	8000f56 <__lesf2+0x52>
 8000f66:	2c00      	cmp	r4, #0
 8000f68:	d1ed      	bne.n	8000f46 <__lesf2+0x42>
 8000f6a:	2e00      	cmp	r6, #0
 8000f6c:	d1eb      	bne.n	8000f46 <__lesf2+0x42>
 8000f6e:	e7ec      	b.n	8000f4a <__lesf2+0x46>
 8000f70:	42a2      	cmp	r2, r4
 8000f72:	dc05      	bgt.n	8000f80 <__lesf2+0x7c>
 8000f74:	dbf2      	blt.n	8000f5c <__lesf2+0x58>
 8000f76:	42b5      	cmp	r5, r6
 8000f78:	d802      	bhi.n	8000f80 <__lesf2+0x7c>
 8000f7a:	d3ef      	bcc.n	8000f5c <__lesf2+0x58>
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	e7ea      	b.n	8000f56 <__lesf2+0x52>
 8000f80:	4243      	negs	r3, r0
 8000f82:	4158      	adcs	r0, r3
 8000f84:	0040      	lsls	r0, r0, #1
 8000f86:	3801      	subs	r0, #1
 8000f88:	e7e5      	b.n	8000f56 <__lesf2+0x52>
 8000f8a:	46c0      	nop			; (mov r8, r8)

08000f8c <_Conversion>:
	DIVISION = 1
} ArithmeticOperation;
/* Variables -----------------------------------------------------------------*/
/* Private Function definition -----------------------------------------------*/
uint32_t _Conversion(uint32_t ValueToConvert, float ConversionFactor, ArithmeticOperation ArithmeticOperation)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	1dfb      	adds	r3, r7, #7
 8000f98:	701a      	strb	r2, [r3, #0]
	float TemporaryResult;

	if(ArithmeticOperation == MULTIPLICATION)
 8000f9a:	1dfb      	adds	r3, r7, #7
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d10a      	bne.n	8000fb8 <_Conversion+0x2c>
		TemporaryResult = ValueToConvert * ConversionFactor;
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f7ff fe96 	bl	8000cd4 <__aeabi_ui2f>
 8000fa8:	1c03      	adds	r3, r0, #0
 8000faa:	1c19      	adds	r1, r3, #0
 8000fac:	68b8      	ldr	r0, [r7, #8]
 8000fae:	f7ff fb83 	bl	80006b8 <__aeabi_fmul>
 8000fb2:	1c03      	adds	r3, r0, #0
 8000fb4:	617b      	str	r3, [r7, #20]
 8000fb6:	e00d      	b.n	8000fd4 <_Conversion+0x48>
	else if (ArithmeticOperation == DIVISION)
 8000fb8:	1dfb      	adds	r3, r7, #7
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d109      	bne.n	8000fd4 <_Conversion+0x48>
		TemporaryResult = ValueToConvert / ConversionFactor;
 8000fc0:	68f8      	ldr	r0, [r7, #12]
 8000fc2:	f7ff fe87 	bl	8000cd4 <__aeabi_ui2f>
 8000fc6:	1c03      	adds	r3, r0, #0
 8000fc8:	68b9      	ldr	r1, [r7, #8]
 8000fca:	1c18      	adds	r0, r3, #0
 8000fcc:	f7ff fa5a 	bl	8000484 <__aeabi_fdiv>
 8000fd0:	1c03      	adds	r3, r0, #0
 8000fd2:	617b      	str	r3, [r7, #20]

	return TemporaryResult;
 8000fd4:	6978      	ldr	r0, [r7, #20]
 8000fd6:	f7ff f971 	bl	80002bc <__aeabi_f2uiz>
 8000fda:	0003      	movs	r3, r0
}
 8000fdc:	0018      	movs	r0, r3
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	b006      	add	sp, #24
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <INA233_Init>:

/* Public Function -----------------------------------------------------------*/
void INA233_Init(INA233* Self, uint16_t Address)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	000a      	movs	r2, r1
 8000fee:	1cbb      	adds	r3, r7, #2
 8000ff0:	801a      	strh	r2, [r3, #0]
	Self->Address 		= Address;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	1cba      	adds	r2, r7, #2
 8000ff6:	8812      	ldrh	r2, [r2, #0]
 8000ff8:	801a      	strh	r2, [r3, #0]
	Self->Calibration 	= 2048;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2280      	movs	r2, #128	; 0x80
 8000ffe:	0112      	lsls	r2, r2, #4
 8001000:	805a      	strh	r2, [r3, #2]
	Self->_VIN_LSB_mV 	= 1.25; //=1.25
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a0b      	ldr	r2, [pc, #44]	; (8001034 <INA233_Init+0x50>)
 8001006:	605a      	str	r2, [r3, #4]
	Self->IIN_LSB_uV 	= 2.50;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4a0b      	ldr	r2, [pc, #44]	; (8001038 <INA233_Init+0x54>)
 800100c:	621a      	str	r2, [r3, #32]

	Self->VIN_OV_mV		= 40960 - 1; //Massimo valore. Se metto 40960 invece di 40959 ottengo 0x8000 invece di 0x7FFF
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a0a      	ldr	r2, [pc, #40]	; (800103c <INA233_Init+0x58>)
 8001012:	61da      	str	r2, [r3, #28]
	INA233_VIN_OV_mV_Conversion(Self);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	0018      	movs	r0, r3
 8001018:	f000 f84e 	bl	80010b8 <INA233_VIN_OV_mV_Conversion>
	Self->IIN_OV_uV		= 81920 - 1;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4a08      	ldr	r2, [pc, #32]	; (8001040 <INA233_Init+0x5c>)
 8001020:	631a      	str	r2, [r3, #48]	; 0x30
	INA233_IIN_OV_uV_Conversion(Self);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	0018      	movs	r0, r3
 8001026:	f000 f86d 	bl	8001104 <INA233_IIN_OV_uV_Conversion>
}
 800102a:	46c0      	nop			; (mov r8, r8)
 800102c:	46bd      	mov	sp, r7
 800102e:	b002      	add	sp, #8
 8001030:	bd80      	pop	{r7, pc}
 8001032:	46c0      	nop			; (mov r8, r8)
 8001034:	3fa00000 	.word	0x3fa00000
 8001038:	40200000 	.word	0x40200000
 800103c:	00009fff 	.word	0x00009fff
 8001040:	00013fff 	.word	0x00013fff

08001044 <INA233_WARN_LIMIT_Update>:

void INA233_WARN_LIMIT_Update(INA233* Self)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
	INA233_VIN_UV_mV_Conversion(Self);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	0018      	movs	r0, r3
 8001050:	f000 f81f 	bl	8001092 <INA233_VIN_UV_mV_Conversion>
	INA233_VIN_OV_mV_Conversion(Self);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	0018      	movs	r0, r3
 8001058:	f000 f82e 	bl	80010b8 <INA233_VIN_OV_mV_Conversion>
	INA233_IIN_OV_uV_Conversion(Self);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	0018      	movs	r0, r3
 8001060:	f000 f850 	bl	8001104 <INA233_IIN_OV_uV_Conversion>
}
 8001064:	46c0      	nop			; (mov r8, r8)
 8001066:	46bd      	mov	sp, r7
 8001068:	b002      	add	sp, #8
 800106a:	bd80      	pop	{r7, pc}

0800106c <INA233_VIN_Conversion>:

void INA233_VIN_Conversion(INA233* Self)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	Self->VIN_mV = _Conversion(Self->VIN, Self->_VIN_LSB_mV, MULTIPLICATION);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6898      	ldr	r0, [r3, #8]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	1c19      	adds	r1, r3, #0
 8001080:	f7ff ff84 	bl	8000f8c <_Conversion>
 8001084:	0002      	movs	r2, r0
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	615a      	str	r2, [r3, #20]
}
 800108a:	46c0      	nop			; (mov r8, r8)
 800108c:	46bd      	mov	sp, r7
 800108e:	b002      	add	sp, #8
 8001090:	bd80      	pop	{r7, pc}

08001092 <INA233_VIN_UV_mV_Conversion>:

void INA233_VIN_UV_mV_Conversion(INA233* Self)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b082      	sub	sp, #8
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
	Self->VIN_UV = _Conversion(Self->VIN_UV_mV, Self->_VIN_LSB_mV, DIVISION);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6998      	ldr	r0, [r3, #24]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	2201      	movs	r2, #1
 80010a4:	1c19      	adds	r1, r3, #0
 80010a6:	f7ff ff71 	bl	8000f8c <_Conversion>
 80010aa:	0002      	movs	r2, r0
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	60da      	str	r2, [r3, #12]
}
 80010b0:	46c0      	nop			; (mov r8, r8)
 80010b2:	46bd      	mov	sp, r7
 80010b4:	b002      	add	sp, #8
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <INA233_VIN_OV_mV_Conversion>:

void INA233_VIN_OV_mV_Conversion(INA233* Self)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	Self->VIN_OV = _Conversion(Self->VIN_OV_mV, Self->_VIN_LSB_mV, DIVISION);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	69d8      	ldr	r0, [r3, #28]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	2201      	movs	r2, #1
 80010ca:	1c19      	adds	r1, r3, #0
 80010cc:	f7ff ff5e 	bl	8000f8c <_Conversion>
 80010d0:	0002      	movs	r2, r0
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	611a      	str	r2, [r3, #16]
}
 80010d6:	46c0      	nop			; (mov r8, r8)
 80010d8:	46bd      	mov	sp, r7
 80010da:	b002      	add	sp, #8
 80010dc:	bd80      	pop	{r7, pc}

080010de <INA233_IIN_Conversion>:

void INA233_IIN_Conversion(INA233* Self)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
	Self->IIN_uV = _Conversion(Self->IIN, Self->IIN_LSB_uV, MULTIPLICATION);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6a1b      	ldr	r3, [r3, #32]
 80010ee:	2200      	movs	r2, #0
 80010f0:	1c19      	adds	r1, r3, #0
 80010f2:	f7ff ff4b 	bl	8000f8c <_Conversion>
 80010f6:	0002      	movs	r2, r0
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80010fc:	46c0      	nop			; (mov r8, r8)
 80010fe:	46bd      	mov	sp, r7
 8001100:	b002      	add	sp, #8
 8001102:	bd80      	pop	{r7, pc}

08001104 <INA233_IIN_OV_uV_Conversion>:

void INA233_IIN_OV_uV_Conversion(INA233* Self)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
	Self->IIN_OV = _Conversion(Self->IIN_OV_uV, Self->IIN_LSB_uV, DIVISION);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6a1b      	ldr	r3, [r3, #32]
 8001114:	2201      	movs	r2, #1
 8001116:	1c19      	adds	r1, r3, #0
 8001118:	f7ff ff38 	bl	8000f8c <_Conversion>
 800111c:	0002      	movs	r2, r0
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001122:	46c0      	nop			; (mov r8, r8)
 8001124:	46bd      	mov	sp, r7
 8001126:	b002      	add	sp, #8
 8001128:	bd80      	pop	{r7, pc}
	...

0800112c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001132:	f000 ffdd 	bl	80020f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001136:	f000 f9ab 	bl	8001490 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800113a:	f000 fa95 	bl	8001668 <MX_GPIO_Init>
  MX_I2C2_Init();
 800113e:	f000 fa53 	bl	80015e8 <MX_I2C2_Init>
  MX_I2C1_Init();
 8001142:	f000 fa11 	bl	8001568 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  MYGPIO_ADDRESS_Init((MyGPIO*) ADDRESS);
 8001146:	4bc5      	ldr	r3, [pc, #788]	; (800145c <main+0x330>)
 8001148:	0018      	movs	r0, r3
 800114a:	f000 fbfd 	bl	8001948 <MYGPIO_ADDRESS_Init>
  MYGPIO_ALM_RELE_Init((MyGPIO*) ALM_RELE);
 800114e:	4bc4      	ldr	r3, [pc, #784]	; (8001460 <main+0x334>)
 8001150:	0018      	movs	r0, r3
 8001152:	f000 fb69 	bl	8001828 <MYGPIO_ALM_RELE_Init>
  MYGPIO_CMD_RELE_Init((MyGPIO*) CMD_RELE);
 8001156:	4bc3      	ldr	r3, [pc, #780]	; (8001464 <main+0x338>)
 8001158:	0018      	movs	r0, r3
 800115a:	f000 fb95 	bl	8001888 <MYGPIO_CMD_RELE_Init>
  MYGPIO_FAULT_RELE_Init((MyGPIO*) FAULT_RELE);
 800115e:	4bc2      	ldr	r3, [pc, #776]	; (8001468 <main+0x33c>)
 8001160:	0018      	movs	r0, r3
 8001162:	f000 fbc1 	bl	80018e8 <MYGPIO_FAULT_RELE_Init>
  MYGPIO_EXT_INT_Init((MyGPIO*) &EXT_INT);
 8001166:	4bc1      	ldr	r3, [pc, #772]	; (800146c <main+0x340>)
 8001168:	0018      	movs	r0, r3
 800116a:	f000 fc11 	bl	8001990 <MYGPIO_EXT_INT_Init>

  for(uint8_t i = 1; i < INA233_SIZE; i++)
 800116e:	1dfb      	adds	r3, r7, #7
 8001170:	2201      	movs	r2, #1
 8001172:	701a      	strb	r2, [r3, #0]
 8001174:	e015      	b.n	80011a2 <main+0x76>
	  INA233_Init(&INA[i], (0x40 + i - 1) << 1);
 8001176:	1dfb      	adds	r3, r7, #7
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2234      	movs	r2, #52	; 0x34
 800117c:	435a      	muls	r2, r3
 800117e:	4bbc      	ldr	r3, [pc, #752]	; (8001470 <main+0x344>)
 8001180:	18d2      	adds	r2, r2, r3
 8001182:	1dfb      	adds	r3, r7, #7
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	b29b      	uxth	r3, r3
 8001188:	333f      	adds	r3, #63	; 0x3f
 800118a:	b29b      	uxth	r3, r3
 800118c:	18db      	adds	r3, r3, r3
 800118e:	b29b      	uxth	r3, r3
 8001190:	0019      	movs	r1, r3
 8001192:	0010      	movs	r0, r2
 8001194:	f7ff ff26 	bl	8000fe4 <INA233_Init>
  for(uint8_t i = 1; i < INA233_SIZE; i++)
 8001198:	1dfb      	adds	r3, r7, #7
 800119a:	781a      	ldrb	r2, [r3, #0]
 800119c:	1dfb      	adds	r3, r7, #7
 800119e:	3201      	adds	r2, #1
 80011a0:	701a      	strb	r2, [r3, #0]
 80011a2:	1dfb      	adds	r3, r7, #7
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	2b04      	cmp	r3, #4
 80011a8:	d9e5      	bls.n	8001176 <main+0x4a>

  //Esempio di aggiornamento warn limit
  INA[2].VIN_UV_mV = 1000;
 80011aa:	4bb1      	ldr	r3, [pc, #708]	; (8001470 <main+0x344>)
 80011ac:	2180      	movs	r1, #128	; 0x80
 80011ae:	22fa      	movs	r2, #250	; 0xfa
 80011b0:	0092      	lsls	r2, r2, #2
 80011b2:	505a      	str	r2, [r3, r1]
  INA[2].VIN_OV_mV = 2000;
 80011b4:	4bae      	ldr	r3, [pc, #696]	; (8001470 <main+0x344>)
 80011b6:	2184      	movs	r1, #132	; 0x84
 80011b8:	22fa      	movs	r2, #250	; 0xfa
 80011ba:	00d2      	lsls	r2, r2, #3
 80011bc:	505a      	str	r2, [r3, r1]
  INA[2].IIN_OV_uV = 80000;
 80011be:	4bac      	ldr	r3, [pc, #688]	; (8001470 <main+0x344>)
 80011c0:	2298      	movs	r2, #152	; 0x98
 80011c2:	49ac      	ldr	r1, [pc, #688]	; (8001474 <main+0x348>)
 80011c4:	5099      	str	r1, [r3, r2]

  INA[1].VIN_UV_mV = 1000;
 80011c6:	4baa      	ldr	r3, [pc, #680]	; (8001470 <main+0x344>)
 80011c8:	22fa      	movs	r2, #250	; 0xfa
 80011ca:	0092      	lsls	r2, r2, #2
 80011cc:	64da      	str	r2, [r3, #76]	; 0x4c
  INA[1].VIN_OV_mV = 2000;
 80011ce:	4ba8      	ldr	r3, [pc, #672]	; (8001470 <main+0x344>)
 80011d0:	22fa      	movs	r2, #250	; 0xfa
 80011d2:	00d2      	lsls	r2, r2, #3
 80011d4:	651a      	str	r2, [r3, #80]	; 0x50

  for(uint8_t i = 1; i < INA233_SIZE; i++)
 80011d6:	1dbb      	adds	r3, r7, #6
 80011d8:	2201      	movs	r2, #1
 80011da:	701a      	strb	r2, [r3, #0]
 80011dc:	e071      	b.n	80012c2 <main+0x196>
  {
	  INA233_WARN_LIMIT_Update(&INA[i]);
 80011de:	1dbb      	adds	r3, r7, #6
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	2234      	movs	r2, #52	; 0x34
 80011e4:	435a      	muls	r2, r3
 80011e6:	4ba2      	ldr	r3, [pc, #648]	; (8001470 <main+0x344>)
 80011e8:	18d3      	adds	r3, r2, r3
 80011ea:	0018      	movs	r0, r3
 80011ec:	f7ff ff2a 	bl	8001044 <INA233_WARN_LIMIT_Update>

	  HAL_I2C_Mem_Write(&hi2c2, INA[i].Address, MFR_CALIBRATION, 1, (uint8_t *)&INA[i].Calibration, 2, 1000);
 80011f0:	1dbb      	adds	r3, r7, #6
 80011f2:	781a      	ldrb	r2, [r3, #0]
 80011f4:	4b9e      	ldr	r3, [pc, #632]	; (8001470 <main+0x344>)
 80011f6:	2134      	movs	r1, #52	; 0x34
 80011f8:	434a      	muls	r2, r1
 80011fa:	5ad1      	ldrh	r1, [r2, r3]
 80011fc:	1dbb      	adds	r3, r7, #6
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2234      	movs	r2, #52	; 0x34
 8001202:	435a      	muls	r2, r3
 8001204:	4b9a      	ldr	r3, [pc, #616]	; (8001470 <main+0x344>)
 8001206:	18d3      	adds	r3, r2, r3
 8001208:	3302      	adds	r3, #2
 800120a:	489b      	ldr	r0, [pc, #620]	; (8001478 <main+0x34c>)
 800120c:	22fa      	movs	r2, #250	; 0xfa
 800120e:	0092      	lsls	r2, r2, #2
 8001210:	9202      	str	r2, [sp, #8]
 8001212:	2202      	movs	r2, #2
 8001214:	9201      	str	r2, [sp, #4]
 8001216:	9300      	str	r3, [sp, #0]
 8001218:	2301      	movs	r3, #1
 800121a:	22d4      	movs	r2, #212	; 0xd4
 800121c:	f001 fdb0 	bl	8002d80 <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Write(&hi2c2, INA[i].Address, VIN_UV_WARN_LIMIT, 1, (uint8_t *)&INA[i].VIN_UV, 2, 1000);
 8001220:	1dbb      	adds	r3, r7, #6
 8001222:	781a      	ldrb	r2, [r3, #0]
 8001224:	4b92      	ldr	r3, [pc, #584]	; (8001470 <main+0x344>)
 8001226:	2134      	movs	r1, #52	; 0x34
 8001228:	434a      	muls	r2, r1
 800122a:	5ad1      	ldrh	r1, [r2, r3]
 800122c:	1dbb      	adds	r3, r7, #6
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2234      	movs	r2, #52	; 0x34
 8001232:	4353      	muls	r3, r2
 8001234:	3308      	adds	r3, #8
 8001236:	001a      	movs	r2, r3
 8001238:	4b8d      	ldr	r3, [pc, #564]	; (8001470 <main+0x344>)
 800123a:	18d3      	adds	r3, r2, r3
 800123c:	3304      	adds	r3, #4
 800123e:	488e      	ldr	r0, [pc, #568]	; (8001478 <main+0x34c>)
 8001240:	22fa      	movs	r2, #250	; 0xfa
 8001242:	0092      	lsls	r2, r2, #2
 8001244:	9202      	str	r2, [sp, #8]
 8001246:	2202      	movs	r2, #2
 8001248:	9201      	str	r2, [sp, #4]
 800124a:	9300      	str	r3, [sp, #0]
 800124c:	2301      	movs	r3, #1
 800124e:	2258      	movs	r2, #88	; 0x58
 8001250:	f001 fd96 	bl	8002d80 <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Write(&hi2c2, INA[i].Address, VIN_OV_WARN_LIMIT, 1, (uint8_t *)&INA[i].VIN_OV, 2, 1000);
 8001254:	1dbb      	adds	r3, r7, #6
 8001256:	781a      	ldrb	r2, [r3, #0]
 8001258:	4b85      	ldr	r3, [pc, #532]	; (8001470 <main+0x344>)
 800125a:	2134      	movs	r1, #52	; 0x34
 800125c:	434a      	muls	r2, r1
 800125e:	5ad1      	ldrh	r1, [r2, r3]
 8001260:	1dbb      	adds	r3, r7, #6
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2234      	movs	r2, #52	; 0x34
 8001266:	4353      	muls	r3, r2
 8001268:	3310      	adds	r3, #16
 800126a:	001a      	movs	r2, r3
 800126c:	4b80      	ldr	r3, [pc, #512]	; (8001470 <main+0x344>)
 800126e:	18d3      	adds	r3, r2, r3
 8001270:	4881      	ldr	r0, [pc, #516]	; (8001478 <main+0x34c>)
 8001272:	22fa      	movs	r2, #250	; 0xfa
 8001274:	0092      	lsls	r2, r2, #2
 8001276:	9202      	str	r2, [sp, #8]
 8001278:	2202      	movs	r2, #2
 800127a:	9201      	str	r2, [sp, #4]
 800127c:	9300      	str	r3, [sp, #0]
 800127e:	2301      	movs	r3, #1
 8001280:	2257      	movs	r2, #87	; 0x57
 8001282:	f001 fd7d 	bl	8002d80 <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Write(&hi2c2, INA[i].Address, IOUT_OC_WARN_LIMIT, 1, (uint8_t *)&INA[i].IIN_OV, 2, 1000);
 8001286:	1dbb      	adds	r3, r7, #6
 8001288:	781a      	ldrb	r2, [r3, #0]
 800128a:	4b79      	ldr	r3, [pc, #484]	; (8001470 <main+0x344>)
 800128c:	2134      	movs	r1, #52	; 0x34
 800128e:	434a      	muls	r2, r1
 8001290:	5ad1      	ldrh	r1, [r2, r3]
 8001292:	1dbb      	adds	r3, r7, #6
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2234      	movs	r2, #52	; 0x34
 8001298:	4353      	muls	r3, r2
 800129a:	3328      	adds	r3, #40	; 0x28
 800129c:	001a      	movs	r2, r3
 800129e:	4b74      	ldr	r3, [pc, #464]	; (8001470 <main+0x344>)
 80012a0:	18d3      	adds	r3, r2, r3
 80012a2:	4875      	ldr	r0, [pc, #468]	; (8001478 <main+0x34c>)
 80012a4:	22fa      	movs	r2, #250	; 0xfa
 80012a6:	0092      	lsls	r2, r2, #2
 80012a8:	9202      	str	r2, [sp, #8]
 80012aa:	2202      	movs	r2, #2
 80012ac:	9201      	str	r2, [sp, #4]
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	2301      	movs	r3, #1
 80012b2:	224a      	movs	r2, #74	; 0x4a
 80012b4:	f001 fd64 	bl	8002d80 <HAL_I2C_Mem_Write>
  for(uint8_t i = 1; i < INA233_SIZE; i++)
 80012b8:	1dbb      	adds	r3, r7, #6
 80012ba:	781a      	ldrb	r2, [r3, #0]
 80012bc:	1dbb      	adds	r3, r7, #6
 80012be:	3201      	adds	r2, #1
 80012c0:	701a      	strb	r2, [r3, #0]
 80012c2:	1dbb      	adds	r3, r7, #6
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b04      	cmp	r3, #4
 80012c8:	d989      	bls.n	80011de <main+0xb2>
  }

  MYTIMELOOP_Init(&INA_TimeLoop, 500, uwTick);
 80012ca:	4b6c      	ldr	r3, [pc, #432]	; (800147c <main+0x350>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	23fa      	movs	r3, #250	; 0xfa
 80012d0:	0059      	lsls	r1, r3, #1
 80012d2:	4b6b      	ldr	r3, [pc, #428]	; (8001480 <main+0x354>)
 80012d4:	0018      	movs	r0, r3
 80012d6:	f000 fd5a 	bl	8001d8e <MYTIMELOOP_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Address update
	  for(uint8_t i = 1; i < ADDRESS_SIZE; i++)
 80012da:	1d7b      	adds	r3, r7, #5
 80012dc:	2201      	movs	r2, #1
 80012de:	701a      	strb	r2, [r3, #0]
 80012e0:	e00c      	b.n	80012fc <main+0x1d0>
		  MYGPIO_PinState_Update(&ADDRESS[i]);
 80012e2:	1d7b      	adds	r3, r7, #5
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	00da      	lsls	r2, r3, #3
 80012e8:	4b5c      	ldr	r3, [pc, #368]	; (800145c <main+0x330>)
 80012ea:	18d3      	adds	r3, r2, r3
 80012ec:	0018      	movs	r0, r3
 80012ee:	f000 fd2c 	bl	8001d4a <MYGPIO_PinState_Update>
	  for(uint8_t i = 1; i < ADDRESS_SIZE; i++)
 80012f2:	1d7b      	adds	r3, r7, #5
 80012f4:	781a      	ldrb	r2, [r3, #0]
 80012f6:	1d7b      	adds	r3, r7, #5
 80012f8:	3201      	adds	r2, #1
 80012fa:	701a      	strb	r2, [r3, #0]
 80012fc:	1d7b      	adds	r3, r7, #5
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b03      	cmp	r3, #3
 8001302:	d9ee      	bls.n	80012e2 <main+0x1b6>
	  CONTROL[ADDRESS_PinState] = (ADDRESS[1].PinState << 0) + (ADDRESS[2].PinState << 1) + (ADDRESS[3].PinState << 2);
 8001304:	4b55      	ldr	r3, [pc, #340]	; (800145c <main+0x330>)
 8001306:	7bda      	ldrb	r2, [r3, #15]
 8001308:	4b54      	ldr	r3, [pc, #336]	; (800145c <main+0x330>)
 800130a:	7ddb      	ldrb	r3, [r3, #23]
 800130c:	18db      	adds	r3, r3, r3
 800130e:	b2db      	uxtb	r3, r3
 8001310:	18d3      	adds	r3, r2, r3
 8001312:	b2da      	uxtb	r2, r3
 8001314:	4b51      	ldr	r3, [pc, #324]	; (800145c <main+0x330>)
 8001316:	7fdb      	ldrb	r3, [r3, #31]
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	b2db      	uxtb	r3, r3
 800131c:	18d3      	adds	r3, r2, r3
 800131e:	b2da      	uxtb	r2, r3
 8001320:	4b58      	ldr	r3, [pc, #352]	; (8001484 <main+0x358>)
 8001322:	705a      	strb	r2, [r3, #1]
	  MX_GPIO_I2C_OwnAddress1_Update(&hi2c1, ADDRESS[1].PinState, ADDRESS[2].PinState, ADDRESS[3].PinState);
 8001324:	4b4d      	ldr	r3, [pc, #308]	; (800145c <main+0x330>)
 8001326:	7bd9      	ldrb	r1, [r3, #15]
 8001328:	4b4c      	ldr	r3, [pc, #304]	; (800145c <main+0x330>)
 800132a:	7dda      	ldrb	r2, [r3, #23]
 800132c:	4b4b      	ldr	r3, [pc, #300]	; (800145c <main+0x330>)
 800132e:	7fdb      	ldrb	r3, [r3, #31]
 8001330:	4855      	ldr	r0, [pc, #340]	; (8001488 <main+0x35c>)
 8001332:	f000 fb3f 	bl	80019b4 <MX_GPIO_I2C_OwnAddress1_Update>
	  //Abilita la possibilità di rispondere in I2C
	  HAL_I2C_EnableListen_IT(&hi2c1);
 8001336:	4b54      	ldr	r3, [pc, #336]	; (8001488 <main+0x35c>)
 8001338:	0018      	movs	r0, r3
 800133a:	f002 f905 	bl	8003548 <HAL_I2C_EnableListen_IT>
	  CONTROL_1B[ALM_RELE_PinState] = (ALM_RELE[1].PinState << 0) + (ALM_RELE[2].PinState << 1) + (ALM_RELE[3].PinState << 2) + (ALM_RELE[4].PinState << 3);
	  CONTROL_1B[FAULT_RELE_PinState] = (FAULT_RELE[1].PinState << 0) + (FAULT_RELE[2].PinState << 1) + (FAULT_RELE[3].PinState << 2) + (FAULT_RELE[4].PinState << 3);
#endif

	  //Comando Rele Update
	  for(uint8_t i = 1; i < INA233_SIZE; i++)
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	2201      	movs	r2, #1
 8001342:	701a      	strb	r2, [r3, #0]
 8001344:	e018      	b.n	8001378 <main+0x24c>
	  {
		  CMD_RELE_Update(&CMD_RELE[i], i, CONTROL[CMD_RELE_PinState]);
 8001346:	1d3b      	adds	r3, r7, #4
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	00da      	lsls	r2, r3, #3
 800134c:	4b45      	ldr	r3, [pc, #276]	; (8001464 <main+0x338>)
 800134e:	18d0      	adds	r0, r2, r3
 8001350:	4b4c      	ldr	r3, [pc, #304]	; (8001484 <main+0x358>)
 8001352:	791a      	ldrb	r2, [r3, #4]
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	0019      	movs	r1, r3
 800135a:	f000 fb86 	bl	8001a6a <CMD_RELE_Update>
		  MYGPIO_PinState_Update(&CMD_RELE[i]);
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	00da      	lsls	r2, r3, #3
 8001364:	4b3f      	ldr	r3, [pc, #252]	; (8001464 <main+0x338>)
 8001366:	18d3      	adds	r3, r2, r3
 8001368:	0018      	movs	r0, r3
 800136a:	f000 fcee 	bl	8001d4a <MYGPIO_PinState_Update>
	  for(uint8_t i = 1; i < INA233_SIZE; i++)
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	781a      	ldrb	r2, [r3, #0]
 8001372:	1d3b      	adds	r3, r7, #4
 8001374:	3201      	adds	r2, #1
 8001376:	701a      	strb	r2, [r3, #0]
 8001378:	1d3b      	adds	r3, r7, #4
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b04      	cmp	r3, #4
 800137e:	d9e2      	bls.n	8001346 <main+0x21a>
	  }

	  if(MYTIMELOOP_Run(&INA_TimeLoop, uwTick))
 8001380:	4b3e      	ldr	r3, [pc, #248]	; (800147c <main+0x350>)
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	4b3e      	ldr	r3, [pc, #248]	; (8001480 <main+0x354>)
 8001386:	0011      	movs	r1, r2
 8001388:	0018      	movs	r0, r3
 800138a:	f000 fd17 	bl	8001dbc <MYTIMELOOP_Run>
 800138e:	1e03      	subs	r3, r0, #0
 8001390:	d0a3      	beq.n	80012da <main+0x1ae>
	  {
		  for(uint8_t i = 1; i < INA233_SIZE; i++)
 8001392:	1cfb      	adds	r3, r7, #3
 8001394:	2201      	movs	r2, #1
 8001396:	701a      	strb	r2, [r3, #0]
 8001398:	e05a      	b.n	8001450 <main+0x324>
		  {
			  //azzerra i fault
			  i2c2_Data = CLEAR_FAULTS;
 800139a:	4b3c      	ldr	r3, [pc, #240]	; (800148c <main+0x360>)
 800139c:	2203      	movs	r2, #3
 800139e:	701a      	strb	r2, [r3, #0]
			  HAL_I2C_Master_Transmit(&hi2c2, INA[i].Address, (uint8_t *)&i2c2_Data, 1, 1000);
 80013a0:	1cfb      	adds	r3, r7, #3
 80013a2:	781a      	ldrb	r2, [r3, #0]
 80013a4:	4b32      	ldr	r3, [pc, #200]	; (8001470 <main+0x344>)
 80013a6:	2134      	movs	r1, #52	; 0x34
 80013a8:	434a      	muls	r2, r1
 80013aa:	5ad1      	ldrh	r1, [r2, r3]
 80013ac:	4a37      	ldr	r2, [pc, #220]	; (800148c <main+0x360>)
 80013ae:	4832      	ldr	r0, [pc, #200]	; (8001478 <main+0x34c>)
 80013b0:	23fa      	movs	r3, #250	; 0xfa
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	2301      	movs	r3, #1
 80013b8:	f001 fbda 	bl	8002b70 <HAL_I2C_Master_Transmit>
			  //interroga l'adc
			  HAL_I2C_Mem_Read(&hi2c2, INA[i].Address, READ_VIN, 1, (uint8_t *)&INA[i].VIN, 2, 1000);
 80013bc:	1cfb      	adds	r3, r7, #3
 80013be:	781a      	ldrb	r2, [r3, #0]
 80013c0:	4b2b      	ldr	r3, [pc, #172]	; (8001470 <main+0x344>)
 80013c2:	2134      	movs	r1, #52	; 0x34
 80013c4:	434a      	muls	r2, r1
 80013c6:	5ad1      	ldrh	r1, [r2, r3]
 80013c8:	1cfb      	adds	r3, r7, #3
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2234      	movs	r2, #52	; 0x34
 80013ce:	4353      	muls	r3, r2
 80013d0:	3308      	adds	r3, #8
 80013d2:	001a      	movs	r2, r3
 80013d4:	4b26      	ldr	r3, [pc, #152]	; (8001470 <main+0x344>)
 80013d6:	18d3      	adds	r3, r2, r3
 80013d8:	4827      	ldr	r0, [pc, #156]	; (8001478 <main+0x34c>)
 80013da:	22fa      	movs	r2, #250	; 0xfa
 80013dc:	0092      	lsls	r2, r2, #2
 80013de:	9202      	str	r2, [sp, #8]
 80013e0:	2202      	movs	r2, #2
 80013e2:	9201      	str	r2, [sp, #4]
 80013e4:	9300      	str	r3, [sp, #0]
 80013e6:	2301      	movs	r3, #1
 80013e8:	2288      	movs	r2, #136	; 0x88
 80013ea:	f001 fdf7 	bl	8002fdc <HAL_I2C_Mem_Read>
			  HAL_I2C_Mem_Read(&hi2c2, INA[i].Address, READ_IIN, 1, (uint8_t *)&INA[i].IIN, 2, 1000);
 80013ee:	1cfb      	adds	r3, r7, #3
 80013f0:	781a      	ldrb	r2, [r3, #0]
 80013f2:	4b1f      	ldr	r3, [pc, #124]	; (8001470 <main+0x344>)
 80013f4:	2134      	movs	r1, #52	; 0x34
 80013f6:	434a      	muls	r2, r1
 80013f8:	5ad1      	ldrh	r1, [r2, r3]
 80013fa:	1cfb      	adds	r3, r7, #3
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2234      	movs	r2, #52	; 0x34
 8001400:	4353      	muls	r3, r2
 8001402:	3320      	adds	r3, #32
 8001404:	001a      	movs	r2, r3
 8001406:	4b1a      	ldr	r3, [pc, #104]	; (8001470 <main+0x344>)
 8001408:	18d3      	adds	r3, r2, r3
 800140a:	3304      	adds	r3, #4
 800140c:	481a      	ldr	r0, [pc, #104]	; (8001478 <main+0x34c>)
 800140e:	22fa      	movs	r2, #250	; 0xfa
 8001410:	0092      	lsls	r2, r2, #2
 8001412:	9202      	str	r2, [sp, #8]
 8001414:	2202      	movs	r2, #2
 8001416:	9201      	str	r2, [sp, #4]
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	2301      	movs	r3, #1
 800141c:	2289      	movs	r2, #137	; 0x89
 800141e:	f001 fddd 	bl	8002fdc <HAL_I2C_Mem_Read>
			  //converte i valori ottenuti
			  INA233_VIN_Conversion(&INA[i]);
 8001422:	1cfb      	adds	r3, r7, #3
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	2234      	movs	r2, #52	; 0x34
 8001428:	435a      	muls	r2, r3
 800142a:	4b11      	ldr	r3, [pc, #68]	; (8001470 <main+0x344>)
 800142c:	18d3      	adds	r3, r2, r3
 800142e:	0018      	movs	r0, r3
 8001430:	f7ff fe1c 	bl	800106c <INA233_VIN_Conversion>
			  INA233_IIN_Conversion(&INA[i]);
 8001434:	1cfb      	adds	r3, r7, #3
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2234      	movs	r2, #52	; 0x34
 800143a:	435a      	muls	r2, r3
 800143c:	4b0c      	ldr	r3, [pc, #48]	; (8001470 <main+0x344>)
 800143e:	18d3      	adds	r3, r2, r3
 8001440:	0018      	movs	r0, r3
 8001442:	f7ff fe4c 	bl	80010de <INA233_IIN_Conversion>
		  for(uint8_t i = 1; i < INA233_SIZE; i++)
 8001446:	1cfb      	adds	r3, r7, #3
 8001448:	781a      	ldrb	r2, [r3, #0]
 800144a:	1cfb      	adds	r3, r7, #3
 800144c:	3201      	adds	r2, #1
 800144e:	701a      	strb	r2, [r3, #0]
 8001450:	1cfb      	adds	r3, r7, #3
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2b04      	cmp	r3, #4
 8001456:	d9a0      	bls.n	800139a <main+0x26e>
	  for(uint8_t i = 1; i < ADDRESS_SIZE; i++)
 8001458:	e73f      	b.n	80012da <main+0x1ae>
 800145a:	46c0      	nop			; (mov r8, r8)
 800145c:	20000148 	.word	0x20000148
 8001460:	200000d0 	.word	0x200000d0
 8001464:	20000120 	.word	0x20000120
 8001468:	200000f8 	.word	0x200000f8
 800146c:	20000168 	.word	0x20000168
 8001470:	20000170 	.word	0x20000170
 8001474:	00013880 	.word	0x00013880
 8001478:	2000007c 	.word	0x2000007c
 800147c:	20000380 	.word	0x20000380
 8001480:	20000374 	.word	0x20000374
 8001484:	20000274 	.word	0x20000274
 8001488:	20000028 	.word	0x20000028
 800148c:	2000037c 	.word	0x2000037c

08001490 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001490:	b590      	push	{r4, r7, lr}
 8001492:	b09b      	sub	sp, #108	; 0x6c
 8001494:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001496:	2434      	movs	r4, #52	; 0x34
 8001498:	193b      	adds	r3, r7, r4
 800149a:	0018      	movs	r0, r3
 800149c:	2334      	movs	r3, #52	; 0x34
 800149e:	001a      	movs	r2, r3
 80014a0:	2100      	movs	r1, #0
 80014a2:	f004 fd07 	bl	8005eb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a6:	2320      	movs	r3, #32
 80014a8:	18fb      	adds	r3, r7, r3
 80014aa:	0018      	movs	r0, r3
 80014ac:	2314      	movs	r3, #20
 80014ae:	001a      	movs	r2, r3
 80014b0:	2100      	movs	r1, #0
 80014b2:	f004 fcff 	bl	8005eb4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	0018      	movs	r0, r3
 80014ba:	231c      	movs	r3, #28
 80014bc:	001a      	movs	r2, r3
 80014be:	2100      	movs	r1, #0
 80014c0:	f004 fcf8 	bl	8005eb4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014c4:	4b26      	ldr	r3, [pc, #152]	; (8001560 <SystemClock_Config+0xd0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a26      	ldr	r2, [pc, #152]	; (8001564 <SystemClock_Config+0xd4>)
 80014ca:	401a      	ands	r2, r3
 80014cc:	4b24      	ldr	r3, [pc, #144]	; (8001560 <SystemClock_Config+0xd0>)
 80014ce:	2180      	movs	r1, #128	; 0x80
 80014d0:	0109      	lsls	r1, r1, #4
 80014d2:	430a      	orrs	r2, r1
 80014d4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80014d6:	0021      	movs	r1, r4
 80014d8:	187b      	adds	r3, r7, r1
 80014da:	2210      	movs	r2, #16
 80014dc:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014de:	187b      	adds	r3, r7, r1
 80014e0:	2201      	movs	r2, #1
 80014e2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80014e4:	187b      	adds	r3, r7, r1
 80014e6:	2200      	movs	r2, #0
 80014e8:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80014ea:	187b      	adds	r3, r7, r1
 80014ec:	22a0      	movs	r2, #160	; 0xa0
 80014ee:	0212      	lsls	r2, r2, #8
 80014f0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014f2:	187b      	adds	r3, r7, r1
 80014f4:	2200      	movs	r2, #0
 80014f6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f8:	187b      	adds	r3, r7, r1
 80014fa:	0018      	movs	r0, r3
 80014fc:	f003 fe48 	bl	8005190 <HAL_RCC_OscConfig>
 8001500:	1e03      	subs	r3, r0, #0
 8001502:	d001      	beq.n	8001508 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001504:	f000 fc02 	bl	8001d0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001508:	2120      	movs	r1, #32
 800150a:	187b      	adds	r3, r7, r1
 800150c:	220f      	movs	r2, #15
 800150e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001510:	187b      	adds	r3, r7, r1
 8001512:	2200      	movs	r2, #0
 8001514:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001516:	187b      	adds	r3, r7, r1
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800151c:	187b      	adds	r3, r7, r1
 800151e:	2200      	movs	r2, #0
 8001520:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001522:	187b      	adds	r3, r7, r1
 8001524:	2200      	movs	r2, #0
 8001526:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001528:	187b      	adds	r3, r7, r1
 800152a:	2100      	movs	r1, #0
 800152c:	0018      	movs	r0, r3
 800152e:	f004 f999 	bl	8005864 <HAL_RCC_ClockConfig>
 8001532:	1e03      	subs	r3, r0, #0
 8001534:	d001      	beq.n	800153a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001536:	f000 fbe9 	bl	8001d0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	2208      	movs	r2, #8
 800153e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	2200      	movs	r2, #0
 8001544:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	0018      	movs	r0, r3
 800154a:	f004 fb79 	bl	8005c40 <HAL_RCCEx_PeriphCLKConfig>
 800154e:	1e03      	subs	r3, r0, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001552:	f000 fbdb 	bl	8001d0c <Error_Handler>
  }
}
 8001556:	46c0      	nop			; (mov r8, r8)
 8001558:	46bd      	mov	sp, r7
 800155a:	b01b      	add	sp, #108	; 0x6c
 800155c:	bd90      	pop	{r4, r7, pc}
 800155e:	46c0      	nop			; (mov r8, r8)
 8001560:	40007000 	.word	0x40007000
 8001564:	ffffe7ff 	.word	0xffffe7ff

08001568 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800156c:	4b1c      	ldr	r3, [pc, #112]	; (80015e0 <MX_I2C1_Init+0x78>)
 800156e:	4a1d      	ldr	r2, [pc, #116]	; (80015e4 <MX_I2C1_Init+0x7c>)
 8001570:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 8001572:	4b1b      	ldr	r3, [pc, #108]	; (80015e0 <MX_I2C1_Init+0x78>)
 8001574:	22e1      	movs	r2, #225	; 0xe1
 8001576:	00d2      	lsls	r2, r2, #3
 8001578:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 128;
 800157a:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <MX_I2C1_Init+0x78>)
 800157c:	2280      	movs	r2, #128	; 0x80
 800157e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001580:	4b17      	ldr	r3, [pc, #92]	; (80015e0 <MX_I2C1_Init+0x78>)
 8001582:	2201      	movs	r2, #1
 8001584:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001586:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <MX_I2C1_Init+0x78>)
 8001588:	2200      	movs	r2, #0
 800158a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800158c:	4b14      	ldr	r3, [pc, #80]	; (80015e0 <MX_I2C1_Init+0x78>)
 800158e:	2200      	movs	r2, #0
 8001590:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001592:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <MX_I2C1_Init+0x78>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001598:	4b11      	ldr	r3, [pc, #68]	; (80015e0 <MX_I2C1_Init+0x78>)
 800159a:	2200      	movs	r2, #0
 800159c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800159e:	4b10      	ldr	r3, [pc, #64]	; (80015e0 <MX_I2C1_Init+0x78>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015a4:	4b0e      	ldr	r3, [pc, #56]	; (80015e0 <MX_I2C1_Init+0x78>)
 80015a6:	0018      	movs	r0, r3
 80015a8:	f001 fa1c 	bl	80029e4 <HAL_I2C_Init>
 80015ac:	1e03      	subs	r3, r0, #0
 80015ae:	d001      	beq.n	80015b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015b0:	f000 fbac 	bl	8001d0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015b4:	4b0a      	ldr	r3, [pc, #40]	; (80015e0 <MX_I2C1_Init+0x78>)
 80015b6:	2100      	movs	r1, #0
 80015b8:	0018      	movs	r0, r3
 80015ba:	f003 fd51 	bl	8005060 <HAL_I2CEx_ConfigAnalogFilter>
 80015be:	1e03      	subs	r3, r0, #0
 80015c0:	d001      	beq.n	80015c6 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80015c2:	f000 fba3 	bl	8001d0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80015c6:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <MX_I2C1_Init+0x78>)
 80015c8:	2100      	movs	r1, #0
 80015ca:	0018      	movs	r0, r3
 80015cc:	f003 fd94 	bl	80050f8 <HAL_I2CEx_ConfigDigitalFilter>
 80015d0:	1e03      	subs	r3, r0, #0
 80015d2:	d001      	beq.n	80015d8 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80015d4:	f000 fb9a 	bl	8001d0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015d8:	46c0      	nop			; (mov r8, r8)
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	46c0      	nop			; (mov r8, r8)
 80015e0:	20000028 	.word	0x20000028
 80015e4:	40005400 	.word	0x40005400

080015e8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80015ec:	4b1c      	ldr	r3, [pc, #112]	; (8001660 <MX_I2C2_Init+0x78>)
 80015ee:	4a1d      	ldr	r2, [pc, #116]	; (8001664 <MX_I2C2_Init+0x7c>)
 80015f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000708;
 80015f2:	4b1b      	ldr	r3, [pc, #108]	; (8001660 <MX_I2C2_Init+0x78>)
 80015f4:	22e1      	movs	r2, #225	; 0xe1
 80015f6:	00d2      	lsls	r2, r2, #3
 80015f8:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 128;
 80015fa:	4b19      	ldr	r3, [pc, #100]	; (8001660 <MX_I2C2_Init+0x78>)
 80015fc:	2280      	movs	r2, #128	; 0x80
 80015fe:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001600:	4b17      	ldr	r3, [pc, #92]	; (8001660 <MX_I2C2_Init+0x78>)
 8001602:	2201      	movs	r2, #1
 8001604:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001606:	4b16      	ldr	r3, [pc, #88]	; (8001660 <MX_I2C2_Init+0x78>)
 8001608:	2200      	movs	r2, #0
 800160a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800160c:	4b14      	ldr	r3, [pc, #80]	; (8001660 <MX_I2C2_Init+0x78>)
 800160e:	2200      	movs	r2, #0
 8001610:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001612:	4b13      	ldr	r3, [pc, #76]	; (8001660 <MX_I2C2_Init+0x78>)
 8001614:	2200      	movs	r2, #0
 8001616:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001618:	4b11      	ldr	r3, [pc, #68]	; (8001660 <MX_I2C2_Init+0x78>)
 800161a:	2200      	movs	r2, #0
 800161c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800161e:	4b10      	ldr	r3, [pc, #64]	; (8001660 <MX_I2C2_Init+0x78>)
 8001620:	2200      	movs	r2, #0
 8001622:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001624:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <MX_I2C2_Init+0x78>)
 8001626:	0018      	movs	r0, r3
 8001628:	f001 f9dc 	bl	80029e4 <HAL_I2C_Init>
 800162c:	1e03      	subs	r3, r0, #0
 800162e:	d001      	beq.n	8001634 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001630:	f000 fb6c 	bl	8001d0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001634:	4b0a      	ldr	r3, [pc, #40]	; (8001660 <MX_I2C2_Init+0x78>)
 8001636:	2100      	movs	r1, #0
 8001638:	0018      	movs	r0, r3
 800163a:	f003 fd11 	bl	8005060 <HAL_I2CEx_ConfigAnalogFilter>
 800163e:	1e03      	subs	r3, r0, #0
 8001640:	d001      	beq.n	8001646 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001642:	f000 fb63 	bl	8001d0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001646:	4b06      	ldr	r3, [pc, #24]	; (8001660 <MX_I2C2_Init+0x78>)
 8001648:	2100      	movs	r1, #0
 800164a:	0018      	movs	r0, r3
 800164c:	f003 fd54 	bl	80050f8 <HAL_I2CEx_ConfigDigitalFilter>
 8001650:	1e03      	subs	r3, r0, #0
 8001652:	d001      	beq.n	8001658 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001654:	f000 fb5a 	bl	8001d0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001658:	46c0      	nop			; (mov r8, r8)
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	46c0      	nop			; (mov r8, r8)
 8001660:	2000007c 	.word	0x2000007c
 8001664:	40005800 	.word	0x40005800

08001668 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001668:	b590      	push	{r4, r7, lr}
 800166a:	b089      	sub	sp, #36	; 0x24
 800166c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166e:	240c      	movs	r4, #12
 8001670:	193b      	adds	r3, r7, r4
 8001672:	0018      	movs	r0, r3
 8001674:	2314      	movs	r3, #20
 8001676:	001a      	movs	r2, r3
 8001678:	2100      	movs	r1, #0
 800167a:	f004 fc1b 	bl	8005eb4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800167e:	4b65      	ldr	r3, [pc, #404]	; (8001814 <MX_GPIO_Init+0x1ac>)
 8001680:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001682:	4b64      	ldr	r3, [pc, #400]	; (8001814 <MX_GPIO_Init+0x1ac>)
 8001684:	2104      	movs	r1, #4
 8001686:	430a      	orrs	r2, r1
 8001688:	62da      	str	r2, [r3, #44]	; 0x2c
 800168a:	4b62      	ldr	r3, [pc, #392]	; (8001814 <MX_GPIO_Init+0x1ac>)
 800168c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168e:	2204      	movs	r2, #4
 8001690:	4013      	ands	r3, r2
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001696:	4b5f      	ldr	r3, [pc, #380]	; (8001814 <MX_GPIO_Init+0x1ac>)
 8001698:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800169a:	4b5e      	ldr	r3, [pc, #376]	; (8001814 <MX_GPIO_Init+0x1ac>)
 800169c:	2101      	movs	r1, #1
 800169e:	430a      	orrs	r2, r1
 80016a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80016a2:	4b5c      	ldr	r3, [pc, #368]	; (8001814 <MX_GPIO_Init+0x1ac>)
 80016a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016a6:	2201      	movs	r2, #1
 80016a8:	4013      	ands	r3, r2
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ae:	4b59      	ldr	r3, [pc, #356]	; (8001814 <MX_GPIO_Init+0x1ac>)
 80016b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016b2:	4b58      	ldr	r3, [pc, #352]	; (8001814 <MX_GPIO_Init+0x1ac>)
 80016b4:	2102      	movs	r1, #2
 80016b6:	430a      	orrs	r2, r1
 80016b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80016ba:	4b56      	ldr	r3, [pc, #344]	; (8001814 <MX_GPIO_Init+0x1ac>)
 80016bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016be:	2202      	movs	r2, #2
 80016c0:	4013      	ands	r3, r2
 80016c2:	603b      	str	r3, [r7, #0]
 80016c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80016c6:	2380      	movs	r3, #128	; 0x80
 80016c8:	019b      	lsls	r3, r3, #6
 80016ca:	4853      	ldr	r0, [pc, #332]	; (8001818 <MX_GPIO_Init+0x1b0>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	0019      	movs	r1, r3
 80016d0:	f001 f94f 	bl	8002972 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9
 80016d4:	4951      	ldr	r1, [pc, #324]	; (800181c <MX_GPIO_Init+0x1b4>)
 80016d6:	23a0      	movs	r3, #160	; 0xa0
 80016d8:	05db      	lsls	r3, r3, #23
 80016da:	2200      	movs	r2, #0
 80016dc:	0018      	movs	r0, r3
 80016de:	f001 f948 	bl	8002972 <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80016e2:	23c0      	movs	r3, #192	; 0xc0
 80016e4:	019b      	lsls	r3, r3, #6
 80016e6:	484e      	ldr	r0, [pc, #312]	; (8001820 <MX_GPIO_Init+0x1b8>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	0019      	movs	r1, r3
 80016ec:	f001 f941 	bl	8002972 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80016f0:	193b      	adds	r3, r7, r4
 80016f2:	2280      	movs	r2, #128	; 0x80
 80016f4:	0192      	lsls	r2, r2, #6
 80016f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f8:	193b      	adds	r3, r7, r4
 80016fa:	2201      	movs	r2, #1
 80016fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	193b      	adds	r3, r7, r4
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	193b      	adds	r3, r7, r4
 8001706:	2200      	movs	r2, #0
 8001708:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800170a:	193b      	adds	r3, r7, r4
 800170c:	4a42      	ldr	r2, [pc, #264]	; (8001818 <MX_GPIO_Init+0x1b0>)
 800170e:	0019      	movs	r1, r3
 8001710:	0010      	movs	r0, r2
 8001712:	f000 fec1 	bl	8002498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA8 PA9
                           PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9
 8001716:	193b      	adds	r3, r7, r4
 8001718:	4a40      	ldr	r2, [pc, #256]	; (800181c <MX_GPIO_Init+0x1b4>)
 800171a:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800171c:	193b      	adds	r3, r7, r4
 800171e:	2201      	movs	r2, #1
 8001720:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	193b      	adds	r3, r7, r4
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001728:	193b      	adds	r3, r7, r4
 800172a:	2200      	movs	r2, #0
 800172c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172e:	193a      	adds	r2, r7, r4
 8001730:	23a0      	movs	r3, #160	; 0xa0
 8001732:	05db      	lsls	r3, r3, #23
 8001734:	0011      	movs	r1, r2
 8001736:	0018      	movs	r0, r3
 8001738:	f000 feae 	bl	8002498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 800173c:	193b      	adds	r3, r7, r4
 800173e:	4a39      	ldr	r2, [pc, #228]	; (8001824 <MX_GPIO_Init+0x1bc>)
 8001740:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001742:	193b      	adds	r3, r7, r4
 8001744:	22c4      	movs	r2, #196	; 0xc4
 8001746:	0392      	lsls	r2, r2, #14
 8001748:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	193b      	adds	r3, r7, r4
 800174c:	2200      	movs	r2, #0
 800174e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001750:	193a      	adds	r2, r7, r4
 8001752:	23a0      	movs	r3, #160	; 0xa0
 8001754:	05db      	lsls	r3, r3, #23
 8001756:	0011      	movs	r1, r2
 8001758:	0018      	movs	r0, r3
 800175a:	f000 fe9d 	bl	8002498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800175e:	0021      	movs	r1, r4
 8001760:	187b      	adds	r3, r7, r1
 8001762:	22c0      	movs	r2, #192	; 0xc0
 8001764:	0192      	lsls	r2, r2, #6
 8001766:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001768:	000c      	movs	r4, r1
 800176a:	193b      	adds	r3, r7, r4
 800176c:	2201      	movs	r2, #1
 800176e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	193b      	adds	r3, r7, r4
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001776:	193b      	adds	r3, r7, r4
 8001778:	2200      	movs	r2, #0
 800177a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177c:	193b      	adds	r3, r7, r4
 800177e:	4a28      	ldr	r2, [pc, #160]	; (8001820 <MX_GPIO_Init+0x1b8>)
 8001780:	0019      	movs	r1, r3
 8001782:	0010      	movs	r0, r2
 8001784:	f000 fe88 	bl	8002498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001788:	193b      	adds	r3, r7, r4
 800178a:	22c0      	movs	r2, #192	; 0xc0
 800178c:	0212      	lsls	r2, r2, #8
 800178e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001790:	193b      	adds	r3, r7, r4
 8001792:	22c4      	movs	r2, #196	; 0xc4
 8001794:	0392      	lsls	r2, r2, #14
 8001796:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	193b      	adds	r3, r7, r4
 800179a:	2200      	movs	r2, #0
 800179c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179e:	193b      	adds	r3, r7, r4
 80017a0:	4a1f      	ldr	r2, [pc, #124]	; (8001820 <MX_GPIO_Init+0x1b8>)
 80017a2:	0019      	movs	r1, r3
 80017a4:	0010      	movs	r0, r2
 80017a6:	f000 fe77 	bl	8002498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017aa:	193b      	adds	r3, r7, r4
 80017ac:	2280      	movs	r2, #128	; 0x80
 80017ae:	0212      	lsls	r2, r2, #8
 80017b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b2:	193b      	adds	r3, r7, r4
 80017b4:	2200      	movs	r2, #0
 80017b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	193b      	adds	r3, r7, r4
 80017ba:	2200      	movs	r2, #0
 80017bc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017be:	193a      	adds	r2, r7, r4
 80017c0:	23a0      	movs	r3, #160	; 0xa0
 80017c2:	05db      	lsls	r3, r3, #23
 80017c4:	0011      	movs	r1, r2
 80017c6:	0018      	movs	r0, r3
 80017c8:	f000 fe66 	bl	8002498 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80017cc:	193b      	adds	r3, r7, r4
 80017ce:	2218      	movs	r2, #24
 80017d0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d2:	193b      	adds	r3, r7, r4
 80017d4:	2200      	movs	r2, #0
 80017d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	193b      	adds	r3, r7, r4
 80017da:	2200      	movs	r2, #0
 80017dc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017de:	193b      	adds	r3, r7, r4
 80017e0:	4a0f      	ldr	r2, [pc, #60]	; (8001820 <MX_GPIO_Init+0x1b8>)
 80017e2:	0019      	movs	r1, r3
 80017e4:	0010      	movs	r0, r2
 80017e6:	f000 fe57 	bl	8002498 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80017ea:	2200      	movs	r2, #0
 80017ec:	2100      	movs	r1, #0
 80017ee:	2006      	movs	r0, #6
 80017f0:	f000 fdbc 	bl	800236c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80017f4:	2006      	movs	r0, #6
 80017f6:	f000 fdce 	bl	8002396 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80017fa:	2200      	movs	r2, #0
 80017fc:	2100      	movs	r1, #0
 80017fe:	2007      	movs	r0, #7
 8001800:	f000 fdb4 	bl	800236c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001804:	2007      	movs	r0, #7
 8001806:	f000 fdc6 	bl	8002396 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800180a:	46c0      	nop			; (mov r8, r8)
 800180c:	46bd      	mov	sp, r7
 800180e:	b009      	add	sp, #36	; 0x24
 8001810:	bd90      	pop	{r4, r7, pc}
 8001812:	46c0      	nop			; (mov r8, r8)
 8001814:	40021000 	.word	0x40021000
 8001818:	50000800 	.word	0x50000800
 800181c:	00000f03 	.word	0x00000f03
 8001820:	50000400 	.word	0x50000400
 8001824:	00001004 	.word	0x00001004

08001828 <MYGPIO_ALM_RELE_Init>:

/* USER CODE BEGIN 4 */
void MYGPIO_ALM_RELE_Init(MyGPIO* Self)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
	MYGPIO_Init(&Self[1], GPIOB, GPIO_PIN_15, INPUT);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3308      	adds	r3, #8
 8001834:	0018      	movs	r0, r3
 8001836:	2380      	movs	r3, #128	; 0x80
 8001838:	021a      	lsls	r2, r3, #8
 800183a:	4912      	ldr	r1, [pc, #72]	; (8001884 <MYGPIO_ALM_RELE_Init+0x5c>)
 800183c:	2300      	movs	r3, #0
 800183e:	f000 fa6a 	bl	8001d16 <MYGPIO_Init>
	MYGPIO_Init(&Self[2], GPIOA, GPIO_PIN_2, INPUT);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	3310      	adds	r3, #16
 8001846:	0018      	movs	r0, r3
 8001848:	23a0      	movs	r3, #160	; 0xa0
 800184a:	05d9      	lsls	r1, r3, #23
 800184c:	2300      	movs	r3, #0
 800184e:	2204      	movs	r2, #4
 8001850:	f000 fa61 	bl	8001d16 <MYGPIO_Init>
	MYGPIO_Init(&Self[3], GPIOA, GPIO_PIN_12, INPUT);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	3318      	adds	r3, #24
 8001858:	0018      	movs	r0, r3
 800185a:	2380      	movs	r3, #128	; 0x80
 800185c:	015a      	lsls	r2, r3, #5
 800185e:	23a0      	movs	r3, #160	; 0xa0
 8001860:	05d9      	lsls	r1, r3, #23
 8001862:	2300      	movs	r3, #0
 8001864:	f000 fa57 	bl	8001d16 <MYGPIO_Init>
	MYGPIO_Init(&Self[4], GPIOB, GPIO_PIN_14, INPUT);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	3320      	adds	r3, #32
 800186c:	0018      	movs	r0, r3
 800186e:	2380      	movs	r3, #128	; 0x80
 8001870:	01da      	lsls	r2, r3, #7
 8001872:	4904      	ldr	r1, [pc, #16]	; (8001884 <MYGPIO_ALM_RELE_Init+0x5c>)
 8001874:	2300      	movs	r3, #0
 8001876:	f000 fa4e 	bl	8001d16 <MYGPIO_Init>
}
 800187a:	46c0      	nop			; (mov r8, r8)
 800187c:	46bd      	mov	sp, r7
 800187e:	b002      	add	sp, #8
 8001880:	bd80      	pop	{r7, pc}
 8001882:	46c0      	nop			; (mov r8, r8)
 8001884:	50000400 	.word	0x50000400

08001888 <MYGPIO_CMD_RELE_Init>:

void MYGPIO_CMD_RELE_Init(MyGPIO* Self)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
	MYGPIO_Init(&Self[1], GPIOA, GPIO_PIN_8, OUTPUT);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3308      	adds	r3, #8
 8001894:	0018      	movs	r0, r3
 8001896:	2380      	movs	r3, #128	; 0x80
 8001898:	005a      	lsls	r2, r3, #1
 800189a:	23a0      	movs	r3, #160	; 0xa0
 800189c:	05d9      	lsls	r1, r3, #23
 800189e:	2301      	movs	r3, #1
 80018a0:	f000 fa39 	bl	8001d16 <MYGPIO_Init>
	MYGPIO_Init(&Self[2], GPIOA, GPIO_PIN_1, OUTPUT);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	3310      	adds	r3, #16
 80018a8:	0018      	movs	r0, r3
 80018aa:	23a0      	movs	r3, #160	; 0xa0
 80018ac:	05d9      	lsls	r1, r3, #23
 80018ae:	2301      	movs	r3, #1
 80018b0:	2202      	movs	r2, #2
 80018b2:	f000 fa30 	bl	8001d16 <MYGPIO_Init>
	MYGPIO_Init(&Self[3], GPIOA, GPIO_PIN_11, OUTPUT);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	3318      	adds	r3, #24
 80018ba:	0018      	movs	r0, r3
 80018bc:	2380      	movs	r3, #128	; 0x80
 80018be:	011a      	lsls	r2, r3, #4
 80018c0:	23a0      	movs	r3, #160	; 0xa0
 80018c2:	05d9      	lsls	r1, r3, #23
 80018c4:	2301      	movs	r3, #1
 80018c6:	f000 fa26 	bl	8001d16 <MYGPIO_Init>
	MYGPIO_Init(&Self[4], GPIOB, GPIO_PIN_13, OUTPUT);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	3320      	adds	r3, #32
 80018ce:	0018      	movs	r0, r3
 80018d0:	2380      	movs	r3, #128	; 0x80
 80018d2:	019a      	lsls	r2, r3, #6
 80018d4:	4903      	ldr	r1, [pc, #12]	; (80018e4 <MYGPIO_CMD_RELE_Init+0x5c>)
 80018d6:	2301      	movs	r3, #1
 80018d8:	f000 fa1d 	bl	8001d16 <MYGPIO_Init>
}
 80018dc:	46c0      	nop			; (mov r8, r8)
 80018de:	46bd      	mov	sp, r7
 80018e0:	b002      	add	sp, #8
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	50000400 	.word	0x50000400

080018e8 <MYGPIO_FAULT_RELE_Init>:

void MYGPIO_FAULT_RELE_Init(MyGPIO* Self)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	MYGPIO_Init(&Self[1], GPIOA, GPIO_PIN_9, OUTPUT);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	3308      	adds	r3, #8
 80018f4:	0018      	movs	r0, r3
 80018f6:	2380      	movs	r3, #128	; 0x80
 80018f8:	009a      	lsls	r2, r3, #2
 80018fa:	23a0      	movs	r3, #160	; 0xa0
 80018fc:	05d9      	lsls	r1, r3, #23
 80018fe:	2301      	movs	r3, #1
 8001900:	f000 fa09 	bl	8001d16 <MYGPIO_Init>
	MYGPIO_Init(&Self[2], GPIOA, GPIO_PIN_0, OUTPUT);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3310      	adds	r3, #16
 8001908:	0018      	movs	r0, r3
 800190a:	23a0      	movs	r3, #160	; 0xa0
 800190c:	05d9      	lsls	r1, r3, #23
 800190e:	2301      	movs	r3, #1
 8001910:	2201      	movs	r2, #1
 8001912:	f000 fa00 	bl	8001d16 <MYGPIO_Init>
	MYGPIO_Init(&Self[3], GPIOA, GPIO_PIN_10, OUTPUT);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	3318      	adds	r3, #24
 800191a:	0018      	movs	r0, r3
 800191c:	2380      	movs	r3, #128	; 0x80
 800191e:	00da      	lsls	r2, r3, #3
 8001920:	23a0      	movs	r3, #160	; 0xa0
 8001922:	05d9      	lsls	r1, r3, #23
 8001924:	2301      	movs	r3, #1
 8001926:	f000 f9f6 	bl	8001d16 <MYGPIO_Init>
	MYGPIO_Init(&Self[4], GPIOB, GPIO_PIN_12, OUTPUT);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	3320      	adds	r3, #32
 800192e:	0018      	movs	r0, r3
 8001930:	2380      	movs	r3, #128	; 0x80
 8001932:	015a      	lsls	r2, r3, #5
 8001934:	4903      	ldr	r1, [pc, #12]	; (8001944 <MYGPIO_FAULT_RELE_Init+0x5c>)
 8001936:	2301      	movs	r3, #1
 8001938:	f000 f9ed 	bl	8001d16 <MYGPIO_Init>
}
 800193c:	46c0      	nop			; (mov r8, r8)
 800193e:	46bd      	mov	sp, r7
 8001940:	b002      	add	sp, #8
 8001942:	bd80      	pop	{r7, pc}
 8001944:	50000400 	.word	0x50000400

08001948 <MYGPIO_ADDRESS_Init>:

void MYGPIO_ADDRESS_Init(MyGPIO* ADDRESS)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	MYGPIO_Init(&ADDRESS[1], GPIOA, GPIO_PIN_15, INPUT);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	3308      	adds	r3, #8
 8001954:	0018      	movs	r0, r3
 8001956:	2380      	movs	r3, #128	; 0x80
 8001958:	021a      	lsls	r2, r3, #8
 800195a:	23a0      	movs	r3, #160	; 0xa0
 800195c:	05d9      	lsls	r1, r3, #23
 800195e:	2300      	movs	r3, #0
 8001960:	f000 f9d9 	bl	8001d16 <MYGPIO_Init>
	MYGPIO_Init(&ADDRESS[2], GPIOB, GPIO_PIN_3, INPUT);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	3310      	adds	r3, #16
 8001968:	0018      	movs	r0, r3
 800196a:	4908      	ldr	r1, [pc, #32]	; (800198c <MYGPIO_ADDRESS_Init+0x44>)
 800196c:	2300      	movs	r3, #0
 800196e:	2208      	movs	r2, #8
 8001970:	f000 f9d1 	bl	8001d16 <MYGPIO_Init>
	MYGPIO_Init(&ADDRESS[3], GPIOB, GPIO_PIN_4, INPUT);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3318      	adds	r3, #24
 8001978:	0018      	movs	r0, r3
 800197a:	4904      	ldr	r1, [pc, #16]	; (800198c <MYGPIO_ADDRESS_Init+0x44>)
 800197c:	2300      	movs	r3, #0
 800197e:	2210      	movs	r2, #16
 8001980:	f000 f9c9 	bl	8001d16 <MYGPIO_Init>
}
 8001984:	46c0      	nop			; (mov r8, r8)
 8001986:	46bd      	mov	sp, r7
 8001988:	b002      	add	sp, #8
 800198a:	bd80      	pop	{r7, pc}
 800198c:	50000400 	.word	0x50000400

08001990 <MYGPIO_EXT_INT_Init>:

void MYGPIO_EXT_INT_Init(MyGPIO* EXT_INT)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
	MYGPIO_Init(EXT_INT, GPIOC, GPIO_PIN_13, OUTPUT);
 8001998:	2380      	movs	r3, #128	; 0x80
 800199a:	019a      	lsls	r2, r3, #6
 800199c:	4904      	ldr	r1, [pc, #16]	; (80019b0 <MYGPIO_EXT_INT_Init+0x20>)
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	2301      	movs	r3, #1
 80019a2:	f000 f9b8 	bl	8001d16 <MYGPIO_Init>
}
 80019a6:	46c0      	nop			; (mov r8, r8)
 80019a8:	46bd      	mov	sp, r7
 80019aa:	b002      	add	sp, #8
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	46c0      	nop			; (mov r8, r8)
 80019b0:	50000800 	.word	0x50000800

080019b4 <MX_GPIO_I2C_OwnAddress1_Update>:

void MX_GPIO_I2C_OwnAddress1_Update(I2C_HandleTypeDef* hi2c, uint8_t ADDRESS1_PinState, uint8_t ADDRESS2_PinState, uint8_t ADDRESS3_PinState)
{
 80019b4:	b590      	push	{r4, r7, lr}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	000c      	movs	r4, r1
 80019be:	0010      	movs	r0, r2
 80019c0:	0019      	movs	r1, r3
 80019c2:	1cfb      	adds	r3, r7, #3
 80019c4:	1c22      	adds	r2, r4, #0
 80019c6:	701a      	strb	r2, [r3, #0]
 80019c8:	1cbb      	adds	r3, r7, #2
 80019ca:	1c02      	adds	r2, r0, #0
 80019cc:	701a      	strb	r2, [r3, #0]
 80019ce:	1c7b      	adds	r3, r7, #1
 80019d0:	1c0a      	adds	r2, r1, #0
 80019d2:	701a      	strb	r2, [r3, #0]
	uint8_t hi2c_Init_OwnAddress1 = 0x40;
 80019d4:	200f      	movs	r0, #15
 80019d6:	183b      	adds	r3, r7, r0
 80019d8:	2240      	movs	r2, #64	; 0x40
 80019da:	701a      	strb	r2, [r3, #0]
	hi2c_Init_OwnAddress1 += (ADDRESS1_PinState << 0);
 80019dc:	183b      	adds	r3, r7, r0
 80019de:	1839      	adds	r1, r7, r0
 80019e0:	1cfa      	adds	r2, r7, #3
 80019e2:	7809      	ldrb	r1, [r1, #0]
 80019e4:	7812      	ldrb	r2, [r2, #0]
 80019e6:	188a      	adds	r2, r1, r2
 80019e8:	701a      	strb	r2, [r3, #0]
	hi2c_Init_OwnAddress1 += (ADDRESS2_PinState << 1);
 80019ea:	1cbb      	adds	r3, r7, #2
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	18db      	adds	r3, r3, r3
 80019f0:	b2d9      	uxtb	r1, r3
 80019f2:	183b      	adds	r3, r7, r0
 80019f4:	183a      	adds	r2, r7, r0
 80019f6:	7812      	ldrb	r2, [r2, #0]
 80019f8:	188a      	adds	r2, r1, r2
 80019fa:	701a      	strb	r2, [r3, #0]
	hi2c_Init_OwnAddress1 += (ADDRESS3_PinState << 2);
 80019fc:	1c7b      	adds	r3, r7, #1
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	b2d9      	uxtb	r1, r3
 8001a04:	183b      	adds	r3, r7, r0
 8001a06:	183a      	adds	r2, r7, r0
 8001a08:	7812      	ldrb	r2, [r2, #0]
 8001a0a:	188a      	adds	r2, r1, r2
 8001a0c:	701a      	strb	r2, [r3, #0]
	hi2c_Init_OwnAddress1 = hi2c_Init_OwnAddress1 << 1;
 8001a0e:	183a      	adds	r2, r7, r0
 8001a10:	0001      	movs	r1, r0
 8001a12:	183b      	adds	r3, r7, r0
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	18db      	adds	r3, r3, r3
 8001a18:	7013      	strb	r3, [r2, #0]

	//Update I2C Slave Address
	if(hi2c->Init.OwnAddress1 != hi2c_Init_OwnAddress1)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	689a      	ldr	r2, [r3, #8]
 8001a1e:	187b      	adds	r3, r7, r1
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d01d      	beq.n	8001a62 <MX_GPIO_I2C_OwnAddress1_Update+0xae>
	{
		hi2c->Init.OwnAddress1 = hi2c_Init_OwnAddress1;
 8001a26:	187b      	adds	r3, r7, r1
 8001a28:	781a      	ldrb	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	609a      	str	r2, [r3, #8]
		if (HAL_I2C_Init(hi2c) != HAL_OK)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	0018      	movs	r0, r3
 8001a32:	f000 ffd7 	bl	80029e4 <HAL_I2C_Init>
 8001a36:	1e03      	subs	r3, r0, #0
 8001a38:	d001      	beq.n	8001a3e <MX_GPIO_I2C_OwnAddress1_Update+0x8a>
		{
		Error_Handler();
 8001a3a:	f000 f967 	bl	8001d0c <Error_Handler>
		}

		/** Configure Analogue filter
		*/
		if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2100      	movs	r1, #0
 8001a42:	0018      	movs	r0, r3
 8001a44:	f003 fb0c 	bl	8005060 <HAL_I2CEx_ConfigAnalogFilter>
 8001a48:	1e03      	subs	r3, r0, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_GPIO_I2C_OwnAddress1_Update+0x9c>
		{
		Error_Handler();
 8001a4c:	f000 f95e 	bl	8001d0c <Error_Handler>
		}

		/** Configure Digital filter
		*/
		if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2100      	movs	r1, #0
 8001a54:	0018      	movs	r0, r3
 8001a56:	f003 fb4f 	bl	80050f8 <HAL_I2CEx_ConfigDigitalFilter>
 8001a5a:	1e03      	subs	r3, r0, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_GPIO_I2C_OwnAddress1_Update+0xae>
		{
		Error_Handler();
 8001a5e:	f000 f955 	bl	8001d0c <Error_Handler>
		}
	}
}
 8001a62:	46c0      	nop			; (mov r8, r8)
 8001a64:	46bd      	mov	sp, r7
 8001a66:	b005      	add	sp, #20
 8001a68:	bd90      	pop	{r4, r7, pc}

08001a6a <CMD_RELE_Update>:

void CMD_RELE_Update(MyGPIO* Self, uint8_t Rele_IDNumber, uint8_t ReleControl)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b084      	sub	sp, #16
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
 8001a72:	0008      	movs	r0, r1
 8001a74:	0011      	movs	r1, r2
 8001a76:	1cfb      	adds	r3, r7, #3
 8001a78:	1c02      	adds	r2, r0, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
 8001a7c:	1cbb      	adds	r3, r7, #2
 8001a7e:	1c0a      	adds	r2, r1, #0
 8001a80:	701a      	strb	r2, [r3, #0]
	uint8_t BitPosition = 1 << (Rele_IDNumber - 1);
 8001a82:	1cfb      	adds	r3, r7, #3
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	3b01      	subs	r3, #1
 8001a88:	2201      	movs	r2, #1
 8001a8a:	409a      	lsls	r2, r3
 8001a8c:	210f      	movs	r1, #15
 8001a8e:	187b      	adds	r3, r7, r1
 8001a90:	701a      	strb	r2, [r3, #0]
	Self->PinState = (BitPosition & ReleControl);
 8001a92:	187b      	adds	r3, r7, r1
 8001a94:	1cba      	adds	r2, r7, #2
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	7812      	ldrb	r2, [r2, #0]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	71da      	strb	r2, [r3, #7]
}
 8001aa2:	46c0      	nop			; (mov r8, r8)
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	b004      	add	sp, #16
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <HAL_I2C_AddrCallback>:

void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	0008      	movs	r0, r1
 8001ab6:	0011      	movs	r1, r2
 8001ab8:	1cfb      	adds	r3, r7, #3
 8001aba:	1c02      	adds	r2, r0, #0
 8001abc:	701a      	strb	r2, [r3, #0]
 8001abe:	003b      	movs	r3, r7
 8001ac0:	1c0a      	adds	r2, r1, #0
 8001ac2:	801a      	strh	r2, [r3, #0]
	if (TransferDirection == I2C_DIRECTION_TRANSMIT)  // if the master wants to transmit the data
 8001ac4:	1cfb      	adds	r3, r7, #3
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d109      	bne.n	8001ae0 <HAL_I2C_AddrCallback+0x34>
	{
		rxcount = 0;
 8001acc:	4b0e      	ldr	r3, [pc, #56]	; (8001b08 <HAL_I2C_AddrCallback+0x5c>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Slave_Seq_Receive_IT(hi2c, (uint8_t *)&i2c1_Register, 1, I2C_FIRST_FRAME);
 8001ad2:	490e      	ldr	r1, [pc, #56]	; (8001b0c <HAL_I2C_AddrCallback+0x60>)
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f001 fc73 	bl	80033c4 <HAL_I2C_Slave_Seq_Receive_IT>
	else
	{
		txcount = 0;
		HAL_I2C_Slave_Seq_Transmit_IT(hi2c, (uint8_t *)&CONTROL[i2c1_Register + txcount], 1, I2C_FIRST_FRAME);
	}
}
 8001ade:	e00f      	b.n	8001b00 <HAL_I2C_AddrCallback+0x54>
		txcount = 0;
 8001ae0:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <HAL_I2C_AddrCallback+0x64>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Slave_Seq_Transmit_IT(hi2c, (uint8_t *)&CONTROL[i2c1_Register + txcount], 1, I2C_FIRST_FRAME);
 8001ae6:	4b09      	ldr	r3, [pc, #36]	; (8001b0c <HAL_I2C_AddrCallback+0x60>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	001a      	movs	r2, r3
 8001aec:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <HAL_I2C_AddrCallback+0x64>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	18d2      	adds	r2, r2, r3
 8001af2:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <HAL_I2C_AddrCallback+0x68>)
 8001af4:	18d1      	adds	r1, r2, r3
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	2300      	movs	r3, #0
 8001afa:	2201      	movs	r2, #1
 8001afc:	f001 fba2 	bl	8003244 <HAL_I2C_Slave_Seq_Transmit_IT>
}
 8001b00:	46c0      	nop			; (mov r8, r8)
 8001b02:	46bd      	mov	sp, r7
 8001b04:	b002      	add	sp, #8
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	2000037d 	.word	0x2000037d
 8001b0c:	2000037f 	.word	0x2000037f
 8001b10:	2000037e 	.word	0x2000037e
 8001b14:	20000274 	.word	0x20000274

08001b18 <HAL_I2C_SlaveTxCpltCallback>:

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
	txcount++;
 8001b20:	4b0b      	ldr	r3, [pc, #44]	; (8001b50 <HAL_I2C_SlaveTxCpltCallback+0x38>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	3301      	adds	r3, #1
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <HAL_I2C_SlaveTxCpltCallback+0x38>)
 8001b2a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Slave_Seq_Transmit_IT(hi2c, (uint8_t *)&CONTROL[i2c1_Register + txcount], 1, I2C_NEXT_FRAME);
 8001b2c:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <HAL_I2C_SlaveTxCpltCallback+0x3c>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	001a      	movs	r2, r3
 8001b32:	4b07      	ldr	r3, [pc, #28]	; (8001b50 <HAL_I2C_SlaveTxCpltCallback+0x38>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	18d2      	adds	r2, r2, r3
 8001b38:	4b07      	ldr	r3, [pc, #28]	; (8001b58 <HAL_I2C_SlaveTxCpltCallback+0x40>)
 8001b3a:	18d1      	adds	r1, r2, r3
 8001b3c:	2380      	movs	r3, #128	; 0x80
 8001b3e:	045b      	lsls	r3, r3, #17
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	2201      	movs	r2, #1
 8001b44:	f001 fb7e 	bl	8003244 <HAL_I2C_Slave_Seq_Transmit_IT>
}
 8001b48:	46c0      	nop			; (mov r8, r8)
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	b002      	add	sp, #8
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	2000037e 	.word	0x2000037e
 8001b54:	2000037f 	.word	0x2000037f
 8001b58:	20000274 	.word	0x20000274

08001b5c <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
	HAL_I2C_Slave_Seq_Receive_IT(hi2c, (uint8_t *)&CONTROL[i2c1_Register + rxcount], 1, I2C_NEXT_FRAME);
 8001b64:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <HAL_I2C_SlaveRxCpltCallback+0x38>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	001a      	movs	r2, r3
 8001b6a:	4b0b      	ldr	r3, [pc, #44]	; (8001b98 <HAL_I2C_SlaveRxCpltCallback+0x3c>)
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	18d2      	adds	r2, r2, r3
 8001b70:	4b0a      	ldr	r3, [pc, #40]	; (8001b9c <HAL_I2C_SlaveRxCpltCallback+0x40>)
 8001b72:	18d1      	adds	r1, r2, r3
 8001b74:	2380      	movs	r3, #128	; 0x80
 8001b76:	045b      	lsls	r3, r3, #17
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	f001 fc22 	bl	80033c4 <HAL_I2C_Slave_Seq_Receive_IT>
	rxcount++;
 8001b80:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <HAL_I2C_SlaveRxCpltCallback+0x3c>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	3301      	adds	r3, #1
 8001b86:	b2da      	uxtb	r2, r3
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <HAL_I2C_SlaveRxCpltCallback+0x3c>)
 8001b8a:	701a      	strb	r2, [r3, #0]
}
 8001b8c:	46c0      	nop			; (mov r8, r8)
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	b002      	add	sp, #8
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	2000037f 	.word	0x2000037f
 8001b98:	2000037d 	.word	0x2000037d
 8001b9c:	20000274 	.word	0x20000274

08001ba0 <HAL_I2C_ListenCpltCallback>:

void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
	HAL_I2C_EnableListen_IT(hi2c);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	0018      	movs	r0, r3
 8001bac:	f001 fccc 	bl	8003548 <HAL_I2C_EnableListen_IT>
}
 8001bb0:	46c0      	nop			; (mov r8, r8)
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	b002      	add	sp, #8
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_GetError(hi2c) == 0x04)  // AF error
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	0018      	movs	r0, r3
 8001bc4:	f001 fd7d 	bl	80036c2 <HAL_I2C_GetError>
 8001bc8:	0003      	movs	r3, r0
 8001bca:	2b04      	cmp	r3, #4
 8001bcc:	d011      	beq.n	8001bf2 <HAL_I2C_ErrorCallback+0x3a>
	/* BERR Error commonly occurs during the Direction switch
	 * Here we the software reset bit is set by the HAL error handler
	 * Before resetting this bit, we make sure the I2C lines are released and the bus is free
	 * I am simply reinitializing the I2C to do so
	 */
	else if (HAL_I2C_GetError(hi2c) == 0x01)  // BERR Error
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	0018      	movs	r0, r3
 8001bd2:	f001 fd76 	bl	80036c2 <HAL_I2C_GetError>
 8001bd6:	0003      	movs	r3, r0
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d10a      	bne.n	8001bf2 <HAL_I2C_ErrorCallback+0x3a>
	{
		HAL_I2C_DeInit(hi2c);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	0018      	movs	r0, r3
 8001be0:	f000 ff96 	bl	8002b10 <HAL_I2C_DeInit>
		HAL_I2C_Init(hi2c);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	0018      	movs	r0, r3
 8001be8:	f000 fefc 	bl	80029e4 <HAL_I2C_Init>
		rxcount = 0;  // reset the count
 8001bec:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <HAL_I2C_ErrorCallback+0x4c>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
	}

	HAL_I2C_EnableListen_IT(hi2c);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f001 fca7 	bl	8003548 <HAL_I2C_EnableListen_IT>
}
 8001bfa:	46c0      	nop			; (mov r8, r8)
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	b002      	add	sp, #8
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	46c0      	nop			; (mov r8, r8)
 8001c04:	2000037d 	.word	0x2000037d

08001c08 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c08:	b590      	push	{r4, r7, lr}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	0002      	movs	r2, r0
 8001c10:	1dbb      	adds	r3, r7, #6
 8001c12:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 1; i < INA233_SIZE; i++)
 8001c14:	230f      	movs	r3, #15
 8001c16:	18fb      	adds	r3, r7, r3
 8001c18:	2201      	movs	r2, #1
 8001c1a:	701a      	strb	r2, [r3, #0]
 8001c1c:	e02b      	b.n	8001c76 <HAL_GPIO_EXTI_Callback+0x6e>
	{
		MYGPIO_PinState_Update(&ALM_RELE[i]);
 8001c1e:	240f      	movs	r4, #15
 8001c20:	193b      	adds	r3, r7, r4
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	00da      	lsls	r2, r3, #3
 8001c26:	4b35      	ldr	r3, [pc, #212]	; (8001cfc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001c28:	18d3      	adds	r3, r2, r3
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	f000 f88d 	bl	8001d4a <MYGPIO_PinState_Update>
		FAULT_RELE[i].PinState = !(ALM_RELE[i].PinState);
 8001c30:	0021      	movs	r1, r4
 8001c32:	187b      	adds	r3, r7, r1
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	4a31      	ldr	r2, [pc, #196]	; (8001cfc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001c38:	00db      	lsls	r3, r3, #3
 8001c3a:	18d3      	adds	r3, r2, r3
 8001c3c:	3307      	adds	r3, #7
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	425a      	negs	r2, r3
 8001c42:	4153      	adcs	r3, r2
 8001c44:	b2da      	uxtb	r2, r3
 8001c46:	0008      	movs	r0, r1
 8001c48:	187b      	adds	r3, r7, r1
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	0011      	movs	r1, r2
 8001c4e:	4a2c      	ldr	r2, [pc, #176]	; (8001d00 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001c50:	00db      	lsls	r3, r3, #3
 8001c52:	18d3      	adds	r3, r2, r3
 8001c54:	3307      	adds	r3, #7
 8001c56:	1c0a      	adds	r2, r1, #0
 8001c58:	701a      	strb	r2, [r3, #0]
		MYGPIO_PinState_Update(&FAULT_RELE[i]);
 8001c5a:	0004      	movs	r4, r0
 8001c5c:	183b      	adds	r3, r7, r0
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	00da      	lsls	r2, r3, #3
 8001c62:	4b27      	ldr	r3, [pc, #156]	; (8001d00 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001c64:	18d3      	adds	r3, r2, r3
 8001c66:	0018      	movs	r0, r3
 8001c68:	f000 f86f 	bl	8001d4a <MYGPIO_PinState_Update>
	for(uint8_t i = 1; i < INA233_SIZE; i++)
 8001c6c:	193b      	adds	r3, r7, r4
 8001c6e:	781a      	ldrb	r2, [r3, #0]
 8001c70:	193b      	adds	r3, r7, r4
 8001c72:	3201      	adds	r2, #1
 8001c74:	701a      	strb	r2, [r3, #0]
 8001c76:	230f      	movs	r3, #15
 8001c78:	18fb      	adds	r3, r7, r3
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b04      	cmp	r3, #4
 8001c7e:	d9ce      	bls.n	8001c1e <HAL_GPIO_EXTI_Callback+0x16>
	}

	CONTROL[ALM_RELE_PinState] = (ALM_RELE[1].PinState << 0) + (ALM_RELE[2].PinState << 1) + (ALM_RELE[3].PinState << 2) + (ALM_RELE[4].PinState << 3);
 8001c80:	4b1e      	ldr	r3, [pc, #120]	; (8001cfc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001c82:	7bda      	ldrb	r2, [r3, #15]
 8001c84:	4b1d      	ldr	r3, [pc, #116]	; (8001cfc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001c86:	7ddb      	ldrb	r3, [r3, #23]
 8001c88:	18db      	adds	r3, r3, r3
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	18d3      	adds	r3, r2, r3
 8001c8e:	b2da      	uxtb	r2, r3
 8001c90:	4b1a      	ldr	r3, [pc, #104]	; (8001cfc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001c92:	7fdb      	ldrb	r3, [r3, #31]
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	18d3      	adds	r3, r2, r3
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	4b17      	ldr	r3, [pc, #92]	; (8001cfc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001c9e:	2127      	movs	r1, #39	; 0x27
 8001ca0:	5c5b      	ldrb	r3, [r3, r1]
 8001ca2:	00db      	lsls	r3, r3, #3
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	18d3      	adds	r3, r2, r3
 8001ca8:	b2da      	uxtb	r2, r3
 8001caa:	4b16      	ldr	r3, [pc, #88]	; (8001d04 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001cac:	709a      	strb	r2, [r3, #2]
	CONTROL[FAULT_RELE_PinState] = (FAULT_RELE[1].PinState << 0) + (FAULT_RELE[2].PinState << 1) + (FAULT_RELE[3].PinState << 2) + (FAULT_RELE[4].PinState << 3);
 8001cae:	4b14      	ldr	r3, [pc, #80]	; (8001d00 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001cb0:	7bda      	ldrb	r2, [r3, #15]
 8001cb2:	4b13      	ldr	r3, [pc, #76]	; (8001d00 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001cb4:	7ddb      	ldrb	r3, [r3, #23]
 8001cb6:	18db      	adds	r3, r3, r3
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	18d3      	adds	r3, r2, r3
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001cc0:	7fdb      	ldrb	r3, [r3, #31]
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	18d3      	adds	r3, r2, r3
 8001cc8:	b2da      	uxtb	r2, r3
 8001cca:	4b0d      	ldr	r3, [pc, #52]	; (8001d00 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001ccc:	2127      	movs	r1, #39	; 0x27
 8001cce:	5c5b      	ldrb	r3, [r3, r1]
 8001cd0:	00db      	lsls	r3, r3, #3
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	18d3      	adds	r3, r2, r3
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	4b0a      	ldr	r3, [pc, #40]	; (8001d04 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001cda:	70da      	strb	r2, [r3, #3]

	EXT_INT.PinState = !(CONTROL[ALM_RELE_PinState]);
 8001cdc:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001cde:	789b      	ldrb	r3, [r3, #2]
 8001ce0:	425a      	negs	r2, r3
 8001ce2:	4153      	adcs	r3, r2
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	001a      	movs	r2, r3
 8001ce8:	4b07      	ldr	r3, [pc, #28]	; (8001d08 <HAL_GPIO_EXTI_Callback+0x100>)
 8001cea:	71da      	strb	r2, [r3, #7]
	MYGPIO_PinState_Update(&EXT_INT);
 8001cec:	4b06      	ldr	r3, [pc, #24]	; (8001d08 <HAL_GPIO_EXTI_Callback+0x100>)
 8001cee:	0018      	movs	r0, r3
 8001cf0:	f000 f82b 	bl	8001d4a <MYGPIO_PinState_Update>
}
 8001cf4:	46c0      	nop			; (mov r8, r8)
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	b005      	add	sp, #20
 8001cfa:	bd90      	pop	{r4, r7, pc}
 8001cfc:	200000d0 	.word	0x200000d0
 8001d00:	200000f8 	.word	0x200000f8
 8001d04:	20000274 	.word	0x20000274
 8001d08:	20000168 	.word	0x20000168

08001d0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d10:	b672      	cpsid	i
}
 8001d12:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d14:	e7fe      	b.n	8001d14 <Error_Handler+0x8>

08001d16 <MYGPIO_Init>:
#include <mygpio.h>
/* Defines -------------------------------------------------------------------*/
/* Variables -----------------------------------------------------------------*/
/* Private Function definition -----------------------------------------------*/
void MYGPIO_Init(MyGPIO* Self, 	GPIO_TypeDef* GPIO, uint16_t Pin, MyGPIO_Mode Mode)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b084      	sub	sp, #16
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	60f8      	str	r0, [r7, #12]
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	0019      	movs	r1, r3
 8001d22:	1dbb      	adds	r3, r7, #6
 8001d24:	801a      	strh	r2, [r3, #0]
 8001d26:	1d7b      	adds	r3, r7, #5
 8001d28:	1c0a      	adds	r2, r1, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
	Self->GPIO = GPIO;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	68ba      	ldr	r2, [r7, #8]
 8001d30:	601a      	str	r2, [r3, #0]
	Self->Pin = Pin;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	1dba      	adds	r2, r7, #6
 8001d36:	8812      	ldrh	r2, [r2, #0]
 8001d38:	809a      	strh	r2, [r3, #4]
	Self->Mode = Mode;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	1d7a      	adds	r2, r7, #5
 8001d3e:	7812      	ldrb	r2, [r2, #0]
 8001d40:	719a      	strb	r2, [r3, #6]
}
 8001d42:	46c0      	nop			; (mov r8, r8)
 8001d44:	46bd      	mov	sp, r7
 8001d46:	b004      	add	sp, #16
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <MYGPIO_PinState_Update>:

void MYGPIO_PinState_Update(MyGPIO* Self)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b082      	sub	sp, #8
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
	if(Self->Mode == OUTPUT)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	799b      	ldrb	r3, [r3, #6]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d109      	bne.n	8001d6e <MYGPIO_PinState_Update+0x24>
		HAL_GPIO_WritePin(Self->GPIO, Self->Pin, Self->PinState);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6818      	ldr	r0, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	8899      	ldrh	r1, [r3, #4]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	79db      	ldrb	r3, [r3, #7]
 8001d66:	001a      	movs	r2, r3
 8001d68:	f000 fe03 	bl	8002972 <HAL_GPIO_WritePin>
	else
		Self->PinState = HAL_GPIO_ReadPin(Self->GPIO, Self->Pin);
}
 8001d6c:	e00b      	b.n	8001d86 <MYGPIO_PinState_Update+0x3c>
		Self->PinState = HAL_GPIO_ReadPin(Self->GPIO, Self->Pin);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	889b      	ldrh	r3, [r3, #4]
 8001d76:	0019      	movs	r1, r3
 8001d78:	0010      	movs	r0, r2
 8001d7a:	f000 fddd 	bl	8002938 <HAL_GPIO_ReadPin>
 8001d7e:	0003      	movs	r3, r0
 8001d80:	001a      	movs	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	71da      	strb	r2, [r3, #7]
}
 8001d86:	46c0      	nop			; (mov r8, r8)
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	b002      	add	sp, #8
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <MYTIMELOOP_Init>:
 * @author William Favaro
 * @date
 * @note
 */
void MYTIMELOOP_Init(TimeLoop* Self, uint16_t SpanTime, uint32_t ActualTime)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b084      	sub	sp, #16
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	60f8      	str	r0, [r7, #12]
 8001d96:	607a      	str	r2, [r7, #4]
 8001d98:	200a      	movs	r0, #10
 8001d9a:	183b      	adds	r3, r7, r0
 8001d9c:	1c0a      	adds	r2, r1, #0
 8001d9e:	801a      	strh	r2, [r3, #0]
	Self->_LastRunTime 	= ActualTime;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	601a      	str	r2, [r3, #0]
	Self->_SpanTime 	= SpanTime;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	183a      	adds	r2, r7, r0
 8001daa:	8812      	ldrh	r2, [r2, #0]
 8001dac:	809a      	strh	r2, [r3, #4]
	Self->_Enable 		= 1;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2201      	movs	r2, #1
 8001db2:	719a      	strb	r2, [r3, #6]
}
 8001db4:	46c0      	nop			; (mov r8, r8)
 8001db6:	46bd      	mov	sp, r7
 8001db8:	b004      	add	sp, #16
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <MYTIMELOOP_Run>:
 * @author William Favaro
 * @date
 * @note
 */
uint8_t MYTIMELOOP_Run(TimeLoop* Self, uint32_t ActualTime)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
	if((ActualTime - Self->_LastRunTime) > Self->_SpanTime)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	683a      	ldr	r2, [r7, #0]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	8892      	ldrh	r2, [r2, #4]
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d908      	bls.n	8001de8 <MYTIMELOOP_Run+0x2c>
	{
		Self->_LastRunTime += Self->_SpanTime;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	8892      	ldrh	r2, [r2, #4]
 8001dde:	189a      	adds	r2, r3, r2
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	601a      	str	r2, [r3, #0]
		return 1;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e000      	b.n	8001dea <MYTIMELOOP_Run+0x2e>
	}
	return 0;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	0018      	movs	r0, r3
 8001dec:	46bd      	mov	sp, r7
 8001dee:	b002      	add	sp, #8
 8001df0:	bd80      	pop	{r7, pc}
	...

08001df4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df8:	4b07      	ldr	r3, [pc, #28]	; (8001e18 <HAL_MspInit+0x24>)
 8001dfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dfc:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <HAL_MspInit+0x24>)
 8001dfe:	2101      	movs	r1, #1
 8001e00:	430a      	orrs	r2, r1
 8001e02:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e04:	4b04      	ldr	r3, [pc, #16]	; (8001e18 <HAL_MspInit+0x24>)
 8001e06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e08:	4b03      	ldr	r3, [pc, #12]	; (8001e18 <HAL_MspInit+0x24>)
 8001e0a:	2180      	movs	r1, #128	; 0x80
 8001e0c:	0549      	lsls	r1, r1, #21
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40021000 	.word	0x40021000

08001e1c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e1c:	b590      	push	{r4, r7, lr}
 8001e1e:	b08b      	sub	sp, #44	; 0x2c
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e24:	2414      	movs	r4, #20
 8001e26:	193b      	adds	r3, r7, r4
 8001e28:	0018      	movs	r0, r3
 8001e2a:	2314      	movs	r3, #20
 8001e2c:	001a      	movs	r2, r3
 8001e2e:	2100      	movs	r1, #0
 8001e30:	f004 f840 	bl	8005eb4 <memset>
  if(hi2c->Instance==I2C1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a38      	ldr	r2, [pc, #224]	; (8001f1c <HAL_I2C_MspInit+0x100>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d132      	bne.n	8001ea4 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e3e:	4b38      	ldr	r3, [pc, #224]	; (8001f20 <HAL_I2C_MspInit+0x104>)
 8001e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e42:	4b37      	ldr	r3, [pc, #220]	; (8001f20 <HAL_I2C_MspInit+0x104>)
 8001e44:	2102      	movs	r1, #2
 8001e46:	430a      	orrs	r2, r1
 8001e48:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e4a:	4b35      	ldr	r3, [pc, #212]	; (8001f20 <HAL_I2C_MspInit+0x104>)
 8001e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4e:	2202      	movs	r2, #2
 8001e50:	4013      	ands	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]
 8001e54:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e56:	193b      	adds	r3, r7, r4
 8001e58:	22c0      	movs	r2, #192	; 0xc0
 8001e5a:	0092      	lsls	r2, r2, #2
 8001e5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e5e:	0021      	movs	r1, r4
 8001e60:	187b      	adds	r3, r7, r1
 8001e62:	2212      	movs	r2, #18
 8001e64:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	187b      	adds	r3, r7, r1
 8001e68:	2200      	movs	r2, #0
 8001e6a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6c:	187b      	adds	r3, r7, r1
 8001e6e:	2203      	movs	r2, #3
 8001e70:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e72:	187b      	adds	r3, r7, r1
 8001e74:	2204      	movs	r2, #4
 8001e76:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e78:	187b      	adds	r3, r7, r1
 8001e7a:	4a2a      	ldr	r2, [pc, #168]	; (8001f24 <HAL_I2C_MspInit+0x108>)
 8001e7c:	0019      	movs	r1, r3
 8001e7e:	0010      	movs	r0, r2
 8001e80:	f000 fb0a 	bl	8002498 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e84:	4b26      	ldr	r3, [pc, #152]	; (8001f20 <HAL_I2C_MspInit+0x104>)
 8001e86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e88:	4b25      	ldr	r3, [pc, #148]	; (8001f20 <HAL_I2C_MspInit+0x104>)
 8001e8a:	2180      	movs	r1, #128	; 0x80
 8001e8c:	0389      	lsls	r1, r1, #14
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	639a      	str	r2, [r3, #56]	; 0x38
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8001e92:	2200      	movs	r2, #0
 8001e94:	2100      	movs	r1, #0
 8001e96:	2017      	movs	r0, #23
 8001e98:	f000 fa68 	bl	800236c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8001e9c:	2017      	movs	r0, #23
 8001e9e:	f000 fa7a 	bl	8002396 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ea2:	e036      	b.n	8001f12 <HAL_I2C_MspInit+0xf6>
  else if(hi2c->Instance==I2C2)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a1f      	ldr	r2, [pc, #124]	; (8001f28 <HAL_I2C_MspInit+0x10c>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d131      	bne.n	8001f12 <HAL_I2C_MspInit+0xf6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eae:	4b1c      	ldr	r3, [pc, #112]	; (8001f20 <HAL_I2C_MspInit+0x104>)
 8001eb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001eb2:	4b1b      	ldr	r3, [pc, #108]	; (8001f20 <HAL_I2C_MspInit+0x104>)
 8001eb4:	2102      	movs	r1, #2
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	62da      	str	r2, [r3, #44]	; 0x2c
 8001eba:	4b19      	ldr	r3, [pc, #100]	; (8001f20 <HAL_I2C_MspInit+0x104>)
 8001ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ec6:	2114      	movs	r1, #20
 8001ec8:	187b      	adds	r3, r7, r1
 8001eca:	22c0      	movs	r2, #192	; 0xc0
 8001ecc:	0112      	lsls	r2, r2, #4
 8001ece:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ed0:	187b      	adds	r3, r7, r1
 8001ed2:	2212      	movs	r2, #18
 8001ed4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed6:	187b      	adds	r3, r7, r1
 8001ed8:	2200      	movs	r2, #0
 8001eda:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001edc:	187b      	adds	r3, r7, r1
 8001ede:	2203      	movs	r2, #3
 8001ee0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8001ee2:	187b      	adds	r3, r7, r1
 8001ee4:	2206      	movs	r2, #6
 8001ee6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee8:	187b      	adds	r3, r7, r1
 8001eea:	4a0e      	ldr	r2, [pc, #56]	; (8001f24 <HAL_I2C_MspInit+0x108>)
 8001eec:	0019      	movs	r1, r3
 8001eee:	0010      	movs	r0, r2
 8001ef0:	f000 fad2 	bl	8002498 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ef4:	4b0a      	ldr	r3, [pc, #40]	; (8001f20 <HAL_I2C_MspInit+0x104>)
 8001ef6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ef8:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <HAL_I2C_MspInit+0x104>)
 8001efa:	2180      	movs	r1, #128	; 0x80
 8001efc:	03c9      	lsls	r1, r1, #15
 8001efe:	430a      	orrs	r2, r1
 8001f00:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C2_IRQn, 0, 0);
 8001f02:	2200      	movs	r2, #0
 8001f04:	2100      	movs	r1, #0
 8001f06:	2018      	movs	r0, #24
 8001f08:	f000 fa30 	bl	800236c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_IRQn);
 8001f0c:	2018      	movs	r0, #24
 8001f0e:	f000 fa42 	bl	8002396 <HAL_NVIC_EnableIRQ>
}
 8001f12:	46c0      	nop			; (mov r8, r8)
 8001f14:	46bd      	mov	sp, r7
 8001f16:	b00b      	add	sp, #44	; 0x2c
 8001f18:	bd90      	pop	{r4, r7, pc}
 8001f1a:	46c0      	nop			; (mov r8, r8)
 8001f1c:	40005400 	.word	0x40005400
 8001f20:	40021000 	.word	0x40021000
 8001f24:	50000400 	.word	0x50000400
 8001f28:	40005800 	.word	0x40005800

08001f2c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a1d      	ldr	r2, [pc, #116]	; (8001fb0 <HAL_I2C_MspDeInit+0x84>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d117      	bne.n	8001f6e <HAL_I2C_MspDeInit+0x42>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001f3e:	4b1d      	ldr	r3, [pc, #116]	; (8001fb4 <HAL_I2C_MspDeInit+0x88>)
 8001f40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f42:	4b1c      	ldr	r3, [pc, #112]	; (8001fb4 <HAL_I2C_MspDeInit+0x88>)
 8001f44:	491c      	ldr	r1, [pc, #112]	; (8001fb8 <HAL_I2C_MspDeInit+0x8c>)
 8001f46:	400a      	ands	r2, r1
 8001f48:	639a      	str	r2, [r3, #56]	; 0x38

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001f4a:	2380      	movs	r3, #128	; 0x80
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	4a1b      	ldr	r2, [pc, #108]	; (8001fbc <HAL_I2C_MspDeInit+0x90>)
 8001f50:	0019      	movs	r1, r3
 8001f52:	0010      	movs	r0, r2
 8001f54:	f000 fc16 	bl	8002784 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001f58:	2380      	movs	r3, #128	; 0x80
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4a17      	ldr	r2, [pc, #92]	; (8001fbc <HAL_I2C_MspDeInit+0x90>)
 8001f5e:	0019      	movs	r1, r3
 8001f60:	0010      	movs	r0, r2
 8001f62:	f000 fc0f 	bl	8002784 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_IRQn);
 8001f66:	2017      	movs	r0, #23
 8001f68:	f000 fa25 	bl	80023b6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001f6c:	e01b      	b.n	8001fa6 <HAL_I2C_MspDeInit+0x7a>
  else if(hi2c->Instance==I2C2)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a13      	ldr	r2, [pc, #76]	; (8001fc0 <HAL_I2C_MspDeInit+0x94>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d116      	bne.n	8001fa6 <HAL_I2C_MspDeInit+0x7a>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001f78:	4b0e      	ldr	r3, [pc, #56]	; (8001fb4 <HAL_I2C_MspDeInit+0x88>)
 8001f7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f7c:	4b0d      	ldr	r3, [pc, #52]	; (8001fb4 <HAL_I2C_MspDeInit+0x88>)
 8001f7e:	4911      	ldr	r1, [pc, #68]	; (8001fc4 <HAL_I2C_MspDeInit+0x98>)
 8001f80:	400a      	ands	r2, r1
 8001f82:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001f84:	2380      	movs	r3, #128	; 0x80
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	4a0c      	ldr	r2, [pc, #48]	; (8001fbc <HAL_I2C_MspDeInit+0x90>)
 8001f8a:	0019      	movs	r1, r3
 8001f8c:	0010      	movs	r0, r2
 8001f8e:	f000 fbf9 	bl	8002784 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001f92:	2380      	movs	r3, #128	; 0x80
 8001f94:	011b      	lsls	r3, r3, #4
 8001f96:	4a09      	ldr	r2, [pc, #36]	; (8001fbc <HAL_I2C_MspDeInit+0x90>)
 8001f98:	0019      	movs	r1, r3
 8001f9a:	0010      	movs	r0, r2
 8001f9c:	f000 fbf2 	bl	8002784 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(I2C2_IRQn);
 8001fa0:	2018      	movs	r0, #24
 8001fa2:	f000 fa08 	bl	80023b6 <HAL_NVIC_DisableIRQ>
}
 8001fa6:	46c0      	nop			; (mov r8, r8)
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	b002      	add	sp, #8
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	46c0      	nop			; (mov r8, r8)
 8001fb0:	40005400 	.word	0x40005400
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	ffdfffff 	.word	0xffdfffff
 8001fbc:	50000400 	.word	0x50000400
 8001fc0:	40005800 	.word	0x40005800
 8001fc4:	ffbfffff 	.word	0xffbfffff

08001fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fcc:	e7fe      	b.n	8001fcc <NMI_Handler+0x4>

08001fce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fd2:	e7fe      	b.n	8001fd2 <HardFault_Handler+0x4>

08001fd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001fd8:	46c0      	nop			; (mov r8, r8)
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe2:	46c0      	nop			; (mov r8, r8)
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fec:	f000 f8d4 	bl	8002198 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff0:	46c0      	nop			; (mov r8, r8)
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001ffa:	2004      	movs	r0, #4
 8001ffc:	f000 fcd6 	bl	80029ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002000:	46c0      	nop			; (mov r8, r8)
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800200a:	2380      	movs	r3, #128	; 0x80
 800200c:	015b      	lsls	r3, r3, #5
 800200e:	0018      	movs	r0, r3
 8002010:	f000 fccc 	bl	80029ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002014:	2380      	movs	r3, #128	; 0x80
 8002016:	01db      	lsls	r3, r3, #7
 8002018:	0018      	movs	r0, r3
 800201a:	f000 fcc7 	bl	80029ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800201e:	2380      	movs	r3, #128	; 0x80
 8002020:	021b      	lsls	r3, r3, #8
 8002022:	0018      	movs	r0, r3
 8002024:	f000 fcc2 	bl	80029ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002028:	46c0      	nop			; (mov r8, r8)
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8002034:	4b09      	ldr	r3, [pc, #36]	; (800205c <I2C1_IRQHandler+0x2c>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	699a      	ldr	r2, [r3, #24]
 800203a:	23e0      	movs	r3, #224	; 0xe0
 800203c:	00db      	lsls	r3, r3, #3
 800203e:	4013      	ands	r3, r2
 8002040:	d004      	beq.n	800204c <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8002042:	4b06      	ldr	r3, [pc, #24]	; (800205c <I2C1_IRQHandler+0x2c>)
 8002044:	0018      	movs	r0, r3
 8002046:	f001 fabb 	bl	80035c0 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 800204a:	e003      	b.n	8002054 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 800204c:	4b03      	ldr	r3, [pc, #12]	; (800205c <I2C1_IRQHandler+0x2c>)
 800204e:	0018      	movs	r0, r3
 8002050:	f001 fa9c 	bl	800358c <HAL_I2C_EV_IRQHandler>
}
 8002054:	46c0      	nop			; (mov r8, r8)
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	46c0      	nop			; (mov r8, r8)
 800205c:	20000028 	.word	0x20000028

08002060 <I2C2_IRQHandler>:

/**
  * @brief This function handles I2C2 interrupt.
  */
void I2C2_IRQHandler(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_IRQn 0 */

  /* USER CODE END I2C2_IRQn 0 */
  if (hi2c2.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8002064:	4b09      	ldr	r3, [pc, #36]	; (800208c <I2C2_IRQHandler+0x2c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	699a      	ldr	r2, [r3, #24]
 800206a:	23e0      	movs	r3, #224	; 0xe0
 800206c:	00db      	lsls	r3, r3, #3
 800206e:	4013      	ands	r3, r2
 8002070:	d004      	beq.n	800207c <I2C2_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c2);
 8002072:	4b06      	ldr	r3, [pc, #24]	; (800208c <I2C2_IRQHandler+0x2c>)
 8002074:	0018      	movs	r0, r3
 8002076:	f001 faa3 	bl	80035c0 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c2);
  }
  /* USER CODE BEGIN I2C2_IRQn 1 */

  /* USER CODE END I2C2_IRQn 1 */
}
 800207a:	e003      	b.n	8002084 <I2C2_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c2);
 800207c:	4b03      	ldr	r3, [pc, #12]	; (800208c <I2C2_IRQHandler+0x2c>)
 800207e:	0018      	movs	r0, r3
 8002080:	f001 fa84 	bl	800358c <HAL_I2C_EV_IRQHandler>
}
 8002084:	46c0      	nop			; (mov r8, r8)
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	46c0      	nop			; (mov r8, r8)
 800208c:	2000007c 	.word	0x2000007c

08002090 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002094:	46c0      	nop			; (mov r8, r8)
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
	...

0800209c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800209c:	480d      	ldr	r0, [pc, #52]	; (80020d4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800209e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80020a0:	f7ff fff6 	bl	8002090 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020a4:	480c      	ldr	r0, [pc, #48]	; (80020d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80020a6:	490d      	ldr	r1, [pc, #52]	; (80020dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80020a8:	4a0d      	ldr	r2, [pc, #52]	; (80020e0 <LoopForever+0xe>)
  movs r3, #0
 80020aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020ac:	e002      	b.n	80020b4 <LoopCopyDataInit>

080020ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020b2:	3304      	adds	r3, #4

080020b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020b8:	d3f9      	bcc.n	80020ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020ba:	4a0a      	ldr	r2, [pc, #40]	; (80020e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80020bc:	4c0a      	ldr	r4, [pc, #40]	; (80020e8 <LoopForever+0x16>)
  movs r3, #0
 80020be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020c0:	e001      	b.n	80020c6 <LoopFillZerobss>

080020c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020c4:	3204      	adds	r2, #4

080020c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020c8:	d3fb      	bcc.n	80020c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020ca:	f003 fefb 	bl	8005ec4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020ce:	f7ff f82d 	bl	800112c <main>

080020d2 <LoopForever>:

LoopForever:
    b LoopForever
 80020d2:	e7fe      	b.n	80020d2 <LoopForever>
   ldr   r0, =_estack
 80020d4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80020d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020dc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80020e0:	08005fd0 	.word	0x08005fd0
  ldr r2, =_sbss
 80020e4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80020e8:	20000384 	.word	0x20000384

080020ec <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020ec:	e7fe      	b.n	80020ec <ADC1_COMP_IRQHandler>
	...

080020f0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020f6:	1dfb      	adds	r3, r7, #7
 80020f8:	2200      	movs	r2, #0
 80020fa:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80020fc:	4b0b      	ldr	r3, [pc, #44]	; (800212c <HAL_Init+0x3c>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	4b0a      	ldr	r3, [pc, #40]	; (800212c <HAL_Init+0x3c>)
 8002102:	2140      	movs	r1, #64	; 0x40
 8002104:	430a      	orrs	r2, r1
 8002106:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002108:	2003      	movs	r0, #3
 800210a:	f000 f811 	bl	8002130 <HAL_InitTick>
 800210e:	1e03      	subs	r3, r0, #0
 8002110:	d003      	beq.n	800211a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002112:	1dfb      	adds	r3, r7, #7
 8002114:	2201      	movs	r2, #1
 8002116:	701a      	strb	r2, [r3, #0]
 8002118:	e001      	b.n	800211e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800211a:	f7ff fe6b 	bl	8001df4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800211e:	1dfb      	adds	r3, r7, #7
 8002120:	781b      	ldrb	r3, [r3, #0]
}
 8002122:	0018      	movs	r0, r3
 8002124:	46bd      	mov	sp, r7
 8002126:	b002      	add	sp, #8
 8002128:	bd80      	pop	{r7, pc}
 800212a:	46c0      	nop			; (mov r8, r8)
 800212c:	40022000 	.word	0x40022000

08002130 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002130:	b590      	push	{r4, r7, lr}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002138:	4b14      	ldr	r3, [pc, #80]	; (800218c <HAL_InitTick+0x5c>)
 800213a:	681c      	ldr	r4, [r3, #0]
 800213c:	4b14      	ldr	r3, [pc, #80]	; (8002190 <HAL_InitTick+0x60>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	0019      	movs	r1, r3
 8002142:	23fa      	movs	r3, #250	; 0xfa
 8002144:	0098      	lsls	r0, r3, #2
 8002146:	f7fd ffdf 	bl	8000108 <__udivsi3>
 800214a:	0003      	movs	r3, r0
 800214c:	0019      	movs	r1, r3
 800214e:	0020      	movs	r0, r4
 8002150:	f7fd ffda 	bl	8000108 <__udivsi3>
 8002154:	0003      	movs	r3, r0
 8002156:	0018      	movs	r0, r3
 8002158:	f000 f93d 	bl	80023d6 <HAL_SYSTICK_Config>
 800215c:	1e03      	subs	r3, r0, #0
 800215e:	d001      	beq.n	8002164 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e00f      	b.n	8002184 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b03      	cmp	r3, #3
 8002168:	d80b      	bhi.n	8002182 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800216a:	6879      	ldr	r1, [r7, #4]
 800216c:	2301      	movs	r3, #1
 800216e:	425b      	negs	r3, r3
 8002170:	2200      	movs	r2, #0
 8002172:	0018      	movs	r0, r3
 8002174:	f000 f8fa 	bl	800236c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002178:	4b06      	ldr	r3, [pc, #24]	; (8002194 <HAL_InitTick+0x64>)
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800217e:	2300      	movs	r3, #0
 8002180:	e000      	b.n	8002184 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
}
 8002184:	0018      	movs	r0, r3
 8002186:	46bd      	mov	sp, r7
 8002188:	b003      	add	sp, #12
 800218a:	bd90      	pop	{r4, r7, pc}
 800218c:	20000000 	.word	0x20000000
 8002190:	20000008 	.word	0x20000008
 8002194:	20000004 	.word	0x20000004

08002198 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800219c:	4b05      	ldr	r3, [pc, #20]	; (80021b4 <HAL_IncTick+0x1c>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	001a      	movs	r2, r3
 80021a2:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <HAL_IncTick+0x20>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	18d2      	adds	r2, r2, r3
 80021a8:	4b03      	ldr	r3, [pc, #12]	; (80021b8 <HAL_IncTick+0x20>)
 80021aa:	601a      	str	r2, [r3, #0]
}
 80021ac:	46c0      	nop			; (mov r8, r8)
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	46c0      	nop			; (mov r8, r8)
 80021b4:	20000008 	.word	0x20000008
 80021b8:	20000380 	.word	0x20000380

080021bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  return uwTick;
 80021c0:	4b02      	ldr	r3, [pc, #8]	; (80021cc <HAL_GetTick+0x10>)
 80021c2:	681b      	ldr	r3, [r3, #0]
}
 80021c4:	0018      	movs	r0, r3
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	46c0      	nop			; (mov r8, r8)
 80021cc:	20000380 	.word	0x20000380

080021d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	0002      	movs	r2, r0
 80021d8:	1dfb      	adds	r3, r7, #7
 80021da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021dc:	1dfb      	adds	r3, r7, #7
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b7f      	cmp	r3, #127	; 0x7f
 80021e2:	d809      	bhi.n	80021f8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021e4:	1dfb      	adds	r3, r7, #7
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	001a      	movs	r2, r3
 80021ea:	231f      	movs	r3, #31
 80021ec:	401a      	ands	r2, r3
 80021ee:	4b04      	ldr	r3, [pc, #16]	; (8002200 <__NVIC_EnableIRQ+0x30>)
 80021f0:	2101      	movs	r1, #1
 80021f2:	4091      	lsls	r1, r2
 80021f4:	000a      	movs	r2, r1
 80021f6:	601a      	str	r2, [r3, #0]
  }
}
 80021f8:	46c0      	nop			; (mov r8, r8)
 80021fa:	46bd      	mov	sp, r7
 80021fc:	b002      	add	sp, #8
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	e000e100 	.word	0xe000e100

08002204 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	0002      	movs	r2, r0
 800220c:	1dfb      	adds	r3, r7, #7
 800220e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002210:	1dfb      	adds	r3, r7, #7
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b7f      	cmp	r3, #127	; 0x7f
 8002216:	d810      	bhi.n	800223a <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002218:	1dfb      	adds	r3, r7, #7
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	001a      	movs	r2, r3
 800221e:	231f      	movs	r3, #31
 8002220:	4013      	ands	r3, r2
 8002222:	4908      	ldr	r1, [pc, #32]	; (8002244 <__NVIC_DisableIRQ+0x40>)
 8002224:	2201      	movs	r2, #1
 8002226:	409a      	lsls	r2, r3
 8002228:	0013      	movs	r3, r2
 800222a:	2280      	movs	r2, #128	; 0x80
 800222c:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800222e:	f3bf 8f4f 	dsb	sy
}
 8002232:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8002234:	f3bf 8f6f 	isb	sy
}
 8002238:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 800223a:	46c0      	nop			; (mov r8, r8)
 800223c:	46bd      	mov	sp, r7
 800223e:	b002      	add	sp, #8
 8002240:	bd80      	pop	{r7, pc}
 8002242:	46c0      	nop			; (mov r8, r8)
 8002244:	e000e100 	.word	0xe000e100

08002248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002248:	b590      	push	{r4, r7, lr}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	0002      	movs	r2, r0
 8002250:	6039      	str	r1, [r7, #0]
 8002252:	1dfb      	adds	r3, r7, #7
 8002254:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002256:	1dfb      	adds	r3, r7, #7
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	2b7f      	cmp	r3, #127	; 0x7f
 800225c:	d828      	bhi.n	80022b0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800225e:	4a2f      	ldr	r2, [pc, #188]	; (800231c <__NVIC_SetPriority+0xd4>)
 8002260:	1dfb      	adds	r3, r7, #7
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	b25b      	sxtb	r3, r3
 8002266:	089b      	lsrs	r3, r3, #2
 8002268:	33c0      	adds	r3, #192	; 0xc0
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	589b      	ldr	r3, [r3, r2]
 800226e:	1dfa      	adds	r2, r7, #7
 8002270:	7812      	ldrb	r2, [r2, #0]
 8002272:	0011      	movs	r1, r2
 8002274:	2203      	movs	r2, #3
 8002276:	400a      	ands	r2, r1
 8002278:	00d2      	lsls	r2, r2, #3
 800227a:	21ff      	movs	r1, #255	; 0xff
 800227c:	4091      	lsls	r1, r2
 800227e:	000a      	movs	r2, r1
 8002280:	43d2      	mvns	r2, r2
 8002282:	401a      	ands	r2, r3
 8002284:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	019b      	lsls	r3, r3, #6
 800228a:	22ff      	movs	r2, #255	; 0xff
 800228c:	401a      	ands	r2, r3
 800228e:	1dfb      	adds	r3, r7, #7
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	0018      	movs	r0, r3
 8002294:	2303      	movs	r3, #3
 8002296:	4003      	ands	r3, r0
 8002298:	00db      	lsls	r3, r3, #3
 800229a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800229c:	481f      	ldr	r0, [pc, #124]	; (800231c <__NVIC_SetPriority+0xd4>)
 800229e:	1dfb      	adds	r3, r7, #7
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	b25b      	sxtb	r3, r3
 80022a4:	089b      	lsrs	r3, r3, #2
 80022a6:	430a      	orrs	r2, r1
 80022a8:	33c0      	adds	r3, #192	; 0xc0
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80022ae:	e031      	b.n	8002314 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022b0:	4a1b      	ldr	r2, [pc, #108]	; (8002320 <__NVIC_SetPriority+0xd8>)
 80022b2:	1dfb      	adds	r3, r7, #7
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	0019      	movs	r1, r3
 80022b8:	230f      	movs	r3, #15
 80022ba:	400b      	ands	r3, r1
 80022bc:	3b08      	subs	r3, #8
 80022be:	089b      	lsrs	r3, r3, #2
 80022c0:	3306      	adds	r3, #6
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	18d3      	adds	r3, r2, r3
 80022c6:	3304      	adds	r3, #4
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	1dfa      	adds	r2, r7, #7
 80022cc:	7812      	ldrb	r2, [r2, #0]
 80022ce:	0011      	movs	r1, r2
 80022d0:	2203      	movs	r2, #3
 80022d2:	400a      	ands	r2, r1
 80022d4:	00d2      	lsls	r2, r2, #3
 80022d6:	21ff      	movs	r1, #255	; 0xff
 80022d8:	4091      	lsls	r1, r2
 80022da:	000a      	movs	r2, r1
 80022dc:	43d2      	mvns	r2, r2
 80022de:	401a      	ands	r2, r3
 80022e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	019b      	lsls	r3, r3, #6
 80022e6:	22ff      	movs	r2, #255	; 0xff
 80022e8:	401a      	ands	r2, r3
 80022ea:	1dfb      	adds	r3, r7, #7
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	0018      	movs	r0, r3
 80022f0:	2303      	movs	r3, #3
 80022f2:	4003      	ands	r3, r0
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022f8:	4809      	ldr	r0, [pc, #36]	; (8002320 <__NVIC_SetPriority+0xd8>)
 80022fa:	1dfb      	adds	r3, r7, #7
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	001c      	movs	r4, r3
 8002300:	230f      	movs	r3, #15
 8002302:	4023      	ands	r3, r4
 8002304:	3b08      	subs	r3, #8
 8002306:	089b      	lsrs	r3, r3, #2
 8002308:	430a      	orrs	r2, r1
 800230a:	3306      	adds	r3, #6
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	18c3      	adds	r3, r0, r3
 8002310:	3304      	adds	r3, #4
 8002312:	601a      	str	r2, [r3, #0]
}
 8002314:	46c0      	nop			; (mov r8, r8)
 8002316:	46bd      	mov	sp, r7
 8002318:	b003      	add	sp, #12
 800231a:	bd90      	pop	{r4, r7, pc}
 800231c:	e000e100 	.word	0xe000e100
 8002320:	e000ed00 	.word	0xe000ed00

08002324 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	1e5a      	subs	r2, r3, #1
 8002330:	2380      	movs	r3, #128	; 0x80
 8002332:	045b      	lsls	r3, r3, #17
 8002334:	429a      	cmp	r2, r3
 8002336:	d301      	bcc.n	800233c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002338:	2301      	movs	r3, #1
 800233a:	e010      	b.n	800235e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800233c:	4b0a      	ldr	r3, [pc, #40]	; (8002368 <SysTick_Config+0x44>)
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	3a01      	subs	r2, #1
 8002342:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002344:	2301      	movs	r3, #1
 8002346:	425b      	negs	r3, r3
 8002348:	2103      	movs	r1, #3
 800234a:	0018      	movs	r0, r3
 800234c:	f7ff ff7c 	bl	8002248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002350:	4b05      	ldr	r3, [pc, #20]	; (8002368 <SysTick_Config+0x44>)
 8002352:	2200      	movs	r2, #0
 8002354:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002356:	4b04      	ldr	r3, [pc, #16]	; (8002368 <SysTick_Config+0x44>)
 8002358:	2207      	movs	r2, #7
 800235a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800235c:	2300      	movs	r3, #0
}
 800235e:	0018      	movs	r0, r3
 8002360:	46bd      	mov	sp, r7
 8002362:	b002      	add	sp, #8
 8002364:	bd80      	pop	{r7, pc}
 8002366:	46c0      	nop			; (mov r8, r8)
 8002368:	e000e010 	.word	0xe000e010

0800236c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
 8002376:	210f      	movs	r1, #15
 8002378:	187b      	adds	r3, r7, r1
 800237a:	1c02      	adds	r2, r0, #0
 800237c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800237e:	68ba      	ldr	r2, [r7, #8]
 8002380:	187b      	adds	r3, r7, r1
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	b25b      	sxtb	r3, r3
 8002386:	0011      	movs	r1, r2
 8002388:	0018      	movs	r0, r3
 800238a:	f7ff ff5d 	bl	8002248 <__NVIC_SetPriority>
}
 800238e:	46c0      	nop			; (mov r8, r8)
 8002390:	46bd      	mov	sp, r7
 8002392:	b004      	add	sp, #16
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
 800239c:	0002      	movs	r2, r0
 800239e:	1dfb      	adds	r3, r7, #7
 80023a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023a2:	1dfb      	adds	r3, r7, #7
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	b25b      	sxtb	r3, r3
 80023a8:	0018      	movs	r0, r3
 80023aa:	f7ff ff11 	bl	80021d0 <__NVIC_EnableIRQ>
}
 80023ae:	46c0      	nop			; (mov r8, r8)
 80023b0:	46bd      	mov	sp, r7
 80023b2:	b002      	add	sp, #8
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b082      	sub	sp, #8
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	0002      	movs	r2, r0
 80023be:	1dfb      	adds	r3, r7, #7
 80023c0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80023c2:	1dfb      	adds	r3, r7, #7
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	b25b      	sxtb	r3, r3
 80023c8:	0018      	movs	r0, r3
 80023ca:	f7ff ff1b 	bl	8002204 <__NVIC_DisableIRQ>
}
 80023ce:	46c0      	nop			; (mov r8, r8)
 80023d0:	46bd      	mov	sp, r7
 80023d2:	b002      	add	sp, #8
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b082      	sub	sp, #8
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	0018      	movs	r0, r3
 80023e2:	f7ff ff9f 	bl	8002324 <SysTick_Config>
 80023e6:	0003      	movs	r3, r0
}
 80023e8:	0018      	movs	r0, r3
 80023ea:	46bd      	mov	sp, r7
 80023ec:	b002      	add	sp, #8
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023f8:	210f      	movs	r1, #15
 80023fa:	187b      	adds	r3, r7, r1
 80023fc:	2200      	movs	r2, #0
 80023fe:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2225      	movs	r2, #37	; 0x25
 8002404:	5c9b      	ldrb	r3, [r3, r2]
 8002406:	b2db      	uxtb	r3, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d006      	beq.n	800241a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2204      	movs	r2, #4
 8002410:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002412:	187b      	adds	r3, r7, r1
 8002414:	2201      	movs	r2, #1
 8002416:	701a      	strb	r2, [r3, #0]
 8002418:	e02a      	b.n	8002470 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	210e      	movs	r1, #14
 8002426:	438a      	bics	r2, r1
 8002428:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2101      	movs	r1, #1
 8002436:	438a      	bics	r2, r1
 8002438:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243e:	221c      	movs	r2, #28
 8002440:	401a      	ands	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002446:	2101      	movs	r1, #1
 8002448:	4091      	lsls	r1, r2
 800244a:	000a      	movs	r2, r1
 800244c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2225      	movs	r2, #37	; 0x25
 8002452:	2101      	movs	r1, #1
 8002454:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2224      	movs	r2, #36	; 0x24
 800245a:	2100      	movs	r1, #0
 800245c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002462:	2b00      	cmp	r3, #0
 8002464:	d004      	beq.n	8002470 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	0010      	movs	r0, r2
 800246e:	4798      	blx	r3
    }
  }
  return status;
 8002470:	230f      	movs	r3, #15
 8002472:	18fb      	adds	r3, r7, r3
 8002474:	781b      	ldrb	r3, [r3, #0]
}
 8002476:	0018      	movs	r0, r3
 8002478:	46bd      	mov	sp, r7
 800247a:	b004      	add	sp, #16
 800247c:	bd80      	pop	{r7, pc}

0800247e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b082      	sub	sp, #8
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2225      	movs	r2, #37	; 0x25
 800248a:	5c9b      	ldrb	r3, [r3, r2]
 800248c:	b2db      	uxtb	r3, r3
}
 800248e:	0018      	movs	r0, r3
 8002490:	46bd      	mov	sp, r7
 8002492:	b002      	add	sp, #8
 8002494:	bd80      	pop	{r7, pc}
	...

08002498 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80024a2:	2300      	movs	r3, #0
 80024a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024a6:	2300      	movs	r3, #0
 80024a8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80024aa:	2300      	movs	r3, #0
 80024ac:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80024ae:	e14f      	b.n	8002750 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2101      	movs	r1, #1
 80024b6:	697a      	ldr	r2, [r7, #20]
 80024b8:	4091      	lsls	r1, r2
 80024ba:	000a      	movs	r2, r1
 80024bc:	4013      	ands	r3, r2
 80024be:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d100      	bne.n	80024c8 <HAL_GPIO_Init+0x30>
 80024c6:	e140      	b.n	800274a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	2203      	movs	r2, #3
 80024ce:	4013      	ands	r3, r2
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d005      	beq.n	80024e0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2203      	movs	r2, #3
 80024da:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d130      	bne.n	8002542 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	2203      	movs	r2, #3
 80024ec:	409a      	lsls	r2, r3
 80024ee:	0013      	movs	r3, r2
 80024f0:	43da      	mvns	r2, r3
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	4013      	ands	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	68da      	ldr	r2, [r3, #12]
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	409a      	lsls	r2, r3
 8002502:	0013      	movs	r3, r2
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	4313      	orrs	r3, r2
 8002508:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002516:	2201      	movs	r2, #1
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	409a      	lsls	r2, r3
 800251c:	0013      	movs	r3, r2
 800251e:	43da      	mvns	r2, r3
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	4013      	ands	r3, r2
 8002524:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	091b      	lsrs	r3, r3, #4
 800252c:	2201      	movs	r2, #1
 800252e:	401a      	ands	r2, r3
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	409a      	lsls	r2, r3
 8002534:	0013      	movs	r3, r2
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	4313      	orrs	r3, r2
 800253a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2203      	movs	r2, #3
 8002548:	4013      	ands	r3, r2
 800254a:	2b03      	cmp	r3, #3
 800254c:	d017      	beq.n	800257e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	2203      	movs	r2, #3
 800255a:	409a      	lsls	r2, r3
 800255c:	0013      	movs	r3, r2
 800255e:	43da      	mvns	r2, r3
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	4013      	ands	r3, r2
 8002564:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	689a      	ldr	r2, [r3, #8]
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	409a      	lsls	r2, r3
 8002570:	0013      	movs	r3, r2
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	4313      	orrs	r3, r2
 8002576:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	2203      	movs	r2, #3
 8002584:	4013      	ands	r3, r2
 8002586:	2b02      	cmp	r3, #2
 8002588:	d123      	bne.n	80025d2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	08da      	lsrs	r2, r3, #3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	3208      	adds	r2, #8
 8002592:	0092      	lsls	r2, r2, #2
 8002594:	58d3      	ldr	r3, [r2, r3]
 8002596:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	2207      	movs	r2, #7
 800259c:	4013      	ands	r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	220f      	movs	r2, #15
 80025a2:	409a      	lsls	r2, r3
 80025a4:	0013      	movs	r3, r2
 80025a6:	43da      	mvns	r2, r3
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	4013      	ands	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	691a      	ldr	r2, [r3, #16]
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	2107      	movs	r1, #7
 80025b6:	400b      	ands	r3, r1
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	409a      	lsls	r2, r3
 80025bc:	0013      	movs	r3, r2
 80025be:	693a      	ldr	r2, [r7, #16]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	08da      	lsrs	r2, r3, #3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3208      	adds	r2, #8
 80025cc:	0092      	lsls	r2, r2, #2
 80025ce:	6939      	ldr	r1, [r7, #16]
 80025d0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	2203      	movs	r2, #3
 80025de:	409a      	lsls	r2, r3
 80025e0:	0013      	movs	r3, r2
 80025e2:	43da      	mvns	r2, r3
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	4013      	ands	r3, r2
 80025e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2203      	movs	r2, #3
 80025f0:	401a      	ands	r2, r3
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	409a      	lsls	r2, r3
 80025f8:	0013      	movs	r3, r2
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685a      	ldr	r2, [r3, #4]
 800260a:	23c0      	movs	r3, #192	; 0xc0
 800260c:	029b      	lsls	r3, r3, #10
 800260e:	4013      	ands	r3, r2
 8002610:	d100      	bne.n	8002614 <HAL_GPIO_Init+0x17c>
 8002612:	e09a      	b.n	800274a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002614:	4b54      	ldr	r3, [pc, #336]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 8002616:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002618:	4b53      	ldr	r3, [pc, #332]	; (8002768 <HAL_GPIO_Init+0x2d0>)
 800261a:	2101      	movs	r1, #1
 800261c:	430a      	orrs	r2, r1
 800261e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002620:	4a52      	ldr	r2, [pc, #328]	; (800276c <HAL_GPIO_Init+0x2d4>)
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	089b      	lsrs	r3, r3, #2
 8002626:	3302      	adds	r3, #2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	589b      	ldr	r3, [r3, r2]
 800262c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2203      	movs	r2, #3
 8002632:	4013      	ands	r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	220f      	movs	r2, #15
 8002638:	409a      	lsls	r2, r3
 800263a:	0013      	movs	r3, r2
 800263c:	43da      	mvns	r2, r3
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	4013      	ands	r3, r2
 8002642:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	23a0      	movs	r3, #160	; 0xa0
 8002648:	05db      	lsls	r3, r3, #23
 800264a:	429a      	cmp	r2, r3
 800264c:	d019      	beq.n	8002682 <HAL_GPIO_Init+0x1ea>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a47      	ldr	r2, [pc, #284]	; (8002770 <HAL_GPIO_Init+0x2d8>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d013      	beq.n	800267e <HAL_GPIO_Init+0x1e6>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a46      	ldr	r2, [pc, #280]	; (8002774 <HAL_GPIO_Init+0x2dc>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d00d      	beq.n	800267a <HAL_GPIO_Init+0x1e2>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a45      	ldr	r2, [pc, #276]	; (8002778 <HAL_GPIO_Init+0x2e0>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d007      	beq.n	8002676 <HAL_GPIO_Init+0x1de>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4a44      	ldr	r2, [pc, #272]	; (800277c <HAL_GPIO_Init+0x2e4>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d101      	bne.n	8002672 <HAL_GPIO_Init+0x1da>
 800266e:	2305      	movs	r3, #5
 8002670:	e008      	b.n	8002684 <HAL_GPIO_Init+0x1ec>
 8002672:	2306      	movs	r3, #6
 8002674:	e006      	b.n	8002684 <HAL_GPIO_Init+0x1ec>
 8002676:	2303      	movs	r3, #3
 8002678:	e004      	b.n	8002684 <HAL_GPIO_Init+0x1ec>
 800267a:	2302      	movs	r3, #2
 800267c:	e002      	b.n	8002684 <HAL_GPIO_Init+0x1ec>
 800267e:	2301      	movs	r3, #1
 8002680:	e000      	b.n	8002684 <HAL_GPIO_Init+0x1ec>
 8002682:	2300      	movs	r3, #0
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	2103      	movs	r1, #3
 8002688:	400a      	ands	r2, r1
 800268a:	0092      	lsls	r2, r2, #2
 800268c:	4093      	lsls	r3, r2
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	4313      	orrs	r3, r2
 8002692:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002694:	4935      	ldr	r1, [pc, #212]	; (800276c <HAL_GPIO_Init+0x2d4>)
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	089b      	lsrs	r3, r3, #2
 800269a:	3302      	adds	r3, #2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026a2:	4b37      	ldr	r3, [pc, #220]	; (8002780 <HAL_GPIO_Init+0x2e8>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	43da      	mvns	r2, r3
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	4013      	ands	r3, r2
 80026b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	2380      	movs	r3, #128	; 0x80
 80026b8:	035b      	lsls	r3, r3, #13
 80026ba:	4013      	ands	r3, r2
 80026bc:	d003      	beq.n	80026c6 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80026c6:	4b2e      	ldr	r3, [pc, #184]	; (8002780 <HAL_GPIO_Init+0x2e8>)
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80026cc:	4b2c      	ldr	r3, [pc, #176]	; (8002780 <HAL_GPIO_Init+0x2e8>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	43da      	mvns	r2, r3
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	4013      	ands	r3, r2
 80026da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685a      	ldr	r2, [r3, #4]
 80026e0:	2380      	movs	r3, #128	; 0x80
 80026e2:	039b      	lsls	r3, r3, #14
 80026e4:	4013      	ands	r3, r2
 80026e6:	d003      	beq.n	80026f0 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80026e8:	693a      	ldr	r2, [r7, #16]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80026f0:	4b23      	ldr	r3, [pc, #140]	; (8002780 <HAL_GPIO_Init+0x2e8>)
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80026f6:	4b22      	ldr	r3, [pc, #136]	; (8002780 <HAL_GPIO_Init+0x2e8>)
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	43da      	mvns	r2, r3
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	4013      	ands	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685a      	ldr	r2, [r3, #4]
 800270a:	2380      	movs	r3, #128	; 0x80
 800270c:	029b      	lsls	r3, r3, #10
 800270e:	4013      	ands	r3, r2
 8002710:	d003      	beq.n	800271a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	4313      	orrs	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800271a:	4b19      	ldr	r3, [pc, #100]	; (8002780 <HAL_GPIO_Init+0x2e8>)
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002720:	4b17      	ldr	r3, [pc, #92]	; (8002780 <HAL_GPIO_Init+0x2e8>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	43da      	mvns	r2, r3
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	4013      	ands	r3, r2
 800272e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	2380      	movs	r3, #128	; 0x80
 8002736:	025b      	lsls	r3, r3, #9
 8002738:	4013      	ands	r3, r2
 800273a:	d003      	beq.n	8002744 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800273c:	693a      	ldr	r2, [r7, #16]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	4313      	orrs	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002744:	4b0e      	ldr	r3, [pc, #56]	; (8002780 <HAL_GPIO_Init+0x2e8>)
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	3301      	adds	r3, #1
 800274e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	40da      	lsrs	r2, r3
 8002758:	1e13      	subs	r3, r2, #0
 800275a:	d000      	beq.n	800275e <HAL_GPIO_Init+0x2c6>
 800275c:	e6a8      	b.n	80024b0 <HAL_GPIO_Init+0x18>
  }
}
 800275e:	46c0      	nop			; (mov r8, r8)
 8002760:	46c0      	nop			; (mov r8, r8)
 8002762:	46bd      	mov	sp, r7
 8002764:	b006      	add	sp, #24
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40021000 	.word	0x40021000
 800276c:	40010000 	.word	0x40010000
 8002770:	50000400 	.word	0x50000400
 8002774:	50000800 	.word	0x50000800
 8002778:	50000c00 	.word	0x50000c00
 800277c:	50001c00 	.word	0x50001c00
 8002780:	40010400 	.word	0x40010400

08002784 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b086      	sub	sp, #24
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002792:	2300      	movs	r3, #0
 8002794:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 8002796:	2300      	movs	r3, #0
 8002798:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 800279a:	e0b6      	b.n	800290a <HAL_GPIO_DeInit+0x186>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 800279c:	2201      	movs	r2, #1
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	409a      	lsls	r2, r3
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	4013      	ands	r3, r2
 80027a6:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d100      	bne.n	80027b0 <HAL_GPIO_DeInit+0x2c>
 80027ae:	e0a9      	b.n	8002904 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 80027b0:	4a5b      	ldr	r2, [pc, #364]	; (8002920 <HAL_GPIO_DeInit+0x19c>)
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	089b      	lsrs	r3, r3, #2
 80027b6:	3302      	adds	r3, #2
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	589b      	ldr	r3, [r3, r2]
 80027bc:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	2203      	movs	r2, #3
 80027c2:	4013      	ands	r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	220f      	movs	r2, #15
 80027c8:	409a      	lsls	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	4013      	ands	r3, r2
 80027ce:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	23a0      	movs	r3, #160	; 0xa0
 80027d4:	05db      	lsls	r3, r3, #23
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d019      	beq.n	800280e <HAL_GPIO_DeInit+0x8a>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a51      	ldr	r2, [pc, #324]	; (8002924 <HAL_GPIO_DeInit+0x1a0>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d013      	beq.n	800280a <HAL_GPIO_DeInit+0x86>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a50      	ldr	r2, [pc, #320]	; (8002928 <HAL_GPIO_DeInit+0x1a4>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d00d      	beq.n	8002806 <HAL_GPIO_DeInit+0x82>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a4f      	ldr	r2, [pc, #316]	; (800292c <HAL_GPIO_DeInit+0x1a8>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d007      	beq.n	8002802 <HAL_GPIO_DeInit+0x7e>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a4e      	ldr	r2, [pc, #312]	; (8002930 <HAL_GPIO_DeInit+0x1ac>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d101      	bne.n	80027fe <HAL_GPIO_DeInit+0x7a>
 80027fa:	2305      	movs	r3, #5
 80027fc:	e008      	b.n	8002810 <HAL_GPIO_DeInit+0x8c>
 80027fe:	2306      	movs	r3, #6
 8002800:	e006      	b.n	8002810 <HAL_GPIO_DeInit+0x8c>
 8002802:	2303      	movs	r3, #3
 8002804:	e004      	b.n	8002810 <HAL_GPIO_DeInit+0x8c>
 8002806:	2302      	movs	r3, #2
 8002808:	e002      	b.n	8002810 <HAL_GPIO_DeInit+0x8c>
 800280a:	2301      	movs	r3, #1
 800280c:	e000      	b.n	8002810 <HAL_GPIO_DeInit+0x8c>
 800280e:	2300      	movs	r3, #0
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	2103      	movs	r1, #3
 8002814:	400a      	ands	r2, r1
 8002816:	0092      	lsls	r2, r2, #2
 8002818:	4093      	lsls	r3, r2
 800281a:	68fa      	ldr	r2, [r7, #12]
 800281c:	429a      	cmp	r2, r3
 800281e:	d132      	bne.n	8002886 <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002820:	4b44      	ldr	r3, [pc, #272]	; (8002934 <HAL_GPIO_DeInit+0x1b0>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	43d9      	mvns	r1, r3
 8002828:	4b42      	ldr	r3, [pc, #264]	; (8002934 <HAL_GPIO_DeInit+0x1b0>)
 800282a:	400a      	ands	r2, r1
 800282c:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800282e:	4b41      	ldr	r3, [pc, #260]	; (8002934 <HAL_GPIO_DeInit+0x1b0>)
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	43d9      	mvns	r1, r3
 8002836:	4b3f      	ldr	r3, [pc, #252]	; (8002934 <HAL_GPIO_DeInit+0x1b0>)
 8002838:	400a      	ands	r2, r1
 800283a:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800283c:	4b3d      	ldr	r3, [pc, #244]	; (8002934 <HAL_GPIO_DeInit+0x1b0>)
 800283e:	68da      	ldr	r2, [r3, #12]
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	43d9      	mvns	r1, r3
 8002844:	4b3b      	ldr	r3, [pc, #236]	; (8002934 <HAL_GPIO_DeInit+0x1b0>)
 8002846:	400a      	ands	r2, r1
 8002848:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800284a:	4b3a      	ldr	r3, [pc, #232]	; (8002934 <HAL_GPIO_DeInit+0x1b0>)
 800284c:	689a      	ldr	r2, [r3, #8]
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	43d9      	mvns	r1, r3
 8002852:	4b38      	ldr	r3, [pc, #224]	; (8002934 <HAL_GPIO_DeInit+0x1b0>)
 8002854:	400a      	ands	r2, r1
 8002856:	609a      	str	r2, [r3, #8]

        tmp = (0x0FUL) << (4U * (position & 0x03U));
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	2203      	movs	r2, #3
 800285c:	4013      	ands	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	220f      	movs	r2, #15
 8002862:	409a      	lsls	r2, r3
 8002864:	0013      	movs	r3, r2
 8002866:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002868:	4a2d      	ldr	r2, [pc, #180]	; (8002920 <HAL_GPIO_DeInit+0x19c>)
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	089b      	lsrs	r3, r3, #2
 800286e:	3302      	adds	r3, #2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	589a      	ldr	r2, [r3, r2]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	43d9      	mvns	r1, r3
 8002878:	4829      	ldr	r0, [pc, #164]	; (8002920 <HAL_GPIO_DeInit+0x19c>)
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	089b      	lsrs	r3, r3, #2
 800287e:	400a      	ands	r2, r1
 8002880:	3302      	adds	r3, #2
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Analog Mode (reset state) */
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	2103      	movs	r1, #3
 8002890:	4099      	lsls	r1, r3
 8002892:	000b      	movs	r3, r1
 8002894:	431a      	orrs	r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	08da      	lsrs	r2, r3, #3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	3208      	adds	r2, #8
 80028a2:	0092      	lsls	r2, r2, #2
 80028a4:	58d3      	ldr	r3, [r2, r3]
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	2107      	movs	r1, #7
 80028aa:	400a      	ands	r2, r1
 80028ac:	0092      	lsls	r2, r2, #2
 80028ae:	210f      	movs	r1, #15
 80028b0:	4091      	lsls	r1, r2
 80028b2:	000a      	movs	r2, r1
 80028b4:	43d1      	mvns	r1, r2
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	08d2      	lsrs	r2, r2, #3
 80028ba:	4019      	ands	r1, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3208      	adds	r2, #8
 80028c0:	0092      	lsls	r2, r2, #2
 80028c2:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	697a      	ldr	r2, [r7, #20]
 80028ca:	0052      	lsls	r2, r2, #1
 80028cc:	2103      	movs	r1, #3
 80028ce:	4091      	lsls	r1, r2
 80028d0:	000a      	movs	r2, r1
 80028d2:	43d2      	mvns	r2, r2
 80028d4:	401a      	ands	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	2101      	movs	r1, #1
 80028e0:	697a      	ldr	r2, [r7, #20]
 80028e2:	4091      	lsls	r1, r2
 80028e4:	000a      	movs	r2, r1
 80028e6:	43d2      	mvns	r2, r2
 80028e8:	401a      	ands	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	697a      	ldr	r2, [r7, #20]
 80028f4:	0052      	lsls	r2, r2, #1
 80028f6:	2103      	movs	r1, #3
 80028f8:	4091      	lsls	r1, r2
 80028fa:	000a      	movs	r2, r1
 80028fc:	43d2      	mvns	r2, r2
 80028fe:	401a      	ands	r2, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	609a      	str	r2, [r3, #8]
    }
    position++;
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	3301      	adds	r3, #1
 8002908:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	40da      	lsrs	r2, r3
 8002910:	1e13      	subs	r3, r2, #0
 8002912:	d000      	beq.n	8002916 <HAL_GPIO_DeInit+0x192>
 8002914:	e742      	b.n	800279c <HAL_GPIO_DeInit+0x18>
  }
}
 8002916:	46c0      	nop			; (mov r8, r8)
 8002918:	46c0      	nop			; (mov r8, r8)
 800291a:	46bd      	mov	sp, r7
 800291c:	b006      	add	sp, #24
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40010000 	.word	0x40010000
 8002924:	50000400 	.word	0x50000400
 8002928:	50000800 	.word	0x50000800
 800292c:	50000c00 	.word	0x50000c00
 8002930:	50001c00 	.word	0x50001c00
 8002934:	40010400 	.word	0x40010400

08002938 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	000a      	movs	r2, r1
 8002942:	1cbb      	adds	r3, r7, #2
 8002944:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	1cba      	adds	r2, r7, #2
 800294c:	8812      	ldrh	r2, [r2, #0]
 800294e:	4013      	ands	r3, r2
 8002950:	d004      	beq.n	800295c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002952:	230f      	movs	r3, #15
 8002954:	18fb      	adds	r3, r7, r3
 8002956:	2201      	movs	r2, #1
 8002958:	701a      	strb	r2, [r3, #0]
 800295a:	e003      	b.n	8002964 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800295c:	230f      	movs	r3, #15
 800295e:	18fb      	adds	r3, r7, r3
 8002960:	2200      	movs	r2, #0
 8002962:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002964:	230f      	movs	r3, #15
 8002966:	18fb      	adds	r3, r7, r3
 8002968:	781b      	ldrb	r3, [r3, #0]
}
 800296a:	0018      	movs	r0, r3
 800296c:	46bd      	mov	sp, r7
 800296e:	b004      	add	sp, #16
 8002970:	bd80      	pop	{r7, pc}

08002972 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002972:	b580      	push	{r7, lr}
 8002974:	b082      	sub	sp, #8
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
 800297a:	0008      	movs	r0, r1
 800297c:	0011      	movs	r1, r2
 800297e:	1cbb      	adds	r3, r7, #2
 8002980:	1c02      	adds	r2, r0, #0
 8002982:	801a      	strh	r2, [r3, #0]
 8002984:	1c7b      	adds	r3, r7, #1
 8002986:	1c0a      	adds	r2, r1, #0
 8002988:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800298a:	1c7b      	adds	r3, r7, #1
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d004      	beq.n	800299c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002992:	1cbb      	adds	r3, r7, #2
 8002994:	881a      	ldrh	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800299a:	e003      	b.n	80029a4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800299c:	1cbb      	adds	r3, r7, #2
 800299e:	881a      	ldrh	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80029a4:	46c0      	nop			; (mov r8, r8)
 80029a6:	46bd      	mov	sp, r7
 80029a8:	b002      	add	sp, #8
 80029aa:	bd80      	pop	{r7, pc}

080029ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	0002      	movs	r2, r0
 80029b4:	1dbb      	adds	r3, r7, #6
 80029b6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80029b8:	4b09      	ldr	r3, [pc, #36]	; (80029e0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80029ba:	695b      	ldr	r3, [r3, #20]
 80029bc:	1dba      	adds	r2, r7, #6
 80029be:	8812      	ldrh	r2, [r2, #0]
 80029c0:	4013      	ands	r3, r2
 80029c2:	d008      	beq.n	80029d6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80029c4:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80029c6:	1dba      	adds	r2, r7, #6
 80029c8:	8812      	ldrh	r2, [r2, #0]
 80029ca:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80029cc:	1dbb      	adds	r3, r7, #6
 80029ce:	881b      	ldrh	r3, [r3, #0]
 80029d0:	0018      	movs	r0, r3
 80029d2:	f7ff f919 	bl	8001c08 <HAL_GPIO_EXTI_Callback>
  }
}
 80029d6:	46c0      	nop			; (mov r8, r8)
 80029d8:	46bd      	mov	sp, r7
 80029da:	b002      	add	sp, #8
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	46c0      	nop			; (mov r8, r8)
 80029e0:	40010400 	.word	0x40010400

080029e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e082      	b.n	8002afc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2241      	movs	r2, #65	; 0x41
 80029fa:	5c9b      	ldrb	r3, [r3, r2]
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d107      	bne.n	8002a12 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2240      	movs	r2, #64	; 0x40
 8002a06:	2100      	movs	r1, #0
 8002a08:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f7ff fa05 	bl	8001e1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2241      	movs	r2, #65	; 0x41
 8002a16:	2124      	movs	r1, #36	; 0x24
 8002a18:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2101      	movs	r1, #1
 8002a26:	438a      	bics	r2, r1
 8002a28:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685a      	ldr	r2, [r3, #4]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4934      	ldr	r1, [pc, #208]	; (8002b04 <HAL_I2C_Init+0x120>)
 8002a34:	400a      	ands	r2, r1
 8002a36:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	689a      	ldr	r2, [r3, #8]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4931      	ldr	r1, [pc, #196]	; (8002b08 <HAL_I2C_Init+0x124>)
 8002a44:	400a      	ands	r2, r1
 8002a46:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d108      	bne.n	8002a62 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2180      	movs	r1, #128	; 0x80
 8002a5a:	0209      	lsls	r1, r1, #8
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	609a      	str	r2, [r3, #8]
 8002a60:	e007      	b.n	8002a72 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	689a      	ldr	r2, [r3, #8]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2184      	movs	r1, #132	; 0x84
 8002a6c:	0209      	lsls	r1, r1, #8
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d104      	bne.n	8002a84 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2280      	movs	r2, #128	; 0x80
 8002a80:	0112      	lsls	r2, r2, #4
 8002a82:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	685a      	ldr	r2, [r3, #4]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	491f      	ldr	r1, [pc, #124]	; (8002b0c <HAL_I2C_Init+0x128>)
 8002a90:	430a      	orrs	r2, r1
 8002a92:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	491a      	ldr	r1, [pc, #104]	; (8002b08 <HAL_I2C_Init+0x124>)
 8002aa0:	400a      	ands	r2, r1
 8002aa2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	691a      	ldr	r2, [r3, #16]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	695b      	ldr	r3, [r3, #20]
 8002aac:	431a      	orrs	r2, r3
 8002aae:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	430a      	orrs	r2, r1
 8002abc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	69d9      	ldr	r1, [r3, #28]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a1a      	ldr	r2, [r3, #32]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	430a      	orrs	r2, r1
 8002acc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2101      	movs	r1, #1
 8002ada:	430a      	orrs	r2, r1
 8002adc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2241      	movs	r2, #65	; 0x41
 8002ae8:	2120      	movs	r1, #32
 8002aea:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2242      	movs	r2, #66	; 0x42
 8002af6:	2100      	movs	r1, #0
 8002af8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	0018      	movs	r0, r3
 8002afe:	46bd      	mov	sp, r7
 8002b00:	b002      	add	sp, #8
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	f0ffffff 	.word	0xf0ffffff
 8002b08:	ffff7fff 	.word	0xffff7fff
 8002b0c:	02008000 	.word	0x02008000

08002b10 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d101      	bne.n	8002b22 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e022      	b.n	8002b68 <HAL_I2C_DeInit+0x58>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2241      	movs	r2, #65	; 0x41
 8002b26:	2124      	movs	r1, #36	; 0x24
 8002b28:	5499      	strb	r1, [r3, r2]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2101      	movs	r1, #1
 8002b36:	438a      	bics	r2, r1
 8002b38:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	f7ff f9f5 	bl	8001f2c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2241      	movs	r2, #65	; 0x41
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2242      	movs	r2, #66	; 0x42
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2240      	movs	r2, #64	; 0x40
 8002b62:	2100      	movs	r1, #0
 8002b64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	0018      	movs	r0, r3
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	b002      	add	sp, #8
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002b70:	b590      	push	{r4, r7, lr}
 8002b72:	b089      	sub	sp, #36	; 0x24
 8002b74:	af02      	add	r7, sp, #8
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	0008      	movs	r0, r1
 8002b7a:	607a      	str	r2, [r7, #4]
 8002b7c:	0019      	movs	r1, r3
 8002b7e:	230a      	movs	r3, #10
 8002b80:	18fb      	adds	r3, r7, r3
 8002b82:	1c02      	adds	r2, r0, #0
 8002b84:	801a      	strh	r2, [r3, #0]
 8002b86:	2308      	movs	r3, #8
 8002b88:	18fb      	adds	r3, r7, r3
 8002b8a:	1c0a      	adds	r2, r1, #0
 8002b8c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2241      	movs	r2, #65	; 0x41
 8002b92:	5c9b      	ldrb	r3, [r3, r2]
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	2b20      	cmp	r3, #32
 8002b98:	d000      	beq.n	8002b9c <HAL_I2C_Master_Transmit+0x2c>
 8002b9a:	e0e7      	b.n	8002d6c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2240      	movs	r2, #64	; 0x40
 8002ba0:	5c9b      	ldrb	r3, [r3, r2]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d101      	bne.n	8002baa <HAL_I2C_Master_Transmit+0x3a>
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	e0e1      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x1fe>
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2240      	movs	r2, #64	; 0x40
 8002bae:	2101      	movs	r1, #1
 8002bb0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002bb2:	f7ff fb03 	bl	80021bc <HAL_GetTick>
 8002bb6:	0003      	movs	r3, r0
 8002bb8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002bba:	2380      	movs	r3, #128	; 0x80
 8002bbc:	0219      	lsls	r1, r3, #8
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	2319      	movs	r3, #25
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f001 ff46 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 8002bcc:	1e03      	subs	r3, r0, #0
 8002bce:	d001      	beq.n	8002bd4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e0cc      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2241      	movs	r2, #65	; 0x41
 8002bd8:	2121      	movs	r1, #33	; 0x21
 8002bda:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2242      	movs	r2, #66	; 0x42
 8002be0:	2110      	movs	r1, #16
 8002be2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2208      	movs	r2, #8
 8002bf4:	18ba      	adds	r2, r7, r2
 8002bf6:	8812      	ldrh	r2, [r2, #0]
 8002bf8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	2bff      	cmp	r3, #255	; 0xff
 8002c08:	d911      	bls.n	8002c2e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	22ff      	movs	r2, #255	; 0xff
 8002c0e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	2380      	movs	r3, #128	; 0x80
 8002c18:	045c      	lsls	r4, r3, #17
 8002c1a:	230a      	movs	r3, #10
 8002c1c:	18fb      	adds	r3, r7, r3
 8002c1e:	8819      	ldrh	r1, [r3, #0]
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	4b55      	ldr	r3, [pc, #340]	; (8002d78 <HAL_I2C_Master_Transmit+0x208>)
 8002c24:	9300      	str	r3, [sp, #0]
 8002c26:	0023      	movs	r3, r4
 8002c28:	f002 f8ee 	bl	8004e08 <I2C_TransferConfig>
 8002c2c:	e075      	b.n	8002d1a <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c32:	b29a      	uxth	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c3c:	b2da      	uxtb	r2, r3
 8002c3e:	2380      	movs	r3, #128	; 0x80
 8002c40:	049c      	lsls	r4, r3, #18
 8002c42:	230a      	movs	r3, #10
 8002c44:	18fb      	adds	r3, r7, r3
 8002c46:	8819      	ldrh	r1, [r3, #0]
 8002c48:	68f8      	ldr	r0, [r7, #12]
 8002c4a:	4b4b      	ldr	r3, [pc, #300]	; (8002d78 <HAL_I2C_Master_Transmit+0x208>)
 8002c4c:	9300      	str	r3, [sp, #0]
 8002c4e:	0023      	movs	r3, r4
 8002c50:	f002 f8da 	bl	8004e08 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002c54:	e061      	b.n	8002d1a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	f001 ff49 	bl	8004af4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c62:	1e03      	subs	r3, r0, #0
 8002c64:	d001      	beq.n	8002c6a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e081      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6e:	781a      	ldrb	r2, [r3, #0]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7a:	1c5a      	adds	r2, r3, #1
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	3b01      	subs	r3, #1
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c92:	3b01      	subs	r3, #1
 8002c94:	b29a      	uxth	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d03a      	beq.n	8002d1a <HAL_I2C_Master_Transmit+0x1aa>
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d136      	bne.n	8002d1a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002cac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	0013      	movs	r3, r2
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	2180      	movs	r1, #128	; 0x80
 8002cba:	f001 fecd 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 8002cbe:	1e03      	subs	r3, r0, #0
 8002cc0:	d001      	beq.n	8002cc6 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e053      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	2bff      	cmp	r3, #255	; 0xff
 8002cce:	d911      	bls.n	8002cf4 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	22ff      	movs	r2, #255	; 0xff
 8002cd4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	2380      	movs	r3, #128	; 0x80
 8002cde:	045c      	lsls	r4, r3, #17
 8002ce0:	230a      	movs	r3, #10
 8002ce2:	18fb      	adds	r3, r7, r3
 8002ce4:	8819      	ldrh	r1, [r3, #0]
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	2300      	movs	r3, #0
 8002cea:	9300      	str	r3, [sp, #0]
 8002cec:	0023      	movs	r3, r4
 8002cee:	f002 f88b 	bl	8004e08 <I2C_TransferConfig>
 8002cf2:	e012      	b.n	8002d1a <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cf8:	b29a      	uxth	r2, r3
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d02:	b2da      	uxtb	r2, r3
 8002d04:	2380      	movs	r3, #128	; 0x80
 8002d06:	049c      	lsls	r4, r3, #18
 8002d08:	230a      	movs	r3, #10
 8002d0a:	18fb      	adds	r3, r7, r3
 8002d0c:	8819      	ldrh	r1, [r3, #0]
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	2300      	movs	r3, #0
 8002d12:	9300      	str	r3, [sp, #0]
 8002d14:	0023      	movs	r3, r4
 8002d16:	f002 f877 	bl	8004e08 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d198      	bne.n	8002c56 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	0018      	movs	r0, r3
 8002d2c:	f001 ff28 	bl	8004b80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d30:	1e03      	subs	r3, r0, #0
 8002d32:	d001      	beq.n	8002d38 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e01a      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2220      	movs	r2, #32
 8002d3e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	685a      	ldr	r2, [r3, #4]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	490c      	ldr	r1, [pc, #48]	; (8002d7c <HAL_I2C_Master_Transmit+0x20c>)
 8002d4c:	400a      	ands	r2, r1
 8002d4e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2241      	movs	r2, #65	; 0x41
 8002d54:	2120      	movs	r1, #32
 8002d56:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2242      	movs	r2, #66	; 0x42
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2240      	movs	r2, #64	; 0x40
 8002d64:	2100      	movs	r1, #0
 8002d66:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	e000      	b.n	8002d6e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8002d6c:	2302      	movs	r3, #2
  }
}
 8002d6e:	0018      	movs	r0, r3
 8002d70:	46bd      	mov	sp, r7
 8002d72:	b007      	add	sp, #28
 8002d74:	bd90      	pop	{r4, r7, pc}
 8002d76:	46c0      	nop			; (mov r8, r8)
 8002d78:	80002000 	.word	0x80002000
 8002d7c:	fe00e800 	.word	0xfe00e800

08002d80 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d80:	b590      	push	{r4, r7, lr}
 8002d82:	b089      	sub	sp, #36	; 0x24
 8002d84:	af02      	add	r7, sp, #8
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	000c      	movs	r4, r1
 8002d8a:	0010      	movs	r0, r2
 8002d8c:	0019      	movs	r1, r3
 8002d8e:	230a      	movs	r3, #10
 8002d90:	18fb      	adds	r3, r7, r3
 8002d92:	1c22      	adds	r2, r4, #0
 8002d94:	801a      	strh	r2, [r3, #0]
 8002d96:	2308      	movs	r3, #8
 8002d98:	18fb      	adds	r3, r7, r3
 8002d9a:	1c02      	adds	r2, r0, #0
 8002d9c:	801a      	strh	r2, [r3, #0]
 8002d9e:	1dbb      	adds	r3, r7, #6
 8002da0:	1c0a      	adds	r2, r1, #0
 8002da2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2241      	movs	r2, #65	; 0x41
 8002da8:	5c9b      	ldrb	r3, [r3, r2]
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	2b20      	cmp	r3, #32
 8002dae:	d000      	beq.n	8002db2 <HAL_I2C_Mem_Write+0x32>
 8002db0:	e10c      	b.n	8002fcc <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d004      	beq.n	8002dc2 <HAL_I2C_Mem_Write+0x42>
 8002db8:	232c      	movs	r3, #44	; 0x2c
 8002dba:	18fb      	adds	r3, r7, r3
 8002dbc:	881b      	ldrh	r3, [r3, #0]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d105      	bne.n	8002dce <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2280      	movs	r2, #128	; 0x80
 8002dc6:	0092      	lsls	r2, r2, #2
 8002dc8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e0ff      	b.n	8002fce <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2240      	movs	r2, #64	; 0x40
 8002dd2:	5c9b      	ldrb	r3, [r3, r2]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d101      	bne.n	8002ddc <HAL_I2C_Mem_Write+0x5c>
 8002dd8:	2302      	movs	r3, #2
 8002dda:	e0f8      	b.n	8002fce <HAL_I2C_Mem_Write+0x24e>
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2240      	movs	r2, #64	; 0x40
 8002de0:	2101      	movs	r1, #1
 8002de2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002de4:	f7ff f9ea 	bl	80021bc <HAL_GetTick>
 8002de8:	0003      	movs	r3, r0
 8002dea:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002dec:	2380      	movs	r3, #128	; 0x80
 8002dee:	0219      	lsls	r1, r3, #8
 8002df0:	68f8      	ldr	r0, [r7, #12]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	9300      	str	r3, [sp, #0]
 8002df6:	2319      	movs	r3, #25
 8002df8:	2201      	movs	r2, #1
 8002dfa:	f001 fe2d 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 8002dfe:	1e03      	subs	r3, r0, #0
 8002e00:	d001      	beq.n	8002e06 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e0e3      	b.n	8002fce <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2241      	movs	r2, #65	; 0x41
 8002e0a:	2121      	movs	r1, #33	; 0x21
 8002e0c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2242      	movs	r2, #66	; 0x42
 8002e12:	2140      	movs	r1, #64	; 0x40
 8002e14:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	222c      	movs	r2, #44	; 0x2c
 8002e26:	18ba      	adds	r2, r7, r2
 8002e28:	8812      	ldrh	r2, [r2, #0]
 8002e2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e32:	1dbb      	adds	r3, r7, #6
 8002e34:	881c      	ldrh	r4, [r3, #0]
 8002e36:	2308      	movs	r3, #8
 8002e38:	18fb      	adds	r3, r7, r3
 8002e3a:	881a      	ldrh	r2, [r3, #0]
 8002e3c:	230a      	movs	r3, #10
 8002e3e:	18fb      	adds	r3, r7, r3
 8002e40:	8819      	ldrh	r1, [r3, #0]
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	9301      	str	r3, [sp, #4]
 8002e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e4a:	9300      	str	r3, [sp, #0]
 8002e4c:	0023      	movs	r3, r4
 8002e4e:	f001 f841 	bl	8003ed4 <I2C_RequestMemoryWrite>
 8002e52:	1e03      	subs	r3, r0, #0
 8002e54:	d005      	beq.n	8002e62 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2240      	movs	r2, #64	; 0x40
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e0b5      	b.n	8002fce <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	2bff      	cmp	r3, #255	; 0xff
 8002e6a:	d911      	bls.n	8002e90 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	22ff      	movs	r2, #255	; 0xff
 8002e70:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e76:	b2da      	uxtb	r2, r3
 8002e78:	2380      	movs	r3, #128	; 0x80
 8002e7a:	045c      	lsls	r4, r3, #17
 8002e7c:	230a      	movs	r3, #10
 8002e7e:	18fb      	adds	r3, r7, r3
 8002e80:	8819      	ldrh	r1, [r3, #0]
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	2300      	movs	r3, #0
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	0023      	movs	r3, r4
 8002e8a:	f001 ffbd 	bl	8004e08 <I2C_TransferConfig>
 8002e8e:	e012      	b.n	8002eb6 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e94:	b29a      	uxth	r2, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e9e:	b2da      	uxtb	r2, r3
 8002ea0:	2380      	movs	r3, #128	; 0x80
 8002ea2:	049c      	lsls	r4, r3, #18
 8002ea4:	230a      	movs	r3, #10
 8002ea6:	18fb      	adds	r3, r7, r3
 8002ea8:	8819      	ldrh	r1, [r3, #0]
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	2300      	movs	r3, #0
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	0023      	movs	r3, r4
 8002eb2:	f001 ffa9 	bl	8004e08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	f001 fe19 	bl	8004af4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ec2:	1e03      	subs	r3, r0, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e081      	b.n	8002fce <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ece:	781a      	ldrb	r2, [r3, #0]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eda:	1c5a      	adds	r2, r3, #1
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d03a      	beq.n	8002f7a <HAL_I2C_Mem_Write+0x1fa>
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d136      	bne.n	8002f7a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	9300      	str	r3, [sp, #0]
 8002f14:	0013      	movs	r3, r2
 8002f16:	2200      	movs	r2, #0
 8002f18:	2180      	movs	r1, #128	; 0x80
 8002f1a:	f001 fd9d 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 8002f1e:	1e03      	subs	r3, r0, #0
 8002f20:	d001      	beq.n	8002f26 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e053      	b.n	8002fce <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	2bff      	cmp	r3, #255	; 0xff
 8002f2e:	d911      	bls.n	8002f54 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	22ff      	movs	r2, #255	; 0xff
 8002f34:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f3a:	b2da      	uxtb	r2, r3
 8002f3c:	2380      	movs	r3, #128	; 0x80
 8002f3e:	045c      	lsls	r4, r3, #17
 8002f40:	230a      	movs	r3, #10
 8002f42:	18fb      	adds	r3, r7, r3
 8002f44:	8819      	ldrh	r1, [r3, #0]
 8002f46:	68f8      	ldr	r0, [r7, #12]
 8002f48:	2300      	movs	r3, #0
 8002f4a:	9300      	str	r3, [sp, #0]
 8002f4c:	0023      	movs	r3, r4
 8002f4e:	f001 ff5b 	bl	8004e08 <I2C_TransferConfig>
 8002f52:	e012      	b.n	8002f7a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	2380      	movs	r3, #128	; 0x80
 8002f66:	049c      	lsls	r4, r3, #18
 8002f68:	230a      	movs	r3, #10
 8002f6a:	18fb      	adds	r3, r7, r3
 8002f6c:	8819      	ldrh	r1, [r3, #0]
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	2300      	movs	r3, #0
 8002f72:	9300      	str	r3, [sp, #0]
 8002f74:	0023      	movs	r3, r4
 8002f76:	f001 ff47 	bl	8004e08 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d198      	bne.n	8002eb6 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	0018      	movs	r0, r3
 8002f8c:	f001 fdf8 	bl	8004b80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f90:	1e03      	subs	r3, r0, #0
 8002f92:	d001      	beq.n	8002f98 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e01a      	b.n	8002fce <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2220      	movs	r2, #32
 8002f9e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685a      	ldr	r2, [r3, #4]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	490b      	ldr	r1, [pc, #44]	; (8002fd8 <HAL_I2C_Mem_Write+0x258>)
 8002fac:	400a      	ands	r2, r1
 8002fae:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2241      	movs	r2, #65	; 0x41
 8002fb4:	2120      	movs	r1, #32
 8002fb6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2242      	movs	r2, #66	; 0x42
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2240      	movs	r2, #64	; 0x40
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	e000      	b.n	8002fce <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8002fcc:	2302      	movs	r3, #2
  }
}
 8002fce:	0018      	movs	r0, r3
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	b007      	add	sp, #28
 8002fd4:	bd90      	pop	{r4, r7, pc}
 8002fd6:	46c0      	nop			; (mov r8, r8)
 8002fd8:	fe00e800 	.word	0xfe00e800

08002fdc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fdc:	b590      	push	{r4, r7, lr}
 8002fde:	b089      	sub	sp, #36	; 0x24
 8002fe0:	af02      	add	r7, sp, #8
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	000c      	movs	r4, r1
 8002fe6:	0010      	movs	r0, r2
 8002fe8:	0019      	movs	r1, r3
 8002fea:	230a      	movs	r3, #10
 8002fec:	18fb      	adds	r3, r7, r3
 8002fee:	1c22      	adds	r2, r4, #0
 8002ff0:	801a      	strh	r2, [r3, #0]
 8002ff2:	2308      	movs	r3, #8
 8002ff4:	18fb      	adds	r3, r7, r3
 8002ff6:	1c02      	adds	r2, r0, #0
 8002ff8:	801a      	strh	r2, [r3, #0]
 8002ffa:	1dbb      	adds	r3, r7, #6
 8002ffc:	1c0a      	adds	r2, r1, #0
 8002ffe:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2241      	movs	r2, #65	; 0x41
 8003004:	5c9b      	ldrb	r3, [r3, r2]
 8003006:	b2db      	uxtb	r3, r3
 8003008:	2b20      	cmp	r3, #32
 800300a:	d000      	beq.n	800300e <HAL_I2C_Mem_Read+0x32>
 800300c:	e110      	b.n	8003230 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800300e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003010:	2b00      	cmp	r3, #0
 8003012:	d004      	beq.n	800301e <HAL_I2C_Mem_Read+0x42>
 8003014:	232c      	movs	r3, #44	; 0x2c
 8003016:	18fb      	adds	r3, r7, r3
 8003018:	881b      	ldrh	r3, [r3, #0]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d105      	bne.n	800302a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2280      	movs	r2, #128	; 0x80
 8003022:	0092      	lsls	r2, r2, #2
 8003024:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e103      	b.n	8003232 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2240      	movs	r2, #64	; 0x40
 800302e:	5c9b      	ldrb	r3, [r3, r2]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d101      	bne.n	8003038 <HAL_I2C_Mem_Read+0x5c>
 8003034:	2302      	movs	r3, #2
 8003036:	e0fc      	b.n	8003232 <HAL_I2C_Mem_Read+0x256>
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2240      	movs	r2, #64	; 0x40
 800303c:	2101      	movs	r1, #1
 800303e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003040:	f7ff f8bc 	bl	80021bc <HAL_GetTick>
 8003044:	0003      	movs	r3, r0
 8003046:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003048:	2380      	movs	r3, #128	; 0x80
 800304a:	0219      	lsls	r1, r3, #8
 800304c:	68f8      	ldr	r0, [r7, #12]
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	9300      	str	r3, [sp, #0]
 8003052:	2319      	movs	r3, #25
 8003054:	2201      	movs	r2, #1
 8003056:	f001 fcff 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 800305a:	1e03      	subs	r3, r0, #0
 800305c:	d001      	beq.n	8003062 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e0e7      	b.n	8003232 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2241      	movs	r2, #65	; 0x41
 8003066:	2122      	movs	r1, #34	; 0x22
 8003068:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2242      	movs	r2, #66	; 0x42
 800306e:	2140      	movs	r1, #64	; 0x40
 8003070:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2200      	movs	r2, #0
 8003076:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800307c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	222c      	movs	r2, #44	; 0x2c
 8003082:	18ba      	adds	r2, r7, r2
 8003084:	8812      	ldrh	r2, [r2, #0]
 8003086:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2200      	movs	r2, #0
 800308c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800308e:	1dbb      	adds	r3, r7, #6
 8003090:	881c      	ldrh	r4, [r3, #0]
 8003092:	2308      	movs	r3, #8
 8003094:	18fb      	adds	r3, r7, r3
 8003096:	881a      	ldrh	r2, [r3, #0]
 8003098:	230a      	movs	r3, #10
 800309a:	18fb      	adds	r3, r7, r3
 800309c:	8819      	ldrh	r1, [r3, #0]
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	9301      	str	r3, [sp, #4]
 80030a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a6:	9300      	str	r3, [sp, #0]
 80030a8:	0023      	movs	r3, r4
 80030aa:	f000 ff77 	bl	8003f9c <I2C_RequestMemoryRead>
 80030ae:	1e03      	subs	r3, r0, #0
 80030b0:	d005      	beq.n	80030be <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2240      	movs	r2, #64	; 0x40
 80030b6:	2100      	movs	r1, #0
 80030b8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e0b9      	b.n	8003232 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	2bff      	cmp	r3, #255	; 0xff
 80030c6:	d911      	bls.n	80030ec <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	22ff      	movs	r2, #255	; 0xff
 80030cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d2:	b2da      	uxtb	r2, r3
 80030d4:	2380      	movs	r3, #128	; 0x80
 80030d6:	045c      	lsls	r4, r3, #17
 80030d8:	230a      	movs	r3, #10
 80030da:	18fb      	adds	r3, r7, r3
 80030dc:	8819      	ldrh	r1, [r3, #0]
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	4b56      	ldr	r3, [pc, #344]	; (800323c <HAL_I2C_Mem_Read+0x260>)
 80030e2:	9300      	str	r3, [sp, #0]
 80030e4:	0023      	movs	r3, r4
 80030e6:	f001 fe8f 	bl	8004e08 <I2C_TransferConfig>
 80030ea:	e012      	b.n	8003112 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	2380      	movs	r3, #128	; 0x80
 80030fe:	049c      	lsls	r4, r3, #18
 8003100:	230a      	movs	r3, #10
 8003102:	18fb      	adds	r3, r7, r3
 8003104:	8819      	ldrh	r1, [r3, #0]
 8003106:	68f8      	ldr	r0, [r7, #12]
 8003108:	4b4c      	ldr	r3, [pc, #304]	; (800323c <HAL_I2C_Mem_Read+0x260>)
 800310a:	9300      	str	r3, [sp, #0]
 800310c:	0023      	movs	r3, r4
 800310e:	f001 fe7b 	bl	8004e08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003112:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003114:	68f8      	ldr	r0, [r7, #12]
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	9300      	str	r3, [sp, #0]
 800311a:	0013      	movs	r3, r2
 800311c:	2200      	movs	r2, #0
 800311e:	2104      	movs	r1, #4
 8003120:	f001 fc9a 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 8003124:	1e03      	subs	r3, r0, #0
 8003126:	d001      	beq.n	800312c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e082      	b.n	8003232 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003136:	b2d2      	uxtb	r2, r2
 8003138:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313e:	1c5a      	adds	r2, r3, #1
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003148:	3b01      	subs	r3, #1
 800314a:	b29a      	uxth	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003154:	b29b      	uxth	r3, r3
 8003156:	3b01      	subs	r3, #1
 8003158:	b29a      	uxth	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003162:	b29b      	uxth	r3, r3
 8003164:	2b00      	cmp	r3, #0
 8003166:	d03a      	beq.n	80031de <HAL_I2C_Mem_Read+0x202>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800316c:	2b00      	cmp	r3, #0
 800316e:	d136      	bne.n	80031de <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003170:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	9300      	str	r3, [sp, #0]
 8003178:	0013      	movs	r3, r2
 800317a:	2200      	movs	r2, #0
 800317c:	2180      	movs	r1, #128	; 0x80
 800317e:	f001 fc6b 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 8003182:	1e03      	subs	r3, r0, #0
 8003184:	d001      	beq.n	800318a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e053      	b.n	8003232 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800318e:	b29b      	uxth	r3, r3
 8003190:	2bff      	cmp	r3, #255	; 0xff
 8003192:	d911      	bls.n	80031b8 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	22ff      	movs	r2, #255	; 0xff
 8003198:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800319e:	b2da      	uxtb	r2, r3
 80031a0:	2380      	movs	r3, #128	; 0x80
 80031a2:	045c      	lsls	r4, r3, #17
 80031a4:	230a      	movs	r3, #10
 80031a6:	18fb      	adds	r3, r7, r3
 80031a8:	8819      	ldrh	r1, [r3, #0]
 80031aa:	68f8      	ldr	r0, [r7, #12]
 80031ac:	2300      	movs	r3, #0
 80031ae:	9300      	str	r3, [sp, #0]
 80031b0:	0023      	movs	r3, r4
 80031b2:	f001 fe29 	bl	8004e08 <I2C_TransferConfig>
 80031b6:	e012      	b.n	80031de <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031bc:	b29a      	uxth	r2, r3
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c6:	b2da      	uxtb	r2, r3
 80031c8:	2380      	movs	r3, #128	; 0x80
 80031ca:	049c      	lsls	r4, r3, #18
 80031cc:	230a      	movs	r3, #10
 80031ce:	18fb      	adds	r3, r7, r3
 80031d0:	8819      	ldrh	r1, [r3, #0]
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	2300      	movs	r3, #0
 80031d6:	9300      	str	r3, [sp, #0]
 80031d8:	0023      	movs	r3, r4
 80031da:	f001 fe15 	bl	8004e08 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d194      	bne.n	8003112 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031e8:	697a      	ldr	r2, [r7, #20]
 80031ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	0018      	movs	r0, r3
 80031f0:	f001 fcc6 	bl	8004b80 <I2C_WaitOnSTOPFlagUntilTimeout>
 80031f4:	1e03      	subs	r3, r0, #0
 80031f6:	d001      	beq.n	80031fc <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e01a      	b.n	8003232 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2220      	movs	r2, #32
 8003202:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	685a      	ldr	r2, [r3, #4]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	490c      	ldr	r1, [pc, #48]	; (8003240 <HAL_I2C_Mem_Read+0x264>)
 8003210:	400a      	ands	r2, r1
 8003212:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2241      	movs	r2, #65	; 0x41
 8003218:	2120      	movs	r1, #32
 800321a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2242      	movs	r2, #66	; 0x42
 8003220:	2100      	movs	r1, #0
 8003222:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2240      	movs	r2, #64	; 0x40
 8003228:	2100      	movs	r1, #0
 800322a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800322c:	2300      	movs	r3, #0
 800322e:	e000      	b.n	8003232 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8003230:	2302      	movs	r3, #2
  }
}
 8003232:	0018      	movs	r0, r3
 8003234:	46bd      	mov	sp, r7
 8003236:	b007      	add	sp, #28
 8003238:	bd90      	pop	{r4, r7, pc}
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	80002400 	.word	0x80002400
 8003240:	fe00e800 	.word	0xfe00e800

08003244 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af00      	add	r7, sp, #0
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	60b9      	str	r1, [r7, #8]
 800324e:	603b      	str	r3, [r7, #0]
 8003250:	1dbb      	adds	r3, r7, #6
 8003252:	801a      	strh	r2, [r3, #0]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2241      	movs	r2, #65	; 0x41
 8003258:	5c9b      	ldrb	r3, [r3, r2]
 800325a:	b2db      	uxtb	r3, r3
 800325c:	001a      	movs	r2, r3
 800325e:	2328      	movs	r3, #40	; 0x28
 8003260:	4013      	ands	r3, r2
 8003262:	2b28      	cmp	r3, #40	; 0x28
 8003264:	d000      	beq.n	8003268 <HAL_I2C_Slave_Seq_Transmit_IT+0x24>
 8003266:	e09f      	b.n	80033a8 <HAL_I2C_Slave_Seq_Transmit_IT+0x164>
  {
    if ((pData == NULL) || (Size == 0U))
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d003      	beq.n	8003276 <HAL_I2C_Slave_Seq_Transmit_IT+0x32>
 800326e:	1dbb      	adds	r3, r7, #6
 8003270:	881b      	ldrh	r3, [r3, #0]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d105      	bne.n	8003282 <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2280      	movs	r2, #128	; 0x80
 800327a:	0092      	lsls	r2, r2, #2
 800327c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e093      	b.n	80033aa <HAL_I2C_Slave_Seq_Transmit_IT+0x166>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003282:	4a4c      	ldr	r2, [pc, #304]	; (80033b4 <HAL_I2C_Slave_Seq_Transmit_IT+0x170>)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	0011      	movs	r1, r2
 8003288:	0018      	movs	r0, r3
 800328a:	f001 fe85 	bl	8004f98 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2240      	movs	r2, #64	; 0x40
 8003292:	5c9b      	ldrb	r3, [r3, r2]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d101      	bne.n	800329c <HAL_I2C_Slave_Seq_Transmit_IT+0x58>
 8003298:	2302      	movs	r3, #2
 800329a:	e086      	b.n	80033aa <HAL_I2C_Slave_Seq_Transmit_IT+0x166>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2240      	movs	r2, #64	; 0x40
 80032a0:	2101      	movs	r1, #1
 80032a2:	5499      	strb	r1, [r3, r2]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2241      	movs	r2, #65	; 0x41
 80032a8:	5c9b      	ldrb	r3, [r3, r2]
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b2a      	cmp	r3, #42	; 0x2a
 80032ae:	d12c      	bne.n	800330a <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2102      	movs	r1, #2
 80032b4:	0018      	movs	r0, r3
 80032b6:	f001 fe6f 	bl	8004f98 <I2C_Disable_IRQ>

      /* Abort DMA Xfer if any */
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	2380      	movs	r3, #128	; 0x80
 80032c2:	021b      	lsls	r3, r3, #8
 80032c4:	401a      	ands	r2, r3
 80032c6:	2380      	movs	r3, #128	; 0x80
 80032c8:	021b      	lsls	r3, r3, #8
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d11d      	bne.n	800330a <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4937      	ldr	r1, [pc, #220]	; (80033b8 <HAL_I2C_Slave_Seq_Transmit_IT+0x174>)
 80032da:	400a      	ands	r2, r1
 80032dc:	601a      	str	r2, [r3, #0]

        if (hi2c->hdmarx != NULL)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d011      	beq.n	800330a <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032ea:	4a34      	ldr	r2, [pc, #208]	; (80033bc <HAL_I2C_Slave_Seq_Transmit_IT+0x178>)
 80032ec:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032f2:	0018      	movs	r0, r3
 80032f4:	f7ff f87c 	bl	80023f0 <HAL_DMA_Abort_IT>
 80032f8:	1e03      	subs	r3, r0, #0
 80032fa:	d006      	beq.n	800330a <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003300:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003306:	0018      	movs	r0, r3
 8003308:	4790      	blx	r2
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2241      	movs	r2, #65	; 0x41
 800330e:	2129      	movs	r1, #41	; 0x29
 8003310:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2242      	movs	r2, #66	; 0x42
 8003316:	2120      	movs	r1, #32
 8003318:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4923      	ldr	r1, [pc, #140]	; (80033b8 <HAL_I2C_Slave_Seq_Transmit_IT+0x174>)
 800332c:	400a      	ands	r2, r1
 800332e:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	68ba      	ldr	r2, [r7, #8]
 8003334:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	1dba      	adds	r2, r7, #6
 800333a:	8812      	ldrh	r2, [r2, #0]
 800333c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003342:	b29a      	uxth	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	4a1b      	ldr	r2, [pc, #108]	; (80033c0 <HAL_I2C_Slave_Seq_Transmit_IT+0x17c>)
 8003352:	635a      	str	r2, [r3, #52]	; 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	2208      	movs	r2, #8
 800335c:	4013      	ands	r3, r2
 800335e:	3b08      	subs	r3, #8
 8003360:	425a      	negs	r2, r3
 8003362:	4153      	adcs	r3, r2
 8003364:	b2da      	uxtb	r2, r3
 8003366:	2117      	movs	r1, #23
 8003368:	187b      	adds	r3, r7, r1
 800336a:	701a      	strb	r2, [r3, #0]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) && (tmp != RESET))
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	0c1b      	lsrs	r3, r3, #16
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2201      	movs	r2, #1
 8003378:	4013      	ands	r3, r2
 800337a:	b2db      	uxtb	r3, r3
 800337c:	2b01      	cmp	r3, #1
 800337e:	d107      	bne.n	8003390 <HAL_I2C_Slave_Seq_Transmit_IT+0x14c>
 8003380:	187b      	adds	r3, r7, r1
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d003      	beq.n	8003390 <HAL_I2C_Slave_Seq_Transmit_IT+0x14c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2208      	movs	r2, #8
 800338e:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2240      	movs	r2, #64	; 0x40
 8003394:	2100      	movs	r1, #0
 8003396:	5499      	strb	r1, [r3, r2]

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 8003398:	4a06      	ldr	r2, [pc, #24]	; (80033b4 <HAL_I2C_Slave_Seq_Transmit_IT+0x170>)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	0011      	movs	r1, r2
 800339e:	0018      	movs	r0, r3
 80033a0:	f001 fd6c 	bl	8004e7c <I2C_Enable_IRQ>

    return HAL_OK;
 80033a4:	2300      	movs	r3, #0
 80033a6:	e000      	b.n	80033aa <HAL_I2C_Slave_Seq_Transmit_IT+0x166>
  }
  else
  {
    return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
  }
}
 80033aa:	0018      	movs	r0, r3
 80033ac:	46bd      	mov	sp, r7
 80033ae:	b006      	add	sp, #24
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	46c0      	nop			; (mov r8, r8)
 80033b4:	00008001 	.word	0x00008001
 80033b8:	ffff7fff 	.word	0xffff7fff
 80033bc:	08004a1b 	.word	0x08004a1b
 80033c0:	080036d9 	.word	0x080036d9

080033c4 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	60b9      	str	r1, [r7, #8]
 80033ce:	603b      	str	r3, [r7, #0]
 80033d0:	1dbb      	adds	r3, r7, #6
 80033d2:	801a      	strh	r2, [r3, #0]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2241      	movs	r2, #65	; 0x41
 80033d8:	5c9b      	ldrb	r3, [r3, r2]
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	001a      	movs	r2, r3
 80033de:	2328      	movs	r3, #40	; 0x28
 80033e0:	4013      	ands	r3, r2
 80033e2:	2b28      	cmp	r3, #40	; 0x28
 80033e4:	d000      	beq.n	80033e8 <HAL_I2C_Slave_Seq_Receive_IT+0x24>
 80033e6:	e09f      	b.n	8003528 <HAL_I2C_Slave_Seq_Receive_IT+0x164>
  {
    if ((pData == NULL) || (Size == 0U))
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_I2C_Slave_Seq_Receive_IT+0x32>
 80033ee:	1dbb      	adds	r3, r7, #6
 80033f0:	881b      	ldrh	r3, [r3, #0]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d105      	bne.n	8003402 <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2280      	movs	r2, #128	; 0x80
 80033fa:	0092      	lsls	r2, r2, #2
 80033fc:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e093      	b.n	800352a <HAL_I2C_Slave_Seq_Receive_IT+0x166>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003402:	4a4c      	ldr	r2, [pc, #304]	; (8003534 <HAL_I2C_Slave_Seq_Receive_IT+0x170>)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	0011      	movs	r1, r2
 8003408:	0018      	movs	r0, r3
 800340a:	f001 fdc5 	bl	8004f98 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2240      	movs	r2, #64	; 0x40
 8003412:	5c9b      	ldrb	r3, [r3, r2]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d101      	bne.n	800341c <HAL_I2C_Slave_Seq_Receive_IT+0x58>
 8003418:	2302      	movs	r3, #2
 800341a:	e086      	b.n	800352a <HAL_I2C_Slave_Seq_Receive_IT+0x166>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2240      	movs	r2, #64	; 0x40
 8003420:	2101      	movs	r1, #1
 8003422:	5499      	strb	r1, [r3, r2]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2241      	movs	r2, #65	; 0x41
 8003428:	5c9b      	ldrb	r3, [r3, r2]
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b29      	cmp	r3, #41	; 0x29
 800342e:	d12c      	bne.n	800348a <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2101      	movs	r1, #1
 8003434:	0018      	movs	r0, r3
 8003436:	f001 fdaf 	bl	8004f98 <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	2380      	movs	r3, #128	; 0x80
 8003442:	01db      	lsls	r3, r3, #7
 8003444:	401a      	ands	r2, r3
 8003446:	2380      	movs	r3, #128	; 0x80
 8003448:	01db      	lsls	r3, r3, #7
 800344a:	429a      	cmp	r2, r3
 800344c:	d11d      	bne.n	800348a <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4937      	ldr	r1, [pc, #220]	; (8003538 <HAL_I2C_Slave_Seq_Receive_IT+0x174>)
 800345a:	400a      	ands	r2, r1
 800345c:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003462:	2b00      	cmp	r3, #0
 8003464:	d011      	beq.n	800348a <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800346a:	4a34      	ldr	r2, [pc, #208]	; (800353c <HAL_I2C_Slave_Seq_Receive_IT+0x178>)
 800346c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003472:	0018      	movs	r0, r3
 8003474:	f7fe ffbc 	bl	80023f0 <HAL_DMA_Abort_IT>
 8003478:	1e03      	subs	r3, r0, #0
 800347a:	d006      	beq.n	800348a <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003480:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003486:	0018      	movs	r0, r3
 8003488:	4790      	blx	r2
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2241      	movs	r2, #65	; 0x41
 800348e:	212a      	movs	r1, #42	; 0x2a
 8003490:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2242      	movs	r2, #66	; 0x42
 8003496:	2120      	movs	r1, #32
 8003498:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2200      	movs	r2, #0
 800349e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	685a      	ldr	r2, [r3, #4]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4925      	ldr	r1, [pc, #148]	; (8003540 <HAL_I2C_Slave_Seq_Receive_IT+0x17c>)
 80034ac:	400a      	ands	r2, r1
 80034ae:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	68ba      	ldr	r2, [r7, #8]
 80034b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	1dba      	adds	r2, r7, #6
 80034ba:	8812      	ldrh	r2, [r2, #0]
 80034bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	4a1c      	ldr	r2, [pc, #112]	; (8003544 <HAL_I2C_Slave_Seq_Receive_IT+0x180>)
 80034d2:	635a      	str	r2, [r3, #52]	; 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	2208      	movs	r2, #8
 80034dc:	4013      	ands	r3, r2
 80034de:	3b08      	subs	r3, #8
 80034e0:	425a      	negs	r2, r3
 80034e2:	4153      	adcs	r3, r2
 80034e4:	b2da      	uxtb	r2, r3
 80034e6:	2117      	movs	r1, #23
 80034e8:	187b      	adds	r3, r7, r1
 80034ea:	701a      	strb	r2, [r3, #0]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	0c1b      	lsrs	r3, r3, #16
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2201      	movs	r2, #1
 80034f8:	4013      	ands	r3, r2
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d107      	bne.n	8003510 <HAL_I2C_Slave_Seq_Receive_IT+0x14c>
 8003500:	187b      	adds	r3, r7, r1
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d003      	beq.n	8003510 <HAL_I2C_Slave_Seq_Receive_IT+0x14c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2208      	movs	r2, #8
 800350e:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2240      	movs	r2, #64	; 0x40
 8003514:	2100      	movs	r1, #0
 8003516:	5499      	strb	r1, [r3, r2]

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8003518:	4a06      	ldr	r2, [pc, #24]	; (8003534 <HAL_I2C_Slave_Seq_Receive_IT+0x170>)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	0011      	movs	r1, r2
 800351e:	0018      	movs	r0, r3
 8003520:	f001 fcac 	bl	8004e7c <I2C_Enable_IRQ>

    return HAL_OK;
 8003524:	2300      	movs	r3, #0
 8003526:	e000      	b.n	800352a <HAL_I2C_Slave_Seq_Receive_IT+0x166>
  }
  else
  {
    return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
  }
}
 800352a:	0018      	movs	r0, r3
 800352c:	46bd      	mov	sp, r7
 800352e:	b006      	add	sp, #24
 8003530:	bd80      	pop	{r7, pc}
 8003532:	46c0      	nop			; (mov r8, r8)
 8003534:	00008002 	.word	0x00008002
 8003538:	ffffbfff 	.word	0xffffbfff
 800353c:	08004a1b 	.word	0x08004a1b
 8003540:	ffff7fff 	.word	0xffff7fff
 8003544:	080036d9 	.word	0x080036d9

08003548 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2241      	movs	r2, #65	; 0x41
 8003554:	5c9b      	ldrb	r3, [r3, r2]
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b20      	cmp	r3, #32
 800355a:	d10f      	bne.n	800357c <HAL_I2C_EnableListen_IT+0x34>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2241      	movs	r2, #65	; 0x41
 8003560:	2128      	movs	r1, #40	; 0x28
 8003562:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR = I2C_Slave_ISR_IT;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4a08      	ldr	r2, [pc, #32]	; (8003588 <HAL_I2C_EnableListen_IT+0x40>)
 8003568:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800356a:	2380      	movs	r3, #128	; 0x80
 800356c:	021a      	lsls	r2, r3, #8
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	0011      	movs	r1, r2
 8003572:	0018      	movs	r0, r3
 8003574:	f001 fc82 	bl	8004e7c <I2C_Enable_IRQ>

    return HAL_OK;
 8003578:	2300      	movs	r3, #0
 800357a:	e000      	b.n	800357e <HAL_I2C_EnableListen_IT+0x36>
  }
  else
  {
    return HAL_BUSY;
 800357c:	2302      	movs	r3, #2
  }
}
 800357e:	0018      	movs	r0, r3
 8003580:	46bd      	mov	sp, r7
 8003582:	b002      	add	sp, #8
 8003584:	bd80      	pop	{r7, pc}
 8003586:	46c0      	nop			; (mov r8, r8)
 8003588:	080036d9 	.word	0x080036d9

0800358c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	699b      	ldr	r3, [r3, #24]
 800359a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d005      	beq.n	80035b8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035b0:	68ba      	ldr	r2, [r7, #8]
 80035b2:	68f9      	ldr	r1, [r7, #12]
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	4798      	blx	r3
  }
}
 80035b8:	46c0      	nop			; (mov r8, r8)
 80035ba:	46bd      	mov	sp, r7
 80035bc:	b004      	add	sp, #16
 80035be:	bd80      	pop	{r7, pc}

080035c0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80035d8:	697a      	ldr	r2, [r7, #20]
 80035da:	2380      	movs	r3, #128	; 0x80
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	4013      	ands	r3, r2
 80035e0:	d00e      	beq.n	8003600 <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	2280      	movs	r2, #128	; 0x80
 80035e6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80035e8:	d00a      	beq.n	8003600 <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ee:	2201      	movs	r2, #1
 80035f0:	431a      	orrs	r2, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2280      	movs	r2, #128	; 0x80
 80035fc:	0052      	lsls	r2, r2, #1
 80035fe:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003600:	697a      	ldr	r2, [r7, #20]
 8003602:	2380      	movs	r3, #128	; 0x80
 8003604:	00db      	lsls	r3, r3, #3
 8003606:	4013      	ands	r3, r2
 8003608:	d00e      	beq.n	8003628 <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	2280      	movs	r2, #128	; 0x80
 800360e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003610:	d00a      	beq.n	8003628 <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003616:	2208      	movs	r2, #8
 8003618:	431a      	orrs	r2, r3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2280      	movs	r2, #128	; 0x80
 8003624:	00d2      	lsls	r2, r2, #3
 8003626:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	2380      	movs	r3, #128	; 0x80
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	4013      	ands	r3, r2
 8003630:	d00e      	beq.n	8003650 <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	2280      	movs	r2, #128	; 0x80
 8003636:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003638:	d00a      	beq.n	8003650 <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363e:	2202      	movs	r2, #2
 8003640:	431a      	orrs	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2280      	movs	r2, #128	; 0x80
 800364c:	0092      	lsls	r2, r2, #2
 800364e:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003654:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	220b      	movs	r2, #11
 800365a:	4013      	ands	r3, r2
 800365c:	d005      	beq.n	800366a <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	0011      	movs	r1, r2
 8003664:	0018      	movs	r0, r3
 8003666:	f001 f88b 	bl	8004780 <I2C_ITError>
  }
}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	46bd      	mov	sp, r7
 800366e:	b006      	add	sp, #24
 8003670:	bd80      	pop	{r7, pc}

08003672 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b082      	sub	sp, #8
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800367a:	46c0      	nop			; (mov r8, r8)
 800367c:	46bd      	mov	sp, r7
 800367e:	b002      	add	sp, #8
 8003680:	bd80      	pop	{r7, pc}

08003682 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b082      	sub	sp, #8
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800368a:	46c0      	nop			; (mov r8, r8)
 800368c:	46bd      	mov	sp, r7
 800368e:	b002      	add	sp, #8
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b082      	sub	sp, #8
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800369a:	46c0      	nop			; (mov r8, r8)
 800369c:	46bd      	mov	sp, r7
 800369e:	b002      	add	sp, #8
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036a2:	b580      	push	{r7, lr}
 80036a4:	b082      	sub	sp, #8
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80036aa:	46c0      	nop			; (mov r8, r8)
 80036ac:	46bd      	mov	sp, r7
 80036ae:	b002      	add	sp, #8
 80036b0:	bd80      	pop	{r7, pc}

080036b2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036b2:	b580      	push	{r7, lr}
 80036b4:	b082      	sub	sp, #8
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80036ba:	46c0      	nop			; (mov r8, r8)
 80036bc:	46bd      	mov	sp, r7
 80036be:	b002      	add	sp, #8
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b082      	sub	sp, #8
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80036ce:	0018      	movs	r0, r3
 80036d0:	46bd      	mov	sp, r7
 80036d2:	b002      	add	sp, #8
 80036d4:	bd80      	pop	{r7, pc}
	...

080036d8 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2240      	movs	r2, #64	; 0x40
 80036f2:	5c9b      	ldrb	r3, [r3, r2]
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d101      	bne.n	80036fc <I2C_Slave_ISR_IT+0x24>
 80036f8:	2302      	movs	r3, #2
 80036fa:	e0e6      	b.n	80038ca <I2C_Slave_ISR_IT+0x1f2>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2240      	movs	r2, #64	; 0x40
 8003700:	2101      	movs	r1, #1
 8003702:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	2220      	movs	r2, #32
 8003708:	4013      	ands	r3, r2
 800370a:	d009      	beq.n	8003720 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2220      	movs	r2, #32
 8003710:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003712:	d005      	beq.n	8003720 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003714:	693a      	ldr	r2, [r7, #16]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	0011      	movs	r1, r2
 800371a:	0018      	movs	r0, r3
 800371c:	f000 feb8 	bl	8004490 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	2210      	movs	r2, #16
 8003724:	4013      	ands	r3, r2
 8003726:	d052      	beq.n	80037ce <I2C_Slave_ISR_IT+0xf6>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2210      	movs	r2, #16
 800372c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800372e:	d04e      	beq.n	80037ce <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003734:	b29b      	uxth	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d12d      	bne.n	8003796 <I2C_Slave_ISR_IT+0xbe>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2241      	movs	r2, #65	; 0x41
 800373e:	5c9b      	ldrb	r3, [r3, r2]
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b28      	cmp	r3, #40	; 0x28
 8003744:	d10b      	bne.n	800375e <I2C_Slave_ISR_IT+0x86>
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	2380      	movs	r3, #128	; 0x80
 800374a:	049b      	lsls	r3, r3, #18
 800374c:	429a      	cmp	r2, r3
 800374e:	d106      	bne.n	800375e <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003750:	693a      	ldr	r2, [r7, #16]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	0011      	movs	r1, r2
 8003756:	0018      	movs	r0, r3
 8003758:	f000 ffba 	bl	80046d0 <I2C_ITListenCplt>
 800375c:	e036      	b.n	80037cc <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2241      	movs	r2, #65	; 0x41
 8003762:	5c9b      	ldrb	r3, [r3, r2]
 8003764:	b2db      	uxtb	r3, r3
 8003766:	2b29      	cmp	r3, #41	; 0x29
 8003768:	d110      	bne.n	800378c <I2C_Slave_ISR_IT+0xb4>
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	4a59      	ldr	r2, [pc, #356]	; (80038d4 <I2C_Slave_ISR_IT+0x1fc>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d00c      	beq.n	800378c <I2C_Slave_ISR_IT+0xb4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2210      	movs	r2, #16
 8003778:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	0018      	movs	r0, r3
 800377e:	f001 f92a 	bl	80049d6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	0018      	movs	r0, r3
 8003786:	f000 fd51 	bl	800422c <I2C_ITSlaveSeqCplt>
 800378a:	e01f      	b.n	80037cc <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2210      	movs	r2, #16
 8003792:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003794:	e091      	b.n	80038ba <I2C_Slave_ISR_IT+0x1e2>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2210      	movs	r2, #16
 800379c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a2:	2204      	movs	r2, #4
 80037a4:	431a      	orrs	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d005      	beq.n	80037bc <I2C_Slave_ISR_IT+0xe4>
 80037b0:	697a      	ldr	r2, [r7, #20]
 80037b2:	2380      	movs	r3, #128	; 0x80
 80037b4:	045b      	lsls	r3, r3, #17
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d000      	beq.n	80037bc <I2C_Slave_ISR_IT+0xe4>
 80037ba:	e07e      	b.n	80038ba <I2C_Slave_ISR_IT+0x1e2>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	0011      	movs	r1, r2
 80037c4:	0018      	movs	r0, r3
 80037c6:	f000 ffdb 	bl	8004780 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80037ca:	e076      	b.n	80038ba <I2C_Slave_ISR_IT+0x1e2>
 80037cc:	e075      	b.n	80038ba <I2C_Slave_ISR_IT+0x1e2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	2204      	movs	r2, #4
 80037d2:	4013      	ands	r3, r2
 80037d4:	d02f      	beq.n	8003836 <I2C_Slave_ISR_IT+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2204      	movs	r2, #4
 80037da:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80037dc:	d02b      	beq.n	8003836 <I2C_Slave_ISR_IT+0x15e>
  {
    if (hi2c->XferCount > 0U)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d018      	beq.n	800381a <I2C_Slave_ISR_IT+0x142>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f2:	b2d2      	uxtb	r2, r2
 80037f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fa:	1c5a      	adds	r2, r3, #1
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003804:	3b01      	subs	r3, #1
 8003806:	b29a      	uxth	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003810:	b29b      	uxth	r3, r3
 8003812:	3b01      	subs	r3, #1
 8003814:	b29a      	uxth	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800381e:	b29b      	uxth	r3, r3
 8003820:	2b00      	cmp	r3, #0
 8003822:	d14c      	bne.n	80038be <I2C_Slave_ISR_IT+0x1e6>
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	4a2b      	ldr	r2, [pc, #172]	; (80038d4 <I2C_Slave_ISR_IT+0x1fc>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d048      	beq.n	80038be <I2C_Slave_ISR_IT+0x1e6>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	0018      	movs	r0, r3
 8003830:	f000 fcfc 	bl	800422c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003834:	e043      	b.n	80038be <I2C_Slave_ISR_IT+0x1e6>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	2208      	movs	r2, #8
 800383a:	4013      	ands	r3, r2
 800383c:	d00a      	beq.n	8003854 <I2C_Slave_ISR_IT+0x17c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2208      	movs	r2, #8
 8003842:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003844:	d006      	beq.n	8003854 <I2C_Slave_ISR_IT+0x17c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	0011      	movs	r1, r2
 800384c:	0018      	movs	r0, r3
 800384e:	f000 fc07 	bl	8004060 <I2C_ITAddrCplt>
 8003852:	e035      	b.n	80038c0 <I2C_Slave_ISR_IT+0x1e8>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	2202      	movs	r2, #2
 8003858:	4013      	ands	r3, r2
 800385a:	d031      	beq.n	80038c0 <I2C_Slave_ISR_IT+0x1e8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2202      	movs	r2, #2
 8003860:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003862:	d02d      	beq.n	80038c0 <I2C_Slave_ISR_IT+0x1e8>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003868:	b29b      	uxth	r3, r3
 800386a:	2b00      	cmp	r3, #0
 800386c:	d018      	beq.n	80038a0 <I2C_Slave_ISR_IT+0x1c8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003872:	781a      	ldrb	r2, [r3, #0]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387e:	1c5a      	adds	r2, r3, #1
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003888:	b29b      	uxth	r3, r3
 800388a:	3b01      	subs	r3, #1
 800388c:	b29a      	uxth	r2, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003896:	3b01      	subs	r3, #1
 8003898:	b29a      	uxth	r2, r3
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	851a      	strh	r2, [r3, #40]	; 0x28
 800389e:	e00f      	b.n	80038c0 <I2C_Slave_ISR_IT+0x1e8>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80038a0:	697a      	ldr	r2, [r7, #20]
 80038a2:	2380      	movs	r3, #128	; 0x80
 80038a4:	045b      	lsls	r3, r3, #17
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d002      	beq.n	80038b0 <I2C_Slave_ISR_IT+0x1d8>
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d107      	bne.n	80038c0 <I2C_Slave_ISR_IT+0x1e8>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	0018      	movs	r0, r3
 80038b4:	f000 fcba 	bl	800422c <I2C_ITSlaveSeqCplt>
 80038b8:	e002      	b.n	80038c0 <I2C_Slave_ISR_IT+0x1e8>
    if (hi2c->XferCount == 0U)
 80038ba:	46c0      	nop			; (mov r8, r8)
 80038bc:	e000      	b.n	80038c0 <I2C_Slave_ISR_IT+0x1e8>
    if ((hi2c->XferCount == 0U) && \
 80038be:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2240      	movs	r2, #64	; 0x40
 80038c4:	2100      	movs	r1, #0
 80038c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	0018      	movs	r0, r3
 80038cc:	46bd      	mov	sp, r7
 80038ce:	b006      	add	sp, #24
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	46c0      	nop			; (mov r8, r8)
 80038d4:	ffff0000 	.word	0xffff0000

080038d8 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80038d8:	b590      	push	{r4, r7, lr}
 80038da:	b089      	sub	sp, #36	; 0x24
 80038dc:	af02      	add	r7, sp, #8
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2240      	movs	r2, #64	; 0x40
 80038e8:	5c9b      	ldrb	r3, [r3, r2]
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d101      	bne.n	80038f2 <I2C_Master_ISR_DMA+0x1a>
 80038ee:	2302      	movs	r3, #2
 80038f0:	e0e7      	b.n	8003ac2 <I2C_Master_ISR_DMA+0x1ea>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2240      	movs	r2, #64	; 0x40
 80038f6:	2101      	movs	r1, #1
 80038f8:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	2210      	movs	r2, #16
 80038fe:	4013      	ands	r3, r2
 8003900:	d017      	beq.n	8003932 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2210      	movs	r2, #16
 8003906:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003908:	d013      	beq.n	8003932 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2210      	movs	r2, #16
 8003910:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003916:	2204      	movs	r2, #4
 8003918:	431a      	orrs	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2120      	movs	r1, #32
 8003922:	0018      	movs	r0, r3
 8003924:	f001 faaa 	bl	8004e7c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	0018      	movs	r0, r3
 800392c:	f001 f853 	bl	80049d6 <I2C_Flush_TXDR>
 8003930:	e0c2      	b.n	8003ab8 <I2C_Master_ISR_DMA+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	2280      	movs	r2, #128	; 0x80
 8003936:	4013      	ands	r3, r2
 8003938:	d100      	bne.n	800393c <I2C_Master_ISR_DMA+0x64>
 800393a:	e07c      	b.n	8003a36 <I2C_Master_ISR_DMA+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2240      	movs	r2, #64	; 0x40
 8003940:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003942:	d100      	bne.n	8003946 <I2C_Master_ISR_DMA+0x6e>
 8003944:	e077      	b.n	8003a36 <I2C_Master_ISR_DMA+0x15e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2140      	movs	r1, #64	; 0x40
 8003952:	438a      	bics	r2, r1
 8003954:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800395a:	b29b      	uxth	r3, r3
 800395c:	2b00      	cmp	r3, #0
 800395e:	d055      	beq.n	8003a0c <I2C_Master_ISR_DMA+0x134>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	b29a      	uxth	r2, r3
 8003968:	2312      	movs	r3, #18
 800396a:	18fb      	adds	r3, r7, r3
 800396c:	0592      	lsls	r2, r2, #22
 800396e:	0d92      	lsrs	r2, r2, #22
 8003970:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003976:	b29b      	uxth	r3, r3
 8003978:	2bff      	cmp	r3, #255	; 0xff
 800397a:	d906      	bls.n	800398a <I2C_Master_ISR_DMA+0xb2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	22ff      	movs	r2, #255	; 0xff
 8003980:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8003982:	2380      	movs	r3, #128	; 0x80
 8003984:	045b      	lsls	r3, r3, #17
 8003986:	617b      	str	r3, [r7, #20]
 8003988:	e010      	b.n	80039ac <I2C_Master_ISR_DMA+0xd4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800398e:	b29a      	uxth	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003998:	4a4c      	ldr	r2, [pc, #304]	; (8003acc <I2C_Master_ISR_DMA+0x1f4>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d003      	beq.n	80039a6 <I2C_Master_ISR_DMA+0xce>
        {
          xfermode = hi2c->XferOptions;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a2:	617b      	str	r3, [r7, #20]
 80039a4:	e002      	b.n	80039ac <I2C_Master_ISR_DMA+0xd4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80039a6:	2380      	movs	r3, #128	; 0x80
 80039a8:	049b      	lsls	r3, r3, #18
 80039aa:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b0:	b2da      	uxtb	r2, r3
 80039b2:	697c      	ldr	r4, [r7, #20]
 80039b4:	2312      	movs	r3, #18
 80039b6:	18fb      	adds	r3, r7, r3
 80039b8:	8819      	ldrh	r1, [r3, #0]
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	2300      	movs	r3, #0
 80039be:	9300      	str	r3, [sp, #0]
 80039c0:	0023      	movs	r3, r4
 80039c2:	f001 fa21 	bl	8004e08 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	b29a      	uxth	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2241      	movs	r2, #65	; 0x41
 80039dc:	5c9b      	ldrb	r3, [r3, r2]
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	2b22      	cmp	r3, #34	; 0x22
 80039e2:	d109      	bne.n	80039f8 <I2C_Master_ISR_DMA+0x120>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2180      	movs	r1, #128	; 0x80
 80039f0:	0209      	lsls	r1, r1, #8
 80039f2:	430a      	orrs	r2, r1
 80039f4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80039f6:	e05f      	b.n	8003ab8 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2180      	movs	r1, #128	; 0x80
 8003a04:	01c9      	lsls	r1, r1, #7
 8003a06:	430a      	orrs	r2, r1
 8003a08:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003a0a:	e055      	b.n	8003ab8 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	685a      	ldr	r2, [r3, #4]
 8003a12:	2380      	movs	r3, #128	; 0x80
 8003a14:	049b      	lsls	r3, r3, #18
 8003a16:	401a      	ands	r2, r3
 8003a18:	2380      	movs	r3, #128	; 0x80
 8003a1a:	049b      	lsls	r3, r3, #18
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d004      	beq.n	8003a2a <I2C_Master_ISR_DMA+0x152>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	0018      	movs	r0, r3
 8003a24:	f000 fbc0 	bl	80041a8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8003a28:	e046      	b.n	8003ab8 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2140      	movs	r1, #64	; 0x40
 8003a2e:	0018      	movs	r0, r3
 8003a30:	f000 fea6 	bl	8004780 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003a34:	e040      	b.n	8003ab8 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	2240      	movs	r2, #64	; 0x40
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	d02c      	beq.n	8003a98 <I2C_Master_ISR_DMA+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2240      	movs	r2, #64	; 0x40
 8003a42:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003a44:	d028      	beq.n	8003a98 <I2C_Master_ISR_DMA+0x1c0>
  {
    if (hi2c->XferCount == 0U)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d11d      	bne.n	8003a8c <I2C_Master_ISR_DMA+0x1b4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	685a      	ldr	r2, [r3, #4]
 8003a56:	2380      	movs	r3, #128	; 0x80
 8003a58:	049b      	lsls	r3, r3, #18
 8003a5a:	401a      	ands	r2, r3
 8003a5c:	2380      	movs	r3, #128	; 0x80
 8003a5e:	049b      	lsls	r3, r3, #18
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d028      	beq.n	8003ab6 <I2C_Master_ISR_DMA+0x1de>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a68:	4a18      	ldr	r2, [pc, #96]	; (8003acc <I2C_Master_ISR_DMA+0x1f4>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d109      	bne.n	8003a82 <I2C_Master_ISR_DMA+0x1aa>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2180      	movs	r1, #128	; 0x80
 8003a7a:	01c9      	lsls	r1, r1, #7
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003a80:	e019      	b.n	8003ab6 <I2C_Master_ISR_DMA+0x1de>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	0018      	movs	r0, r3
 8003a86:	f000 fb8f 	bl	80041a8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8003a8a:	e014      	b.n	8003ab6 <I2C_Master_ISR_DMA+0x1de>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2140      	movs	r1, #64	; 0x40
 8003a90:	0018      	movs	r0, r3
 8003a92:	f000 fe75 	bl	8004780 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003a96:	e00e      	b.n	8003ab6 <I2C_Master_ISR_DMA+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2220      	movs	r2, #32
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	d00b      	beq.n	8003ab8 <I2C_Master_ISR_DMA+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2220      	movs	r2, #32
 8003aa4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003aa6:	d007      	beq.n	8003ab8 <I2C_Master_ISR_DMA+0x1e0>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003aa8:	68ba      	ldr	r2, [r7, #8]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	0011      	movs	r1, r2
 8003aae:	0018      	movs	r0, r3
 8003ab0:	f000 fc20 	bl	80042f4 <I2C_ITMasterCplt>
 8003ab4:	e000      	b.n	8003ab8 <I2C_Master_ISR_DMA+0x1e0>
    if (hi2c->XferCount == 0U)
 8003ab6:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2240      	movs	r2, #64	; 0x40
 8003abc:	2100      	movs	r1, #0
 8003abe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
}
 8003ac2:	0018      	movs	r0, r3
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	b007      	add	sp, #28
 8003ac8:	bd90      	pop	{r4, r7, pc}
 8003aca:	46c0      	nop			; (mov r8, r8)
 8003acc:	ffff0000 	.word	0xffff0000

08003ad0 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8003ad0:	b590      	push	{r4, r7, lr}
 8003ad2:	b089      	sub	sp, #36	; 0x24
 8003ad4:	af02      	add	r7, sp, #8
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8003adc:	4b88      	ldr	r3, [pc, #544]	; (8003d00 <I2C_Mem_ISR_DMA+0x230>)
 8003ade:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2240      	movs	r2, #64	; 0x40
 8003ae4:	5c9b      	ldrb	r3, [r3, r2]
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d101      	bne.n	8003aee <I2C_Mem_ISR_DMA+0x1e>
 8003aea:	2302      	movs	r3, #2
 8003aec:	e104      	b.n	8003cf8 <I2C_Mem_ISR_DMA+0x228>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2240      	movs	r2, #64	; 0x40
 8003af2:	2101      	movs	r1, #1
 8003af4:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	2210      	movs	r2, #16
 8003afa:	4013      	ands	r3, r2
 8003afc:	d017      	beq.n	8003b2e <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2210      	movs	r2, #16
 8003b02:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003b04:	d013      	beq.n	8003b2e <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2210      	movs	r2, #16
 8003b0c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b12:	2204      	movs	r2, #4
 8003b14:	431a      	orrs	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2120      	movs	r1, #32
 8003b1e:	0018      	movs	r0, r3
 8003b20:	f001 f9ac 	bl	8004e7c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	0018      	movs	r0, r3
 8003b28:	f000 ff55 	bl	80049d6 <I2C_Flush_TXDR>
 8003b2c:	e0df      	b.n	8003cee <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	2202      	movs	r2, #2
 8003b32:	4013      	ands	r3, r2
 8003b34:	d00d      	beq.n	8003b52 <I2C_Mem_ISR_DMA+0x82>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2202      	movs	r2, #2
 8003b3a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003b3c:	d009      	beq.n	8003b52 <I2C_Mem_ISR_DMA+0x82>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003b46:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	4252      	negs	r2, r2
 8003b4e:	651a      	str	r2, [r3, #80]	; 0x50
 8003b50:	e0cd      	b.n	8003cee <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	2280      	movs	r2, #128	; 0x80
 8003b56:	4013      	ands	r3, r2
 8003b58:	d05e      	beq.n	8003c18 <I2C_Mem_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2240      	movs	r2, #64	; 0x40
 8003b5e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003b60:	d05a      	beq.n	8003c18 <I2C_Mem_ISR_DMA+0x148>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2110      	movs	r1, #16
 8003b66:	0018      	movs	r0, r3
 8003b68:	f001 f988 	bl	8004e7c <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d04a      	beq.n	8003c0c <I2C_Mem_ISR_DMA+0x13c>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	2bff      	cmp	r3, #255	; 0xff
 8003b7e:	d910      	bls.n	8003ba2 <I2C_Mem_ISR_DMA+0xd2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	22ff      	movs	r2, #255	; 0xff
 8003b84:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b8a:	b299      	uxth	r1, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b90:	b2da      	uxtb	r2, r3
 8003b92:	2380      	movs	r3, #128	; 0x80
 8003b94:	045b      	lsls	r3, r3, #17
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	2400      	movs	r4, #0
 8003b9a:	9400      	str	r4, [sp, #0]
 8003b9c:	f001 f934 	bl	8004e08 <I2C_TransferConfig>
 8003ba0:	e011      	b.n	8003bc6 <I2C_Mem_ISR_DMA+0xf6>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba6:	b29a      	uxth	r2, r3
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bb0:	b299      	uxth	r1, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	2380      	movs	r3, #128	; 0x80
 8003bba:	049b      	lsls	r3, r3, #18
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	2400      	movs	r4, #0
 8003bc0:	9400      	str	r4, [sp, #0]
 8003bc2:	f001 f921 	bl	8004e08 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	b29a      	uxth	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2241      	movs	r2, #65	; 0x41
 8003bdc:	5c9b      	ldrb	r3, [r3, r2]
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	2b22      	cmp	r3, #34	; 0x22
 8003be2:	d109      	bne.n	8003bf8 <I2C_Mem_ISR_DMA+0x128>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	2180      	movs	r1, #128	; 0x80
 8003bf0:	0209      	lsls	r1, r1, #8
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003bf6:	e07a      	b.n	8003cee <I2C_Mem_ISR_DMA+0x21e>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2180      	movs	r1, #128	; 0x80
 8003c04:	01c9      	lsls	r1, r1, #7
 8003c06:	430a      	orrs	r2, r1
 8003c08:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003c0a:	e070      	b.n	8003cee <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2140      	movs	r1, #64	; 0x40
 8003c10:	0018      	movs	r0, r3
 8003c12:	f000 fdb5 	bl	8004780 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003c16:	e06a      	b.n	8003cee <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	2240      	movs	r2, #64	; 0x40
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	d058      	beq.n	8003cd2 <I2C_Mem_ISR_DMA+0x202>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2240      	movs	r2, #64	; 0x40
 8003c24:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003c26:	d054      	beq.n	8003cd2 <I2C_Mem_ISR_DMA+0x202>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2241      	movs	r2, #65	; 0x41
 8003c2c:	5c9b      	ldrb	r3, [r3, r2]
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	2b22      	cmp	r3, #34	; 0x22
 8003c32:	d101      	bne.n	8003c38 <I2C_Mem_ISR_DMA+0x168>
    {
      direction = I2C_GENERATE_START_READ;
 8003c34:	4b33      	ldr	r3, [pc, #204]	; (8003d04 <I2C_Mem_ISR_DMA+0x234>)
 8003c36:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	2bff      	cmp	r3, #255	; 0xff
 8003c40:	d911      	bls.n	8003c66 <I2C_Mem_ISR_DMA+0x196>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	22ff      	movs	r2, #255	; 0xff
 8003c46:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c4c:	b299      	uxth	r1, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	2380      	movs	r3, #128	; 0x80
 8003c56:	045c      	lsls	r4, r3, #17
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	9300      	str	r3, [sp, #0]
 8003c5e:	0023      	movs	r3, r4
 8003c60:	f001 f8d2 	bl	8004e08 <I2C_TransferConfig>
 8003c64:	e012      	b.n	8003c8c <I2C_Mem_ISR_DMA+0x1bc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c6a:	b29a      	uxth	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c74:	b299      	uxth	r1, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c7a:	b2da      	uxtb	r2, r3
 8003c7c:	2380      	movs	r3, #128	; 0x80
 8003c7e:	049c      	lsls	r4, r3, #18
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	9300      	str	r3, [sp, #0]
 8003c86:	0023      	movs	r3, r4
 8003c88:	f001 f8be 	bl	8004e08 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c90:	b29a      	uxth	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2241      	movs	r2, #65	; 0x41
 8003ca2:	5c9b      	ldrb	r3, [r3, r2]
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b22      	cmp	r3, #34	; 0x22
 8003ca8:	d109      	bne.n	8003cbe <I2C_Mem_ISR_DMA+0x1ee>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2180      	movs	r1, #128	; 0x80
 8003cb6:	0209      	lsls	r1, r1, #8
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003cbc:	e017      	b.n	8003cee <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2180      	movs	r1, #128	; 0x80
 8003cca:	01c9      	lsls	r1, r1, #7
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003cd0:	e00d      	b.n	8003cee <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	d009      	beq.n	8003cee <I2C_Mem_ISR_DMA+0x21e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2220      	movs	r2, #32
 8003cde:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ce0:	d005      	beq.n	8003cee <I2C_Mem_ISR_DMA+0x21e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003ce2:	68ba      	ldr	r2, [r7, #8]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	0011      	movs	r1, r2
 8003ce8:	0018      	movs	r0, r3
 8003cea:	f000 fb03 	bl	80042f4 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2240      	movs	r2, #64	; 0x40
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	0018      	movs	r0, r3
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	b007      	add	sp, #28
 8003cfe:	bd90      	pop	{r4, r7, pc}
 8003d00:	80002000 	.word	0x80002000
 8003d04:	80002400 	.word	0x80002400

08003d08 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b088      	sub	sp, #32
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	60b9      	str	r1, [r7, #8]
 8003d12:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d18:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2240      	movs	r2, #64	; 0x40
 8003d22:	5c9b      	ldrb	r3, [r3, r2]
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d101      	bne.n	8003d2c <I2C_Slave_ISR_DMA+0x24>
 8003d28:	2302      	movs	r3, #2
 8003d2a:	e0cd      	b.n	8003ec8 <I2C_Slave_ISR_DMA+0x1c0>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2240      	movs	r2, #64	; 0x40
 8003d30:	2101      	movs	r1, #1
 8003d32:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	2220      	movs	r2, #32
 8003d38:	4013      	ands	r3, r2
 8003d3a:	d009      	beq.n	8003d50 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2220      	movs	r2, #32
 8003d40:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d42:	d005      	beq.n	8003d50 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	0011      	movs	r1, r2
 8003d4a:	0018      	movs	r0, r3
 8003d4c:	f000 fba0 	bl	8004490 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	2210      	movs	r2, #16
 8003d54:	4013      	ands	r3, r2
 8003d56:	d100      	bne.n	8003d5a <I2C_Slave_ISR_DMA+0x52>
 8003d58:	e0a3      	b.n	8003ea2 <I2C_Slave_ISR_DMA+0x19a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2210      	movs	r2, #16
 8003d5e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003d60:	d100      	bne.n	8003d64 <I2C_Slave_ISR_DMA+0x5c>
 8003d62:	e09e      	b.n	8003ea2 <I2C_Slave_ISR_DMA+0x19a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	2380      	movs	r3, #128	; 0x80
 8003d68:	01db      	lsls	r3, r3, #7
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	d105      	bne.n	8003d7a <I2C_Slave_ISR_DMA+0x72>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	2380      	movs	r3, #128	; 0x80
 8003d72:	021b      	lsls	r3, r3, #8
 8003d74:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003d76:	d100      	bne.n	8003d7a <I2C_Slave_ISR_DMA+0x72>
 8003d78:	e08c      	b.n	8003e94 <I2C_Slave_ISR_DMA+0x18c>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00c      	beq.n	8003d9c <I2C_Slave_ISR_DMA+0x94>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	2380      	movs	r3, #128	; 0x80
 8003d86:	021b      	lsls	r3, r3, #8
 8003d88:	4013      	ands	r3, r2
 8003d8a:	d007      	beq.n	8003d9c <I2C_Slave_ISR_DMA+0x94>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <I2C_Slave_ISR_DMA+0x94>
          {
            treatdmanack = 1U;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00c      	beq.n	8003dbe <I2C_Slave_ISR_DMA+0xb6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	2380      	movs	r3, #128	; 0x80
 8003da8:	01db      	lsls	r3, r3, #7
 8003daa:	4013      	ands	r3, r2
 8003dac:	d007      	beq.n	8003dbe <I2C_Slave_ISR_DMA+0xb6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <I2C_Slave_ISR_DMA+0xb6>
          {
            treatdmanack = 1U;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d12d      	bne.n	8003e20 <I2C_Slave_ISR_DMA+0x118>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2241      	movs	r2, #65	; 0x41
 8003dc8:	5c9b      	ldrb	r3, [r3, r2]
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b28      	cmp	r3, #40	; 0x28
 8003dce:	d10b      	bne.n	8003de8 <I2C_Slave_ISR_DMA+0xe0>
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	2380      	movs	r3, #128	; 0x80
 8003dd4:	049b      	lsls	r3, r3, #18
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d106      	bne.n	8003de8 <I2C_Slave_ISR_DMA+0xe0>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	0011      	movs	r1, r2
 8003de0:	0018      	movs	r0, r3
 8003de2:	f000 fc75 	bl	80046d0 <I2C_ITListenCplt>
 8003de6:	e054      	b.n	8003e92 <I2C_Slave_ISR_DMA+0x18a>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2241      	movs	r2, #65	; 0x41
 8003dec:	5c9b      	ldrb	r3, [r3, r2]
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	2b29      	cmp	r3, #41	; 0x29
 8003df2:	d110      	bne.n	8003e16 <I2C_Slave_ISR_DMA+0x10e>
 8003df4:	69bb      	ldr	r3, [r7, #24]
 8003df6:	4a36      	ldr	r2, [pc, #216]	; (8003ed0 <I2C_Slave_ISR_DMA+0x1c8>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d00c      	beq.n	8003e16 <I2C_Slave_ISR_DMA+0x10e>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2210      	movs	r2, #16
 8003e02:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	0018      	movs	r0, r3
 8003e08:	f000 fde5 	bl	80049d6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	0018      	movs	r0, r3
 8003e10:	f000 fa0c 	bl	800422c <I2C_ITSlaveSeqCplt>
 8003e14:	e03d      	b.n	8003e92 <I2C_Slave_ISR_DMA+0x18a>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2210      	movs	r2, #16
 8003e1c:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003e1e:	e03e      	b.n	8003e9e <I2C_Slave_ISR_DMA+0x196>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2210      	movs	r2, #16
 8003e26:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e2c:	2204      	movs	r2, #4
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003e34:	2317      	movs	r3, #23
 8003e36:	18fb      	adds	r3, r7, r3
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	2141      	movs	r1, #65	; 0x41
 8003e3c:	5c52      	ldrb	r2, [r2, r1]
 8003e3e:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d004      	beq.n	8003e50 <I2C_Slave_ISR_DMA+0x148>
 8003e46:	69ba      	ldr	r2, [r7, #24]
 8003e48:	2380      	movs	r3, #128	; 0x80
 8003e4a:	045b      	lsls	r3, r3, #17
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d126      	bne.n	8003e9e <I2C_Slave_ISR_DMA+0x196>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e50:	2217      	movs	r2, #23
 8003e52:	18bb      	adds	r3, r7, r2
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	2b21      	cmp	r3, #33	; 0x21
 8003e58:	d003      	beq.n	8003e62 <I2C_Slave_ISR_DMA+0x15a>
 8003e5a:	18bb      	adds	r3, r7, r2
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	2b29      	cmp	r3, #41	; 0x29
 8003e60:	d103      	bne.n	8003e6a <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2221      	movs	r2, #33	; 0x21
 8003e66:	631a      	str	r2, [r3, #48]	; 0x30
 8003e68:	e00b      	b.n	8003e82 <I2C_Slave_ISR_DMA+0x17a>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e6a:	2217      	movs	r2, #23
 8003e6c:	18bb      	adds	r3, r7, r2
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	2b22      	cmp	r3, #34	; 0x22
 8003e72:	d003      	beq.n	8003e7c <I2C_Slave_ISR_DMA+0x174>
 8003e74:	18bb      	adds	r3, r7, r2
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	2b2a      	cmp	r3, #42	; 0x2a
 8003e7a:	d102      	bne.n	8003e82 <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2222      	movs	r2, #34	; 0x22
 8003e80:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	0011      	movs	r1, r2
 8003e8a:	0018      	movs	r0, r3
 8003e8c:	f000 fc78 	bl	8004780 <I2C_ITError>
      if (treatdmanack == 1U)
 8003e90:	e005      	b.n	8003e9e <I2C_Slave_ISR_DMA+0x196>
 8003e92:	e004      	b.n	8003e9e <I2C_Slave_ISR_DMA+0x196>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2210      	movs	r2, #16
 8003e9a:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003e9c:	e00f      	b.n	8003ebe <I2C_Slave_ISR_DMA+0x1b6>
      if (treatdmanack == 1U)
 8003e9e:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003ea0:	e00d      	b.n	8003ebe <I2C_Slave_ISR_DMA+0x1b6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	2208      	movs	r2, #8
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	d009      	beq.n	8003ebe <I2C_Slave_ISR_DMA+0x1b6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2208      	movs	r2, #8
 8003eae:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003eb0:	d005      	beq.n	8003ebe <I2C_Slave_ISR_DMA+0x1b6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8003eb2:	68ba      	ldr	r2, [r7, #8]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	0011      	movs	r1, r2
 8003eb8:	0018      	movs	r0, r3
 8003eba:	f000 f8d1 	bl	8004060 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2240      	movs	r2, #64	; 0x40
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	0018      	movs	r0, r3
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	b008      	add	sp, #32
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	ffff0000 	.word	0xffff0000

08003ed4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003ed4:	b5b0      	push	{r4, r5, r7, lr}
 8003ed6:	b086      	sub	sp, #24
 8003ed8:	af02      	add	r7, sp, #8
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	000c      	movs	r4, r1
 8003ede:	0010      	movs	r0, r2
 8003ee0:	0019      	movs	r1, r3
 8003ee2:	250a      	movs	r5, #10
 8003ee4:	197b      	adds	r3, r7, r5
 8003ee6:	1c22      	adds	r2, r4, #0
 8003ee8:	801a      	strh	r2, [r3, #0]
 8003eea:	2308      	movs	r3, #8
 8003eec:	18fb      	adds	r3, r7, r3
 8003eee:	1c02      	adds	r2, r0, #0
 8003ef0:	801a      	strh	r2, [r3, #0]
 8003ef2:	1dbb      	adds	r3, r7, #6
 8003ef4:	1c0a      	adds	r2, r1, #0
 8003ef6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003ef8:	1dbb      	adds	r3, r7, #6
 8003efa:	881b      	ldrh	r3, [r3, #0]
 8003efc:	b2da      	uxtb	r2, r3
 8003efe:	2380      	movs	r3, #128	; 0x80
 8003f00:	045c      	lsls	r4, r3, #17
 8003f02:	197b      	adds	r3, r7, r5
 8003f04:	8819      	ldrh	r1, [r3, #0]
 8003f06:	68f8      	ldr	r0, [r7, #12]
 8003f08:	4b23      	ldr	r3, [pc, #140]	; (8003f98 <I2C_RequestMemoryWrite+0xc4>)
 8003f0a:	9300      	str	r3, [sp, #0]
 8003f0c:	0023      	movs	r3, r4
 8003f0e:	f000 ff7b 	bl	8004e08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f14:	6a39      	ldr	r1, [r7, #32]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	0018      	movs	r0, r3
 8003f1a:	f000 fdeb 	bl	8004af4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f1e:	1e03      	subs	r3, r0, #0
 8003f20:	d001      	beq.n	8003f26 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e033      	b.n	8003f8e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f26:	1dbb      	adds	r3, r7, #6
 8003f28:	881b      	ldrh	r3, [r3, #0]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d107      	bne.n	8003f3e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003f2e:	2308      	movs	r3, #8
 8003f30:	18fb      	adds	r3, r7, r3
 8003f32:	881b      	ldrh	r3, [r3, #0]
 8003f34:	b2da      	uxtb	r2, r3
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	629a      	str	r2, [r3, #40]	; 0x28
 8003f3c:	e019      	b.n	8003f72 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003f3e:	2308      	movs	r3, #8
 8003f40:	18fb      	adds	r3, r7, r3
 8003f42:	881b      	ldrh	r3, [r3, #0]
 8003f44:	0a1b      	lsrs	r3, r3, #8
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	b2da      	uxtb	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f52:	6a39      	ldr	r1, [r7, #32]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	0018      	movs	r0, r3
 8003f58:	f000 fdcc 	bl	8004af4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f5c:	1e03      	subs	r3, r0, #0
 8003f5e:	d001      	beq.n	8003f64 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e014      	b.n	8003f8e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003f64:	2308      	movs	r3, #8
 8003f66:	18fb      	adds	r3, r7, r3
 8003f68:	881b      	ldrh	r3, [r3, #0]
 8003f6a:	b2da      	uxtb	r2, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003f72:	6a3a      	ldr	r2, [r7, #32]
 8003f74:	68f8      	ldr	r0, [r7, #12]
 8003f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f78:	9300      	str	r3, [sp, #0]
 8003f7a:	0013      	movs	r3, r2
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	2180      	movs	r1, #128	; 0x80
 8003f80:	f000 fd6a 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 8003f84:	1e03      	subs	r3, r0, #0
 8003f86:	d001      	beq.n	8003f8c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e000      	b.n	8003f8e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	0018      	movs	r0, r3
 8003f90:	46bd      	mov	sp, r7
 8003f92:	b004      	add	sp, #16
 8003f94:	bdb0      	pop	{r4, r5, r7, pc}
 8003f96:	46c0      	nop			; (mov r8, r8)
 8003f98:	80002000 	.word	0x80002000

08003f9c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003f9c:	b5b0      	push	{r4, r5, r7, lr}
 8003f9e:	b086      	sub	sp, #24
 8003fa0:	af02      	add	r7, sp, #8
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	000c      	movs	r4, r1
 8003fa6:	0010      	movs	r0, r2
 8003fa8:	0019      	movs	r1, r3
 8003faa:	250a      	movs	r5, #10
 8003fac:	197b      	adds	r3, r7, r5
 8003fae:	1c22      	adds	r2, r4, #0
 8003fb0:	801a      	strh	r2, [r3, #0]
 8003fb2:	2308      	movs	r3, #8
 8003fb4:	18fb      	adds	r3, r7, r3
 8003fb6:	1c02      	adds	r2, r0, #0
 8003fb8:	801a      	strh	r2, [r3, #0]
 8003fba:	1dbb      	adds	r3, r7, #6
 8003fbc:	1c0a      	adds	r2, r1, #0
 8003fbe:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003fc0:	1dbb      	adds	r3, r7, #6
 8003fc2:	881b      	ldrh	r3, [r3, #0]
 8003fc4:	b2da      	uxtb	r2, r3
 8003fc6:	197b      	adds	r3, r7, r5
 8003fc8:	8819      	ldrh	r1, [r3, #0]
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	4b23      	ldr	r3, [pc, #140]	; (800405c <I2C_RequestMemoryRead+0xc0>)
 8003fce:	9300      	str	r3, [sp, #0]
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	f000 ff19 	bl	8004e08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fd8:	6a39      	ldr	r1, [r7, #32]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	0018      	movs	r0, r3
 8003fde:	f000 fd89 	bl	8004af4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003fe2:	1e03      	subs	r3, r0, #0
 8003fe4:	d001      	beq.n	8003fea <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e033      	b.n	8004052 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003fea:	1dbb      	adds	r3, r7, #6
 8003fec:	881b      	ldrh	r3, [r3, #0]
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d107      	bne.n	8004002 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ff2:	2308      	movs	r3, #8
 8003ff4:	18fb      	adds	r3, r7, r3
 8003ff6:	881b      	ldrh	r3, [r3, #0]
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	629a      	str	r2, [r3, #40]	; 0x28
 8004000:	e019      	b.n	8004036 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004002:	2308      	movs	r3, #8
 8004004:	18fb      	adds	r3, r7, r3
 8004006:	881b      	ldrh	r3, [r3, #0]
 8004008:	0a1b      	lsrs	r3, r3, #8
 800400a:	b29b      	uxth	r3, r3
 800400c:	b2da      	uxtb	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004014:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004016:	6a39      	ldr	r1, [r7, #32]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	0018      	movs	r0, r3
 800401c:	f000 fd6a 	bl	8004af4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004020:	1e03      	subs	r3, r0, #0
 8004022:	d001      	beq.n	8004028 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e014      	b.n	8004052 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004028:	2308      	movs	r3, #8
 800402a:	18fb      	adds	r3, r7, r3
 800402c:	881b      	ldrh	r3, [r3, #0]
 800402e:	b2da      	uxtb	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004036:	6a3a      	ldr	r2, [r7, #32]
 8004038:	68f8      	ldr	r0, [r7, #12]
 800403a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403c:	9300      	str	r3, [sp, #0]
 800403e:	0013      	movs	r3, r2
 8004040:	2200      	movs	r2, #0
 8004042:	2140      	movs	r1, #64	; 0x40
 8004044:	f000 fd08 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 8004048:	1e03      	subs	r3, r0, #0
 800404a:	d001      	beq.n	8004050 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e000      	b.n	8004052 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	0018      	movs	r0, r3
 8004054:	46bd      	mov	sp, r7
 8004056:	b004      	add	sp, #16
 8004058:	bdb0      	pop	{r4, r5, r7, pc}
 800405a:	46c0      	nop			; (mov r8, r8)
 800405c:	80002000 	.word	0x80002000

08004060 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004060:	b5b0      	push	{r4, r5, r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2241      	movs	r2, #65	; 0x41
 800406e:	5c9b      	ldrb	r3, [r3, r2]
 8004070:	b2db      	uxtb	r3, r3
 8004072:	001a      	movs	r2, r3
 8004074:	2328      	movs	r3, #40	; 0x28
 8004076:	4013      	ands	r3, r2
 8004078:	2b28      	cmp	r3, #40	; 0x28
 800407a:	d000      	beq.n	800407e <I2C_ITAddrCplt+0x1e>
 800407c:	e088      	b.n	8004190 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	0c1b      	lsrs	r3, r3, #16
 8004086:	b2da      	uxtb	r2, r3
 8004088:	250f      	movs	r5, #15
 800408a:	197b      	adds	r3, r7, r5
 800408c:	2101      	movs	r1, #1
 800408e:	400a      	ands	r2, r1
 8004090:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	699b      	ldr	r3, [r3, #24]
 8004098:	0c1b      	lsrs	r3, r3, #16
 800409a:	b29a      	uxth	r2, r3
 800409c:	200c      	movs	r0, #12
 800409e:	183b      	adds	r3, r7, r0
 80040a0:	21fe      	movs	r1, #254	; 0xfe
 80040a2:	400a      	ands	r2, r1
 80040a4:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	b29a      	uxth	r2, r3
 80040ae:	240a      	movs	r4, #10
 80040b0:	193b      	adds	r3, r7, r4
 80040b2:	0592      	lsls	r2, r2, #22
 80040b4:	0d92      	lsrs	r2, r2, #22
 80040b6:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	b29a      	uxth	r2, r3
 80040c0:	2308      	movs	r3, #8
 80040c2:	18fb      	adds	r3, r7, r3
 80040c4:	21fe      	movs	r1, #254	; 0xfe
 80040c6:	400a      	ands	r2, r1
 80040c8:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d148      	bne.n	8004164 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80040d2:	0021      	movs	r1, r4
 80040d4:	187b      	adds	r3, r7, r1
 80040d6:	881b      	ldrh	r3, [r3, #0]
 80040d8:	09db      	lsrs	r3, r3, #7
 80040da:	b29a      	uxth	r2, r3
 80040dc:	183b      	adds	r3, r7, r0
 80040de:	881b      	ldrh	r3, [r3, #0]
 80040e0:	4053      	eors	r3, r2
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	001a      	movs	r2, r3
 80040e6:	2306      	movs	r3, #6
 80040e8:	4013      	ands	r3, r2
 80040ea:	d120      	bne.n	800412e <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 80040ec:	183b      	adds	r3, r7, r0
 80040ee:	187a      	adds	r2, r7, r1
 80040f0:	8812      	ldrh	r2, [r2, #0]
 80040f2:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040f8:	1c5a      	adds	r2, r3, #1
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004102:	2b02      	cmp	r3, #2
 8004104:	d14c      	bne.n	80041a0 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2208      	movs	r2, #8
 8004112:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2240      	movs	r2, #64	; 0x40
 8004118:	2100      	movs	r1, #0
 800411a:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800411c:	183b      	adds	r3, r7, r0
 800411e:	881a      	ldrh	r2, [r3, #0]
 8004120:	197b      	adds	r3, r7, r5
 8004122:	7819      	ldrb	r1, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	0018      	movs	r0, r3
 8004128:	f7fd fcc0 	bl	8001aac <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800412c:	e038      	b.n	80041a0 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 800412e:	240c      	movs	r4, #12
 8004130:	193b      	adds	r3, r7, r4
 8004132:	2208      	movs	r2, #8
 8004134:	18ba      	adds	r2, r7, r2
 8004136:	8812      	ldrh	r2, [r2, #0]
 8004138:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800413a:	2380      	movs	r3, #128	; 0x80
 800413c:	021a      	lsls	r2, r3, #8
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	0011      	movs	r1, r2
 8004142:	0018      	movs	r0, r3
 8004144:	f000 ff28 	bl	8004f98 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2240      	movs	r2, #64	; 0x40
 800414c:	2100      	movs	r1, #0
 800414e:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004150:	193b      	adds	r3, r7, r4
 8004152:	881a      	ldrh	r2, [r3, #0]
 8004154:	230f      	movs	r3, #15
 8004156:	18fb      	adds	r3, r7, r3
 8004158:	7819      	ldrb	r1, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	0018      	movs	r0, r3
 800415e:	f7fd fca5 	bl	8001aac <HAL_I2C_AddrCallback>
}
 8004162:	e01d      	b.n	80041a0 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004164:	2380      	movs	r3, #128	; 0x80
 8004166:	021a      	lsls	r2, r3, #8
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	0011      	movs	r1, r2
 800416c:	0018      	movs	r0, r3
 800416e:	f000 ff13 	bl	8004f98 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2240      	movs	r2, #64	; 0x40
 8004176:	2100      	movs	r1, #0
 8004178:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800417a:	230c      	movs	r3, #12
 800417c:	18fb      	adds	r3, r7, r3
 800417e:	881a      	ldrh	r2, [r3, #0]
 8004180:	230f      	movs	r3, #15
 8004182:	18fb      	adds	r3, r7, r3
 8004184:	7819      	ldrb	r1, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	0018      	movs	r0, r3
 800418a:	f7fd fc8f 	bl	8001aac <HAL_I2C_AddrCallback>
}
 800418e:	e007      	b.n	80041a0 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2208      	movs	r2, #8
 8004196:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2240      	movs	r2, #64	; 0x40
 800419c:	2100      	movs	r1, #0
 800419e:	5499      	strb	r1, [r3, r2]
}
 80041a0:	46c0      	nop			; (mov r8, r8)
 80041a2:	46bd      	mov	sp, r7
 80041a4:	b004      	add	sp, #16
 80041a6:	bdb0      	pop	{r4, r5, r7, pc}

080041a8 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2242      	movs	r2, #66	; 0x42
 80041b4:	2100      	movs	r1, #0
 80041b6:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2241      	movs	r2, #65	; 0x41
 80041bc:	5c9b      	ldrb	r3, [r3, r2]
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b21      	cmp	r3, #33	; 0x21
 80041c2:	d117      	bne.n	80041f4 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2241      	movs	r2, #65	; 0x41
 80041c8:	2120      	movs	r1, #32
 80041ca:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2211      	movs	r2, #17
 80041d0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2101      	movs	r1, #1
 80041dc:	0018      	movs	r0, r3
 80041de:	f000 fedb 	bl	8004f98 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2240      	movs	r2, #64	; 0x40
 80041e6:	2100      	movs	r1, #0
 80041e8:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	0018      	movs	r0, r3
 80041ee:	f7ff fa40 	bl	8003672 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80041f2:	e016      	b.n	8004222 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2241      	movs	r2, #65	; 0x41
 80041f8:	2120      	movs	r1, #32
 80041fa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2212      	movs	r2, #18
 8004200:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2102      	movs	r1, #2
 800420c:	0018      	movs	r0, r3
 800420e:	f000 fec3 	bl	8004f98 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2240      	movs	r2, #64	; 0x40
 8004216:	2100      	movs	r1, #0
 8004218:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	0018      	movs	r0, r3
 800421e:	f7ff fa30 	bl	8003682 <HAL_I2C_MasterRxCpltCallback>
}
 8004222:	46c0      	nop			; (mov r8, r8)
 8004224:	46bd      	mov	sp, r7
 8004226:	b002      	add	sp, #8
 8004228:	bd80      	pop	{r7, pc}
	...

0800422c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2242      	movs	r2, #66	; 0x42
 8004240:	2100      	movs	r1, #0
 8004242:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	2380      	movs	r3, #128	; 0x80
 8004248:	01db      	lsls	r3, r3, #7
 800424a:	4013      	ands	r3, r2
 800424c:	d008      	beq.n	8004260 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4924      	ldr	r1, [pc, #144]	; (80042ec <I2C_ITSlaveSeqCplt+0xc0>)
 800425a:	400a      	ands	r2, r1
 800425c:	601a      	str	r2, [r3, #0]
 800425e:	e00c      	b.n	800427a <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	2380      	movs	r3, #128	; 0x80
 8004264:	021b      	lsls	r3, r3, #8
 8004266:	4013      	ands	r3, r2
 8004268:	d007      	beq.n	800427a <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	491e      	ldr	r1, [pc, #120]	; (80042f0 <I2C_ITSlaveSeqCplt+0xc4>)
 8004276:	400a      	ands	r2, r1
 8004278:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2241      	movs	r2, #65	; 0x41
 800427e:	5c9b      	ldrb	r3, [r3, r2]
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b29      	cmp	r3, #41	; 0x29
 8004284:	d114      	bne.n	80042b0 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2241      	movs	r2, #65	; 0x41
 800428a:	2128      	movs	r1, #40	; 0x28
 800428c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2221      	movs	r2, #33	; 0x21
 8004292:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2101      	movs	r1, #1
 8004298:	0018      	movs	r0, r3
 800429a:	f000 fe7d 	bl	8004f98 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2240      	movs	r2, #64	; 0x40
 80042a2:	2100      	movs	r1, #0
 80042a4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	0018      	movs	r0, r3
 80042aa:	f7fd fc35 	bl	8001b18 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80042ae:	e019      	b.n	80042e4 <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2241      	movs	r2, #65	; 0x41
 80042b4:	5c9b      	ldrb	r3, [r3, r2]
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	2b2a      	cmp	r3, #42	; 0x2a
 80042ba:	d113      	bne.n	80042e4 <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2241      	movs	r2, #65	; 0x41
 80042c0:	2128      	movs	r1, #40	; 0x28
 80042c2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2222      	movs	r2, #34	; 0x22
 80042c8:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2102      	movs	r1, #2
 80042ce:	0018      	movs	r0, r3
 80042d0:	f000 fe62 	bl	8004f98 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2240      	movs	r2, #64	; 0x40
 80042d8:	2100      	movs	r1, #0
 80042da:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	0018      	movs	r0, r3
 80042e0:	f7fd fc3c 	bl	8001b5c <HAL_I2C_SlaveRxCpltCallback>
}
 80042e4:	46c0      	nop			; (mov r8, r8)
 80042e6:	46bd      	mov	sp, r7
 80042e8:	b004      	add	sp, #16
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	ffffbfff 	.word	0xffffbfff
 80042f0:	ffff7fff 	.word	0xffff7fff

080042f4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2220      	movs	r2, #32
 8004308:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2241      	movs	r2, #65	; 0x41
 800430e:	5c9b      	ldrb	r3, [r3, r2]
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b21      	cmp	r3, #33	; 0x21
 8004314:	d108      	bne.n	8004328 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2101      	movs	r1, #1
 800431a:	0018      	movs	r0, r3
 800431c:	f000 fe3c 	bl	8004f98 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2211      	movs	r2, #17
 8004324:	631a      	str	r2, [r3, #48]	; 0x30
 8004326:	e00d      	b.n	8004344 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2241      	movs	r2, #65	; 0x41
 800432c:	5c9b      	ldrb	r3, [r3, r2]
 800432e:	b2db      	uxtb	r3, r3
 8004330:	2b22      	cmp	r3, #34	; 0x22
 8004332:	d107      	bne.n	8004344 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2102      	movs	r1, #2
 8004338:	0018      	movs	r0, r3
 800433a:	f000 fe2d 	bl	8004f98 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2212      	movs	r2, #18
 8004342:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	685a      	ldr	r2, [r3, #4]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	494e      	ldr	r1, [pc, #312]	; (8004488 <I2C_ITMasterCplt+0x194>)
 8004350:	400a      	ands	r2, r1
 8004352:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a4b      	ldr	r2, [pc, #300]	; (800448c <I2C_ITMasterCplt+0x198>)
 800435e:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	2210      	movs	r2, #16
 8004364:	4013      	ands	r3, r2
 8004366:	d009      	beq.n	800437c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2210      	movs	r2, #16
 800436e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004374:	2204      	movs	r2, #4
 8004376:	431a      	orrs	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2241      	movs	r2, #65	; 0x41
 8004380:	5c9b      	ldrb	r3, [r3, r2]
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2b60      	cmp	r3, #96	; 0x60
 8004386:	d109      	bne.n	800439c <I2C_ITMasterCplt+0xa8>
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	2204      	movs	r2, #4
 800438c:	4013      	ands	r3, r2
 800438e:	d005      	beq.n	800439c <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004396:	b2db      	uxtb	r3, r3
 8004398:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800439a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	0018      	movs	r0, r3
 80043a0:	f000 fb19 	bl	80049d6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043a8:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2241      	movs	r2, #65	; 0x41
 80043ae:	5c9b      	ldrb	r3, [r3, r2]
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	2b60      	cmp	r3, #96	; 0x60
 80043b4:	d002      	beq.n	80043bc <I2C_ITMasterCplt+0xc8>
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d007      	beq.n	80043cc <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	0011      	movs	r1, r2
 80043c4:	0018      	movs	r0, r3
 80043c6:	f000 f9db 	bl	8004780 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80043ca:	e058      	b.n	800447e <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2241      	movs	r2, #65	; 0x41
 80043d0:	5c9b      	ldrb	r3, [r3, r2]
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	2b21      	cmp	r3, #33	; 0x21
 80043d6:	d126      	bne.n	8004426 <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2241      	movs	r2, #65	; 0x41
 80043dc:	2120      	movs	r1, #32
 80043de:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2242      	movs	r2, #66	; 0x42
 80043ea:	5c9b      	ldrb	r3, [r3, r2]
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b40      	cmp	r3, #64	; 0x40
 80043f0:	d10c      	bne.n	800440c <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2242      	movs	r2, #66	; 0x42
 80043f6:	2100      	movs	r1, #0
 80043f8:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2240      	movs	r2, #64	; 0x40
 80043fe:	2100      	movs	r1, #0
 8004400:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	0018      	movs	r0, r3
 8004406:	f7ff f944 	bl	8003692 <HAL_I2C_MemTxCpltCallback>
}
 800440a:	e038      	b.n	800447e <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2242      	movs	r2, #66	; 0x42
 8004410:	2100      	movs	r1, #0
 8004412:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2240      	movs	r2, #64	; 0x40
 8004418:	2100      	movs	r1, #0
 800441a:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	0018      	movs	r0, r3
 8004420:	f7ff f927 	bl	8003672 <HAL_I2C_MasterTxCpltCallback>
}
 8004424:	e02b      	b.n	800447e <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2241      	movs	r2, #65	; 0x41
 800442a:	5c9b      	ldrb	r3, [r3, r2]
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b22      	cmp	r3, #34	; 0x22
 8004430:	d125      	bne.n	800447e <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2241      	movs	r2, #65	; 0x41
 8004436:	2120      	movs	r1, #32
 8004438:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2242      	movs	r2, #66	; 0x42
 8004444:	5c9b      	ldrb	r3, [r3, r2]
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b40      	cmp	r3, #64	; 0x40
 800444a:	d10c      	bne.n	8004466 <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2242      	movs	r2, #66	; 0x42
 8004450:	2100      	movs	r1, #0
 8004452:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2240      	movs	r2, #64	; 0x40
 8004458:	2100      	movs	r1, #0
 800445a:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	0018      	movs	r0, r3
 8004460:	f7ff f91f 	bl	80036a2 <HAL_I2C_MemRxCpltCallback>
}
 8004464:	e00b      	b.n	800447e <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2242      	movs	r2, #66	; 0x42
 800446a:	2100      	movs	r1, #0
 800446c:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2240      	movs	r2, #64	; 0x40
 8004472:	2100      	movs	r1, #0
 8004474:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	0018      	movs	r0, r3
 800447a:	f7ff f902 	bl	8003682 <HAL_I2C_MasterRxCpltCallback>
}
 800447e:	46c0      	nop			; (mov r8, r8)
 8004480:	46bd      	mov	sp, r7
 8004482:	b006      	add	sp, #24
 8004484:	bd80      	pop	{r7, pc}
 8004486:	46c0      	nop			; (mov r8, r8)
 8004488:	fe00e800 	.word	0xfe00e800
 800448c:	ffff0000 	.word	0xffff0000

08004490 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b086      	sub	sp, #24
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80044a6:	200f      	movs	r0, #15
 80044a8:	183b      	adds	r3, r7, r0
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	2141      	movs	r1, #65	; 0x41
 80044ae:	5c52      	ldrb	r2, [r2, r1]
 80044b0:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2220      	movs	r2, #32
 80044b8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80044ba:	183b      	adds	r3, r7, r0
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	2b21      	cmp	r3, #33	; 0x21
 80044c0:	d003      	beq.n	80044ca <I2C_ITSlaveCplt+0x3a>
 80044c2:	183b      	adds	r3, r7, r0
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	2b29      	cmp	r3, #41	; 0x29
 80044c8:	d109      	bne.n	80044de <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80044ca:	4a7b      	ldr	r2, [pc, #492]	; (80046b8 <I2C_ITSlaveCplt+0x228>)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	0011      	movs	r1, r2
 80044d0:	0018      	movs	r0, r3
 80044d2:	f000 fd61 	bl	8004f98 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2221      	movs	r2, #33	; 0x21
 80044da:	631a      	str	r2, [r3, #48]	; 0x30
 80044dc:	e011      	b.n	8004502 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80044de:	220f      	movs	r2, #15
 80044e0:	18bb      	adds	r3, r7, r2
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	2b22      	cmp	r3, #34	; 0x22
 80044e6:	d003      	beq.n	80044f0 <I2C_ITSlaveCplt+0x60>
 80044e8:	18bb      	adds	r3, r7, r2
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	2b2a      	cmp	r3, #42	; 0x2a
 80044ee:	d108      	bne.n	8004502 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80044f0:	4a72      	ldr	r2, [pc, #456]	; (80046bc <I2C_ITSlaveCplt+0x22c>)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	0011      	movs	r1, r2
 80044f6:	0018      	movs	r0, r3
 80044f8:	f000 fd4e 	bl	8004f98 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2222      	movs	r2, #34	; 0x22
 8004500:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	685a      	ldr	r2, [r3, #4]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2180      	movs	r1, #128	; 0x80
 800450e:	0209      	lsls	r1, r1, #8
 8004510:	430a      	orrs	r2, r1
 8004512:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	685a      	ldr	r2, [r3, #4]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4968      	ldr	r1, [pc, #416]	; (80046c0 <I2C_ITSlaveCplt+0x230>)
 8004520:	400a      	ands	r2, r1
 8004522:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	0018      	movs	r0, r3
 8004528:	f000 fa55 	bl	80049d6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800452c:	693a      	ldr	r2, [r7, #16]
 800452e:	2380      	movs	r3, #128	; 0x80
 8004530:	01db      	lsls	r3, r3, #7
 8004532:	4013      	ands	r3, r2
 8004534:	d013      	beq.n	800455e <I2C_ITSlaveCplt+0xce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4960      	ldr	r1, [pc, #384]	; (80046c4 <I2C_ITSlaveCplt+0x234>)
 8004542:	400a      	ands	r2, r1
 8004544:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800454a:	2b00      	cmp	r3, #0
 800454c:	d01f      	beq.n	800458e <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	b29a      	uxth	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800455c:	e017      	b.n	800458e <I2C_ITSlaveCplt+0xfe>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	2380      	movs	r3, #128	; 0x80
 8004562:	021b      	lsls	r3, r3, #8
 8004564:	4013      	ands	r3, r2
 8004566:	d012      	beq.n	800458e <I2C_ITSlaveCplt+0xfe>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4955      	ldr	r1, [pc, #340]	; (80046c8 <I2C_ITSlaveCplt+0x238>)
 8004574:	400a      	ands	r2, r1
 8004576:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800457c:	2b00      	cmp	r3, #0
 800457e:	d006      	beq.n	800458e <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	b29a      	uxth	r2, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	2204      	movs	r2, #4
 8004592:	4013      	ands	r3, r2
 8004594:	d020      	beq.n	80045d8 <I2C_ITSlaveCplt+0x148>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	2204      	movs	r2, #4
 800459a:	4393      	bics	r3, r2
 800459c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a8:	b2d2      	uxtb	r2, r2
 80045aa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b0:	1c5a      	adds	r2, r3, #1
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00c      	beq.n	80045d8 <I2C_ITSlaveCplt+0x148>
    {
      hi2c->XferSize--;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045c2:	3b01      	subs	r3, #1
 80045c4:	b29a      	uxth	r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	3b01      	subs	r3, #1
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045dc:	b29b      	uxth	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d005      	beq.n	80045ee <I2C_ITSlaveCplt+0x15e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e6:	2204      	movs	r2, #4
 80045e8:	431a      	orrs	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2242      	movs	r2, #66	; 0x42
 80045f2:	2100      	movs	r1, #0
 80045f4:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004600:	2b00      	cmp	r3, #0
 8004602:	d013      	beq.n	800462c <I2C_ITSlaveCplt+0x19c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	0011      	movs	r1, r2
 800460c:	0018      	movs	r0, r3
 800460e:	f000 f8b7 	bl	8004780 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2241      	movs	r2, #65	; 0x41
 8004616:	5c9b      	ldrb	r3, [r3, r2]
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b28      	cmp	r3, #40	; 0x28
 800461c:	d147      	bne.n	80046ae <I2C_ITSlaveCplt+0x21e>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800461e:	697a      	ldr	r2, [r7, #20]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	0011      	movs	r1, r2
 8004624:	0018      	movs	r0, r3
 8004626:	f000 f853 	bl	80046d0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800462a:	e040      	b.n	80046ae <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004630:	4a26      	ldr	r2, [pc, #152]	; (80046cc <I2C_ITSlaveCplt+0x23c>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d016      	beq.n	8004664 <I2C_ITSlaveCplt+0x1d4>
    I2C_ITSlaveSeqCplt(hi2c);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	0018      	movs	r0, r3
 800463a:	f7ff fdf7 	bl	800422c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a22      	ldr	r2, [pc, #136]	; (80046cc <I2C_ITSlaveCplt+0x23c>)
 8004642:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2241      	movs	r2, #65	; 0x41
 8004648:	2120      	movs	r1, #32
 800464a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2240      	movs	r2, #64	; 0x40
 8004656:	2100      	movs	r1, #0
 8004658:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	0018      	movs	r0, r3
 800465e:	f7fd fa9f 	bl	8001ba0 <HAL_I2C_ListenCpltCallback>
}
 8004662:	e024      	b.n	80046ae <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2241      	movs	r2, #65	; 0x41
 8004668:	5c9b      	ldrb	r3, [r3, r2]
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b22      	cmp	r3, #34	; 0x22
 800466e:	d10f      	bne.n	8004690 <I2C_ITSlaveCplt+0x200>
    hi2c->State = HAL_I2C_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2241      	movs	r2, #65	; 0x41
 8004674:	2120      	movs	r1, #32
 8004676:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2240      	movs	r2, #64	; 0x40
 8004682:	2100      	movs	r1, #0
 8004684:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	0018      	movs	r0, r3
 800468a:	f7fd fa67 	bl	8001b5c <HAL_I2C_SlaveRxCpltCallback>
}
 800468e:	e00e      	b.n	80046ae <I2C_ITSlaveCplt+0x21e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2241      	movs	r2, #65	; 0x41
 8004694:	2120      	movs	r1, #32
 8004696:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2240      	movs	r2, #64	; 0x40
 80046a2:	2100      	movs	r1, #0
 80046a4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	0018      	movs	r0, r3
 80046aa:	f7fd fa35 	bl	8001b18 <HAL_I2C_SlaveTxCpltCallback>
}
 80046ae:	46c0      	nop			; (mov r8, r8)
 80046b0:	46bd      	mov	sp, r7
 80046b2:	b006      	add	sp, #24
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	46c0      	nop			; (mov r8, r8)
 80046b8:	00008001 	.word	0x00008001
 80046bc:	00008002 	.word	0x00008002
 80046c0:	fe00e800 	.word	0xfe00e800
 80046c4:	ffffbfff 	.word	0xffffbfff
 80046c8:	ffff7fff 	.word	0xffff7fff
 80046cc:	ffff0000 	.word	0xffff0000

080046d0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a26      	ldr	r2, [pc, #152]	; (8004778 <I2C_ITListenCplt+0xa8>)
 80046de:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2241      	movs	r2, #65	; 0x41
 80046ea:	2120      	movs	r1, #32
 80046ec:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2242      	movs	r2, #66	; 0x42
 80046f2:	2100      	movs	r1, #0
 80046f4:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	2204      	movs	r2, #4
 8004700:	4013      	ands	r3, r2
 8004702:	d022      	beq.n	800474a <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470e:	b2d2      	uxtb	r2, r2
 8004710:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004716:	1c5a      	adds	r2, r3, #1
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004720:	2b00      	cmp	r3, #0
 8004722:	d012      	beq.n	800474a <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004728:	3b01      	subs	r3, #1
 800472a:	b29a      	uxth	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004734:	b29b      	uxth	r3, r3
 8004736:	3b01      	subs	r3, #1
 8004738:	b29a      	uxth	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004742:	2204      	movs	r2, #4
 8004744:	431a      	orrs	r2, r3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800474a:	4a0c      	ldr	r2, [pc, #48]	; (800477c <I2C_ITListenCplt+0xac>)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	0011      	movs	r1, r2
 8004750:	0018      	movs	r0, r3
 8004752:	f000 fc21 	bl	8004f98 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2210      	movs	r2, #16
 800475c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2240      	movs	r2, #64	; 0x40
 8004762:	2100      	movs	r1, #0
 8004764:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	0018      	movs	r0, r3
 800476a:	f7fd fa19 	bl	8001ba0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800476e:	46c0      	nop			; (mov r8, r8)
 8004770:	46bd      	mov	sp, r7
 8004772:	b002      	add	sp, #8
 8004774:	bd80      	pop	{r7, pc}
 8004776:	46c0      	nop			; (mov r8, r8)
 8004778:	ffff0000 	.word	0xffff0000
 800477c:	00008003 	.word	0x00008003

08004780 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800478a:	200f      	movs	r0, #15
 800478c:	183b      	adds	r3, r7, r0
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	2141      	movs	r1, #65	; 0x41
 8004792:	5c52      	ldrb	r2, [r2, r1]
 8004794:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2242      	movs	r2, #66	; 0x42
 800479a:	2100      	movs	r1, #0
 800479c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a72      	ldr	r2, [pc, #456]	; (800496c <I2C_ITError+0x1ec>)
 80047a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	431a      	orrs	r2, r3
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80047b6:	183b      	adds	r3, r7, r0
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	2b28      	cmp	r3, #40	; 0x28
 80047bc:	d007      	beq.n	80047ce <I2C_ITError+0x4e>
 80047be:	183b      	adds	r3, r7, r0
 80047c0:	781b      	ldrb	r3, [r3, #0]
 80047c2:	2b29      	cmp	r3, #41	; 0x29
 80047c4:	d003      	beq.n	80047ce <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80047c6:	183b      	adds	r3, r7, r0
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	2b2a      	cmp	r3, #42	; 0x2a
 80047cc:	d10c      	bne.n	80047e8 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2103      	movs	r1, #3
 80047d2:	0018      	movs	r0, r3
 80047d4:	f000 fbe0 	bl	8004f98 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2241      	movs	r2, #65	; 0x41
 80047dc:	2128      	movs	r1, #40	; 0x28
 80047de:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a63      	ldr	r2, [pc, #396]	; (8004970 <I2C_ITError+0x1f0>)
 80047e4:	635a      	str	r2, [r3, #52]	; 0x34
 80047e6:	e032      	b.n	800484e <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80047e8:	4a62      	ldr	r2, [pc, #392]	; (8004974 <I2C_ITError+0x1f4>)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	0011      	movs	r1, r2
 80047ee:	0018      	movs	r0, r3
 80047f0:	f000 fbd2 	bl	8004f98 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	0018      	movs	r0, r3
 80047f8:	f000 f8ed 	bl	80049d6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2241      	movs	r2, #65	; 0x41
 8004800:	5c9b      	ldrb	r3, [r3, r2]
 8004802:	b2db      	uxtb	r3, r3
 8004804:	2b60      	cmp	r3, #96	; 0x60
 8004806:	d01f      	beq.n	8004848 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2241      	movs	r2, #65	; 0x41
 800480c:	2120      	movs	r1, #32
 800480e:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	2220      	movs	r2, #32
 8004818:	4013      	ands	r3, r2
 800481a:	2b20      	cmp	r3, #32
 800481c:	d114      	bne.n	8004848 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	699b      	ldr	r3, [r3, #24]
 8004824:	2210      	movs	r2, #16
 8004826:	4013      	ands	r3, r2
 8004828:	2b10      	cmp	r3, #16
 800482a:	d109      	bne.n	8004840 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2210      	movs	r2, #16
 8004832:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004838:	2204      	movs	r2, #4
 800483a:	431a      	orrs	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2220      	movs	r2, #32
 8004846:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004852:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004858:	2b00      	cmp	r3, #0
 800485a:	d03b      	beq.n	80048d4 <I2C_ITError+0x154>
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	2b11      	cmp	r3, #17
 8004860:	d002      	beq.n	8004868 <I2C_ITError+0xe8>
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	2b21      	cmp	r3, #33	; 0x21
 8004866:	d135      	bne.n	80048d4 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	2380      	movs	r3, #128	; 0x80
 8004870:	01db      	lsls	r3, r3, #7
 8004872:	401a      	ands	r2, r3
 8004874:	2380      	movs	r3, #128	; 0x80
 8004876:	01db      	lsls	r3, r3, #7
 8004878:	429a      	cmp	r2, r3
 800487a:	d107      	bne.n	800488c <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	493c      	ldr	r1, [pc, #240]	; (8004978 <I2C_ITError+0x1f8>)
 8004888:	400a      	ands	r2, r1
 800488a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004890:	0018      	movs	r0, r3
 8004892:	f7fd fdf4 	bl	800247e <HAL_DMA_GetState>
 8004896:	0003      	movs	r3, r0
 8004898:	2b01      	cmp	r3, #1
 800489a:	d016      	beq.n	80048ca <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a0:	4a36      	ldr	r2, [pc, #216]	; (800497c <I2C_ITError+0x1fc>)
 80048a2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2240      	movs	r2, #64	; 0x40
 80048a8:	2100      	movs	r1, #0
 80048aa:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b0:	0018      	movs	r0, r3
 80048b2:	f7fd fd9d 	bl	80023f0 <HAL_DMA_Abort_IT>
 80048b6:	1e03      	subs	r3, r0, #0
 80048b8:	d051      	beq.n	800495e <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c4:	0018      	movs	r0, r3
 80048c6:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80048c8:	e049      	b.n	800495e <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	0018      	movs	r0, r3
 80048ce:	f000 f859 	bl	8004984 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80048d2:	e044      	b.n	800495e <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d03b      	beq.n	8004954 <I2C_ITError+0x1d4>
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	2b12      	cmp	r3, #18
 80048e0:	d002      	beq.n	80048e8 <I2C_ITError+0x168>
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	2b22      	cmp	r3, #34	; 0x22
 80048e6:	d135      	bne.n	8004954 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	2380      	movs	r3, #128	; 0x80
 80048f0:	021b      	lsls	r3, r3, #8
 80048f2:	401a      	ands	r2, r3
 80048f4:	2380      	movs	r3, #128	; 0x80
 80048f6:	021b      	lsls	r3, r3, #8
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d107      	bne.n	800490c <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	491e      	ldr	r1, [pc, #120]	; (8004980 <I2C_ITError+0x200>)
 8004908:	400a      	ands	r2, r1
 800490a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004910:	0018      	movs	r0, r3
 8004912:	f7fd fdb4 	bl	800247e <HAL_DMA_GetState>
 8004916:	0003      	movs	r3, r0
 8004918:	2b01      	cmp	r3, #1
 800491a:	d016      	beq.n	800494a <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004920:	4a16      	ldr	r2, [pc, #88]	; (800497c <I2C_ITError+0x1fc>)
 8004922:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2240      	movs	r2, #64	; 0x40
 8004928:	2100      	movs	r1, #0
 800492a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004930:	0018      	movs	r0, r3
 8004932:	f7fd fd5d 	bl	80023f0 <HAL_DMA_Abort_IT>
 8004936:	1e03      	subs	r3, r0, #0
 8004938:	d013      	beq.n	8004962 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800493e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004944:	0018      	movs	r0, r3
 8004946:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004948:	e00b      	b.n	8004962 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	0018      	movs	r0, r3
 800494e:	f000 f819 	bl	8004984 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004952:	e006      	b.n	8004962 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	0018      	movs	r0, r3
 8004958:	f000 f814 	bl	8004984 <I2C_TreatErrorCallback>
  }
}
 800495c:	e002      	b.n	8004964 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800495e:	46c0      	nop			; (mov r8, r8)
 8004960:	e000      	b.n	8004964 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004962:	46c0      	nop			; (mov r8, r8)
}
 8004964:	46c0      	nop			; (mov r8, r8)
 8004966:	46bd      	mov	sp, r7
 8004968:	b004      	add	sp, #16
 800496a:	bd80      	pop	{r7, pc}
 800496c:	ffff0000 	.word	0xffff0000
 8004970:	080036d9 	.word	0x080036d9
 8004974:	00008003 	.word	0x00008003
 8004978:	ffffbfff 	.word	0xffffbfff
 800497c:	08004a1b 	.word	0x08004a1b
 8004980:	ffff7fff 	.word	0xffff7fff

08004984 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2241      	movs	r2, #65	; 0x41
 8004990:	5c9b      	ldrb	r3, [r3, r2]
 8004992:	b2db      	uxtb	r3, r3
 8004994:	2b60      	cmp	r3, #96	; 0x60
 8004996:	d10f      	bne.n	80049b8 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2241      	movs	r2, #65	; 0x41
 800499c:	2120      	movs	r1, #32
 800499e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2240      	movs	r2, #64	; 0x40
 80049aa:	2100      	movs	r1, #0
 80049ac:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	0018      	movs	r0, r3
 80049b2:	f7fe fe7e 	bl	80036b2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80049b6:	e00a      	b.n	80049ce <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2240      	movs	r2, #64	; 0x40
 80049c2:	2100      	movs	r1, #0
 80049c4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	0018      	movs	r0, r3
 80049ca:	f7fd f8f5 	bl	8001bb8 <HAL_I2C_ErrorCallback>
}
 80049ce:	46c0      	nop			; (mov r8, r8)
 80049d0:	46bd      	mov	sp, r7
 80049d2:	b002      	add	sp, #8
 80049d4:	bd80      	pop	{r7, pc}

080049d6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80049d6:	b580      	push	{r7, lr}
 80049d8:	b082      	sub	sp, #8
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	2202      	movs	r2, #2
 80049e6:	4013      	ands	r3, r2
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d103      	bne.n	80049f4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2200      	movs	r2, #0
 80049f2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	2201      	movs	r2, #1
 80049fc:	4013      	ands	r3, r2
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d007      	beq.n	8004a12 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	699a      	ldr	r2, [r3, #24]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2101      	movs	r1, #1
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	619a      	str	r2, [r3, #24]
  }
}
 8004a12:	46c0      	nop			; (mov r8, r8)
 8004a14:	46bd      	mov	sp, r7
 8004a16:	b002      	add	sp, #8
 8004a18:	bd80      	pop	{r7, pc}

08004a1a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004a1a:	b580      	push	{r7, lr}
 8004a1c:	b084      	sub	sp, #16
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a26:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d003      	beq.n	8004a38 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a34:	2200      	movs	r2, #0
 8004a36:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d003      	beq.n	8004a48 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a44:	2200      	movs	r2, #0
 8004a46:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	0018      	movs	r0, r3
 8004a4c:	f7ff ff9a 	bl	8004984 <I2C_TreatErrorCallback>
}
 8004a50:	46c0      	nop			; (mov r8, r8)
 8004a52:	46bd      	mov	sp, r7
 8004a54:	b004      	add	sp, #16
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	603b      	str	r3, [r7, #0]
 8004a64:	1dfb      	adds	r3, r7, #7
 8004a66:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a68:	e030      	b.n	8004acc <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	d02d      	beq.n	8004acc <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a70:	f7fd fba4 	bl	80021bc <HAL_GetTick>
 8004a74:	0002      	movs	r2, r0
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	683a      	ldr	r2, [r7, #0]
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d302      	bcc.n	8004a86 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d122      	bne.n	8004acc <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	699b      	ldr	r3, [r3, #24]
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	4013      	ands	r3, r2
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	425a      	negs	r2, r3
 8004a96:	4153      	adcs	r3, r2
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	001a      	movs	r2, r3
 8004a9c:	1dfb      	adds	r3, r7, #7
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d113      	bne.n	8004acc <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2241      	movs	r2, #65	; 0x41
 8004ab4:	2120      	movs	r1, #32
 8004ab6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2242      	movs	r2, #66	; 0x42
 8004abc:	2100      	movs	r1, #0
 8004abe:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2240      	movs	r2, #64	; 0x40
 8004ac4:	2100      	movs	r1, #0
 8004ac6:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e00f      	b.n	8004aec <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	699b      	ldr	r3, [r3, #24]
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	68ba      	ldr	r2, [r7, #8]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	425a      	negs	r2, r3
 8004adc:	4153      	adcs	r3, r2
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	001a      	movs	r2, r3
 8004ae2:	1dfb      	adds	r3, r7, #7
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d0bf      	beq.n	8004a6a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	0018      	movs	r0, r3
 8004aee:	46bd      	mov	sp, r7
 8004af0:	b004      	add	sp, #16
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b00:	e032      	b.n	8004b68 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	68b9      	ldr	r1, [r7, #8]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	0018      	movs	r0, r3
 8004b0a:	f000 f87d 	bl	8004c08 <I2C_IsErrorOccurred>
 8004b0e:	1e03      	subs	r3, r0, #0
 8004b10:	d001      	beq.n	8004b16 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e030      	b.n	8004b78 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	3301      	adds	r3, #1
 8004b1a:	d025      	beq.n	8004b68 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b1c:	f7fd fb4e 	bl	80021bc <HAL_GetTick>
 8004b20:	0002      	movs	r2, r0
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	68ba      	ldr	r2, [r7, #8]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d302      	bcc.n	8004b32 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d11a      	bne.n	8004b68 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	2202      	movs	r2, #2
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	2b02      	cmp	r3, #2
 8004b3e:	d013      	beq.n	8004b68 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b44:	2220      	movs	r2, #32
 8004b46:	431a      	orrs	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2241      	movs	r2, #65	; 0x41
 8004b50:	2120      	movs	r1, #32
 8004b52:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2242      	movs	r2, #66	; 0x42
 8004b58:	2100      	movs	r1, #0
 8004b5a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2240      	movs	r2, #64	; 0x40
 8004b60:	2100      	movs	r1, #0
 8004b62:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e007      	b.n	8004b78 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	2202      	movs	r2, #2
 8004b70:	4013      	ands	r3, r2
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d1c5      	bne.n	8004b02 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b76:	2300      	movs	r3, #0
}
 8004b78:	0018      	movs	r0, r3
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	b004      	add	sp, #16
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b8c:	e02f      	b.n	8004bee <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	68b9      	ldr	r1, [r7, #8]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	0018      	movs	r0, r3
 8004b96:	f000 f837 	bl	8004c08 <I2C_IsErrorOccurred>
 8004b9a:	1e03      	subs	r3, r0, #0
 8004b9c:	d001      	beq.n	8004ba2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e02d      	b.n	8004bfe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ba2:	f7fd fb0b 	bl	80021bc <HAL_GetTick>
 8004ba6:	0002      	movs	r2, r0
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	68ba      	ldr	r2, [r7, #8]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d302      	bcc.n	8004bb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d11a      	bne.n	8004bee <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	2220      	movs	r2, #32
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	2b20      	cmp	r3, #32
 8004bc4:	d013      	beq.n	8004bee <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bca:	2220      	movs	r2, #32
 8004bcc:	431a      	orrs	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2241      	movs	r2, #65	; 0x41
 8004bd6:	2120      	movs	r1, #32
 8004bd8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2242      	movs	r2, #66	; 0x42
 8004bde:	2100      	movs	r1, #0
 8004be0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2240      	movs	r2, #64	; 0x40
 8004be6:	2100      	movs	r1, #0
 8004be8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e007      	b.n	8004bfe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	2220      	movs	r2, #32
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	2b20      	cmp	r3, #32
 8004bfa:	d1c8      	bne.n	8004b8e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	0018      	movs	r0, r3
 8004c00:	46bd      	mov	sp, r7
 8004c02:	b004      	add	sp, #16
 8004c04:	bd80      	pop	{r7, pc}
	...

08004c08 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c08:	b590      	push	{r4, r7, lr}
 8004c0a:	b08b      	sub	sp, #44	; 0x2c
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c14:	2327      	movs	r3, #39	; 0x27
 8004c16:	18fb      	adds	r3, r7, r3
 8004c18:	2200      	movs	r2, #0
 8004c1a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004c24:	2300      	movs	r3, #0
 8004c26:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	2210      	movs	r2, #16
 8004c30:	4013      	ands	r3, r2
 8004c32:	d100      	bne.n	8004c36 <I2C_IsErrorOccurred+0x2e>
 8004c34:	e082      	b.n	8004d3c <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2210      	movs	r2, #16
 8004c3c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c3e:	e060      	b.n	8004d02 <I2C_IsErrorOccurred+0xfa>
 8004c40:	2427      	movs	r4, #39	; 0x27
 8004c42:	193b      	adds	r3, r7, r4
 8004c44:	193a      	adds	r2, r7, r4
 8004c46:	7812      	ldrb	r2, [r2, #0]
 8004c48:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	d058      	beq.n	8004d02 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c50:	f7fd fab4 	bl	80021bc <HAL_GetTick>
 8004c54:	0002      	movs	r2, r0
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	68ba      	ldr	r2, [r7, #8]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d306      	bcc.n	8004c6e <I2C_IsErrorOccurred+0x66>
 8004c60:	193b      	adds	r3, r7, r4
 8004c62:	193a      	adds	r2, r7, r4
 8004c64:	7812      	ldrb	r2, [r2, #0]
 8004c66:	701a      	strb	r2, [r3, #0]
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d149      	bne.n	8004d02 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	685a      	ldr	r2, [r3, #4]
 8004c74:	2380      	movs	r3, #128	; 0x80
 8004c76:	01db      	lsls	r3, r3, #7
 8004c78:	4013      	ands	r3, r2
 8004c7a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004c7c:	2013      	movs	r0, #19
 8004c7e:	183b      	adds	r3, r7, r0
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	2142      	movs	r1, #66	; 0x42
 8004c84:	5c52      	ldrb	r2, [r2, r1]
 8004c86:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	699a      	ldr	r2, [r3, #24]
 8004c8e:	2380      	movs	r3, #128	; 0x80
 8004c90:	021b      	lsls	r3, r3, #8
 8004c92:	401a      	ands	r2, r3
 8004c94:	2380      	movs	r3, #128	; 0x80
 8004c96:	021b      	lsls	r3, r3, #8
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d126      	bne.n	8004cea <I2C_IsErrorOccurred+0xe2>
 8004c9c:	697a      	ldr	r2, [r7, #20]
 8004c9e:	2380      	movs	r3, #128	; 0x80
 8004ca0:	01db      	lsls	r3, r3, #7
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d021      	beq.n	8004cea <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8004ca6:	183b      	adds	r3, r7, r0
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	2b20      	cmp	r3, #32
 8004cac:	d01d      	beq.n	8004cea <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2180      	movs	r1, #128	; 0x80
 8004cba:	01c9      	lsls	r1, r1, #7
 8004cbc:	430a      	orrs	r2, r1
 8004cbe:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004cc0:	f7fd fa7c 	bl	80021bc <HAL_GetTick>
 8004cc4:	0003      	movs	r3, r0
 8004cc6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cc8:	e00f      	b.n	8004cea <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004cca:	f7fd fa77 	bl	80021bc <HAL_GetTick>
 8004cce:	0002      	movs	r2, r0
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	2b19      	cmp	r3, #25
 8004cd6:	d908      	bls.n	8004cea <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004cd8:	6a3b      	ldr	r3, [r7, #32]
 8004cda:	2220      	movs	r2, #32
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004ce0:	2327      	movs	r3, #39	; 0x27
 8004ce2:	18fb      	adds	r3, r7, r3
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	701a      	strb	r2, [r3, #0]

              break;
 8004ce8:	e00b      	b.n	8004d02 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	2220      	movs	r2, #32
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	2127      	movs	r1, #39	; 0x27
 8004cf6:	187a      	adds	r2, r7, r1
 8004cf8:	1879      	adds	r1, r7, r1
 8004cfa:	7809      	ldrb	r1, [r1, #0]
 8004cfc:	7011      	strb	r1, [r2, #0]
 8004cfe:	2b20      	cmp	r3, #32
 8004d00:	d1e3      	bne.n	8004cca <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	2220      	movs	r2, #32
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	2b20      	cmp	r3, #32
 8004d0e:	d004      	beq.n	8004d1a <I2C_IsErrorOccurred+0x112>
 8004d10:	2327      	movs	r3, #39	; 0x27
 8004d12:	18fb      	adds	r3, r7, r3
 8004d14:	781b      	ldrb	r3, [r3, #0]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d092      	beq.n	8004c40 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004d1a:	2327      	movs	r3, #39	; 0x27
 8004d1c:	18fb      	adds	r3, r7, r3
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d103      	bne.n	8004d2c <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2220      	movs	r2, #32
 8004d2a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004d2c:	6a3b      	ldr	r3, [r7, #32]
 8004d2e:	2204      	movs	r2, #4
 8004d30:	4313      	orrs	r3, r2
 8004d32:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004d34:	2327      	movs	r3, #39	; 0x27
 8004d36:	18fb      	adds	r3, r7, r3
 8004d38:	2201      	movs	r2, #1
 8004d3a:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004d44:	69ba      	ldr	r2, [r7, #24]
 8004d46:	2380      	movs	r3, #128	; 0x80
 8004d48:	005b      	lsls	r3, r3, #1
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	d00c      	beq.n	8004d68 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004d4e:	6a3b      	ldr	r3, [r7, #32]
 8004d50:	2201      	movs	r2, #1
 8004d52:	4313      	orrs	r3, r2
 8004d54:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2280      	movs	r2, #128	; 0x80
 8004d5c:	0052      	lsls	r2, r2, #1
 8004d5e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d60:	2327      	movs	r3, #39	; 0x27
 8004d62:	18fb      	adds	r3, r7, r3
 8004d64:	2201      	movs	r2, #1
 8004d66:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004d68:	69ba      	ldr	r2, [r7, #24]
 8004d6a:	2380      	movs	r3, #128	; 0x80
 8004d6c:	00db      	lsls	r3, r3, #3
 8004d6e:	4013      	ands	r3, r2
 8004d70:	d00c      	beq.n	8004d8c <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004d72:	6a3b      	ldr	r3, [r7, #32]
 8004d74:	2208      	movs	r2, #8
 8004d76:	4313      	orrs	r3, r2
 8004d78:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2280      	movs	r2, #128	; 0x80
 8004d80:	00d2      	lsls	r2, r2, #3
 8004d82:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d84:	2327      	movs	r3, #39	; 0x27
 8004d86:	18fb      	adds	r3, r7, r3
 8004d88:	2201      	movs	r2, #1
 8004d8a:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004d8c:	69ba      	ldr	r2, [r7, #24]
 8004d8e:	2380      	movs	r3, #128	; 0x80
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	4013      	ands	r3, r2
 8004d94:	d00c      	beq.n	8004db0 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004d96:	6a3b      	ldr	r3, [r7, #32]
 8004d98:	2202      	movs	r2, #2
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2280      	movs	r2, #128	; 0x80
 8004da4:	0092      	lsls	r2, r2, #2
 8004da6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004da8:	2327      	movs	r3, #39	; 0x27
 8004daa:	18fb      	adds	r3, r7, r3
 8004dac:	2201      	movs	r2, #1
 8004dae:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8004db0:	2327      	movs	r3, #39	; 0x27
 8004db2:	18fb      	adds	r3, r7, r3
 8004db4:	781b      	ldrb	r3, [r3, #0]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d01d      	beq.n	8004df6 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	0018      	movs	r0, r3
 8004dbe:	f7ff fe0a 	bl	80049d6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	685a      	ldr	r2, [r3, #4]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	490d      	ldr	r1, [pc, #52]	; (8004e04 <I2C_IsErrorOccurred+0x1fc>)
 8004dce:	400a      	ands	r2, r1
 8004dd0:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004dd6:	6a3b      	ldr	r3, [r7, #32]
 8004dd8:	431a      	orrs	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2241      	movs	r2, #65	; 0x41
 8004de2:	2120      	movs	r1, #32
 8004de4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2242      	movs	r2, #66	; 0x42
 8004dea:	2100      	movs	r1, #0
 8004dec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2240      	movs	r2, #64	; 0x40
 8004df2:	2100      	movs	r1, #0
 8004df4:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004df6:	2327      	movs	r3, #39	; 0x27
 8004df8:	18fb      	adds	r3, r7, r3
 8004dfa:	781b      	ldrb	r3, [r3, #0]
}
 8004dfc:	0018      	movs	r0, r3
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	b00b      	add	sp, #44	; 0x2c
 8004e02:	bd90      	pop	{r4, r7, pc}
 8004e04:	fe00e800 	.word	0xfe00e800

08004e08 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004e08:	b590      	push	{r4, r7, lr}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	0008      	movs	r0, r1
 8004e12:	0011      	movs	r1, r2
 8004e14:	607b      	str	r3, [r7, #4]
 8004e16:	240a      	movs	r4, #10
 8004e18:	193b      	adds	r3, r7, r4
 8004e1a:	1c02      	adds	r2, r0, #0
 8004e1c:	801a      	strh	r2, [r3, #0]
 8004e1e:	2009      	movs	r0, #9
 8004e20:	183b      	adds	r3, r7, r0
 8004e22:	1c0a      	adds	r2, r1, #0
 8004e24:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e26:	193b      	adds	r3, r7, r4
 8004e28:	881b      	ldrh	r3, [r3, #0]
 8004e2a:	059b      	lsls	r3, r3, #22
 8004e2c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e2e:	183b      	adds	r3, r7, r0
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	0419      	lsls	r1, r3, #16
 8004e34:	23ff      	movs	r3, #255	; 0xff
 8004e36:	041b      	lsls	r3, r3, #16
 8004e38:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e3a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e42:	4313      	orrs	r3, r2
 8004e44:	005b      	lsls	r3, r3, #1
 8004e46:	085b      	lsrs	r3, r3, #1
 8004e48:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e52:	0d51      	lsrs	r1, r2, #21
 8004e54:	2280      	movs	r2, #128	; 0x80
 8004e56:	00d2      	lsls	r2, r2, #3
 8004e58:	400a      	ands	r2, r1
 8004e5a:	4907      	ldr	r1, [pc, #28]	; (8004e78 <I2C_TransferConfig+0x70>)
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	43d2      	mvns	r2, r2
 8004e60:	401a      	ands	r2, r3
 8004e62:	0011      	movs	r1, r2
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	697a      	ldr	r2, [r7, #20]
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004e6e:	46c0      	nop			; (mov r8, r8)
 8004e70:	46bd      	mov	sp, r7
 8004e72:	b007      	add	sp, #28
 8004e74:	bd90      	pop	{r4, r7, pc}
 8004e76:	46c0      	nop			; (mov r8, r8)
 8004e78:	03ff63ff 	.word	0x03ff63ff

08004e7c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	000a      	movs	r2, r1
 8004e86:	1cbb      	adds	r3, r7, #2
 8004e88:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e92:	4b3e      	ldr	r3, [pc, #248]	; (8004f8c <I2C_Enable_IRQ+0x110>)
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d035      	beq.n	8004f04 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004e9c:	4b3c      	ldr	r3, [pc, #240]	; (8004f90 <I2C_Enable_IRQ+0x114>)
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d030      	beq.n	8004f04 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004ea6:	4b3b      	ldr	r3, [pc, #236]	; (8004f94 <I2C_Enable_IRQ+0x118>)
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d02b      	beq.n	8004f04 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004eac:	1cbb      	adds	r3, r7, #2
 8004eae:	2200      	movs	r2, #0
 8004eb0:	5e9b      	ldrsh	r3, [r3, r2]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	da03      	bge.n	8004ebe <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	22b8      	movs	r2, #184	; 0xb8
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004ebe:	1cbb      	adds	r3, r7, #2
 8004ec0:	881b      	ldrh	r3, [r3, #0]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	d003      	beq.n	8004ed0 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	22f2      	movs	r2, #242	; 0xf2
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004ed0:	1cbb      	adds	r3, r7, #2
 8004ed2:	881b      	ldrh	r3, [r3, #0]
 8004ed4:	2202      	movs	r2, #2
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	d003      	beq.n	8004ee2 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	22f4      	movs	r2, #244	; 0xf4
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004ee2:	1cbb      	adds	r3, r7, #2
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	2b10      	cmp	r3, #16
 8004ee8:	d103      	bne.n	8004ef2 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2290      	movs	r2, #144	; 0x90
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004ef2:	1cbb      	adds	r3, r7, #2
 8004ef4:	881b      	ldrh	r3, [r3, #0]
 8004ef6:	2b20      	cmp	r3, #32
 8004ef8:	d13c      	bne.n	8004f74 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2220      	movs	r2, #32
 8004efe:	4313      	orrs	r3, r2
 8004f00:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004f02:	e037      	b.n	8004f74 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004f04:	1cbb      	adds	r3, r7, #2
 8004f06:	2200      	movs	r2, #0
 8004f08:	5e9b      	ldrsh	r3, [r3, r2]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	da03      	bge.n	8004f16 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	22b8      	movs	r2, #184	; 0xb8
 8004f12:	4313      	orrs	r3, r2
 8004f14:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004f16:	1cbb      	adds	r3, r7, #2
 8004f18:	881b      	ldrh	r3, [r3, #0]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	d003      	beq.n	8004f28 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	22f2      	movs	r2, #242	; 0xf2
 8004f24:	4313      	orrs	r3, r2
 8004f26:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004f28:	1cbb      	adds	r3, r7, #2
 8004f2a:	881b      	ldrh	r3, [r3, #0]
 8004f2c:	2202      	movs	r2, #2
 8004f2e:	4013      	ands	r3, r2
 8004f30:	d003      	beq.n	8004f3a <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	22f4      	movs	r2, #244	; 0xf4
 8004f36:	4313      	orrs	r3, r2
 8004f38:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004f3a:	1cbb      	adds	r3, r7, #2
 8004f3c:	881b      	ldrh	r3, [r3, #0]
 8004f3e:	2b10      	cmp	r3, #16
 8004f40:	d103      	bne.n	8004f4a <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2290      	movs	r2, #144	; 0x90
 8004f46:	4313      	orrs	r3, r2
 8004f48:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004f4a:	1cbb      	adds	r3, r7, #2
 8004f4c:	881b      	ldrh	r3, [r3, #0]
 8004f4e:	2b20      	cmp	r3, #32
 8004f50:	d103      	bne.n	8004f5a <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2260      	movs	r2, #96	; 0x60
 8004f56:	4313      	orrs	r3, r2
 8004f58:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f5e:	4b0d      	ldr	r3, [pc, #52]	; (8004f94 <I2C_Enable_IRQ+0x118>)
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d007      	beq.n	8004f74 <I2C_Enable_IRQ+0xf8>
 8004f64:	1cbb      	adds	r3, r7, #2
 8004f66:	881b      	ldrh	r3, [r3, #0]
 8004f68:	2b40      	cmp	r3, #64	; 0x40
 8004f6a:	d103      	bne.n	8004f74 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2240      	movs	r2, #64	; 0x40
 8004f70:	4313      	orrs	r3, r2
 8004f72:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	6819      	ldr	r1, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	430a      	orrs	r2, r1
 8004f82:	601a      	str	r2, [r3, #0]
}
 8004f84:	46c0      	nop			; (mov r8, r8)
 8004f86:	46bd      	mov	sp, r7
 8004f88:	b004      	add	sp, #16
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	080038d9 	.word	0x080038d9
 8004f90:	08003d09 	.word	0x08003d09
 8004f94:	08003ad1 	.word	0x08003ad1

08004f98 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	000a      	movs	r2, r1
 8004fa2:	1cbb      	adds	r3, r7, #2
 8004fa4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004faa:	1cbb      	adds	r3, r7, #2
 8004fac:	881b      	ldrh	r3, [r3, #0]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	d010      	beq.n	8004fd6 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2242      	movs	r2, #66	; 0x42
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2241      	movs	r2, #65	; 0x41
 8004fc0:	5c9b      	ldrb	r3, [r3, r2]
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	001a      	movs	r2, r3
 8004fc6:	2328      	movs	r3, #40	; 0x28
 8004fc8:	4013      	ands	r3, r2
 8004fca:	2b28      	cmp	r3, #40	; 0x28
 8004fcc:	d003      	beq.n	8004fd6 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	22b0      	movs	r2, #176	; 0xb0
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004fd6:	1cbb      	adds	r3, r7, #2
 8004fd8:	881b      	ldrh	r3, [r3, #0]
 8004fda:	2202      	movs	r2, #2
 8004fdc:	4013      	ands	r3, r2
 8004fde:	d010      	beq.n	8005002 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2244      	movs	r2, #68	; 0x44
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2241      	movs	r2, #65	; 0x41
 8004fec:	5c9b      	ldrb	r3, [r3, r2]
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	001a      	movs	r2, r3
 8004ff2:	2328      	movs	r3, #40	; 0x28
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	2b28      	cmp	r3, #40	; 0x28
 8004ff8:	d003      	beq.n	8005002 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	22b0      	movs	r2, #176	; 0xb0
 8004ffe:	4313      	orrs	r3, r2
 8005000:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005002:	1cbb      	adds	r3, r7, #2
 8005004:	2200      	movs	r2, #0
 8005006:	5e9b      	ldrsh	r3, [r3, r2]
 8005008:	2b00      	cmp	r3, #0
 800500a:	da03      	bge.n	8005014 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	22b8      	movs	r2, #184	; 0xb8
 8005010:	4313      	orrs	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005014:	1cbb      	adds	r3, r7, #2
 8005016:	881b      	ldrh	r3, [r3, #0]
 8005018:	2b10      	cmp	r3, #16
 800501a:	d103      	bne.n	8005024 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2290      	movs	r2, #144	; 0x90
 8005020:	4313      	orrs	r3, r2
 8005022:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005024:	1cbb      	adds	r3, r7, #2
 8005026:	881b      	ldrh	r3, [r3, #0]
 8005028:	2b20      	cmp	r3, #32
 800502a:	d103      	bne.n	8005034 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2220      	movs	r2, #32
 8005030:	4313      	orrs	r3, r2
 8005032:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005034:	1cbb      	adds	r3, r7, #2
 8005036:	881b      	ldrh	r3, [r3, #0]
 8005038:	2b40      	cmp	r3, #64	; 0x40
 800503a:	d103      	bne.n	8005044 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2240      	movs	r2, #64	; 0x40
 8005040:	4313      	orrs	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	43d9      	mvns	r1, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	400a      	ands	r2, r1
 8005054:	601a      	str	r2, [r3, #0]
}
 8005056:	46c0      	nop			; (mov r8, r8)
 8005058:	46bd      	mov	sp, r7
 800505a:	b004      	add	sp, #16
 800505c:	bd80      	pop	{r7, pc}
	...

08005060 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2241      	movs	r2, #65	; 0x41
 800506e:	5c9b      	ldrb	r3, [r3, r2]
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b20      	cmp	r3, #32
 8005074:	d138      	bne.n	80050e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2240      	movs	r2, #64	; 0x40
 800507a:	5c9b      	ldrb	r3, [r3, r2]
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005080:	2302      	movs	r3, #2
 8005082:	e032      	b.n	80050ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2240      	movs	r2, #64	; 0x40
 8005088:	2101      	movs	r1, #1
 800508a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2241      	movs	r2, #65	; 0x41
 8005090:	2124      	movs	r1, #36	; 0x24
 8005092:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2101      	movs	r1, #1
 80050a0:	438a      	bics	r2, r1
 80050a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4911      	ldr	r1, [pc, #68]	; (80050f4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80050b0:	400a      	ands	r2, r1
 80050b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	6819      	ldr	r1, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	683a      	ldr	r2, [r7, #0]
 80050c0:	430a      	orrs	r2, r1
 80050c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	2101      	movs	r1, #1
 80050d0:	430a      	orrs	r2, r1
 80050d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2241      	movs	r2, #65	; 0x41
 80050d8:	2120      	movs	r1, #32
 80050da:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2240      	movs	r2, #64	; 0x40
 80050e0:	2100      	movs	r1, #0
 80050e2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80050e4:	2300      	movs	r3, #0
 80050e6:	e000      	b.n	80050ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80050e8:	2302      	movs	r3, #2
  }
}
 80050ea:	0018      	movs	r0, r3
 80050ec:	46bd      	mov	sp, r7
 80050ee:	b002      	add	sp, #8
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	46c0      	nop			; (mov r8, r8)
 80050f4:	ffffefff 	.word	0xffffefff

080050f8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2241      	movs	r2, #65	; 0x41
 8005106:	5c9b      	ldrb	r3, [r3, r2]
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b20      	cmp	r3, #32
 800510c:	d139      	bne.n	8005182 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2240      	movs	r2, #64	; 0x40
 8005112:	5c9b      	ldrb	r3, [r3, r2]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d101      	bne.n	800511c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005118:	2302      	movs	r3, #2
 800511a:	e033      	b.n	8005184 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2240      	movs	r2, #64	; 0x40
 8005120:	2101      	movs	r1, #1
 8005122:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2241      	movs	r2, #65	; 0x41
 8005128:	2124      	movs	r1, #36	; 0x24
 800512a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	2101      	movs	r1, #1
 8005138:	438a      	bics	r2, r1
 800513a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	4a11      	ldr	r2, [pc, #68]	; (800518c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005148:	4013      	ands	r3, r2
 800514a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	021b      	lsls	r3, r3, #8
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	4313      	orrs	r3, r2
 8005154:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2101      	movs	r1, #1
 800516a:	430a      	orrs	r2, r1
 800516c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2241      	movs	r2, #65	; 0x41
 8005172:	2120      	movs	r1, #32
 8005174:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2240      	movs	r2, #64	; 0x40
 800517a:	2100      	movs	r1, #0
 800517c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800517e:	2300      	movs	r3, #0
 8005180:	e000      	b.n	8005184 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005182:	2302      	movs	r3, #2
  }
}
 8005184:	0018      	movs	r0, r3
 8005186:	46bd      	mov	sp, r7
 8005188:	b004      	add	sp, #16
 800518a:	bd80      	pop	{r7, pc}
 800518c:	fffff0ff 	.word	0xfffff0ff

08005190 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005190:	b5b0      	push	{r4, r5, r7, lr}
 8005192:	b08a      	sub	sp, #40	; 0x28
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d102      	bne.n	80051a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	f000 fb5a 	bl	8005858 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051a4:	4bce      	ldr	r3, [pc, #824]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	220c      	movs	r2, #12
 80051aa:	4013      	ands	r3, r2
 80051ac:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80051ae:	4bcc      	ldr	r3, [pc, #816]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80051b0:	68da      	ldr	r2, [r3, #12]
 80051b2:	2380      	movs	r3, #128	; 0x80
 80051b4:	025b      	lsls	r3, r3, #9
 80051b6:	4013      	ands	r3, r2
 80051b8:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2201      	movs	r2, #1
 80051c0:	4013      	ands	r3, r2
 80051c2:	d100      	bne.n	80051c6 <HAL_RCC_OscConfig+0x36>
 80051c4:	e07c      	b.n	80052c0 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80051c6:	6a3b      	ldr	r3, [r7, #32]
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	d007      	beq.n	80051dc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80051cc:	6a3b      	ldr	r3, [r7, #32]
 80051ce:	2b0c      	cmp	r3, #12
 80051d0:	d111      	bne.n	80051f6 <HAL_RCC_OscConfig+0x66>
 80051d2:	69fa      	ldr	r2, [r7, #28]
 80051d4:	2380      	movs	r3, #128	; 0x80
 80051d6:	025b      	lsls	r3, r3, #9
 80051d8:	429a      	cmp	r2, r3
 80051da:	d10c      	bne.n	80051f6 <HAL_RCC_OscConfig+0x66>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051dc:	4bc0      	ldr	r3, [pc, #768]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	2380      	movs	r3, #128	; 0x80
 80051e2:	029b      	lsls	r3, r3, #10
 80051e4:	4013      	ands	r3, r2
 80051e6:	d100      	bne.n	80051ea <HAL_RCC_OscConfig+0x5a>
 80051e8:	e069      	b.n	80052be <HAL_RCC_OscConfig+0x12e>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d165      	bne.n	80052be <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e330      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685a      	ldr	r2, [r3, #4]
 80051fa:	2380      	movs	r3, #128	; 0x80
 80051fc:	025b      	lsls	r3, r3, #9
 80051fe:	429a      	cmp	r2, r3
 8005200:	d107      	bne.n	8005212 <HAL_RCC_OscConfig+0x82>
 8005202:	4bb7      	ldr	r3, [pc, #732]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	4bb6      	ldr	r3, [pc, #728]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005208:	2180      	movs	r1, #128	; 0x80
 800520a:	0249      	lsls	r1, r1, #9
 800520c:	430a      	orrs	r2, r1
 800520e:	601a      	str	r2, [r3, #0]
 8005210:	e027      	b.n	8005262 <HAL_RCC_OscConfig+0xd2>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	685a      	ldr	r2, [r3, #4]
 8005216:	23a0      	movs	r3, #160	; 0xa0
 8005218:	02db      	lsls	r3, r3, #11
 800521a:	429a      	cmp	r2, r3
 800521c:	d10e      	bne.n	800523c <HAL_RCC_OscConfig+0xac>
 800521e:	4bb0      	ldr	r3, [pc, #704]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	4baf      	ldr	r3, [pc, #700]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005224:	2180      	movs	r1, #128	; 0x80
 8005226:	02c9      	lsls	r1, r1, #11
 8005228:	430a      	orrs	r2, r1
 800522a:	601a      	str	r2, [r3, #0]
 800522c:	4bac      	ldr	r3, [pc, #688]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	4bab      	ldr	r3, [pc, #684]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005232:	2180      	movs	r1, #128	; 0x80
 8005234:	0249      	lsls	r1, r1, #9
 8005236:	430a      	orrs	r2, r1
 8005238:	601a      	str	r2, [r3, #0]
 800523a:	e012      	b.n	8005262 <HAL_RCC_OscConfig+0xd2>
 800523c:	4ba8      	ldr	r3, [pc, #672]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	4ba7      	ldr	r3, [pc, #668]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005242:	49a8      	ldr	r1, [pc, #672]	; (80054e4 <HAL_RCC_OscConfig+0x354>)
 8005244:	400a      	ands	r2, r1
 8005246:	601a      	str	r2, [r3, #0]
 8005248:	4ba5      	ldr	r3, [pc, #660]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	2380      	movs	r3, #128	; 0x80
 800524e:	025b      	lsls	r3, r3, #9
 8005250:	4013      	ands	r3, r2
 8005252:	60fb      	str	r3, [r7, #12]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	4ba2      	ldr	r3, [pc, #648]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	4ba1      	ldr	r3, [pc, #644]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 800525c:	49a2      	ldr	r1, [pc, #648]	; (80054e8 <HAL_RCC_OscConfig+0x358>)
 800525e:	400a      	ands	r2, r1
 8005260:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d014      	beq.n	8005294 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800526a:	f7fc ffa7 	bl	80021bc <HAL_GetTick>
 800526e:	0003      	movs	r3, r0
 8005270:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005272:	e008      	b.n	8005286 <HAL_RCC_OscConfig+0xf6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005274:	f7fc ffa2 	bl	80021bc <HAL_GetTick>
 8005278:	0002      	movs	r2, r0
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	1ad3      	subs	r3, r2, r3
 800527e:	2b64      	cmp	r3, #100	; 0x64
 8005280:	d901      	bls.n	8005286 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e2e8      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005286:	4b96      	ldr	r3, [pc, #600]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	2380      	movs	r3, #128	; 0x80
 800528c:	029b      	lsls	r3, r3, #10
 800528e:	4013      	ands	r3, r2
 8005290:	d0f0      	beq.n	8005274 <HAL_RCC_OscConfig+0xe4>
 8005292:	e015      	b.n	80052c0 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005294:	f7fc ff92 	bl	80021bc <HAL_GetTick>
 8005298:	0003      	movs	r3, r0
 800529a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800529c:	e008      	b.n	80052b0 <HAL_RCC_OscConfig+0x120>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800529e:	f7fc ff8d 	bl	80021bc <HAL_GetTick>
 80052a2:	0002      	movs	r2, r0
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	2b64      	cmp	r3, #100	; 0x64
 80052aa:	d901      	bls.n	80052b0 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e2d3      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80052b0:	4b8b      	ldr	r3, [pc, #556]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	2380      	movs	r3, #128	; 0x80
 80052b6:	029b      	lsls	r3, r3, #10
 80052b8:	4013      	ands	r3, r2
 80052ba:	d1f0      	bne.n	800529e <HAL_RCC_OscConfig+0x10e>
 80052bc:	e000      	b.n	80052c0 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052be:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2202      	movs	r2, #2
 80052c6:	4013      	ands	r3, r2
 80052c8:	d100      	bne.n	80052cc <HAL_RCC_OscConfig+0x13c>
 80052ca:	e08b      	b.n	80053e4 <HAL_RCC_OscConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80052d2:	6a3b      	ldr	r3, [r7, #32]
 80052d4:	2b04      	cmp	r3, #4
 80052d6:	d005      	beq.n	80052e4 <HAL_RCC_OscConfig+0x154>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80052d8:	6a3b      	ldr	r3, [r7, #32]
 80052da:	2b0c      	cmp	r3, #12
 80052dc:	d13e      	bne.n	800535c <HAL_RCC_OscConfig+0x1cc>
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d13b      	bne.n	800535c <HAL_RCC_OscConfig+0x1cc>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80052e4:	4b7e      	ldr	r3, [pc, #504]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2204      	movs	r2, #4
 80052ea:	4013      	ands	r3, r2
 80052ec:	d004      	beq.n	80052f8 <HAL_RCC_OscConfig+0x168>
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d101      	bne.n	80052f8 <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e2af      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052f8:	4b79      	ldr	r3, [pc, #484]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	4a7b      	ldr	r2, [pc, #492]	; (80054ec <HAL_RCC_OscConfig+0x35c>)
 80052fe:	4013      	ands	r3, r2
 8005300:	0019      	movs	r1, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	021a      	lsls	r2, r3, #8
 8005308:	4b75      	ldr	r3, [pc, #468]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 800530a:	430a      	orrs	r2, r1
 800530c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800530e:	4b74      	ldr	r3, [pc, #464]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2209      	movs	r2, #9
 8005314:	4393      	bics	r3, r2
 8005316:	0019      	movs	r1, r3
 8005318:	4b71      	ldr	r3, [pc, #452]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 800531a:	697a      	ldr	r2, [r7, #20]
 800531c:	430a      	orrs	r2, r1
 800531e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005320:	f000 fbe8 	bl	8005af4 <HAL_RCC_GetSysClockFreq>
 8005324:	0001      	movs	r1, r0
 8005326:	4b6e      	ldr	r3, [pc, #440]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005328:	68db      	ldr	r3, [r3, #12]
 800532a:	091b      	lsrs	r3, r3, #4
 800532c:	220f      	movs	r2, #15
 800532e:	4013      	ands	r3, r2
 8005330:	4a6f      	ldr	r2, [pc, #444]	; (80054f0 <HAL_RCC_OscConfig+0x360>)
 8005332:	5cd3      	ldrb	r3, [r2, r3]
 8005334:	000a      	movs	r2, r1
 8005336:	40da      	lsrs	r2, r3
 8005338:	4b6e      	ldr	r3, [pc, #440]	; (80054f4 <HAL_RCC_OscConfig+0x364>)
 800533a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800533c:	4b6e      	ldr	r3, [pc, #440]	; (80054f8 <HAL_RCC_OscConfig+0x368>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	2513      	movs	r5, #19
 8005342:	197c      	adds	r4, r7, r5
 8005344:	0018      	movs	r0, r3
 8005346:	f7fc fef3 	bl	8002130 <HAL_InitTick>
 800534a:	0003      	movs	r3, r0
 800534c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800534e:	197b      	adds	r3, r7, r5
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d046      	beq.n	80053e4 <HAL_RCC_OscConfig+0x254>
      {
        return status;
 8005356:	197b      	adds	r3, r7, r5
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	e27d      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d027      	beq.n	80053b2 <HAL_RCC_OscConfig+0x222>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005362:	4b5f      	ldr	r3, [pc, #380]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2209      	movs	r2, #9
 8005368:	4393      	bics	r3, r2
 800536a:	0019      	movs	r1, r3
 800536c:	4b5c      	ldr	r3, [pc, #368]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	430a      	orrs	r2, r1
 8005372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005374:	f7fc ff22 	bl	80021bc <HAL_GetTick>
 8005378:	0003      	movs	r3, r0
 800537a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800537c:	e008      	b.n	8005390 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800537e:	f7fc ff1d 	bl	80021bc <HAL_GetTick>
 8005382:	0002      	movs	r2, r0
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	2b02      	cmp	r3, #2
 800538a:	d901      	bls.n	8005390 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e263      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005390:	4b53      	ldr	r3, [pc, #332]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2204      	movs	r2, #4
 8005396:	4013      	ands	r3, r2
 8005398:	d0f1      	beq.n	800537e <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800539a:	4b51      	ldr	r3, [pc, #324]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	4a53      	ldr	r2, [pc, #332]	; (80054ec <HAL_RCC_OscConfig+0x35c>)
 80053a0:	4013      	ands	r3, r2
 80053a2:	0019      	movs	r1, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	691b      	ldr	r3, [r3, #16]
 80053a8:	021a      	lsls	r2, r3, #8
 80053aa:	4b4d      	ldr	r3, [pc, #308]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80053ac:	430a      	orrs	r2, r1
 80053ae:	605a      	str	r2, [r3, #4]
 80053b0:	e018      	b.n	80053e4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053b2:	4b4b      	ldr	r3, [pc, #300]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	4b4a      	ldr	r3, [pc, #296]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80053b8:	2101      	movs	r1, #1
 80053ba:	438a      	bics	r2, r1
 80053bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053be:	f7fc fefd 	bl	80021bc <HAL_GetTick>
 80053c2:	0003      	movs	r3, r0
 80053c4:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80053c6:	e008      	b.n	80053da <HAL_RCC_OscConfig+0x24a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053c8:	f7fc fef8 	bl	80021bc <HAL_GetTick>
 80053cc:	0002      	movs	r2, r0
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d901      	bls.n	80053da <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80053d6:	2303      	movs	r3, #3
 80053d8:	e23e      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80053da:	4b41      	ldr	r3, [pc, #260]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2204      	movs	r2, #4
 80053e0:	4013      	ands	r3, r2
 80053e2:	d1f1      	bne.n	80053c8 <HAL_RCC_OscConfig+0x238>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2210      	movs	r2, #16
 80053ea:	4013      	ands	r3, r2
 80053ec:	d100      	bne.n	80053f0 <HAL_RCC_OscConfig+0x260>
 80053ee:	e0a1      	b.n	8005534 <HAL_RCC_OscConfig+0x3a4>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053f0:	6a3b      	ldr	r3, [r7, #32]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d140      	bne.n	8005478 <HAL_RCC_OscConfig+0x2e8>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80053f6:	4b3a      	ldr	r3, [pc, #232]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	2380      	movs	r3, #128	; 0x80
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	4013      	ands	r3, r2
 8005400:	d005      	beq.n	800540e <HAL_RCC_OscConfig+0x27e>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_RCC_OscConfig+0x27e>
      {
        return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e224      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800540e:	4b34      	ldr	r3, [pc, #208]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	4a3a      	ldr	r2, [pc, #232]	; (80054fc <HAL_RCC_OscConfig+0x36c>)
 8005414:	4013      	ands	r3, r2
 8005416:	0019      	movs	r1, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a1a      	ldr	r2, [r3, #32]
 800541c:	4b30      	ldr	r3, [pc, #192]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 800541e:	430a      	orrs	r2, r1
 8005420:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005422:	4b2f      	ldr	r3, [pc, #188]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	021b      	lsls	r3, r3, #8
 8005428:	0a19      	lsrs	r1, r3, #8
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	69db      	ldr	r3, [r3, #28]
 800542e:	061a      	lsls	r2, r3, #24
 8005430:	4b2b      	ldr	r3, [pc, #172]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005432:	430a      	orrs	r2, r1
 8005434:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a1b      	ldr	r3, [r3, #32]
 800543a:	0b5b      	lsrs	r3, r3, #13
 800543c:	3301      	adds	r3, #1
 800543e:	2280      	movs	r2, #128	; 0x80
 8005440:	0212      	lsls	r2, r2, #8
 8005442:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005444:	4b26      	ldr	r3, [pc, #152]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	091b      	lsrs	r3, r3, #4
 800544a:	210f      	movs	r1, #15
 800544c:	400b      	ands	r3, r1
 800544e:	4928      	ldr	r1, [pc, #160]	; (80054f0 <HAL_RCC_OscConfig+0x360>)
 8005450:	5ccb      	ldrb	r3, [r1, r3]
 8005452:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005454:	4b27      	ldr	r3, [pc, #156]	; (80054f4 <HAL_RCC_OscConfig+0x364>)
 8005456:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8005458:	4b27      	ldr	r3, [pc, #156]	; (80054f8 <HAL_RCC_OscConfig+0x368>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2513      	movs	r5, #19
 800545e:	197c      	adds	r4, r7, r5
 8005460:	0018      	movs	r0, r3
 8005462:	f7fc fe65 	bl	8002130 <HAL_InitTick>
 8005466:	0003      	movs	r3, r0
 8005468:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800546a:	197b      	adds	r3, r7, r5
 800546c:	781b      	ldrb	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d060      	beq.n	8005534 <HAL_RCC_OscConfig+0x3a4>
        {
          return status;
 8005472:	197b      	adds	r3, r7, r5
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	e1ef      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d03f      	beq.n	8005500 <HAL_RCC_OscConfig+0x370>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005480:	4b17      	ldr	r3, [pc, #92]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	4b16      	ldr	r3, [pc, #88]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 8005486:	2180      	movs	r1, #128	; 0x80
 8005488:	0049      	lsls	r1, r1, #1
 800548a:	430a      	orrs	r2, r1
 800548c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800548e:	f7fc fe95 	bl	80021bc <HAL_GetTick>
 8005492:	0003      	movs	r3, r0
 8005494:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005496:	e008      	b.n	80054aa <HAL_RCC_OscConfig+0x31a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005498:	f7fc fe90 	bl	80021bc <HAL_GetTick>
 800549c:	0002      	movs	r2, r0
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0x31a>
          {
            return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e1d6      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80054aa:	4b0d      	ldr	r3, [pc, #52]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	2380      	movs	r3, #128	; 0x80
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	4013      	ands	r3, r2
 80054b4:	d0f0      	beq.n	8005498 <HAL_RCC_OscConfig+0x308>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054b6:	4b0a      	ldr	r3, [pc, #40]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	4a10      	ldr	r2, [pc, #64]	; (80054fc <HAL_RCC_OscConfig+0x36c>)
 80054bc:	4013      	ands	r3, r2
 80054be:	0019      	movs	r1, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a1a      	ldr	r2, [r3, #32]
 80054c4:	4b06      	ldr	r3, [pc, #24]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80054c6:	430a      	orrs	r2, r1
 80054c8:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054ca:	4b05      	ldr	r3, [pc, #20]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	021b      	lsls	r3, r3, #8
 80054d0:	0a19      	lsrs	r1, r3, #8
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	69db      	ldr	r3, [r3, #28]
 80054d6:	061a      	lsls	r2, r3, #24
 80054d8:	4b01      	ldr	r3, [pc, #4]	; (80054e0 <HAL_RCC_OscConfig+0x350>)
 80054da:	430a      	orrs	r2, r1
 80054dc:	605a      	str	r2, [r3, #4]
 80054de:	e029      	b.n	8005534 <HAL_RCC_OscConfig+0x3a4>
 80054e0:	40021000 	.word	0x40021000
 80054e4:	fffeffff 	.word	0xfffeffff
 80054e8:	fffbffff 	.word	0xfffbffff
 80054ec:	ffffe0ff 	.word	0xffffe0ff
 80054f0:	08005fa4 	.word	0x08005fa4
 80054f4:	20000000 	.word	0x20000000
 80054f8:	20000004 	.word	0x20000004
 80054fc:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005500:	4bbe      	ldr	r3, [pc, #760]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	4bbd      	ldr	r3, [pc, #756]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005506:	49be      	ldr	r1, [pc, #760]	; (8005800 <HAL_RCC_OscConfig+0x670>)
 8005508:	400a      	ands	r2, r1
 800550a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800550c:	f7fc fe56 	bl	80021bc <HAL_GetTick>
 8005510:	0003      	movs	r3, r0
 8005512:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005514:	e008      	b.n	8005528 <HAL_RCC_OscConfig+0x398>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005516:	f7fc fe51 	bl	80021bc <HAL_GetTick>
 800551a:	0002      	movs	r2, r0
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0x398>
          {
            return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e197      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005528:	4bb4      	ldr	r3, [pc, #720]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	2380      	movs	r3, #128	; 0x80
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	4013      	ands	r3, r2
 8005532:	d1f0      	bne.n	8005516 <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	2208      	movs	r2, #8
 800553a:	4013      	ands	r3, r2
 800553c:	d036      	beq.n	80055ac <HAL_RCC_OscConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	695b      	ldr	r3, [r3, #20]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d019      	beq.n	800557a <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005546:	4bad      	ldr	r3, [pc, #692]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005548:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800554a:	4bac      	ldr	r3, [pc, #688]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 800554c:	2101      	movs	r1, #1
 800554e:	430a      	orrs	r2, r1
 8005550:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005552:	f7fc fe33 	bl	80021bc <HAL_GetTick>
 8005556:	0003      	movs	r3, r0
 8005558:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800555a:	e008      	b.n	800556e <HAL_RCC_OscConfig+0x3de>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800555c:	f7fc fe2e 	bl	80021bc <HAL_GetTick>
 8005560:	0002      	movs	r2, r0
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b02      	cmp	r3, #2
 8005568:	d901      	bls.n	800556e <HAL_RCC_OscConfig+0x3de>
        {
          return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e174      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800556e:	4ba3      	ldr	r3, [pc, #652]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005570:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005572:	2202      	movs	r2, #2
 8005574:	4013      	ands	r3, r2
 8005576:	d0f1      	beq.n	800555c <HAL_RCC_OscConfig+0x3cc>
 8005578:	e018      	b.n	80055ac <HAL_RCC_OscConfig+0x41c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800557a:	4ba0      	ldr	r3, [pc, #640]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 800557c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800557e:	4b9f      	ldr	r3, [pc, #636]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005580:	2101      	movs	r1, #1
 8005582:	438a      	bics	r2, r1
 8005584:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005586:	f7fc fe19 	bl	80021bc <HAL_GetTick>
 800558a:	0003      	movs	r3, r0
 800558c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800558e:	e008      	b.n	80055a2 <HAL_RCC_OscConfig+0x412>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005590:	f7fc fe14 	bl	80021bc <HAL_GetTick>
 8005594:	0002      	movs	r2, r0
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	1ad3      	subs	r3, r2, r3
 800559a:	2b02      	cmp	r3, #2
 800559c:	d901      	bls.n	80055a2 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800559e:	2303      	movs	r3, #3
 80055a0:	e15a      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80055a2:	4b96      	ldr	r3, [pc, #600]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 80055a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055a6:	2202      	movs	r2, #2
 80055a8:	4013      	ands	r3, r2
 80055aa:	d1f1      	bne.n	8005590 <HAL_RCC_OscConfig+0x400>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	2204      	movs	r2, #4
 80055b2:	4013      	ands	r3, r2
 80055b4:	d100      	bne.n	80055b8 <HAL_RCC_OscConfig+0x428>
 80055b6:	e0ae      	b.n	8005716 <HAL_RCC_OscConfig+0x586>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055b8:	2027      	movs	r0, #39	; 0x27
 80055ba:	183b      	adds	r3, r7, r0
 80055bc:	2200      	movs	r2, #0
 80055be:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055c0:	4b8e      	ldr	r3, [pc, #568]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 80055c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055c4:	2380      	movs	r3, #128	; 0x80
 80055c6:	055b      	lsls	r3, r3, #21
 80055c8:	4013      	ands	r3, r2
 80055ca:	d109      	bne.n	80055e0 <HAL_RCC_OscConfig+0x450>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055cc:	4b8b      	ldr	r3, [pc, #556]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 80055ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055d0:	4b8a      	ldr	r3, [pc, #552]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 80055d2:	2180      	movs	r1, #128	; 0x80
 80055d4:	0549      	lsls	r1, r1, #21
 80055d6:	430a      	orrs	r2, r1
 80055d8:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80055da:	183b      	adds	r3, r7, r0
 80055dc:	2201      	movs	r2, #1
 80055de:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055e0:	4b88      	ldr	r3, [pc, #544]	; (8005804 <HAL_RCC_OscConfig+0x674>)
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	2380      	movs	r3, #128	; 0x80
 80055e6:	005b      	lsls	r3, r3, #1
 80055e8:	4013      	ands	r3, r2
 80055ea:	d11a      	bne.n	8005622 <HAL_RCC_OscConfig+0x492>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055ec:	4b85      	ldr	r3, [pc, #532]	; (8005804 <HAL_RCC_OscConfig+0x674>)
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	4b84      	ldr	r3, [pc, #528]	; (8005804 <HAL_RCC_OscConfig+0x674>)
 80055f2:	2180      	movs	r1, #128	; 0x80
 80055f4:	0049      	lsls	r1, r1, #1
 80055f6:	430a      	orrs	r2, r1
 80055f8:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055fa:	f7fc fddf 	bl	80021bc <HAL_GetTick>
 80055fe:	0003      	movs	r3, r0
 8005600:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005602:	e008      	b.n	8005616 <HAL_RCC_OscConfig+0x486>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005604:	f7fc fdda 	bl	80021bc <HAL_GetTick>
 8005608:	0002      	movs	r2, r0
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	2b64      	cmp	r3, #100	; 0x64
 8005610:	d901      	bls.n	8005616 <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e120      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005616:	4b7b      	ldr	r3, [pc, #492]	; (8005804 <HAL_RCC_OscConfig+0x674>)
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	2380      	movs	r3, #128	; 0x80
 800561c:	005b      	lsls	r3, r3, #1
 800561e:	4013      	ands	r3, r2
 8005620:	d0f0      	beq.n	8005604 <HAL_RCC_OscConfig+0x474>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	689a      	ldr	r2, [r3, #8]
 8005626:	2380      	movs	r3, #128	; 0x80
 8005628:	005b      	lsls	r3, r3, #1
 800562a:	429a      	cmp	r2, r3
 800562c:	d107      	bne.n	800563e <HAL_RCC_OscConfig+0x4ae>
 800562e:	4b73      	ldr	r3, [pc, #460]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005630:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005632:	4b72      	ldr	r3, [pc, #456]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005634:	2180      	movs	r1, #128	; 0x80
 8005636:	0049      	lsls	r1, r1, #1
 8005638:	430a      	orrs	r2, r1
 800563a:	651a      	str	r2, [r3, #80]	; 0x50
 800563c:	e031      	b.n	80056a2 <HAL_RCC_OscConfig+0x512>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10c      	bne.n	8005660 <HAL_RCC_OscConfig+0x4d0>
 8005646:	4b6d      	ldr	r3, [pc, #436]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005648:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800564a:	4b6c      	ldr	r3, [pc, #432]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 800564c:	496c      	ldr	r1, [pc, #432]	; (8005800 <HAL_RCC_OscConfig+0x670>)
 800564e:	400a      	ands	r2, r1
 8005650:	651a      	str	r2, [r3, #80]	; 0x50
 8005652:	4b6a      	ldr	r3, [pc, #424]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005654:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005656:	4b69      	ldr	r3, [pc, #420]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005658:	496b      	ldr	r1, [pc, #428]	; (8005808 <HAL_RCC_OscConfig+0x678>)
 800565a:	400a      	ands	r2, r1
 800565c:	651a      	str	r2, [r3, #80]	; 0x50
 800565e:	e020      	b.n	80056a2 <HAL_RCC_OscConfig+0x512>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	23a0      	movs	r3, #160	; 0xa0
 8005666:	00db      	lsls	r3, r3, #3
 8005668:	429a      	cmp	r2, r3
 800566a:	d10e      	bne.n	800568a <HAL_RCC_OscConfig+0x4fa>
 800566c:	4b63      	ldr	r3, [pc, #396]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 800566e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005670:	4b62      	ldr	r3, [pc, #392]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005672:	2180      	movs	r1, #128	; 0x80
 8005674:	00c9      	lsls	r1, r1, #3
 8005676:	430a      	orrs	r2, r1
 8005678:	651a      	str	r2, [r3, #80]	; 0x50
 800567a:	4b60      	ldr	r3, [pc, #384]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 800567c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800567e:	4b5f      	ldr	r3, [pc, #380]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005680:	2180      	movs	r1, #128	; 0x80
 8005682:	0049      	lsls	r1, r1, #1
 8005684:	430a      	orrs	r2, r1
 8005686:	651a      	str	r2, [r3, #80]	; 0x50
 8005688:	e00b      	b.n	80056a2 <HAL_RCC_OscConfig+0x512>
 800568a:	4b5c      	ldr	r3, [pc, #368]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 800568c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800568e:	4b5b      	ldr	r3, [pc, #364]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005690:	495b      	ldr	r1, [pc, #364]	; (8005800 <HAL_RCC_OscConfig+0x670>)
 8005692:	400a      	ands	r2, r1
 8005694:	651a      	str	r2, [r3, #80]	; 0x50
 8005696:	4b59      	ldr	r3, [pc, #356]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005698:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800569a:	4b58      	ldr	r3, [pc, #352]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 800569c:	495a      	ldr	r1, [pc, #360]	; (8005808 <HAL_RCC_OscConfig+0x678>)
 800569e:	400a      	ands	r2, r1
 80056a0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d015      	beq.n	80056d6 <HAL_RCC_OscConfig+0x546>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056aa:	f7fc fd87 	bl	80021bc <HAL_GetTick>
 80056ae:	0003      	movs	r3, r0
 80056b0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056b2:	e009      	b.n	80056c8 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056b4:	f7fc fd82 	bl	80021bc <HAL_GetTick>
 80056b8:	0002      	movs	r2, r0
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	4a53      	ldr	r2, [pc, #332]	; (800580c <HAL_RCC_OscConfig+0x67c>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d901      	bls.n	80056c8 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	e0c7      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056c8:	4b4c      	ldr	r3, [pc, #304]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 80056ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80056cc:	2380      	movs	r3, #128	; 0x80
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	4013      	ands	r3, r2
 80056d2:	d0ef      	beq.n	80056b4 <HAL_RCC_OscConfig+0x524>
 80056d4:	e014      	b.n	8005700 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056d6:	f7fc fd71 	bl	80021bc <HAL_GetTick>
 80056da:	0003      	movs	r3, r0
 80056dc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80056de:	e009      	b.n	80056f4 <HAL_RCC_OscConfig+0x564>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056e0:	f7fc fd6c 	bl	80021bc <HAL_GetTick>
 80056e4:	0002      	movs	r2, r0
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	4a48      	ldr	r2, [pc, #288]	; (800580c <HAL_RCC_OscConfig+0x67c>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d901      	bls.n	80056f4 <HAL_RCC_OscConfig+0x564>
        {
          return HAL_TIMEOUT;
 80056f0:	2303      	movs	r3, #3
 80056f2:	e0b1      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80056f4:	4b41      	ldr	r3, [pc, #260]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 80056f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80056f8:	2380      	movs	r3, #128	; 0x80
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	4013      	ands	r3, r2
 80056fe:	d1ef      	bne.n	80056e0 <HAL_RCC_OscConfig+0x550>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005700:	2327      	movs	r3, #39	; 0x27
 8005702:	18fb      	adds	r3, r7, r3
 8005704:	781b      	ldrb	r3, [r3, #0]
 8005706:	2b01      	cmp	r3, #1
 8005708:	d105      	bne.n	8005716 <HAL_RCC_OscConfig+0x586>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800570a:	4b3c      	ldr	r3, [pc, #240]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 800570c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800570e:	4b3b      	ldr	r3, [pc, #236]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005710:	493f      	ldr	r1, [pc, #252]	; (8005810 <HAL_RCC_OscConfig+0x680>)
 8005712:	400a      	ands	r2, r1
 8005714:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571a:	2b00      	cmp	r3, #0
 800571c:	d100      	bne.n	8005720 <HAL_RCC_OscConfig+0x590>
 800571e:	e09a      	b.n	8005856 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005720:	6a3b      	ldr	r3, [r7, #32]
 8005722:	2b0c      	cmp	r3, #12
 8005724:	d064      	beq.n	80057f0 <HAL_RCC_OscConfig+0x660>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800572a:	2b02      	cmp	r3, #2
 800572c:	d145      	bne.n	80057ba <HAL_RCC_OscConfig+0x62a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800572e:	4b33      	ldr	r3, [pc, #204]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	4b32      	ldr	r3, [pc, #200]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005734:	4937      	ldr	r1, [pc, #220]	; (8005814 <HAL_RCC_OscConfig+0x684>)
 8005736:	400a      	ands	r2, r1
 8005738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800573a:	f7fc fd3f 	bl	80021bc <HAL_GetTick>
 800573e:	0003      	movs	r3, r0
 8005740:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005742:	e008      	b.n	8005756 <HAL_RCC_OscConfig+0x5c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005744:	f7fc fd3a 	bl	80021bc <HAL_GetTick>
 8005748:	0002      	movs	r2, r0
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	2b02      	cmp	r3, #2
 8005750:	d901      	bls.n	8005756 <HAL_RCC_OscConfig+0x5c6>
          {
            return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e080      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005756:	4b29      	ldr	r3, [pc, #164]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	2380      	movs	r3, #128	; 0x80
 800575c:	049b      	lsls	r3, r3, #18
 800575e:	4013      	ands	r3, r2
 8005760:	d1f0      	bne.n	8005744 <HAL_RCC_OscConfig+0x5b4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005762:	4b26      	ldr	r3, [pc, #152]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	4a2c      	ldr	r2, [pc, #176]	; (8005818 <HAL_RCC_OscConfig+0x688>)
 8005768:	4013      	ands	r3, r2
 800576a:	0019      	movs	r1, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005774:	431a      	orrs	r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800577a:	431a      	orrs	r2, r3
 800577c:	4b1f      	ldr	r3, [pc, #124]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 800577e:	430a      	orrs	r2, r1
 8005780:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005782:	4b1e      	ldr	r3, [pc, #120]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	4b1d      	ldr	r3, [pc, #116]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 8005788:	2180      	movs	r1, #128	; 0x80
 800578a:	0449      	lsls	r1, r1, #17
 800578c:	430a      	orrs	r2, r1
 800578e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005790:	f7fc fd14 	bl	80021bc <HAL_GetTick>
 8005794:	0003      	movs	r3, r0
 8005796:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005798:	e008      	b.n	80057ac <HAL_RCC_OscConfig+0x61c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800579a:	f7fc fd0f 	bl	80021bc <HAL_GetTick>
 800579e:	0002      	movs	r2, r0
 80057a0:	69bb      	ldr	r3, [r7, #24]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	d901      	bls.n	80057ac <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e055      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80057ac:	4b13      	ldr	r3, [pc, #76]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	2380      	movs	r3, #128	; 0x80
 80057b2:	049b      	lsls	r3, r3, #18
 80057b4:	4013      	ands	r3, r2
 80057b6:	d0f0      	beq.n	800579a <HAL_RCC_OscConfig+0x60a>
 80057b8:	e04d      	b.n	8005856 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057ba:	4b10      	ldr	r3, [pc, #64]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	4b0f      	ldr	r3, [pc, #60]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 80057c0:	4914      	ldr	r1, [pc, #80]	; (8005814 <HAL_RCC_OscConfig+0x684>)
 80057c2:	400a      	ands	r2, r1
 80057c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057c6:	f7fc fcf9 	bl	80021bc <HAL_GetTick>
 80057ca:	0003      	movs	r3, r0
 80057cc:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80057ce:	e008      	b.n	80057e2 <HAL_RCC_OscConfig+0x652>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057d0:	f7fc fcf4 	bl	80021bc <HAL_GetTick>
 80057d4:	0002      	movs	r2, r0
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d901      	bls.n	80057e2 <HAL_RCC_OscConfig+0x652>
          {
            return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e03a      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80057e2:	4b06      	ldr	r3, [pc, #24]	; (80057fc <HAL_RCC_OscConfig+0x66c>)
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	2380      	movs	r3, #128	; 0x80
 80057e8:	049b      	lsls	r3, r3, #18
 80057ea:	4013      	ands	r3, r2
 80057ec:	d1f0      	bne.n	80057d0 <HAL_RCC_OscConfig+0x640>
 80057ee:	e032      	b.n	8005856 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d111      	bne.n	800581c <HAL_RCC_OscConfig+0x68c>
      {
        return HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	e02d      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
 80057fc:	40021000 	.word	0x40021000
 8005800:	fffffeff 	.word	0xfffffeff
 8005804:	40007000 	.word	0x40007000
 8005808:	fffffbff 	.word	0xfffffbff
 800580c:	00001388 	.word	0x00001388
 8005810:	efffffff 	.word	0xefffffff
 8005814:	feffffff 	.word	0xfeffffff
 8005818:	ff02ffff 	.word	0xff02ffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800581c:	4b10      	ldr	r3, [pc, #64]	; (8005860 <HAL_RCC_OscConfig+0x6d0>)
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005822:	69fa      	ldr	r2, [r7, #28]
 8005824:	2380      	movs	r3, #128	; 0x80
 8005826:	025b      	lsls	r3, r3, #9
 8005828:	401a      	ands	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800582e:	429a      	cmp	r2, r3
 8005830:	d10f      	bne.n	8005852 <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005832:	69fa      	ldr	r2, [r7, #28]
 8005834:	23f0      	movs	r3, #240	; 0xf0
 8005836:	039b      	lsls	r3, r3, #14
 8005838:	401a      	ands	r2, r3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800583e:	429a      	cmp	r2, r3
 8005840:	d107      	bne.n	8005852 <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8005842:	69fa      	ldr	r2, [r7, #28]
 8005844:	23c0      	movs	r3, #192	; 0xc0
 8005846:	041b      	lsls	r3, r3, #16
 8005848:	401a      	ands	r2, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800584e:	429a      	cmp	r2, r3
 8005850:	d001      	beq.n	8005856 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e000      	b.n	8005858 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }
  return HAL_OK;
 8005856:	2300      	movs	r3, #0
}
 8005858:	0018      	movs	r0, r3
 800585a:	46bd      	mov	sp, r7
 800585c:	b00a      	add	sp, #40	; 0x28
 800585e:	bdb0      	pop	{r4, r5, r7, pc}
 8005860:	40021000 	.word	0x40021000

08005864 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005864:	b5b0      	push	{r4, r5, r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d101      	bne.n	8005878 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	e128      	b.n	8005aca <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005878:	4b96      	ldr	r3, [pc, #600]	; (8005ad4 <HAL_RCC_ClockConfig+0x270>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2201      	movs	r2, #1
 800587e:	4013      	ands	r3, r2
 8005880:	683a      	ldr	r2, [r7, #0]
 8005882:	429a      	cmp	r2, r3
 8005884:	d91e      	bls.n	80058c4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005886:	4b93      	ldr	r3, [pc, #588]	; (8005ad4 <HAL_RCC_ClockConfig+0x270>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2201      	movs	r2, #1
 800588c:	4393      	bics	r3, r2
 800588e:	0019      	movs	r1, r3
 8005890:	4b90      	ldr	r3, [pc, #576]	; (8005ad4 <HAL_RCC_ClockConfig+0x270>)
 8005892:	683a      	ldr	r2, [r7, #0]
 8005894:	430a      	orrs	r2, r1
 8005896:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005898:	f7fc fc90 	bl	80021bc <HAL_GetTick>
 800589c:	0003      	movs	r3, r0
 800589e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058a0:	e009      	b.n	80058b6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058a2:	f7fc fc8b 	bl	80021bc <HAL_GetTick>
 80058a6:	0002      	movs	r2, r0
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	4a8a      	ldr	r2, [pc, #552]	; (8005ad8 <HAL_RCC_ClockConfig+0x274>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d901      	bls.n	80058b6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	e109      	b.n	8005aca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058b6:	4b87      	ldr	r3, [pc, #540]	; (8005ad4 <HAL_RCC_ClockConfig+0x270>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2201      	movs	r2, #1
 80058bc:	4013      	ands	r3, r2
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d1ee      	bne.n	80058a2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2202      	movs	r2, #2
 80058ca:	4013      	ands	r3, r2
 80058cc:	d009      	beq.n	80058e2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058ce:	4b83      	ldr	r3, [pc, #524]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 80058d0:	68db      	ldr	r3, [r3, #12]
 80058d2:	22f0      	movs	r2, #240	; 0xf0
 80058d4:	4393      	bics	r3, r2
 80058d6:	0019      	movs	r1, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	689a      	ldr	r2, [r3, #8]
 80058dc:	4b7f      	ldr	r3, [pc, #508]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 80058de:	430a      	orrs	r2, r1
 80058e0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2201      	movs	r2, #1
 80058e8:	4013      	ands	r3, r2
 80058ea:	d100      	bne.n	80058ee <HAL_RCC_ClockConfig+0x8a>
 80058ec:	e089      	b.n	8005a02 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	d107      	bne.n	8005906 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80058f6:	4b79      	ldr	r3, [pc, #484]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	2380      	movs	r3, #128	; 0x80
 80058fc:	029b      	lsls	r3, r3, #10
 80058fe:	4013      	ands	r3, r2
 8005900:	d120      	bne.n	8005944 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	e0e1      	b.n	8005aca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	2b03      	cmp	r3, #3
 800590c:	d107      	bne.n	800591e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800590e:	4b73      	ldr	r3, [pc, #460]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	2380      	movs	r3, #128	; 0x80
 8005914:	049b      	lsls	r3, r3, #18
 8005916:	4013      	ands	r3, r2
 8005918:	d114      	bne.n	8005944 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e0d5      	b.n	8005aca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	2b01      	cmp	r3, #1
 8005924:	d106      	bne.n	8005934 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005926:	4b6d      	ldr	r3, [pc, #436]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	2204      	movs	r2, #4
 800592c:	4013      	ands	r3, r2
 800592e:	d109      	bne.n	8005944 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e0ca      	b.n	8005aca <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005934:	4b69      	ldr	r3, [pc, #420]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	2380      	movs	r3, #128	; 0x80
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	4013      	ands	r3, r2
 800593e:	d101      	bne.n	8005944 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e0c2      	b.n	8005aca <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005944:	4b65      	ldr	r3, [pc, #404]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	2203      	movs	r2, #3
 800594a:	4393      	bics	r3, r2
 800594c:	0019      	movs	r1, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685a      	ldr	r2, [r3, #4]
 8005952:	4b62      	ldr	r3, [pc, #392]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 8005954:	430a      	orrs	r2, r1
 8005956:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005958:	f7fc fc30 	bl	80021bc <HAL_GetTick>
 800595c:	0003      	movs	r3, r0
 800595e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	2b02      	cmp	r3, #2
 8005966:	d111      	bne.n	800598c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005968:	e009      	b.n	800597e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800596a:	f7fc fc27 	bl	80021bc <HAL_GetTick>
 800596e:	0002      	movs	r2, r0
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	4a58      	ldr	r2, [pc, #352]	; (8005ad8 <HAL_RCC_ClockConfig+0x274>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d901      	bls.n	800597e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	e0a5      	b.n	8005aca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800597e:	4b57      	ldr	r3, [pc, #348]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	220c      	movs	r2, #12
 8005984:	4013      	ands	r3, r2
 8005986:	2b08      	cmp	r3, #8
 8005988:	d1ef      	bne.n	800596a <HAL_RCC_ClockConfig+0x106>
 800598a:	e03a      	b.n	8005a02 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	2b03      	cmp	r3, #3
 8005992:	d111      	bne.n	80059b8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005994:	e009      	b.n	80059aa <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005996:	f7fc fc11 	bl	80021bc <HAL_GetTick>
 800599a:	0002      	movs	r2, r0
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	4a4d      	ldr	r2, [pc, #308]	; (8005ad8 <HAL_RCC_ClockConfig+0x274>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d901      	bls.n	80059aa <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e08f      	b.n	8005aca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80059aa:	4b4c      	ldr	r3, [pc, #304]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	220c      	movs	r2, #12
 80059b0:	4013      	ands	r3, r2
 80059b2:	2b0c      	cmp	r3, #12
 80059b4:	d1ef      	bne.n	8005996 <HAL_RCC_ClockConfig+0x132>
 80059b6:	e024      	b.n	8005a02 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d11b      	bne.n	80059f8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80059c0:	e009      	b.n	80059d6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059c2:	f7fc fbfb 	bl	80021bc <HAL_GetTick>
 80059c6:	0002      	movs	r2, r0
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	1ad3      	subs	r3, r2, r3
 80059cc:	4a42      	ldr	r2, [pc, #264]	; (8005ad8 <HAL_RCC_ClockConfig+0x274>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d901      	bls.n	80059d6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	e079      	b.n	8005aca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80059d6:	4b41      	ldr	r3, [pc, #260]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	220c      	movs	r2, #12
 80059dc:	4013      	ands	r3, r2
 80059de:	2b04      	cmp	r3, #4
 80059e0:	d1ef      	bne.n	80059c2 <HAL_RCC_ClockConfig+0x15e>
 80059e2:	e00e      	b.n	8005a02 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059e4:	f7fc fbea 	bl	80021bc <HAL_GetTick>
 80059e8:	0002      	movs	r2, r0
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	1ad3      	subs	r3, r2, r3
 80059ee:	4a3a      	ldr	r2, [pc, #232]	; (8005ad8 <HAL_RCC_ClockConfig+0x274>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d901      	bls.n	80059f8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80059f4:	2303      	movs	r3, #3
 80059f6:	e068      	b.n	8005aca <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80059f8:	4b38      	ldr	r3, [pc, #224]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	220c      	movs	r2, #12
 80059fe:	4013      	ands	r3, r2
 8005a00:	d1f0      	bne.n	80059e4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a02:	4b34      	ldr	r3, [pc, #208]	; (8005ad4 <HAL_RCC_ClockConfig+0x270>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2201      	movs	r2, #1
 8005a08:	4013      	ands	r3, r2
 8005a0a:	683a      	ldr	r2, [r7, #0]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d21e      	bcs.n	8005a4e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a10:	4b30      	ldr	r3, [pc, #192]	; (8005ad4 <HAL_RCC_ClockConfig+0x270>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2201      	movs	r2, #1
 8005a16:	4393      	bics	r3, r2
 8005a18:	0019      	movs	r1, r3
 8005a1a:	4b2e      	ldr	r3, [pc, #184]	; (8005ad4 <HAL_RCC_ClockConfig+0x270>)
 8005a1c:	683a      	ldr	r2, [r7, #0]
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005a22:	f7fc fbcb 	bl	80021bc <HAL_GetTick>
 8005a26:	0003      	movs	r3, r0
 8005a28:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a2a:	e009      	b.n	8005a40 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a2c:	f7fc fbc6 	bl	80021bc <HAL_GetTick>
 8005a30:	0002      	movs	r2, r0
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	4a28      	ldr	r2, [pc, #160]	; (8005ad8 <HAL_RCC_ClockConfig+0x274>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e044      	b.n	8005aca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a40:	4b24      	ldr	r3, [pc, #144]	; (8005ad4 <HAL_RCC_ClockConfig+0x270>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2201      	movs	r2, #1
 8005a46:	4013      	ands	r3, r2
 8005a48:	683a      	ldr	r2, [r7, #0]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d1ee      	bne.n	8005a2c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	2204      	movs	r2, #4
 8005a54:	4013      	ands	r3, r2
 8005a56:	d009      	beq.n	8005a6c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a58:	4b20      	ldr	r3, [pc, #128]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	4a20      	ldr	r2, [pc, #128]	; (8005ae0 <HAL_RCC_ClockConfig+0x27c>)
 8005a5e:	4013      	ands	r3, r2
 8005a60:	0019      	movs	r1, r3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	68da      	ldr	r2, [r3, #12]
 8005a66:	4b1d      	ldr	r3, [pc, #116]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2208      	movs	r2, #8
 8005a72:	4013      	ands	r3, r2
 8005a74:	d00a      	beq.n	8005a8c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005a76:	4b19      	ldr	r3, [pc, #100]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	4a1a      	ldr	r2, [pc, #104]	; (8005ae4 <HAL_RCC_ClockConfig+0x280>)
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	0019      	movs	r1, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	691b      	ldr	r3, [r3, #16]
 8005a84:	00da      	lsls	r2, r3, #3
 8005a86:	4b15      	ldr	r3, [pc, #84]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005a8c:	f000 f832 	bl	8005af4 <HAL_RCC_GetSysClockFreq>
 8005a90:	0001      	movs	r1, r0
 8005a92:	4b12      	ldr	r3, [pc, #72]	; (8005adc <HAL_RCC_ClockConfig+0x278>)
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	091b      	lsrs	r3, r3, #4
 8005a98:	220f      	movs	r2, #15
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	4a12      	ldr	r2, [pc, #72]	; (8005ae8 <HAL_RCC_ClockConfig+0x284>)
 8005a9e:	5cd3      	ldrb	r3, [r2, r3]
 8005aa0:	000a      	movs	r2, r1
 8005aa2:	40da      	lsrs	r2, r3
 8005aa4:	4b11      	ldr	r3, [pc, #68]	; (8005aec <HAL_RCC_ClockConfig+0x288>)
 8005aa6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005aa8:	4b11      	ldr	r3, [pc, #68]	; (8005af0 <HAL_RCC_ClockConfig+0x28c>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	250b      	movs	r5, #11
 8005aae:	197c      	adds	r4, r7, r5
 8005ab0:	0018      	movs	r0, r3
 8005ab2:	f7fc fb3d 	bl	8002130 <HAL_InitTick>
 8005ab6:	0003      	movs	r3, r0
 8005ab8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8005aba:	197b      	adds	r3, r7, r5
 8005abc:	781b      	ldrb	r3, [r3, #0]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d002      	beq.n	8005ac8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8005ac2:	197b      	adds	r3, r7, r5
 8005ac4:	781b      	ldrb	r3, [r3, #0]
 8005ac6:	e000      	b.n	8005aca <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	0018      	movs	r0, r3
 8005acc:	46bd      	mov	sp, r7
 8005ace:	b004      	add	sp, #16
 8005ad0:	bdb0      	pop	{r4, r5, r7, pc}
 8005ad2:	46c0      	nop			; (mov r8, r8)
 8005ad4:	40022000 	.word	0x40022000
 8005ad8:	00001388 	.word	0x00001388
 8005adc:	40021000 	.word	0x40021000
 8005ae0:	fffff8ff 	.word	0xfffff8ff
 8005ae4:	ffffc7ff 	.word	0xffffc7ff
 8005ae8:	08005fa4 	.word	0x08005fa4
 8005aec:	20000000 	.word	0x20000000
 8005af0:	20000004 	.word	0x20000004

08005af4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005af4:	b5b0      	push	{r4, r5, r7, lr}
 8005af6:	b08e      	sub	sp, #56	; 0x38
 8005af8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8005afa:	4b4c      	ldr	r3, [pc, #304]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005b00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b02:	230c      	movs	r3, #12
 8005b04:	4013      	ands	r3, r2
 8005b06:	2b0c      	cmp	r3, #12
 8005b08:	d014      	beq.n	8005b34 <HAL_RCC_GetSysClockFreq+0x40>
 8005b0a:	d900      	bls.n	8005b0e <HAL_RCC_GetSysClockFreq+0x1a>
 8005b0c:	e07b      	b.n	8005c06 <HAL_RCC_GetSysClockFreq+0x112>
 8005b0e:	2b04      	cmp	r3, #4
 8005b10:	d002      	beq.n	8005b18 <HAL_RCC_GetSysClockFreq+0x24>
 8005b12:	2b08      	cmp	r3, #8
 8005b14:	d00b      	beq.n	8005b2e <HAL_RCC_GetSysClockFreq+0x3a>
 8005b16:	e076      	b.n	8005c06 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005b18:	4b44      	ldr	r3, [pc, #272]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2210      	movs	r2, #16
 8005b1e:	4013      	ands	r3, r2
 8005b20:	d002      	beq.n	8005b28 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005b22:	4b43      	ldr	r3, [pc, #268]	; (8005c30 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005b24:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005b26:	e07c      	b.n	8005c22 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8005b28:	4b42      	ldr	r3, [pc, #264]	; (8005c34 <HAL_RCC_GetSysClockFreq+0x140>)
 8005b2a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005b2c:	e079      	b.n	8005c22 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005b2e:	4b42      	ldr	r3, [pc, #264]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x144>)
 8005b30:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005b32:	e076      	b.n	8005c22 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b36:	0c9a      	lsrs	r2, r3, #18
 8005b38:	230f      	movs	r3, #15
 8005b3a:	401a      	ands	r2, r3
 8005b3c:	4b3f      	ldr	r3, [pc, #252]	; (8005c3c <HAL_RCC_GetSysClockFreq+0x148>)
 8005b3e:	5c9b      	ldrb	r3, [r3, r2]
 8005b40:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b44:	0d9a      	lsrs	r2, r3, #22
 8005b46:	2303      	movs	r3, #3
 8005b48:	4013      	ands	r3, r2
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b4e:	4b37      	ldr	r3, [pc, #220]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8005b50:	68da      	ldr	r2, [r3, #12]
 8005b52:	2380      	movs	r3, #128	; 0x80
 8005b54:	025b      	lsls	r3, r3, #9
 8005b56:	4013      	ands	r3, r2
 8005b58:	d01a      	beq.n	8005b90 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5c:	61bb      	str	r3, [r7, #24]
 8005b5e:	2300      	movs	r3, #0
 8005b60:	61fb      	str	r3, [r7, #28]
 8005b62:	4a35      	ldr	r2, [pc, #212]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x144>)
 8005b64:	2300      	movs	r3, #0
 8005b66:	69b8      	ldr	r0, [r7, #24]
 8005b68:	69f9      	ldr	r1, [r7, #28]
 8005b6a:	f7fa fb79 	bl	8000260 <__aeabi_lmul>
 8005b6e:	0002      	movs	r2, r0
 8005b70:	000b      	movs	r3, r1
 8005b72:	0010      	movs	r0, r2
 8005b74:	0019      	movs	r1, r3
 8005b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b78:	613b      	str	r3, [r7, #16]
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	617b      	str	r3, [r7, #20]
 8005b7e:	693a      	ldr	r2, [r7, #16]
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	f7fa fb4d 	bl	8000220 <__aeabi_uldivmod>
 8005b86:	0002      	movs	r2, r0
 8005b88:	000b      	movs	r3, r1
 8005b8a:	0013      	movs	r3, r2
 8005b8c:	637b      	str	r3, [r7, #52]	; 0x34
 8005b8e:	e037      	b.n	8005c00 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005b90:	4b26      	ldr	r3, [pc, #152]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	2210      	movs	r2, #16
 8005b96:	4013      	ands	r3, r2
 8005b98:	d01a      	beq.n	8005bd0 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8005b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b9c:	60bb      	str	r3, [r7, #8]
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	60fb      	str	r3, [r7, #12]
 8005ba2:	4a23      	ldr	r2, [pc, #140]	; (8005c30 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	68b8      	ldr	r0, [r7, #8]
 8005ba8:	68f9      	ldr	r1, [r7, #12]
 8005baa:	f7fa fb59 	bl	8000260 <__aeabi_lmul>
 8005bae:	0002      	movs	r2, r0
 8005bb0:	000b      	movs	r3, r1
 8005bb2:	0010      	movs	r0, r2
 8005bb4:	0019      	movs	r1, r3
 8005bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb8:	603b      	str	r3, [r7, #0]
 8005bba:	2300      	movs	r3, #0
 8005bbc:	607b      	str	r3, [r7, #4]
 8005bbe:	683a      	ldr	r2, [r7, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f7fa fb2d 	bl	8000220 <__aeabi_uldivmod>
 8005bc6:	0002      	movs	r2, r0
 8005bc8:	000b      	movs	r3, r1
 8005bca:	0013      	movs	r3, r2
 8005bcc:	637b      	str	r3, [r7, #52]	; 0x34
 8005bce:	e017      	b.n	8005c00 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bd2:	0018      	movs	r0, r3
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	0019      	movs	r1, r3
 8005bd8:	4a16      	ldr	r2, [pc, #88]	; (8005c34 <HAL_RCC_GetSysClockFreq+0x140>)
 8005bda:	2300      	movs	r3, #0
 8005bdc:	f7fa fb40 	bl	8000260 <__aeabi_lmul>
 8005be0:	0002      	movs	r2, r0
 8005be2:	000b      	movs	r3, r1
 8005be4:	0010      	movs	r0, r2
 8005be6:	0019      	movs	r1, r3
 8005be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bea:	001c      	movs	r4, r3
 8005bec:	2300      	movs	r3, #0
 8005bee:	001d      	movs	r5, r3
 8005bf0:	0022      	movs	r2, r4
 8005bf2:	002b      	movs	r3, r5
 8005bf4:	f7fa fb14 	bl	8000220 <__aeabi_uldivmod>
 8005bf8:	0002      	movs	r2, r0
 8005bfa:	000b      	movs	r3, r1
 8005bfc:	0013      	movs	r3, r2
 8005bfe:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8005c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c02:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005c04:	e00d      	b.n	8005c22 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005c06:	4b09      	ldr	r3, [pc, #36]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	0b5b      	lsrs	r3, r3, #13
 8005c0c:	2207      	movs	r2, #7
 8005c0e:	4013      	ands	r3, r2
 8005c10:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005c12:	6a3b      	ldr	r3, [r7, #32]
 8005c14:	3301      	adds	r3, #1
 8005c16:	2280      	movs	r2, #128	; 0x80
 8005c18:	0212      	lsls	r2, r2, #8
 8005c1a:	409a      	lsls	r2, r3
 8005c1c:	0013      	movs	r3, r2
 8005c1e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005c20:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005c24:	0018      	movs	r0, r3
 8005c26:	46bd      	mov	sp, r7
 8005c28:	b00e      	add	sp, #56	; 0x38
 8005c2a:	bdb0      	pop	{r4, r5, r7, pc}
 8005c2c:	40021000 	.word	0x40021000
 8005c30:	003d0900 	.word	0x003d0900
 8005c34:	00f42400 	.word	0x00f42400
 8005c38:	007a1200 	.word	0x007a1200
 8005c3c:	08005fb4 	.word	0x08005fb4

08005c40 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b086      	sub	sp, #24
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005c48:	2017      	movs	r0, #23
 8005c4a:	183b      	adds	r3, r7, r0
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2220      	movs	r2, #32
 8005c56:	4013      	ands	r3, r2
 8005c58:	d100      	bne.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8005c5a:	e0c7      	b.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c5c:	4b8b      	ldr	r3, [pc, #556]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005c5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c60:	2380      	movs	r3, #128	; 0x80
 8005c62:	055b      	lsls	r3, r3, #21
 8005c64:	4013      	ands	r3, r2
 8005c66:	d109      	bne.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c68:	4b88      	ldr	r3, [pc, #544]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005c6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c6c:	4b87      	ldr	r3, [pc, #540]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005c6e:	2180      	movs	r1, #128	; 0x80
 8005c70:	0549      	lsls	r1, r1, #21
 8005c72:	430a      	orrs	r2, r1
 8005c74:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005c76:	183b      	adds	r3, r7, r0
 8005c78:	2201      	movs	r2, #1
 8005c7a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c7c:	4b84      	ldr	r3, [pc, #528]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	2380      	movs	r3, #128	; 0x80
 8005c82:	005b      	lsls	r3, r3, #1
 8005c84:	4013      	ands	r3, r2
 8005c86:	d11a      	bne.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c88:	4b81      	ldr	r3, [pc, #516]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	4b80      	ldr	r3, [pc, #512]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8005c8e:	2180      	movs	r1, #128	; 0x80
 8005c90:	0049      	lsls	r1, r1, #1
 8005c92:	430a      	orrs	r2, r1
 8005c94:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c96:	f7fc fa91 	bl	80021bc <HAL_GetTick>
 8005c9a:	0003      	movs	r3, r0
 8005c9c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c9e:	e008      	b.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ca0:	f7fc fa8c 	bl	80021bc <HAL_GetTick>
 8005ca4:	0002      	movs	r2, r0
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b64      	cmp	r3, #100	; 0x64
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e0e8      	b.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x244>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cb2:	4b77      	ldr	r3, [pc, #476]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	2380      	movs	r3, #128	; 0x80
 8005cb8:	005b      	lsls	r3, r3, #1
 8005cba:	4013      	ands	r3, r2
 8005cbc:	d0f0      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005cbe:	4b73      	ldr	r3, [pc, #460]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	23c0      	movs	r3, #192	; 0xc0
 8005cc4:	039b      	lsls	r3, r3, #14
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685a      	ldr	r2, [r3, #4]
 8005cce:	23c0      	movs	r3, #192	; 0xc0
 8005cd0:	039b      	lsls	r3, r3, #14
 8005cd2:	4013      	ands	r3, r2
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d013      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	685a      	ldr	r2, [r3, #4]
 8005cde:	23c0      	movs	r3, #192	; 0xc0
 8005ce0:	029b      	lsls	r3, r3, #10
 8005ce2:	401a      	ands	r2, r3
 8005ce4:	23c0      	movs	r3, #192	; 0xc0
 8005ce6:	029b      	lsls	r3, r3, #10
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d10a      	bne.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005cec:	4b67      	ldr	r3, [pc, #412]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	2380      	movs	r3, #128	; 0x80
 8005cf2:	029b      	lsls	r3, r3, #10
 8005cf4:	401a      	ands	r2, r3
 8005cf6:	2380      	movs	r3, #128	; 0x80
 8005cf8:	029b      	lsls	r3, r3, #10
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d101      	bne.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e0c0      	b.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x244>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005d02:	4b62      	ldr	r3, [pc, #392]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005d04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005d06:	23c0      	movs	r3, #192	; 0xc0
 8005d08:	029b      	lsls	r3, r3, #10
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d03b      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685a      	ldr	r2, [r3, #4]
 8005d18:	23c0      	movs	r3, #192	; 0xc0
 8005d1a:	029b      	lsls	r3, r3, #10
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	68fa      	ldr	r2, [r7, #12]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d033      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2220      	movs	r2, #32
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	d02e      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005d2e:	4b57      	ldr	r3, [pc, #348]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005d30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d32:	4a58      	ldr	r2, [pc, #352]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005d34:	4013      	ands	r3, r2
 8005d36:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d38:	4b54      	ldr	r3, [pc, #336]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005d3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005d3c:	4b53      	ldr	r3, [pc, #332]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005d3e:	2180      	movs	r1, #128	; 0x80
 8005d40:	0309      	lsls	r1, r1, #12
 8005d42:	430a      	orrs	r2, r1
 8005d44:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d46:	4b51      	ldr	r3, [pc, #324]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005d48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005d4a:	4b50      	ldr	r3, [pc, #320]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005d4c:	4952      	ldr	r1, [pc, #328]	; (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005d4e:	400a      	ands	r2, r1
 8005d50:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005d52:	4b4e      	ldr	r3, [pc, #312]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005d54:	68fa      	ldr	r2, [r7, #12]
 8005d56:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	2380      	movs	r3, #128	; 0x80
 8005d5c:	005b      	lsls	r3, r3, #1
 8005d5e:	4013      	ands	r3, r2
 8005d60:	d014      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d62:	f7fc fa2b 	bl	80021bc <HAL_GetTick>
 8005d66:	0003      	movs	r3, r0
 8005d68:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d6a:	e009      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d6c:	f7fc fa26 	bl	80021bc <HAL_GetTick>
 8005d70:	0002      	movs	r2, r0
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	4a49      	ldr	r2, [pc, #292]	; (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d901      	bls.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	e081      	b.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d80:	4b42      	ldr	r3, [pc, #264]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005d82:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005d84:	2380      	movs	r3, #128	; 0x80
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	4013      	ands	r3, r2
 8005d8a:	d0ef      	beq.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2220      	movs	r2, #32
 8005d92:	4013      	ands	r3, r2
 8005d94:	d01f      	beq.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	685a      	ldr	r2, [r3, #4]
 8005d9a:	23c0      	movs	r3, #192	; 0xc0
 8005d9c:	029b      	lsls	r3, r3, #10
 8005d9e:	401a      	ands	r2, r3
 8005da0:	23c0      	movs	r3, #192	; 0xc0
 8005da2:	029b      	lsls	r3, r3, #10
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d10c      	bne.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8005da8:	4b38      	ldr	r3, [pc, #224]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a3c      	ldr	r2, [pc, #240]	; (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005dae:	4013      	ands	r3, r2
 8005db0:	0019      	movs	r1, r3
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	685a      	ldr	r2, [r3, #4]
 8005db6:	23c0      	movs	r3, #192	; 0xc0
 8005db8:	039b      	lsls	r3, r3, #14
 8005dba:	401a      	ands	r2, r3
 8005dbc:	4b33      	ldr	r3, [pc, #204]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005dbe:	430a      	orrs	r2, r1
 8005dc0:	601a      	str	r2, [r3, #0]
 8005dc2:	4b32      	ldr	r3, [pc, #200]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005dc4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685a      	ldr	r2, [r3, #4]
 8005dca:	23c0      	movs	r3, #192	; 0xc0
 8005dcc:	029b      	lsls	r3, r3, #10
 8005dce:	401a      	ands	r2, r3
 8005dd0:	4b2e      	ldr	r3, [pc, #184]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005dd2:	430a      	orrs	r2, r1
 8005dd4:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005dd6:	2317      	movs	r3, #23
 8005dd8:	18fb      	adds	r3, r7, r3
 8005dda:	781b      	ldrb	r3, [r3, #0]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d105      	bne.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005de0:	4b2a      	ldr	r3, [pc, #168]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005de2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005de4:	4b29      	ldr	r3, [pc, #164]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005de6:	492f      	ldr	r1, [pc, #188]	; (8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005de8:	400a      	ands	r2, r1
 8005dea:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	2201      	movs	r2, #1
 8005df2:	4013      	ands	r3, r2
 8005df4:	d009      	beq.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005df6:	4b25      	ldr	r3, [pc, #148]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dfa:	2203      	movs	r2, #3
 8005dfc:	4393      	bics	r3, r2
 8005dfe:	0019      	movs	r1, r3
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689a      	ldr	r2, [r3, #8]
 8005e04:	4b21      	ldr	r3, [pc, #132]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005e06:	430a      	orrs	r2, r1
 8005e08:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2202      	movs	r2, #2
 8005e10:	4013      	ands	r3, r2
 8005e12:	d009      	beq.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e14:	4b1d      	ldr	r3, [pc, #116]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005e16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e18:	220c      	movs	r2, #12
 8005e1a:	4393      	bics	r3, r2
 8005e1c:	0019      	movs	r1, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	68da      	ldr	r2, [r3, #12]
 8005e22:	4b1a      	ldr	r3, [pc, #104]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005e24:	430a      	orrs	r2, r1
 8005e26:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2204      	movs	r2, #4
 8005e2e:	4013      	ands	r3, r2
 8005e30:	d009      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005e32:	4b16      	ldr	r3, [pc, #88]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e36:	4a1c      	ldr	r2, [pc, #112]	; (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e38:	4013      	ands	r3, r2
 8005e3a:	0019      	movs	r1, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	691a      	ldr	r2, [r3, #16]
 8005e40:	4b12      	ldr	r3, [pc, #72]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005e42:	430a      	orrs	r2, r1
 8005e44:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2208      	movs	r2, #8
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	d009      	beq.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e50:	4b0e      	ldr	r3, [pc, #56]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e54:	4a15      	ldr	r2, [pc, #84]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005e56:	4013      	ands	r3, r2
 8005e58:	0019      	movs	r1, r3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	695a      	ldr	r2, [r3, #20]
 8005e5e:	4b0b      	ldr	r3, [pc, #44]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005e60:	430a      	orrs	r2, r1
 8005e62:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2280      	movs	r2, #128	; 0x80
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	d009      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005e6e:	4b07      	ldr	r3, [pc, #28]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005e70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e72:	4a0f      	ldr	r2, [pc, #60]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8005e74:	4013      	ands	r3, r2
 8005e76:	0019      	movs	r1, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	699a      	ldr	r2, [r3, #24]
 8005e7c:	4b03      	ldr	r3, [pc, #12]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005e7e:	430a      	orrs	r2, r1
 8005e80:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	0018      	movs	r0, r3
 8005e86:	46bd      	mov	sp, r7
 8005e88:	b006      	add	sp, #24
 8005e8a:	bd80      	pop	{r7, pc}
 8005e8c:	40021000 	.word	0x40021000
 8005e90:	40007000 	.word	0x40007000
 8005e94:	fffcffff 	.word	0xfffcffff
 8005e98:	fff7ffff 	.word	0xfff7ffff
 8005e9c:	00001388 	.word	0x00001388
 8005ea0:	ffcfffff 	.word	0xffcfffff
 8005ea4:	efffffff 	.word	0xefffffff
 8005ea8:	fffff3ff 	.word	0xfffff3ff
 8005eac:	ffffcfff 	.word	0xffffcfff
 8005eb0:	fff3ffff 	.word	0xfff3ffff

08005eb4 <memset>:
 8005eb4:	0003      	movs	r3, r0
 8005eb6:	1882      	adds	r2, r0, r2
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d100      	bne.n	8005ebe <memset+0xa>
 8005ebc:	4770      	bx	lr
 8005ebe:	7019      	strb	r1, [r3, #0]
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	e7f9      	b.n	8005eb8 <memset+0x4>

08005ec4 <__libc_init_array>:
 8005ec4:	b570      	push	{r4, r5, r6, lr}
 8005ec6:	2600      	movs	r6, #0
 8005ec8:	4c0c      	ldr	r4, [pc, #48]	; (8005efc <__libc_init_array+0x38>)
 8005eca:	4d0d      	ldr	r5, [pc, #52]	; (8005f00 <__libc_init_array+0x3c>)
 8005ecc:	1b64      	subs	r4, r4, r5
 8005ece:	10a4      	asrs	r4, r4, #2
 8005ed0:	42a6      	cmp	r6, r4
 8005ed2:	d109      	bne.n	8005ee8 <__libc_init_array+0x24>
 8005ed4:	2600      	movs	r6, #0
 8005ed6:	f000 f819 	bl	8005f0c <_init>
 8005eda:	4c0a      	ldr	r4, [pc, #40]	; (8005f04 <__libc_init_array+0x40>)
 8005edc:	4d0a      	ldr	r5, [pc, #40]	; (8005f08 <__libc_init_array+0x44>)
 8005ede:	1b64      	subs	r4, r4, r5
 8005ee0:	10a4      	asrs	r4, r4, #2
 8005ee2:	42a6      	cmp	r6, r4
 8005ee4:	d105      	bne.n	8005ef2 <__libc_init_array+0x2e>
 8005ee6:	bd70      	pop	{r4, r5, r6, pc}
 8005ee8:	00b3      	lsls	r3, r6, #2
 8005eea:	58eb      	ldr	r3, [r5, r3]
 8005eec:	4798      	blx	r3
 8005eee:	3601      	adds	r6, #1
 8005ef0:	e7ee      	b.n	8005ed0 <__libc_init_array+0xc>
 8005ef2:	00b3      	lsls	r3, r6, #2
 8005ef4:	58eb      	ldr	r3, [r5, r3]
 8005ef6:	4798      	blx	r3
 8005ef8:	3601      	adds	r6, #1
 8005efa:	e7f2      	b.n	8005ee2 <__libc_init_array+0x1e>
 8005efc:	08005fc8 	.word	0x08005fc8
 8005f00:	08005fc8 	.word	0x08005fc8
 8005f04:	08005fcc 	.word	0x08005fcc
 8005f08:	08005fc8 	.word	0x08005fc8

08005f0c <_init>:
 8005f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f0e:	46c0      	nop			; (mov r8, r8)
 8005f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f12:	bc08      	pop	{r3}
 8005f14:	469e      	mov	lr, r3
 8005f16:	4770      	bx	lr

08005f18 <_fini>:
 8005f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f1a:	46c0      	nop			; (mov r8, r8)
 8005f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f1e:	bc08      	pop	{r3}
 8005f20:	469e      	mov	lr, r3
 8005f22:	4770      	bx	lr
