==39464== Cachegrind, a cache and branch-prediction profiler
==39464== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39464== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39464== Command: ./sift .
==39464== 
--39464-- warning: L3 cache found, using its data for the LL simulation.
--39464-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39464-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39464== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39464== (see section Limitations in user manual)
==39464== NOTE: further instances of this message will not be shown
==39464== 
==39464== I   refs:      3,167,698,658
==39464== I1  misses:            4,038
==39464== LLi misses:            2,232
==39464== I1  miss rate:          0.00%
==39464== LLi miss rate:          0.00%
==39464== 
==39464== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39464== D1  misses:       62,356,674  ( 46,763,222 rd   +  15,593,452 wr)
==39464== LLd misses:        3,755,857  (  1,979,904 rd   +   1,775,953 wr)
==39464== D1  miss rate:           6.4% (        6.9%     +         5.2%  )
==39464== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39464== 
==39464== LL refs:          62,360,712  ( 46,767,260 rd   +  15,593,452 wr)
==39464== LL misses:         3,758,089  (  1,982,136 rd   +   1,775,953 wr)
==39464== LL miss rate:            0.1% (        0.1%     +         0.6%  )
