// Seed: 2842166929
module module_0 #(
    parameter id_3 = 32'd36
);
  bit id_1;
  assign id_1 = id_1;
  wor id_2, _id_3 = 1;
  if (-1) uwire id_4;
  else wire [id_3 : 1] id_5;
  assign id_3 = id_3;
  logic id_6;
  assign id_4 = 1 & 1;
  always @(posedge 1'b0, posedge -1 - id_5) id_1 = id_2;
  logic id_7 = id_4;
  assign id_6 = id_5;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output wor id_2,
    input supply0 id_3,
    output wor id_4,
    input tri id_5
);
  assign id_2 = id_0;
  if (1 & -1) assign id_4 = -1;
  else wire id_7;
  wire  id_8;
  logic id_9;
  wire [-1 'h0 : -1] id_10, id_11;
  wire id_12;
  module_0 modCall_1 ();
endmodule
