#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Oct 27 18:52:15 2022
# Process ID: 36553
# Current directory: /home/saverio/Documents/temp/x-heep
# Command line: vivado
# Log file: /home/saverio/Documents/temp/x-heep/vivado.log
# Journal file: /home/saverio/Documents/temp/x-heep/vivado.jou
# Running On: sawi, OS: Linux, CPU Frequency: 2719.963 MHz, CPU Physical cores: 2, Host memory: 7907 MB
#-----------------------------------------------------------
start_gui
open_project /home/saverio/Documents/temp/x-heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.xpr
open_bd_design {/home/saverio/Documents/temp/x-heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.srcs/sources_1/bd/processing_system/processing_system.bd}
update_compile_order -fileset sources_1
open_bd_design {/home/saverio/Documents/temp/x-heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.srcs/sources_1/bd/processing_system/processing_system.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {EMIO}] [get_bd_cells processing_system7_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/UART_1]
endgroup
set_property name UART [get_bd_intf_ports UART_1_0]
save_bd_design
