Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design topdesign.ngc ...
WARNING:NetListWriters:298 - No output is written to topdesign.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus rc5totalDesign/instruction<30 : 0> on
   block topdesign is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file topdesign.edif ...
ngc2edif: Total memory usage is 98708 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design topdesign.ngc ...
WARNING:NetListWriters:298 - No output is written to topdesign.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus rc5totalDesign/instruction<30 : 0> on
   block topdesign is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file topdesign.edif ...
ngc2edif: Total memory usage is 99068 kilobytes

