// Seed: 2887720700
module module_0 (
    input tri1 id_0
    , id_8,
    output tri id_1,
    output supply1 id_2,
    output wand id_3,
    input tri id_4,
    output tri0 id_5,
    output wire id_6
);
  integer id_9;
  ;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd45
) (
    input wor id_0,
    input wand id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wire id_4,
    input wire id_5,
    input supply0 _id_6,
    input wire id_7,
    input tri id_8,
    output wire id_9,
    output tri1 id_10,
    input supply0 id_11
);
  wire [id_6 : 1 'b0] id_13;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_9,
      id_4,
      id_5,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
  logic id_14;
endmodule
