--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Sword_v4.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k325t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk200N
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RSTN        |   -0.850(R)|      FAST  |    5.126(R)|      SLOW  |clk_100mhz        |   0.000|
ps2_clk     |   -0.697(R)|      FAST  |    2.999(R)|      SLOW  |clk_100mhz        |   0.000|
ps2_dat     |    1.321(R)|      SLOW  |    2.142(R)|      SLOW  |clk_100mhz        |   0.000|
switch<0>   |   -0.161(R)|      FAST  |    3.621(R)|      SLOW  |clk_100mhz        |   0.000|
switch<1>   |    0.630(R)|      FAST  |    3.305(R)|      SLOW  |clk_100mhz        |   0.000|
switch<2>   |    0.282(R)|      FAST  |    3.466(R)|      SLOW  |clk_100mhz        |   0.000|
switch<3>   |    0.250(R)|      FAST  |    3.906(R)|      SLOW  |clk_100mhz        |   0.000|
switch<4>   |    0.460(R)|      FAST  |    3.705(R)|      SLOW  |clk_100mhz        |   0.000|
switch<5>   |   -0.191(R)|      FAST  |    4.164(R)|      SLOW  |clk_100mhz        |   0.000|
switch<6>   |   -0.112(R)|      FAST  |    3.865(R)|      SLOW  |clk_100mhz        |   0.000|
switch<7>   |   -0.144(R)|      FAST  |    4.022(R)|      SLOW  |clk_100mhz        |   0.000|
switch<8>   |    0.069(R)|      FAST  |    3.759(R)|      SLOW  |clk_100mhz        |   0.000|
switch<9>   |    0.217(R)|      FAST  |    3.799(R)|      SLOW  |clk_100mhz        |   0.000|
switch<10>  |   -0.110(R)|      FAST  |    4.075(R)|      SLOW  |clk_100mhz        |   0.000|
switch<11>  |    0.146(R)|      FAST  |    4.012(R)|      SLOW  |clk_100mhz        |   0.000|
switch<12>  |   -0.033(R)|      FAST  |    4.053(R)|      SLOW  |clk_100mhz        |   0.000|
switch<13>  |   -0.129(R)|      FAST  |    4.297(R)|      SLOW  |clk_100mhz        |   0.000|
switch<14>  |    0.112(R)|      FAST  |    3.880(R)|      SLOW  |clk_100mhz        |   0.000|
switch<15>  |    0.141(R)|      FAST  |    3.903(R)|      SLOW  |clk_100mhz        |   0.000|
uart_rx     |   -0.192(R)|      FAST  |    2.840(R)|      SLOW  |clk_100mhz        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk200P
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RSTN        |   -0.850(R)|      FAST  |    5.126(R)|      SLOW  |clk_100mhz        |   0.000|
ps2_clk     |   -0.697(R)|      FAST  |    2.999(R)|      SLOW  |clk_100mhz        |   0.000|
ps2_dat     |    1.321(R)|      SLOW  |    2.142(R)|      SLOW  |clk_100mhz        |   0.000|
switch<0>   |   -0.161(R)|      FAST  |    3.621(R)|      SLOW  |clk_100mhz        |   0.000|
switch<1>   |    0.630(R)|      FAST  |    3.305(R)|      SLOW  |clk_100mhz        |   0.000|
switch<2>   |    0.282(R)|      FAST  |    3.466(R)|      SLOW  |clk_100mhz        |   0.000|
switch<3>   |    0.250(R)|      FAST  |    3.906(R)|      SLOW  |clk_100mhz        |   0.000|
switch<4>   |    0.460(R)|      FAST  |    3.705(R)|      SLOW  |clk_100mhz        |   0.000|
switch<5>   |   -0.191(R)|      FAST  |    4.164(R)|      SLOW  |clk_100mhz        |   0.000|
switch<6>   |   -0.112(R)|      FAST  |    3.865(R)|      SLOW  |clk_100mhz        |   0.000|
switch<7>   |   -0.144(R)|      FAST  |    4.022(R)|      SLOW  |clk_100mhz        |   0.000|
switch<8>   |    0.069(R)|      FAST  |    3.759(R)|      SLOW  |clk_100mhz        |   0.000|
switch<9>   |    0.217(R)|      FAST  |    3.799(R)|      SLOW  |clk_100mhz        |   0.000|
switch<10>  |   -0.110(R)|      FAST  |    4.075(R)|      SLOW  |clk_100mhz        |   0.000|
switch<11>  |    0.146(R)|      FAST  |    4.012(R)|      SLOW  |clk_100mhz        |   0.000|
switch<12>  |   -0.033(R)|      FAST  |    4.053(R)|      SLOW  |clk_100mhz        |   0.000|
switch<13>  |   -0.129(R)|      FAST  |    4.297(R)|      SLOW  |clk_100mhz        |   0.000|
switch<14>  |    0.112(R)|      FAST  |    3.880(R)|      SLOW  |clk_100mhz        |   0.000|
switch<15>  |    0.141(R)|      FAST  |    3.903(R)|      SLOW  |clk_100mhz        |   0.000|
uart_rx     |   -0.192(R)|      FAST  |    2.840(R)|      SLOW  |clk_100mhz        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk200N to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
btn_x<0>    |         9.939(R)|      SLOW  |         4.467(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<1>    |         9.983(R)|      SLOW  |         4.500(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<2>    |         9.977(R)|      SLOW  |         4.495(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<3>    |         9.972(R)|      SLOW  |         4.489(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<4>    |        10.061(R)|      SLOW  |         4.532(R)|      FAST  |clk_100mhz        |   0.000|
led_clk     |        12.088(R)|      SLOW  |         5.282(R)|      FAST  |clk_100mhz        |   0.000|
led_do      |        12.289(R)|      SLOW  |         5.397(R)|      FAST  |clk_100mhz        |   0.000|
seg_clk     |        14.428(R)|      SLOW  |         6.239(R)|      FAST  |clk_100mhz        |   0.000|
seg_pen     |        12.126(R)|      SLOW  |         5.287(R)|      FAST  |clk_100mhz        |   0.000|
uart_tx     |        12.595(R)|      SLOW  |         5.624(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<0> |        19.255(R)|      SLOW  |         6.264(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<1> |        19.985(R)|      SLOW  |         6.538(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<2> |        19.387(R)|      SLOW  |         5.901(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<3> |        19.603(R)|      SLOW  |         6.243(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<0>|        19.848(R)|      SLOW  |         6.430(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<1>|        19.624(R)|      SLOW  |         6.221(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<2>|        19.197(R)|      SLOW  |         5.911(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<3>|        19.560(R)|      SLOW  |         5.941(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<0>  |        20.009(R)|      SLOW  |         6.461(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<1>  |        19.904(R)|      SLOW  |         6.546(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<2>  |        20.745(R)|      SLOW  |         6.165(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<3>  |        19.972(R)|      SLOW  |         6.091(R)|      FAST  |clk_100mhz        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk200P to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
btn_x<0>    |         9.939(R)|      SLOW  |         4.467(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<1>    |         9.983(R)|      SLOW  |         4.500(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<2>    |         9.977(R)|      SLOW  |         4.495(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<3>    |         9.972(R)|      SLOW  |         4.489(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<4>    |        10.061(R)|      SLOW  |         4.532(R)|      FAST  |clk_100mhz        |   0.000|
led_clk     |        12.088(R)|      SLOW  |         5.282(R)|      FAST  |clk_100mhz        |   0.000|
led_do      |        12.289(R)|      SLOW  |         5.397(R)|      FAST  |clk_100mhz        |   0.000|
seg_clk     |        14.428(R)|      SLOW  |         6.239(R)|      FAST  |clk_100mhz        |   0.000|
seg_pen     |        12.126(R)|      SLOW  |         5.287(R)|      FAST  |clk_100mhz        |   0.000|
uart_tx     |        12.595(R)|      SLOW  |         5.624(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<0> |        19.255(R)|      SLOW  |         6.264(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<1> |        19.985(R)|      SLOW  |         6.538(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<2> |        19.387(R)|      SLOW  |         5.901(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<3> |        19.603(R)|      SLOW  |         6.243(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<0>|        19.848(R)|      SLOW  |         6.430(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<1>|        19.624(R)|      SLOW  |         6.221(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<2>|        19.197(R)|      SLOW  |         5.911(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<3>|        19.560(R)|      SLOW  |         5.941(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<0>  |        20.009(R)|      SLOW  |         6.461(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<1>  |        19.904(R)|      SLOW  |         6.546(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<2>  |        20.745(R)|      SLOW  |         6.165(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<3>  |        19.972(R)|      SLOW  |         6.091(R)|      FAST  |clk_100mhz        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk200N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200N        |   12.221|         |         |         |
clk200P        |   12.221|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200N        |   12.221|         |         |         |
clk200P        |   12.221|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan 06 22:23:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1057 MB



