# VPMOVQD/VPMOVSQD/VPMOVUSQD

Down Convert QWord to DWord

VPMOVQW down converts 64-bit integer elements in the source operand (the second operand) into packed double-words using truncation.
VPMOVSQW converts signed 64-bit integers into packed signed doublewords using signed saturation.
VPMOVUSQW convert unsigned quad-word values into unsigned double-word values using unsigned saturation.
The source operand is a ZMM/YMM/XMM register.
The destination operand Down-converted doubleword elements are written to the destination operand (the first operand) from the least-significant doubleword.
Doubleword elements of the destination operand are updated according to the writemask.
Bits (MAXVL-1:256/128/64) of the register destination are zeroed.EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

## Exceptions

- Other Exceptions
  > EVEX-encoded instruction, see Table2-53, "Type E6 Class Exception Conditions."
- SIMD Floating-Point Exceptions
  > None.

## Operation

```C
VPMOVQD instruction (EVEX encoded version) reg-reg form(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1i := j * 32m := j * 64IF k1[j] OR *no writemask*THEN DEST[i+31:i] := TruncateQuadWordToDWord (SRC[m+63:m])ELSE *zeroing-masking*; zeroing-maskingDEST[i+31:i] := 0FIFI;ENDFORDEST[MAXVL-1:VL/2] := 0;VPMOVQD instruction (EVEX encoded version) memory form(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1i := j * 32m := j * 64IF k1[j] OR *no writemask*THEN DEST[i+31:i] := TruncateQuadWordToDWord (SRC[m+63:m])ELSE *DEST[i+31:i] remains unchanged*; merging-maskingFI;ENDFORVPMOVSQD instruction (EVEX encoded version) reg-reg form(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1i := j * 32m := j * 64IF k1[j] OR *no writemask*THEN DEST[i+31:i] := SaturateSignedQuadWordToDWord (SRC[m+63:m])ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+31:i] remains unchanged*ELSE *zeroing-masking*; zeroing-maskingDEST[i+31:i] := 0FIFI;VPMOVSQD instruction (EVEX encoded version) memory form(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1i := j * 32m := j * 64IF k1[j] OR *no writemask*THEN DEST[i+31:i] := SaturateSignedQuadWordToDWord (SRC[m+63:m])ELSE *DEST[i+31:i] remains unchanged*; merging-maskingFI;ENDFORVPMOVUSQD instruction (EVEX encoded version) reg-reg form(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1i := j * 32m := j * 64IF k1[j] OR *no writemask*THEN DEST[i+31:i] := SaturateUnsignedQuadWordToDWord (SRC[m+63:m])ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+31:i] remains unchanged*ELSE *zeroing-masking*; zeroing-maskingDEST[i+31:i] := 0FIFI;ENDFORDEST[MAXVL-1:VL/2] := 0;VPMOVUSQD instruction (EVEX encoded version) memory form(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1i := j * 32m := j * 64IF k1[j] OR *no writemask*THEN DEST[i+31:i] := SaturateUnsignedQuadWordToDWord (SRC[m+63:m])ELSE *DEST[i+31:i] remains unchanged*; merging-maskingIntel C/C++ Compiler Intrinsic EquivalentsVPMOVQD __m256i _mm512_cvtepi64_epi32( __m512i a);VPMOVQD __m256i _mm512_mask_cvtepi64_epi32(__m256i s, __mmask8 k, __m512i a);VPMOVQD __m256i _mm512_maskz_cvtepi64_epi32( __mmask8 k, __m512i a);VPMOVQD void _mm512_mask_cvtepi64_storeu_epi32(void * d, __mmask8 k, __m512i a);VPMOVSQD __m256i _mm512_cvtsepi64_epi32( __m512i a);VPMOVSQD __m256i _mm512_mask_cvtsepi64_epi32(__m256i s, __mmask8 k, __m512i a);VPMOVSQD __m256i _mm512_maskz_cvtsepi64_epi32( __mmask8 k, __m512i a);VPMOVSQD void _mm512_mask_cvtsepi64_storeu_epi32(void * d, __mmask8 k, __m512i a);VPMOVUSQD __m256i _mm512_cvtusepi64_epi32( __m512i a);VPMOVUSQD __m256i _mm512_mask_cvtusepi64_epi32(__m256i s, __mmask8 k, __m512i a);VPMOVUSQD __m256i _mm512_maskz_cvtusepi64_epi32( __mmask8 k, __m512i a);VPMOVUSQD void _mm512_mask_cvtusepi64_storeu_epi32(void * d, __mmask8 k, __m512i a);VPMOVUSQD __m128i _mm256_cvtusepi64_epi32(__m256i a);VPMOVUSQD __m128i _mm256_mask_cvtusepi64_epi32(__m128i a, __mmask8 k, __m256i b);VPMOVUSQD __m128i _mm256_maskz_cvtusepi64_epi32( __mmask8 k, __m256i b);VPMOVUSQD void _mm256_mask_cvtusepi64_storeu_epi32(void * , __mmask8 k, __m256i b);VPMOVUSQD __m128i _mm_cvtusepi64_epi32(__m128i a);VPMOVUSQD __m128i _mm_mask_cvtusepi64_epi32(__m128i a, __mmask8 k, __m128i b);VPMOVUSQD __m128i _mm_maskz_cvtusepi64_epi32( __mmask8 k, __m128i b);VPMOVUSQD void _mm_mask_cvtusepi64_storeu_epi32(void * , __mmask8 k, __m128i b);VPMOVSQD __m128i _mm256_cvtsepi64_epi32(__m256i a);VPMOVSQD __m128i _mm256_mask_cvtsepi64_epi32(__m128i a, __mmask8 k, __m256i b);VPMOVSQD __m128i _mm256_maskz_cvtsepi64_epi32( __mmask8 k, __m256i b);VPMOVSQD void _mm256_mask_cvtsepi64_storeu_epi32(void * , __mmask8 k, __m256i b);VPMOVSQD __m128i _mm_cvtsepi64_epi32(__m128i a);VPMOVSQD __m128i _mm_mask_cvtsepi64_epi32(__m128i a, __mmask8 k, __m128i b);VPMOVSQD __m128i _mm_maskz_cvtsepi64_epi32( __mmask8 k, __m128i b);VPMOVSQD void _mm_mask_cvtsepi64_storeu_epi32(void * , __mmask8 k, __m128i b);VPMOVQD __m128i _mm256_cvtepi64_epi32(__m256i a);VPMOVQD __m128i _mm256_mask_cvtepi64_epi32(__m128i a, __mmask8 k, __m256i b);VPMOVQD __m128i _mm256_maskz_cvtepi64_epi32( __mmask8 k, __m256i b);VPMOVQD void _mm256_mask_cvtepi64_storeu_epi32(void * , __mmask8 k, __m256i b);VPMOVQD __m128i _mm_cvtepi64_epi32(__m128i a);VPMOVQD __m128i _mm_mask_cvtepi64_epi32(__m128i a, __mmask8 k, __m128i b);VPMOVQD __m128i _mm_maskz_cvtepi64_epi32( __mmask8 k, __m128i b);VPMOVQD void _mm_mask_cvtepi64_storeu_epi32(void * , __mmask8 k, __m128i b);
```
