// Seed: 1579872744
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_7(
      .id_0(1'b0 == id_2), .id_1(1), .id_2(id_6[1]), .id_3(1), .id_4(id_2), .id_5(1), .id_6(1)
  );
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  logic [7:0]
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_4,
      id_6,
      id_22
  );
  if (id_16) begin : LABEL_0
    wire  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ;
  end
  xnor primCall (
      id_2,
      id_13,
      id_16,
      id_23,
      id_6,
      id_20,
      id_15,
      id_3,
      id_18,
      id_21,
      id_28,
      id_17,
      id_25,
      id_26,
      id_10,
      id_27,
      id_11,
      id_9,
      id_7,
      id_12,
      id_8
  );
  always @((id_19), posedge id_15) begin : LABEL_0
    id_27[1'b0] <= 1;
  end
  wire id_52, id_53, id_54;
endmodule
