Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 83B6F2414F4
	for <lists+linux-kernel@lfdr.de>; Tue, 11 Aug 2020 04:29:40 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728422AbgHKC3h (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Mon, 10 Aug 2020 22:29:37 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52998 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728408AbgHKC3h (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 10 Aug 2020 22:29:37 -0400
Received: from mail-wr1-x443.google.com (mail-wr1-x443.google.com [IPv6:2a00:1450:4864:20::443])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C8A79C06174A
        for <linux-kernel@vger.kernel.org>; Mon, 10 Aug 2020 19:29:36 -0700 (PDT)
Received: by mail-wr1-x443.google.com with SMTP id a14so9998777wra.5
        for <linux-kernel@vger.kernel.org>; Mon, 10 Aug 2020 19:29:36 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=chromium.org; s=google;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc:content-transfer-encoding;
        bh=X/70H9Q9Fhe0k/LriAao6FGlrMhsC+D8fqJ9Zp1ZId4=;
        b=N2WbK4V7NzZoluibv/IR/Gzljh6tqtfJ/HQoZPGT8RLzw4W9/AYC6qP+gJsB9ipiQr
         +uptnGJbKGryZfnLgJxPqBQngbIbplDCSCXKV9762jRcXc0oT4S/4EqAsN+t0cQC3yRC
         wviLx4Exwt8aWJVNWbWd4WzlufM9CTBKe82YM=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc:content-transfer-encoding;
        bh=X/70H9Q9Fhe0k/LriAao6FGlrMhsC+D8fqJ9Zp1ZId4=;
        b=bd/mX/JHlUmyShDIByDUgNAv0nacDOBkI4GSylhblWXkOtWIgzbDDsnXRF7IH+IGhc
         hNzhrtkh8GoR5KJDAu3iEhnCn+YLJWT8l3dhFTJ4/Nn3oe3yRoS6EqAXyMyFtSg7+Q61
         hSEVmdNd+cGO5rxvvprrGDExIHXWeO2fGG4q6V/AXMGHOs4DMn8ycQWz5ijJP+0rCmyM
         JbX5uAHfRKrkSRCldTKNjgjS/JLf0PAWWWylln5hKDTfvgZCo6zbHFkF4vWUC0fPu3TV
         NOJyLqyAD3w6Y9zhZPRDpiNwk7qhdv+cElMu/0LNVPNaCNJ7EdXfnWUz3bSqPiQSe6rA
         TjGw==
X-Gm-Message-State: AOAM531FRYL80RUkcD4bmv+zxsgEwgcmHR+pnjlBew/Rzzdbi/k4MAF2
        O6eaQHlyAbR8Cc4MZFFTmzazbjlQAyZkr6NPZX8abg==
X-Google-Smtp-Source: ABdhPJzoRKjULwzqB/GeoCyOIzYWNcIXL9vijf50RkDSGdI+bzliEeuAID29pjnEQwhlgwEAwuRgznr6tbIy4cY97Hg=
X-Received: by 2002:a5d:42c5:: with SMTP id t5mr27393019wrr.370.1597112975525;
 Mon, 10 Aug 2020 19:29:35 -0700 (PDT)
MIME-Version: 1.0
References: <1596020585-11517-1-git-send-email-brent.lu@intel.com>
 <1596198365-10105-1-git-send-email-brent.lu@intel.com> <1596198365-10105-3-git-send-email-brent.lu@intel.com>
 <s5h5za3ajvb.wl-tiwai@suse.de> <DM6PR11MB3642AE90DF98956CCEDE6C2F974F0@DM6PR11MB3642.namprd11.prod.outlook.com>
 <s5hd04a90o4.wl-tiwai@suse.de> <DM6PR11MB3642B5BC2E1E0708088526D8974D0@DM6PR11MB3642.namprd11.prod.outlook.com>
 <63bca214-3434-16c6-1b60-adf323aec554@linux.intel.com> <DM6PR11MB3642D9BE1E5DAAB8B78B84B0974D0@DM6PR11MB3642.namprd11.prod.outlook.com>
 <s5hpn873by6.wl-tiwai@suse.de> <DM6PR11MB36423A9D28134811AD5A911F974A0@DM6PR11MB3642.namprd11.prod.outlook.com>
 <6466847a-8aae-24f7-d727-36ba75e95f98@linux.intel.com> <DM6PR11MB364259049769F6EF3B84AABD97480@DM6PR11MB3642.namprd11.prod.outlook.com>
 <3f3baf5e-f73d-9cd6-cbfb-36746071e126@linux.intel.com> <CAGvk5PohOP0Yv22tb53EX=ZLB9_vOMb=iujTh64OvHmjC1d4mg@mail.gmail.com>
 <DM6PR11MB3642AC7F8EC47EB48B384D4797450@DM6PR11MB3642.namprd11.prod.outlook.com>
In-Reply-To: <DM6PR11MB3642AC7F8EC47EB48B384D4797450@DM6PR11MB3642.namprd11.prod.outlook.com>
From:   Yu-Hsuan Hsu <yuhsuan@chromium.org>
Date:   Tue, 11 Aug 2020 10:29:24 +0800
Message-ID: <CAGvk5PogmqfEnFRA8hzby+AGgbOSvbELamh_1=eA9KTpyBMPYQ@mail.gmail.com>
Subject: Re: [PATCH v3 2/2] ASoC: Intel: Add period size constraint on strago board
To:     "Lu, Brent" <brent.lu@intel.com>
Cc:     Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>,
        Takashi Iwai <tiwai@suse.de>,
        Guennadi Liakhovetski <guennadi.liakhovetski@linux.intel.com>,
        "alsa-devel@alsa-project.org" <alsa-devel@alsa-project.org>,
        Kai Vehmanen <kai.vehmanen@linux.intel.com>,
        Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>,
        "Rojewski, Cezary" <cezary.rojewski@intel.com>,
        Takashi Iwai <tiwai@suse.com>,
        Jie Yang <yang.jie@linux.intel.com>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "yuhsuan@google.com" <yuhsuan@google.com>,
        Liam Girdwood <liam.r.girdwood@linux.intel.com>,
        Sam McNally <sammc@chromium.org>,
        Mark Brown <broonie@kernel.org>,
        Ranjani Sridharan <ranjani.sridharan@linux.intel.com>,
        Daniel Stuart <daniel.stuart14@gmail.com>,
        Andy Shevchenko <andriy.shevchenko@linux.intel.com>,
        Damian van Soelen <dj.vsoelen@gmail.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Lu, Brent <brent.lu@intel.com> =E6=96=BC 2020=E5=B9=B48=E6=9C=8811=E6=97=A5=
 =E9=80=B1=E4=BA=8C =E4=B8=8A=E5=8D=8810:17=E5=AF=AB=E9=81=93=EF=BC=9A
>
> >
> > Sorry for the late reply. CRAS does not set the period size when using =
it.
> > The default period size is 256, which consumes the samples quickly(abou=
t 49627
> > fps when the rate is 48000 fps) at the beginning of the playback.
> > Since CRAS write samples with the fixed frequency, it triggers underrun=
s
> > immidiately.
> >
> > According to Brent, the DSP is using 240 period regardless the hw_param=
. If the
> > period size is 256, DSP will read 256 samples each time but only consum=
e 240
> > samples until the ring buffer of DSP is full. This behavior makes the s=
amples in
> > the ring buffer of kernel consumed quickly. (Not sure whether the expla=
nation is
> > correct. Need Brent to confirm it.)
> >
> > Unfortunately, we can not change the behavior of DSP. After some experi=
ments,
> > we found that the issue can be fixed if we set the period size to 240. =
With the
> > same frequency as the DSP, the samples are consumed stably. Because eve=
ryone
> > can trigger this issue when using the driver without setting the period=
 size, we
> > think it is a general issue that should be fixed in the kernel.
>
> I check the code and just realized CRAS does nothing but request maximum =
buffer
> size. As I know the application needs to decide the buffer time and perio=
d time so
> ALSA could generate a hw_param structure with proper period size instead =
of using
> fixed constraint in machine driver because driver has no idea about the l=
atency you
> want.
>
> You can use snd_pcm_hw_params_set_buffer_time_near() and
> snd_pcm_hw_params_set_period_time_near() to get a proper configuration of
> buffer and period parameters according to the latency requirement. In the=
 CRAS
> code, there is a UCM variable to support this: DmaPeriodMicrosecs. I test=
ed it on
> Celes and it looks quite promising. It seems to me that adding constraint=
 in machine
> driver is not necessary.
>
> SectionDevice."Speaker".0 {
>         Value {
>                 PlaybackPCM "hw:chtrt5650,0"
>                 DmaPeriodMicrosecs "5000"
> ...
>
> [   52.434761] sound pcmC1D0p: hw_param
> [   52.434767] sound pcmC1D0p:   ACCESS 0x1
> [   52.434770] sound pcmC1D0p:   FORMAT 0x4
> [   52.434772] sound pcmC1D0p:   SUBFORMAT 0x1
> [   52.434776] sound pcmC1D0p:   SAMPLE_BITS [16:16]
> [   52.434779] sound pcmC1D0p:   FRAME_BITS [32:32]
> [   52.434782] sound pcmC1D0p:   CHANNELS [2:2]
> [   52.434785] sound pcmC1D0p:   RATE [48000:48000]
> [   52.434788] sound pcmC1D0p:   PERIOD_TIME [5000:5000]
> [   52.434791] sound pcmC1D0p:   PERIOD_SIZE [240:240]
> [   52.434794] sound pcmC1D0p:   PERIOD_BYTES [960:960]
> [   52.434797] sound pcmC1D0p:   PERIODS [852:852]
> [   52.434799] sound pcmC1D0p:   BUFFER_TIME [4260000:4260000]
> [   52.434802] sound pcmC1D0p:   BUFFER_SIZE [204480:204480]
> [   52.434805] sound pcmC1D0p:   BUFFER_BYTES [817920:817920]
> [   52.434808] sound pcmC1D0p:   TICK_TIME [0:0]
>
> Regards,
> Brent
Hi Brent,

Yes, I know we can do it to fix the issue as well. As I mentioned
before, we wanted to fix it in kernel because it is a real issue,
isn't it? Basically, a driver should work with any param it supports.
But in this case, everyone can trigger underrun if he or she does not
the period size to 240. If you still think it's not necessary, I can
modify UCM to make CRAS set the appropriate period size.

Thanks,
Yu-Hsuan

>
> >
> > Thanks,
> > Yu-Hsuan
