#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Aug 14 12:25:31 2024
# Process ID: 4895
# Current directory: /home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/design_1_rst_ps7_0_100M_0_synth_1
# Command line: vivado -log design_1_rst_ps7_0_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_ps7_0_100M_0.tcl
# Log file: /home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.vds
# Journal file: /home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/design_1_rst_ps7_0_100M_0_synth_1/vivado.jou
# Running On        :archlinux
# Platform          :Arch
# Operating System  :Arch Linux
# Processor Detail  :AMD Ryzen 5 5600U with Radeon Graphics
# CPU Frequency     :2295.920 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16075 MB
# Swap memory       :4294 MB
# Total Virtual     :20370 MB
# Available Virtual :13850 MB
#-----------------------------------------------------------
source design_1_rst_ps7_0_100M_0.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1408.426 ; gain = 0.023 ; free physical = 5168 ; free virtual = 9403
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SOCExtraFeatures/SoCStatistics/SoCStatistics/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/admin/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_100M_0
Command: synth_design -top design_1_rst_ps7_0_100M_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2160.641 ; gain = 411.746 ; free physical = 190 ; free virtual = 1442
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/admin/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/admin/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/admin/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (0#1) [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2250.609 ; gain = 501.715 ; free physical = 191 ; free virtual = 662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2268.422 ; gain = 519.527 ; free physical = 187 ; free virtual = 632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2268.422 ; gain = 519.527 ; free physical = 187 ; free virtual = 631
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.359 ; gain = 0.000 ; free physical = 187 ; free virtual = 579
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_rst_ps7_0_100M_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_rst_ps7_0_100M_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/design_1_rst_ps7_0_100M_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/admin/Desktop/SayanSir/SOCExtraFeatures/SoCExtraFeatures_VIVADO/DMA/DMA.runs/design_1_rst_ps7_0_100M_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.172 ; gain = 0.000 ; free physical = 108 ; free virtual = 297
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2402.172 ; gain = 0.000 ; free physical = 180 ; free virtual = 334
INFO: [Designutils 20-5008] Incremental synthesis strategy off
