
 * rtl8306.c: RTL8306S switch driver
 *
 * Copyright (C) 2009 Felix Fietkau <nbd@nbd.name>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 #define DEBUG 1 Global (PHY0)  inverted  CPU port number  Enable CPU port function  Enable CPU port tag insertion  Enable CPU port tag removal  Enable CPU port tag checking  bit is inverted  flush  flush  unimplemented  unimplemented  restart autonegotiation if enabled  disable rx/tx from PHYs  save trunking status  trunk port 3 and 4
	 * XXX: Big WTF, but RealTek seems to do it  execute the software reset  wait for the reset to complete,
	 * but don't wait for too long  enable rx/tx from PHYs  restore trunking settings  initialize cpu port settings  reset all vlans  default to port isolation  all bits set  access to phy register 22 on port 4/5
	 * needs phy status save/restore  in case the link changes from down to up, the register is only updated on read  fix up PVIDs for added ports  fix up PVIDs for removed ports, default to last vlan  Only init the switch for the primary PHY  Attach to primary LAN port and WAN port 
		 * share one rtl_priv instance between virtual phy
		 * devices on the same bus
		  Only for WAN  Restart autonegotiation  WAN  LAN 
	 * Bypass generic PHY status read,
	 * it doesn't work with this switch
	 
 * rtl8306.c: RTL8306S switch driver
 *
 * Copyright (C) 2009 Felix Fietkau <nbd@nbd.name>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 #define DEBUG 1 Global (PHY0)  inverted  CPU port number  Enable CPU port function  Enable CPU port tag insertion  Enable CPU port tag removal  Enable CPU port tag checking  bit is inverted  flush  flush  unimplemented  unimplemented  restart autonegotiation if enabled  disable rx/tx from PHYs  save trunking status  trunk port 3 and 4
	 * XXX: Big WTF, but RealTek seems to do it  execute the software reset  wait for the reset to complete,
	 * but don't wait for too long  enable rx/tx from PHYs  restore trunking settings  initialize cpu port settings  reset all vlans  default to port isolation  all bits set  access to phy register 22 on port 4/5
	 * needs phy status save/restore  in case the link changes from down to up, the register is only updated on read  fix up PVIDs for added ports  fix up PVIDs for removed ports, default to last vlan  Only init the switch for the primary PHY  Attach to primary LAN port and WAN port 
		 * share one rtl_priv instance between virtual phy
		 * devices on the same bus
		  Only for WAN  Restart autonegotiation  WAN  LAN 
	 * Bypass generic PHY status read,
	 * it doesn't work with this switch
	 