
*** Running vivado
    with args -log Datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Datapath.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Datapath.tcl -notrace
Command: synth_design -top Datapath -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7596 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.125 ; gain = 99.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/New folder/Datapath.v:21]
INFO: [Synth 8-6157] synthesizing module 'NBitRegister' [D:/New folder/NBitRegister.v:23]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUX2x1' [D:/New folder/MUX2x1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1' (1#1) [D:/New folder/MUX2x1.v:23]
INFO: [Synth 8-6157] synthesizing module 'DFlipFlop' [D:/New folder/DFlipFlop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DFlipFlop' (2#1) [D:/New folder/DFlipFlop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NBitRegister' (3#1) [D:/New folder/NBitRegister.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstMem' [D:/New folder/InstMem.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstMem' (4#1) [D:/New folder/InstMem.v:22]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/New folder/ControlUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [D:/New folder/ControlUnit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALUop' does not match port width (2) of module 'ControlUnit' [D:/New folder/Datapath.v:55]
INFO: [Synth 8-6157] synthesizing module 'ALUControlUnit' [D:/New folder/ALUControlUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUControlUnit' (6#1) [D:/New folder/ALUControlUnit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ALUop' does not match port width (2) of module 'ALUControlUnit' [D:/New folder/Datapath.v:58]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/New folder/RegFile.v:23]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-567] referenced signal 'RegWrite' should be on the sensitivity list [D:/New folder/RegFile.v:37]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [D:/New folder/RegFile.v:37]
WARNING: [Synth 8-567] referenced signal 'dest' should be on the sensitivity list [D:/New folder/RegFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (7#1) [D:/New folder/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [D:/New folder/ImmGen.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (8#1) [D:/New folder/ImmGen.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/New folder/ALU.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RCA' [D:/New folder/RCA.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [D:/New folder/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (9#1) [D:/New folder/FullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RCA' (10#1) [D:/New folder/RCA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/New folder/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/New folder/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (12#1) [D:/New folder/DataMem.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (6) of module 'DataMem' [D:/New folder/Datapath.v:96]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft' [D:/New folder/ShiftLeft.v:23]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft' (13#1) [D:/New folder/ShiftLeft.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'CarryIn' does not match port width (1) of module 'RCA' [D:/New folder/Datapath.v:107]
WARNING: [Synth 8-689] width (1) of port connection 'Sum' does not match port width (32) of module 'RCA' [D:/New folder/Datapath.v:107]
WARNING: [Synth 8-350] instance 'rca1' of module 'RCA' requires 5 connections, but only 4 given [D:/New folder/Datapath.v:107]
WARNING: [Synth 8-689] width (32) of port connection 'CarryIn' does not match port width (1) of module 'RCA' [D:/New folder/Datapath.v:113]
WARNING: [Synth 8-689] width (1) of port connection 'Sum' does not match port width (32) of module 'RCA' [D:/New folder/Datapath.v:113]
WARNING: [Synth 8-350] instance 'rca2' of module 'RCA' requires 5 connections, but only 4 given [D:/New folder/Datapath.v:113]
WARNING: [Synth 8-3848] Net PC4 in module/entity Datapath does not have driver. [D:/New folder/Datapath.v:110]
WARNING: [Synth 8-3848] Net TargetAddress in module/entity Datapath does not have driver. [D:/New folder/Datapath.v:105]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (14#1) [D:/New folder/Datapath.v:21]
WARNING: [Synth 8-3331] design ShiftLeft has unconnected port A[31]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[19]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[18]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[17]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[16]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[15]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[14]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[13]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[12]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[6]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[3]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[2]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst[0]
WARNING: [Synth 8-3331] design RegFile has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.781 ; gain = 153.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.781 ; gain = 153.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.781 ; gain = 153.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ALUsel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [D:/New folder/ControlUnit.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [D:/New folder/ControlUnit.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [D:/New folder/ControlUnit.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [D:/New folder/ControlUnit.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [D:/New folder/ControlUnit.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [D:/New folder/ControlUnit.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [D:/New folder/ControlUnit.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'ALUsel_reg' [D:/New folder/ALUControlUnit.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[31]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[30]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[29]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[28]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[27]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[26]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[25]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[24]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[23]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[22]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[21]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[20]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[19]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[18]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[17]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[16]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[15]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[14]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[13]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[12]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[11]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[10]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[9]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[8]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[7]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[6]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[5]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[4]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[3]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[2]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[1]' [D:/New folder/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'registers_reg[0]' [D:/New folder/RegFile.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 410.781 ; gain = 153.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 96    
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 79    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Datapath 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
Module MUX2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module InstMem 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
Module ALUControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
Module FullAdder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module DataMem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design RegFile has unconnected port clk
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[31][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[31][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[30][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[30][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[29][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[29][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[28][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[28][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[27][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[27][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[26][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[26][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[25][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[25][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[24][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[24][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[23][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[23][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[22][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[22][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[21][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[21][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[20][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[20][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[19][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[19][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[18][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[18][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[17][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[17][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[16][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[16][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[31][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[31][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[30][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[30][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[29][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[29][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[28][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[28][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[27][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[27][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[26][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[26][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[25][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[25][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[24][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[24][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[23][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[23][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[22][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[22][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[21][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[21][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[20][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[20][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[19][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[19][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[18][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[18][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[17][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[17][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[16][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[16][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[31][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[31][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[30][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[30][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[29][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[29][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[28][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[28][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[27][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[27][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[26][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[26][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[25][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[25][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[24][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[24][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[23][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[23][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[22][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[22][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[21][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[21][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[20][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[20][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[19][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[19][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[18][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[18][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[17][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[17][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[16][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[16][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[31][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[31][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[30][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \regfile/registers_reg[30][29]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'nBitRegister/Gen_Modules[0].flip_flop/Q_reg' (FDC) to 'nBitRegister/Gen_Modules[12].flip_flop/Q_reg'
INFO: [Synth 8-3886] merging instance 'nBitRegister/Gen_Modules[1].flip_flop/Q_reg' (FDC) to 'nBitRegister/Gen_Modules[12].flip_flop/Q_reg'
INFO: [Synth 8-3886] merging instance 'nBitRegister/Gen_Modules[6].flip_flop/Q_reg' (FDC) to 'nBitRegister/Gen_Modules[12].flip_flop/Q_reg'
INFO: [Synth 8-3886] merging instance 'nBitRegister/Gen_Modules[7].flip_flop/Q_reg' (FDC) to 'nBitRegister/Gen_Modules[12].flip_flop/Q_reg'
INFO: [Synth 8-3886] merging instance 'nBitRegister/Gen_Modules[8].flip_flop/Q_reg' (FDC) to 'nBitRegister/Gen_Modules[12].flip_flop/Q_reg'
INFO: [Synth 8-3886] merging instance 'nBitRegister/Gen_Modules[9].flip_flop/Q_reg' (FDC) to 'nBitRegister/Gen_Modules[12].flip_flop/Q_reg'
INFO: [Synth 8-3886] merging instance 'nBitRegister/Gen_Modules[10].flip_flop/Q_reg' (FDC) to 'nBitRegister/Gen_Modules[12].flip_flop/Q_reg'
INFO: [Synth 8-3886] merging instance 'nBitRegister/Gen_Modules[11].flip_flop/Q_reg' (FDC) to 'nBitRegister/Gen_Modules[12].flip_flop/Q_reg'
INFO: [Synth 8-3886] merging instance 'nBitRegister/Gen_Modules[12].flip_flop/Q_reg' (FDC) to 'nBitRegister/Gen_Modules[4].flip_flop/Q_reg'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[31][31]' (LDC) to 'regfile/registers_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[30][31]' (LDC) to 'regfile/registers_reg[29][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[29][31]' (LDC) to 'regfile/registers_reg[28][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[28][31]' (LDC) to 'regfile/registers_reg[27][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[27][31]' (LDC) to 'regfile/registers_reg[26][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[26][31]' (LDC) to 'regfile/registers_reg[25][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[25][31]' (LDC) to 'regfile/registers_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[24][31]' (LDC) to 'regfile/registers_reg[23][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[23][31]' (LDC) to 'regfile/registers_reg[22][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[22][31]' (LDC) to 'regfile/registers_reg[21][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[21][31]' (LDC) to 'regfile/registers_reg[20][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[20][31]' (LDC) to 'regfile/registers_reg[19][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[19][31]' (LDC) to 'regfile/registers_reg[18][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[18][31]' (LDC) to 'regfile/registers_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[17][31]' (LDC) to 'regfile/registers_reg[16][31]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[31][30]' (LDC) to 'regfile/registers_reg[30][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[30][30]' (LDC) to 'regfile/registers_reg[29][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[29][30]' (LDC) to 'regfile/registers_reg[28][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[28][30]' (LDC) to 'regfile/registers_reg[27][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[27][30]' (LDC) to 'regfile/registers_reg[26][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[26][30]' (LDC) to 'regfile/registers_reg[25][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[25][30]' (LDC) to 'regfile/registers_reg[24][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[24][30]' (LDC) to 'regfile/registers_reg[23][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[23][30]' (LDC) to 'regfile/registers_reg[22][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[22][30]' (LDC) to 'regfile/registers_reg[21][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[21][30]' (LDC) to 'regfile/registers_reg[20][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[20][30]' (LDC) to 'regfile/registers_reg[19][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[19][30]' (LDC) to 'regfile/registers_reg[18][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[18][30]' (LDC) to 'regfile/registers_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[17][30]' (LDC) to 'regfile/registers_reg[16][30]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[31][28]' (LDC) to 'regfile/registers_reg[30][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[30][28]' (LDC) to 'regfile/registers_reg[29][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[29][28]' (LDC) to 'regfile/registers_reg[28][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[28][28]' (LDC) to 'regfile/registers_reg[27][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[27][28]' (LDC) to 'regfile/registers_reg[26][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[26][28]' (LDC) to 'regfile/registers_reg[25][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[25][28]' (LDC) to 'regfile/registers_reg[24][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[24][28]' (LDC) to 'regfile/registers_reg[23][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[23][28]' (LDC) to 'regfile/registers_reg[22][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[22][28]' (LDC) to 'regfile/registers_reg[21][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[21][28]' (LDC) to 'regfile/registers_reg[20][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[20][28]' (LDC) to 'regfile/registers_reg[19][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[19][28]' (LDC) to 'regfile/registers_reg[18][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[18][28]' (LDC) to 'regfile/registers_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[17][28]' (LDC) to 'regfile/registers_reg[16][28]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[31][29]' (LDC) to 'regfile/registers_reg[30][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[30][29]' (LDC) to 'regfile/registers_reg[29][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[29][29]' (LDC) to 'regfile/registers_reg[28][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[28][29]' (LDC) to 'regfile/registers_reg[27][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[27][29]' (LDC) to 'regfile/registers_reg[26][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[26][29]' (LDC) to 'regfile/registers_reg[25][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[25][29]' (LDC) to 'regfile/registers_reg[24][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[24][29]' (LDC) to 'regfile/registers_reg[23][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[23][29]' (LDC) to 'regfile/registers_reg[22][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[22][29]' (LDC) to 'regfile/registers_reg[21][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[21][29]' (LDC) to 'regfile/registers_reg[20][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[20][29]' (LDC) to 'regfile/registers_reg[19][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[19][29]' (LDC) to 'regfile/registers_reg[18][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[18][29]' (LDC) to 'regfile/registers_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[17][29]' (LDC) to 'regfile/registers_reg[16][29]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[31][26]' (LDC) to 'regfile/registers_reg[30][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[30][26]' (LDC) to 'regfile/registers_reg[29][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[29][26]' (LDC) to 'regfile/registers_reg[28][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[28][26]' (LDC) to 'regfile/registers_reg[27][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[27][26]' (LDC) to 'regfile/registers_reg[26][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[26][26]' (LDC) to 'regfile/registers_reg[25][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[25][26]' (LDC) to 'regfile/registers_reg[24][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[24][26]' (LDC) to 'regfile/registers_reg[23][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[23][26]' (LDC) to 'regfile/registers_reg[22][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[22][26]' (LDC) to 'regfile/registers_reg[21][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[21][26]' (LDC) to 'regfile/registers_reg[20][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[20][26]' (LDC) to 'regfile/registers_reg[19][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[19][26]' (LDC) to 'regfile/registers_reg[18][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[18][26]' (LDC) to 'regfile/registers_reg[17][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[17][26]' (LDC) to 'regfile/registers_reg[16][26]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[31][25]' (LDC) to 'regfile/registers_reg[30][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[30][25]' (LDC) to 'regfile/registers_reg[29][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[29][25]' (LDC) to 'regfile/registers_reg[28][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[28][25]' (LDC) to 'regfile/registers_reg[27][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[27][25]' (LDC) to 'regfile/registers_reg[26][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[26][25]' (LDC) to 'regfile/registers_reg[25][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[25][25]' (LDC) to 'regfile/registers_reg[24][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[24][25]' (LDC) to 'regfile/registers_reg[23][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[23][25]' (LDC) to 'regfile/registers_reg[22][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[22][25]' (LDC) to 'regfile/registers_reg[21][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[21][25]' (LDC) to 'regfile/registers_reg[20][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[20][25]' (LDC) to 'regfile/registers_reg[19][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[19][25]' (LDC) to 'regfile/registers_reg[18][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[18][25]' (LDC) to 'regfile/registers_reg[17][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[17][25]' (LDC) to 'regfile/registers_reg[16][25]'
INFO: [Synth 8-3886] merging instance 'regfile/registers_reg[31][24]' (LDC) to 'regfile/registers_reg[30][24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUcu/ALUsel_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ALUcu/ALUsel_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUcu/ALUsel_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nBitRegister/Gen_Modules[5].flip_flop/Q_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\controlUnit/RegWrite_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controlUnit/MemWrite_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\controlUnit/MemRead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controlUnit/Branch_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\controlUnit/ALUSrc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controlUnit/ALUop_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUcu/ALUsel_reg[2] )
WARNING: [Synth 8-3332] Sequential element (controlUnit/Branch_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (controlUnit/MemRead_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (controlUnit/ALUop_reg[1]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (controlUnit/ALUop_reg[0]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (controlUnit/MemWrite_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (controlUnit/ALUSrc_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (controlUnit/RegWrite_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (ALUcu/ALUsel_reg[3]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (ALUcu/ALUsel_reg[2]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (ALUcu/ALUsel_reg[1]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (ALUcu/ALUsel_reg[0]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][31]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][30]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][29]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][28]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][27]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][26]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][25]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][24]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][23]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][22]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][21]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][20]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][19]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][18]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][17]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][16]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][15]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][14]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][13]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][12]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][11]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][10]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][9]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][8]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][7]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][6]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][5]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][4]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][3]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][2]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][1]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (regfile/registers_reg[1][0]) is unused and will be removed from module Datapath.
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[31] with 1st driver pin 'PCInput0_inferred/PCInput_reg[31]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[31] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[31] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[30] with 1st driver pin 'PCInput0_inferred/PCInput_reg[30]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[30] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[30] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[29] with 1st driver pin 'PCInput0_inferred/PCInput_reg[29]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[29] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[29] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[28] with 1st driver pin 'PCInput0_inferred/PCInput_reg[28]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[28] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[28] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[27] with 1st driver pin 'PCInput0_inferred/PCInput_reg[27]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[27] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[27] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[26] with 1st driver pin 'PCInput0_inferred/PCInput_reg[26]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[26] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[26] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[25] with 1st driver pin 'PCInput0_inferred/PCInput_reg[25]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[25] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[25] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[24] with 1st driver pin 'PCInput0_inferred/PCInput_reg[24]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[24] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[24] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[23] with 1st driver pin 'PCInput0_inferred/PCInput_reg[23]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[23] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[23] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[22] with 1st driver pin 'PCInput0_inferred/PCInput_reg[22]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[22] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[22] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[21] with 1st driver pin 'PCInput0_inferred/PCInput_reg[21]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[21] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[21] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[20] with 1st driver pin 'PCInput0_inferred/PCInput_reg[20]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[20] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[20] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[19] with 1st driver pin 'PCInput0_inferred/PCInput_reg[19]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[19] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[19] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[18] with 1st driver pin 'PCInput0_inferred/PCInput_reg[18]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[18] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[18] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[17] with 1st driver pin 'PCInput0_inferred/PCInput_reg[17]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[17] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[17] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[16] with 1st driver pin 'PCInput0_inferred/PCInput_reg[16]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[16] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[16] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[15] with 1st driver pin 'PCInput0_inferred/PCInput_reg[15]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[15] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[15] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[14] with 1st driver pin 'PCInput0_inferred/PCInput_reg[14]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[14] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[14] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[13] with 1st driver pin 'PCInput0_inferred/PCInput_reg[13]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[13] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[13] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[12] with 1st driver pin 'PCInput0_inferred/PCInput_reg[12]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[12] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[12] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[11] with 1st driver pin 'PCInput0_inferred/PCInput_reg[11]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[11] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[11] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[10] with 1st driver pin 'PCInput0_inferred/PCInput_reg[10]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[10] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[10] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[9] with 1st driver pin 'PCInput0_inferred/PCInput_reg[9]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[9] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[9] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[8] with 1st driver pin 'PCInput0_inferred/PCInput_reg[8]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[8] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[8] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[7] with 1st driver pin 'PCInput0_inferred/PCInput_reg[7]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[7] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[7] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[6] with 1st driver pin 'PCInput0_inferred/PCInput_reg[6]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[6] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[6] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[5] with 1st driver pin 'PCInput0_inferred/PCInput_reg[5]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[5] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[5] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[4] with 1st driver pin 'PCInput0_inferred/PCInput_reg[4]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[4] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[4] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[3] with 1st driver pin 'PCInput0_inferred/PCInput_reg[3]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[3] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[3] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[2] with 1st driver pin 'PCInput0_inferred/PCInput_reg[2]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[2] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[2] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[1] with 1st driver pin 'PCInput0_inferred/PCInput_reg[1]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[1] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[1] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[0] with 1st driver pin 'PCInput0_inferred/PCInput_reg[0]' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net A[0] with 2nd driver pin 'GND' [D:/New folder/Datapath.v:117]
CRITICAL WARNING: [Synth 8-5559] multi-driven net A[0] is connected to constant driver, other driver is ignored [D:/New folder/Datapath.v:117]
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[5].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[13].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[14].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[15].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[16].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[17].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[18].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[19].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[20].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[21].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[22].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[23].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[24].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[25].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[26].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[27].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[28].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[29].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[30].flip_flop/Q_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (nBitRegister/Gen_Modules[31].flip_flop/Q_reg) is unused and will be removed from module Datapath.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 545.812 ; gain = 288.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------+-----------+----------------------+-----------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------+-----------+----------------------+-----------------+
|Datapath    | dataMem/mem_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+-----------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 545.812 ; gain = 288.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------+-----------+----------------------+-----------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------+-----------+----------------------+-----------------+
|Datapath    | dataMem/mem_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+-----------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 545.812 ; gain = 288.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 545.812 ; gain = 288.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 545.812 ; gain = 288.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 545.812 ; gain = 288.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 545.812 ; gain = 288.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 545.812 ; gain = 288.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 545.812 ; gain = 288.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     1|
|3     |LUT2     |     2|
|4     |LUT5     |     1|
|5     |RAM64X1S |     1|
|6     |IBUF     |     7|
|7     |OBUF     |    29|
+------+---------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |    42|
|2     |  dataMem |DataMem |     2|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 545.812 ; gain = 288.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 96 critical warnings and 2247 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 545.812 ; gain = 288.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 545.812 ; gain = 288.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 233 Warnings, 96 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 654.465 ; gain = 410.645
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AUC/Risc v/Risc v.runs/synth_1/Datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Datapath_utilization_synth.rpt -pb Datapath_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.039 . Memory (MB): peak = 654.465 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 01:04:18 2024...
