|CPU_TEST_Sim
cpuClk => cpu1:main_processor.clk
memClk => system_memory:main_memory.clock
memClk => cpu1:main_processor.mem_clk
rst => cpu1:main_processor.rst
outA[0] <= cpu1:main_processor.dOutA[0]
outA[1] <= cpu1:main_processor.dOutA[1]
outA[2] <= cpu1:main_processor.dOutA[2]
outA[3] <= cpu1:main_processor.dOutA[3]
outA[4] <= cpu1:main_processor.dOutA[4]
outA[5] <= cpu1:main_processor.dOutA[5]
outA[6] <= cpu1:main_processor.dOutA[6]
outA[7] <= cpu1:main_processor.dOutA[7]
outA[8] <= cpu1:main_processor.dOutA[8]
outA[9] <= cpu1:main_processor.dOutA[9]
outA[10] <= cpu1:main_processor.dOutA[10]
outA[11] <= cpu1:main_processor.dOutA[11]
outA[12] <= cpu1:main_processor.dOutA[12]
outA[13] <= cpu1:main_processor.dOutA[13]
outA[14] <= cpu1:main_processor.dOutA[14]
outA[15] <= cpu1:main_processor.dOutA[15]
outA[16] <= cpu1:main_processor.dOutA[16]
outA[17] <= cpu1:main_processor.dOutA[17]
outA[18] <= cpu1:main_processor.dOutA[18]
outA[19] <= cpu1:main_processor.dOutA[19]
outA[20] <= cpu1:main_processor.dOutA[20]
outA[21] <= cpu1:main_processor.dOutA[21]
outA[22] <= cpu1:main_processor.dOutA[22]
outA[23] <= cpu1:main_processor.dOutA[23]
outA[24] <= cpu1:main_processor.dOutA[24]
outA[25] <= cpu1:main_processor.dOutA[25]
outA[26] <= cpu1:main_processor.dOutA[26]
outA[27] <= cpu1:main_processor.dOutA[27]
outA[28] <= cpu1:main_processor.dOutA[28]
outA[29] <= cpu1:main_processor.dOutA[29]
outA[30] <= cpu1:main_processor.dOutA[30]
outA[31] <= cpu1:main_processor.dOutA[31]
outB[0] <= cpu1:main_processor.dOutB[0]
outB[1] <= cpu1:main_processor.dOutB[1]
outB[2] <= cpu1:main_processor.dOutB[2]
outB[3] <= cpu1:main_processor.dOutB[3]
outB[4] <= cpu1:main_processor.dOutB[4]
outB[5] <= cpu1:main_processor.dOutB[5]
outB[6] <= cpu1:main_processor.dOutB[6]
outB[7] <= cpu1:main_processor.dOutB[7]
outB[8] <= cpu1:main_processor.dOutB[8]
outB[9] <= cpu1:main_processor.dOutB[9]
outB[10] <= cpu1:main_processor.dOutB[10]
outB[11] <= cpu1:main_processor.dOutB[11]
outB[12] <= cpu1:main_processor.dOutB[12]
outB[13] <= cpu1:main_processor.dOutB[13]
outB[14] <= cpu1:main_processor.dOutB[14]
outB[15] <= cpu1:main_processor.dOutB[15]
outB[16] <= cpu1:main_processor.dOutB[16]
outB[17] <= cpu1:main_processor.dOutB[17]
outB[18] <= cpu1:main_processor.dOutB[18]
outB[19] <= cpu1:main_processor.dOutB[19]
outB[20] <= cpu1:main_processor.dOutB[20]
outB[21] <= cpu1:main_processor.dOutB[21]
outB[22] <= cpu1:main_processor.dOutB[22]
outB[23] <= cpu1:main_processor.dOutB[23]
outB[24] <= cpu1:main_processor.dOutB[24]
outB[25] <= cpu1:main_processor.dOutB[25]
outB[26] <= cpu1:main_processor.dOutB[26]
outB[27] <= cpu1:main_processor.dOutB[27]
outB[28] <= cpu1:main_processor.dOutB[28]
outB[29] <= cpu1:main_processor.dOutB[29]
outB[30] <= cpu1:main_processor.dOutB[30]
outB[31] <= cpu1:main_processor.dOutB[31]
outC <= cpu1:main_processor.dOutC
outZ <= cpu1:main_processor.dOutZ
outIR[0] <= cpu1:main_processor.dOutIR[0]
outIR[1] <= cpu1:main_processor.dOutIR[1]
outIR[2] <= cpu1:main_processor.dOutIR[2]
outIR[3] <= cpu1:main_processor.dOutIR[3]
outIR[4] <= cpu1:main_processor.dOutIR[4]
outIR[5] <= cpu1:main_processor.dOutIR[5]
outIR[6] <= cpu1:main_processor.dOutIR[6]
outIR[7] <= cpu1:main_processor.dOutIR[7]
outIR[8] <= cpu1:main_processor.dOutIR[8]
outIR[9] <= cpu1:main_processor.dOutIR[9]
outIR[10] <= cpu1:main_processor.dOutIR[10]
outIR[11] <= cpu1:main_processor.dOutIR[11]
outIR[12] <= cpu1:main_processor.dOutIR[12]
outIR[13] <= cpu1:main_processor.dOutIR[13]
outIR[14] <= cpu1:main_processor.dOutIR[14]
outIR[15] <= cpu1:main_processor.dOutIR[15]
outIR[16] <= cpu1:main_processor.dOutIR[16]
outIR[17] <= cpu1:main_processor.dOutIR[17]
outIR[18] <= cpu1:main_processor.dOutIR[18]
outIR[19] <= cpu1:main_processor.dOutIR[19]
outIR[20] <= cpu1:main_processor.dOutIR[20]
outIR[21] <= cpu1:main_processor.dOutIR[21]
outIR[22] <= cpu1:main_processor.dOutIR[22]
outIR[23] <= cpu1:main_processor.dOutIR[23]
outIR[24] <= cpu1:main_processor.dOutIR[24]
outIR[25] <= cpu1:main_processor.dOutIR[25]
outIR[26] <= cpu1:main_processor.dOutIR[26]
outIR[27] <= cpu1:main_processor.dOutIR[27]
outIR[28] <= cpu1:main_processor.dOutIR[28]
outIR[29] <= cpu1:main_processor.dOutIR[29]
outIR[30] <= cpu1:main_processor.dOutIR[30]
outIR[31] <= cpu1:main_processor.dOutIR[31]
outPC[0] <= cpu1:main_processor.dOutPC[0]
outPC[1] <= cpu1:main_processor.dOutPC[1]
outPC[2] <= cpu1:main_processor.dOutPC[2]
outPC[3] <= cpu1:main_processor.dOutPC[3]
outPC[4] <= cpu1:main_processor.dOutPC[4]
outPC[5] <= cpu1:main_processor.dOutPC[5]
outPC[6] <= cpu1:main_processor.dOutPC[6]
outPC[7] <= cpu1:main_processor.dOutPC[7]
outPC[8] <= cpu1:main_processor.dOutPC[8]
outPC[9] <= cpu1:main_processor.dOutPC[9]
outPC[10] <= cpu1:main_processor.dOutPC[10]
outPC[11] <= cpu1:main_processor.dOutPC[11]
outPC[12] <= cpu1:main_processor.dOutPC[12]
outPC[13] <= cpu1:main_processor.dOutPC[13]
outPC[14] <= cpu1:main_processor.dOutPC[14]
outPC[15] <= cpu1:main_processor.dOutPC[15]
outPC[16] <= cpu1:main_processor.dOutPC[16]
outPC[17] <= cpu1:main_processor.dOutPC[17]
outPC[18] <= cpu1:main_processor.dOutPC[18]
outPC[19] <= cpu1:main_processor.dOutPC[19]
outPC[20] <= cpu1:main_processor.dOutPC[20]
outPC[21] <= cpu1:main_processor.dOutPC[21]
outPC[22] <= cpu1:main_processor.dOutPC[22]
outPC[23] <= cpu1:main_processor.dOutPC[23]
outPC[24] <= cpu1:main_processor.dOutPC[24]
outPC[25] <= cpu1:main_processor.dOutPC[25]
outPC[26] <= cpu1:main_processor.dOutPC[26]
outPC[27] <= cpu1:main_processor.dOutPC[27]
outPC[28] <= cpu1:main_processor.dOutPC[28]
outPC[29] <= cpu1:main_processor.dOutPC[29]
outPC[30] <= cpu1:main_processor.dOutPC[30]
outPC[31] <= cpu1:main_processor.dOutPC[31]
addrOut[0] <= cpu1:main_processor.addrOut[0]
addrOut[1] <= cpu1:main_processor.addrOut[1]
addrOut[2] <= cpu1:main_processor.addrOut[2]
addrOut[3] <= cpu1:main_processor.addrOut[3]
addrOut[4] <= cpu1:main_processor.addrOut[4]
addrOut[5] <= cpu1:main_processor.addrOut[5]
wEn <= cpu1:main_processor.wEn
memDataOut[0] <= system_memory:main_memory.q[0]
memDataOut[1] <= system_memory:main_memory.q[1]
memDataOut[2] <= system_memory:main_memory.q[2]
memDataOut[3] <= system_memory:main_memory.q[3]
memDataOut[4] <= system_memory:main_memory.q[4]
memDataOut[5] <= system_memory:main_memory.q[5]
memDataOut[6] <= system_memory:main_memory.q[6]
memDataOut[7] <= system_memory:main_memory.q[7]
memDataOut[8] <= system_memory:main_memory.q[8]
memDataOut[9] <= system_memory:main_memory.q[9]
memDataOut[10] <= system_memory:main_memory.q[10]
memDataOut[11] <= system_memory:main_memory.q[11]
memDataOut[12] <= system_memory:main_memory.q[12]
memDataOut[13] <= system_memory:main_memory.q[13]
memDataOut[14] <= system_memory:main_memory.q[14]
memDataOut[15] <= system_memory:main_memory.q[15]
memDataOut[16] <= system_memory:main_memory.q[16]
memDataOut[17] <= system_memory:main_memory.q[17]
memDataOut[18] <= system_memory:main_memory.q[18]
memDataOut[19] <= system_memory:main_memory.q[19]
memDataOut[20] <= system_memory:main_memory.q[20]
memDataOut[21] <= system_memory:main_memory.q[21]
memDataOut[22] <= system_memory:main_memory.q[22]
memDataOut[23] <= system_memory:main_memory.q[23]
memDataOut[24] <= system_memory:main_memory.q[24]
memDataOut[25] <= system_memory:main_memory.q[25]
memDataOut[26] <= system_memory:main_memory.q[26]
memDataOut[27] <= system_memory:main_memory.q[27]
memDataOut[28] <= system_memory:main_memory.q[28]
memDataOut[29] <= system_memory:main_memory.q[29]
memDataOut[30] <= system_memory:main_memory.q[30]
memDataOut[31] <= system_memory:main_memory.q[31]
memDataIn[0] <= cpu1:main_processor.dataOut[0]
memDataIn[1] <= cpu1:main_processor.dataOut[1]
memDataIn[2] <= cpu1:main_processor.dataOut[2]
memDataIn[3] <= cpu1:main_processor.dataOut[3]
memDataIn[4] <= cpu1:main_processor.dataOut[4]
memDataIn[5] <= cpu1:main_processor.dataOut[5]
memDataIn[6] <= cpu1:main_processor.dataOut[6]
memDataIn[7] <= cpu1:main_processor.dataOut[7]
memDataIn[8] <= cpu1:main_processor.dataOut[8]
memDataIn[9] <= cpu1:main_processor.dataOut[9]
memDataIn[10] <= cpu1:main_processor.dataOut[10]
memDataIn[11] <= cpu1:main_processor.dataOut[11]
memDataIn[12] <= cpu1:main_processor.dataOut[12]
memDataIn[13] <= cpu1:main_processor.dataOut[13]
memDataIn[14] <= cpu1:main_processor.dataOut[14]
memDataIn[15] <= cpu1:main_processor.dataOut[15]
memDataIn[16] <= cpu1:main_processor.dataOut[16]
memDataIn[17] <= cpu1:main_processor.dataOut[17]
memDataIn[18] <= cpu1:main_processor.dataOut[18]
memDataIn[19] <= cpu1:main_processor.dataOut[19]
memDataIn[20] <= cpu1:main_processor.dataOut[20]
memDataIn[21] <= cpu1:main_processor.dataOut[21]
memDataIn[22] <= cpu1:main_processor.dataOut[22]
memDataIn[23] <= cpu1:main_processor.dataOut[23]
memDataIn[24] <= cpu1:main_processor.dataOut[24]
memDataIn[25] <= cpu1:main_processor.dataOut[25]
memDataIn[26] <= cpu1:main_processor.dataOut[26]
memDataIn[27] <= cpu1:main_processor.dataOut[27]
memDataIn[28] <= cpu1:main_processor.dataOut[28]
memDataIn[29] <= cpu1:main_processor.dataOut[29]
memDataIn[30] <= cpu1:main_processor.dataOut[30]
memDataIn[31] <= cpu1:main_processor.dataOut[31]
T_Info[0] <= cpu1:main_processor.outT[0]
T_Info[1] <= cpu1:main_processor.outT[1]
T_Info[2] <= cpu1:main_processor.outT[2]
wen_mem <= cpu1:main_processor.wen_mem
en_mem <= cpu1:main_processor.en_mem


|CPU_TEST_Sim|system_memory:main_memory
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component
wren_a => altsyncram_lhd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lhd1:auto_generated.data_a[0]
data_a[1] => altsyncram_lhd1:auto_generated.data_a[1]
data_a[2] => altsyncram_lhd1:auto_generated.data_a[2]
data_a[3] => altsyncram_lhd1:auto_generated.data_a[3]
data_a[4] => altsyncram_lhd1:auto_generated.data_a[4]
data_a[5] => altsyncram_lhd1:auto_generated.data_a[5]
data_a[6] => altsyncram_lhd1:auto_generated.data_a[6]
data_a[7] => altsyncram_lhd1:auto_generated.data_a[7]
data_a[8] => altsyncram_lhd1:auto_generated.data_a[8]
data_a[9] => altsyncram_lhd1:auto_generated.data_a[9]
data_a[10] => altsyncram_lhd1:auto_generated.data_a[10]
data_a[11] => altsyncram_lhd1:auto_generated.data_a[11]
data_a[12] => altsyncram_lhd1:auto_generated.data_a[12]
data_a[13] => altsyncram_lhd1:auto_generated.data_a[13]
data_a[14] => altsyncram_lhd1:auto_generated.data_a[14]
data_a[15] => altsyncram_lhd1:auto_generated.data_a[15]
data_a[16] => altsyncram_lhd1:auto_generated.data_a[16]
data_a[17] => altsyncram_lhd1:auto_generated.data_a[17]
data_a[18] => altsyncram_lhd1:auto_generated.data_a[18]
data_a[19] => altsyncram_lhd1:auto_generated.data_a[19]
data_a[20] => altsyncram_lhd1:auto_generated.data_a[20]
data_a[21] => altsyncram_lhd1:auto_generated.data_a[21]
data_a[22] => altsyncram_lhd1:auto_generated.data_a[22]
data_a[23] => altsyncram_lhd1:auto_generated.data_a[23]
data_a[24] => altsyncram_lhd1:auto_generated.data_a[24]
data_a[25] => altsyncram_lhd1:auto_generated.data_a[25]
data_a[26] => altsyncram_lhd1:auto_generated.data_a[26]
data_a[27] => altsyncram_lhd1:auto_generated.data_a[27]
data_a[28] => altsyncram_lhd1:auto_generated.data_a[28]
data_a[29] => altsyncram_lhd1:auto_generated.data_a[29]
data_a[30] => altsyncram_lhd1:auto_generated.data_a[30]
data_a[31] => altsyncram_lhd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lhd1:auto_generated.address_a[0]
address_a[1] => altsyncram_lhd1:auto_generated.address_a[1]
address_a[2] => altsyncram_lhd1:auto_generated.address_a[2]
address_a[3] => altsyncram_lhd1:auto_generated.address_a[3]
address_a[4] => altsyncram_lhd1:auto_generated.address_a[4]
address_a[5] => altsyncram_lhd1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lhd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lhd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lhd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lhd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lhd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lhd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lhd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lhd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lhd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_lhd1:auto_generated.q_a[8]
q_a[9] <= altsyncram_lhd1:auto_generated.q_a[9]
q_a[10] <= altsyncram_lhd1:auto_generated.q_a[10]
q_a[11] <= altsyncram_lhd1:auto_generated.q_a[11]
q_a[12] <= altsyncram_lhd1:auto_generated.q_a[12]
q_a[13] <= altsyncram_lhd1:auto_generated.q_a[13]
q_a[14] <= altsyncram_lhd1:auto_generated.q_a[14]
q_a[15] <= altsyncram_lhd1:auto_generated.q_a[15]
q_a[16] <= altsyncram_lhd1:auto_generated.q_a[16]
q_a[17] <= altsyncram_lhd1:auto_generated.q_a[17]
q_a[18] <= altsyncram_lhd1:auto_generated.q_a[18]
q_a[19] <= altsyncram_lhd1:auto_generated.q_a[19]
q_a[20] <= altsyncram_lhd1:auto_generated.q_a[20]
q_a[21] <= altsyncram_lhd1:auto_generated.q_a[21]
q_a[22] <= altsyncram_lhd1:auto_generated.q_a[22]
q_a[23] <= altsyncram_lhd1:auto_generated.q_a[23]
q_a[24] <= altsyncram_lhd1:auto_generated.q_a[24]
q_a[25] <= altsyncram_lhd1:auto_generated.q_a[25]
q_a[26] <= altsyncram_lhd1:auto_generated.q_a[26]
q_a[27] <= altsyncram_lhd1:auto_generated.q_a[27]
q_a[28] <= altsyncram_lhd1:auto_generated.q_a[28]
q_a[29] <= altsyncram_lhd1:auto_generated.q_a[29]
q_a[30] <= altsyncram_lhd1:auto_generated.q_a[30]
q_a[31] <= altsyncram_lhd1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|CPU_TEST_Sim|cpu1:main_processor
clk => reset_circuit:reset.Clk
clk => control:control_unit.clk
clk => DATAPATH:path.Clk
mem_clk => control:control_unit.mclk
mem_clk => DATAPATH:path.mClk
rst => reset_circuit:reset.Reset
dataIn[0] => control:control_unit.INST[0]
dataIn[0] => DATAPATH:path.DATA_IN[0]
dataIn[1] => control:control_unit.INST[1]
dataIn[1] => DATAPATH:path.DATA_IN[1]
dataIn[2] => control:control_unit.INST[2]
dataIn[2] => DATAPATH:path.DATA_IN[2]
dataIn[3] => control:control_unit.INST[3]
dataIn[3] => DATAPATH:path.DATA_IN[3]
dataIn[4] => control:control_unit.INST[4]
dataIn[4] => DATAPATH:path.DATA_IN[4]
dataIn[5] => control:control_unit.INST[5]
dataIn[5] => DATAPATH:path.DATA_IN[5]
dataIn[6] => control:control_unit.INST[6]
dataIn[6] => DATAPATH:path.DATA_IN[6]
dataIn[7] => control:control_unit.INST[7]
dataIn[7] => DATAPATH:path.DATA_IN[7]
dataIn[8] => control:control_unit.INST[8]
dataIn[8] => DATAPATH:path.DATA_IN[8]
dataIn[9] => control:control_unit.INST[9]
dataIn[9] => DATAPATH:path.DATA_IN[9]
dataIn[10] => control:control_unit.INST[10]
dataIn[10] => DATAPATH:path.DATA_IN[10]
dataIn[11] => control:control_unit.INST[11]
dataIn[11] => DATAPATH:path.DATA_IN[11]
dataIn[12] => control:control_unit.INST[12]
dataIn[12] => DATAPATH:path.DATA_IN[12]
dataIn[13] => control:control_unit.INST[13]
dataIn[13] => DATAPATH:path.DATA_IN[13]
dataIn[14] => control:control_unit.INST[14]
dataIn[14] => DATAPATH:path.DATA_IN[14]
dataIn[15] => control:control_unit.INST[15]
dataIn[15] => DATAPATH:path.DATA_IN[15]
dataIn[16] => control:control_unit.INST[16]
dataIn[16] => DATAPATH:path.DATA_IN[16]
dataIn[17] => control:control_unit.INST[17]
dataIn[17] => DATAPATH:path.DATA_IN[17]
dataIn[18] => control:control_unit.INST[18]
dataIn[18] => DATAPATH:path.DATA_IN[18]
dataIn[19] => control:control_unit.INST[19]
dataIn[19] => DATAPATH:path.DATA_IN[19]
dataIn[20] => control:control_unit.INST[20]
dataIn[20] => DATAPATH:path.DATA_IN[20]
dataIn[21] => control:control_unit.INST[21]
dataIn[21] => DATAPATH:path.DATA_IN[21]
dataIn[22] => control:control_unit.INST[22]
dataIn[22] => DATAPATH:path.DATA_IN[22]
dataIn[23] => control:control_unit.INST[23]
dataIn[23] => DATAPATH:path.DATA_IN[23]
dataIn[24] => control:control_unit.INST[24]
dataIn[24] => DATAPATH:path.DATA_IN[24]
dataIn[25] => control:control_unit.INST[25]
dataIn[25] => DATAPATH:path.DATA_IN[25]
dataIn[26] => control:control_unit.INST[26]
dataIn[26] => DATAPATH:path.DATA_IN[26]
dataIn[27] => control:control_unit.INST[27]
dataIn[27] => DATAPATH:path.DATA_IN[27]
dataIn[28] => control:control_unit.INST[28]
dataIn[28] => DATAPATH:path.DATA_IN[28]
dataIn[29] => control:control_unit.INST[29]
dataIn[29] => DATAPATH:path.DATA_IN[29]
dataIn[30] => control:control_unit.INST[30]
dataIn[30] => DATAPATH:path.DATA_IN[30]
dataIn[31] => control:control_unit.INST[31]
dataIn[31] => DATAPATH:path.DATA_IN[31]
dataOut[0] <= DATAPATH:path.DATA_OUT[0]
dataOut[1] <= DATAPATH:path.DATA_OUT[1]
dataOut[2] <= DATAPATH:path.DATA_OUT[2]
dataOut[3] <= DATAPATH:path.DATA_OUT[3]
dataOut[4] <= DATAPATH:path.DATA_OUT[4]
dataOut[5] <= DATAPATH:path.DATA_OUT[5]
dataOut[6] <= DATAPATH:path.DATA_OUT[6]
dataOut[7] <= DATAPATH:path.DATA_OUT[7]
dataOut[8] <= DATAPATH:path.DATA_OUT[8]
dataOut[9] <= DATAPATH:path.DATA_OUT[9]
dataOut[10] <= DATAPATH:path.DATA_OUT[10]
dataOut[11] <= DATAPATH:path.DATA_OUT[11]
dataOut[12] <= DATAPATH:path.DATA_OUT[12]
dataOut[13] <= DATAPATH:path.DATA_OUT[13]
dataOut[14] <= DATAPATH:path.DATA_OUT[14]
dataOut[15] <= DATAPATH:path.DATA_OUT[15]
dataOut[16] <= DATAPATH:path.DATA_OUT[16]
dataOut[17] <= DATAPATH:path.DATA_OUT[17]
dataOut[18] <= DATAPATH:path.DATA_OUT[18]
dataOut[19] <= DATAPATH:path.DATA_OUT[19]
dataOut[20] <= DATAPATH:path.DATA_OUT[20]
dataOut[21] <= DATAPATH:path.DATA_OUT[21]
dataOut[22] <= DATAPATH:path.DATA_OUT[22]
dataOut[23] <= DATAPATH:path.DATA_OUT[23]
dataOut[24] <= DATAPATH:path.DATA_OUT[24]
dataOut[25] <= DATAPATH:path.DATA_OUT[25]
dataOut[26] <= DATAPATH:path.DATA_OUT[26]
dataOut[27] <= DATAPATH:path.DATA_OUT[27]
dataOut[28] <= DATAPATH:path.DATA_OUT[28]
dataOut[29] <= DATAPATH:path.DATA_OUT[29]
dataOut[30] <= DATAPATH:path.DATA_OUT[30]
dataOut[31] <= DATAPATH:path.DATA_OUT[31]
addrOut[0] <= DATAPATH:path.ADDR_OUT[0]
addrOut[1] <= DATAPATH:path.ADDR_OUT[1]
addrOut[2] <= DATAPATH:path.ADDR_OUT[2]
addrOut[3] <= DATAPATH:path.ADDR_OUT[3]
addrOut[4] <= DATAPATH:path.ADDR_OUT[4]
addrOut[5] <= DATAPATH:path.ADDR_OUT[5]
addrOut[6] <= DATAPATH:path.ADDR_OUT[6]
addrOut[7] <= DATAPATH:path.ADDR_OUT[7]
addrOut[8] <= DATAPATH:path.ADDR_OUT[8]
addrOut[9] <= DATAPATH:path.ADDR_OUT[9]
addrOut[10] <= DATAPATH:path.ADDR_OUT[10]
addrOut[11] <= DATAPATH:path.ADDR_OUT[11]
addrOut[12] <= DATAPATH:path.ADDR_OUT[12]
addrOut[13] <= DATAPATH:path.ADDR_OUT[13]
addrOut[14] <= DATAPATH:path.ADDR_OUT[14]
addrOut[15] <= DATAPATH:path.ADDR_OUT[15]
addrOut[16] <= DATAPATH:path.ADDR_OUT[16]
addrOut[17] <= DATAPATH:path.ADDR_OUT[17]
addrOut[18] <= DATAPATH:path.ADDR_OUT[18]
addrOut[19] <= DATAPATH:path.ADDR_OUT[19]
addrOut[20] <= DATAPATH:path.ADDR_OUT[20]
addrOut[21] <= DATAPATH:path.ADDR_OUT[21]
addrOut[22] <= DATAPATH:path.ADDR_OUT[22]
addrOut[23] <= DATAPATH:path.ADDR_OUT[23]
addrOut[24] <= DATAPATH:path.ADDR_OUT[24]
addrOut[25] <= DATAPATH:path.ADDR_OUT[25]
addrOut[26] <= DATAPATH:path.ADDR_OUT[26]
addrOut[27] <= DATAPATH:path.ADDR_OUT[27]
addrOut[28] <= DATAPATH:path.ADDR_OUT[28]
addrOut[29] <= DATAPATH:path.ADDR_OUT[29]
addrOut[30] <= DATAPATH:path.ADDR_OUT[30]
addrOut[31] <= DATAPATH:path.ADDR_OUT[31]
wEn <= control:control_unit.wen
dOutA[0] <= DATAPATH:path.Out_A[0]
dOutA[1] <= DATAPATH:path.Out_A[1]
dOutA[2] <= DATAPATH:path.Out_A[2]
dOutA[3] <= DATAPATH:path.Out_A[3]
dOutA[4] <= DATAPATH:path.Out_A[4]
dOutA[5] <= DATAPATH:path.Out_A[5]
dOutA[6] <= DATAPATH:path.Out_A[6]
dOutA[7] <= DATAPATH:path.Out_A[7]
dOutA[8] <= DATAPATH:path.Out_A[8]
dOutA[9] <= DATAPATH:path.Out_A[9]
dOutA[10] <= DATAPATH:path.Out_A[10]
dOutA[11] <= DATAPATH:path.Out_A[11]
dOutA[12] <= DATAPATH:path.Out_A[12]
dOutA[13] <= DATAPATH:path.Out_A[13]
dOutA[14] <= DATAPATH:path.Out_A[14]
dOutA[15] <= DATAPATH:path.Out_A[15]
dOutA[16] <= DATAPATH:path.Out_A[16]
dOutA[17] <= DATAPATH:path.Out_A[17]
dOutA[18] <= DATAPATH:path.Out_A[18]
dOutA[19] <= DATAPATH:path.Out_A[19]
dOutA[20] <= DATAPATH:path.Out_A[20]
dOutA[21] <= DATAPATH:path.Out_A[21]
dOutA[22] <= DATAPATH:path.Out_A[22]
dOutA[23] <= DATAPATH:path.Out_A[23]
dOutA[24] <= DATAPATH:path.Out_A[24]
dOutA[25] <= DATAPATH:path.Out_A[25]
dOutA[26] <= DATAPATH:path.Out_A[26]
dOutA[27] <= DATAPATH:path.Out_A[27]
dOutA[28] <= DATAPATH:path.Out_A[28]
dOutA[29] <= DATAPATH:path.Out_A[29]
dOutA[30] <= DATAPATH:path.Out_A[30]
dOutA[31] <= DATAPATH:path.Out_A[31]
dOutB[0] <= DATAPATH:path.Out_B[0]
dOutB[1] <= DATAPATH:path.Out_B[1]
dOutB[2] <= DATAPATH:path.Out_B[2]
dOutB[3] <= DATAPATH:path.Out_B[3]
dOutB[4] <= DATAPATH:path.Out_B[4]
dOutB[5] <= DATAPATH:path.Out_B[5]
dOutB[6] <= DATAPATH:path.Out_B[6]
dOutB[7] <= DATAPATH:path.Out_B[7]
dOutB[8] <= DATAPATH:path.Out_B[8]
dOutB[9] <= DATAPATH:path.Out_B[9]
dOutB[10] <= DATAPATH:path.Out_B[10]
dOutB[11] <= DATAPATH:path.Out_B[11]
dOutB[12] <= DATAPATH:path.Out_B[12]
dOutB[13] <= DATAPATH:path.Out_B[13]
dOutB[14] <= DATAPATH:path.Out_B[14]
dOutB[15] <= DATAPATH:path.Out_B[15]
dOutB[16] <= DATAPATH:path.Out_B[16]
dOutB[17] <= DATAPATH:path.Out_B[17]
dOutB[18] <= DATAPATH:path.Out_B[18]
dOutB[19] <= DATAPATH:path.Out_B[19]
dOutB[20] <= DATAPATH:path.Out_B[20]
dOutB[21] <= DATAPATH:path.Out_B[21]
dOutB[22] <= DATAPATH:path.Out_B[22]
dOutB[23] <= DATAPATH:path.Out_B[23]
dOutB[24] <= DATAPATH:path.Out_B[24]
dOutB[25] <= DATAPATH:path.Out_B[25]
dOutB[26] <= DATAPATH:path.Out_B[26]
dOutB[27] <= DATAPATH:path.Out_B[27]
dOutB[28] <= DATAPATH:path.Out_B[28]
dOutB[29] <= DATAPATH:path.Out_B[29]
dOutB[30] <= DATAPATH:path.Out_B[30]
dOutB[31] <= DATAPATH:path.Out_B[31]
dOutC <= dOutC.DB_MAX_OUTPUT_PORT_TYPE
dOutZ <= comb.DB_MAX_OUTPUT_PORT_TYPE
dOutIR[0] <= DATAPATH:path.Out_IR[0]
dOutIR[1] <= DATAPATH:path.Out_IR[1]
dOutIR[2] <= DATAPATH:path.Out_IR[2]
dOutIR[3] <= DATAPATH:path.Out_IR[3]
dOutIR[4] <= DATAPATH:path.Out_IR[4]
dOutIR[5] <= DATAPATH:path.Out_IR[5]
dOutIR[6] <= DATAPATH:path.Out_IR[6]
dOutIR[7] <= DATAPATH:path.Out_IR[7]
dOutIR[8] <= DATAPATH:path.Out_IR[8]
dOutIR[9] <= DATAPATH:path.Out_IR[9]
dOutIR[10] <= DATAPATH:path.Out_IR[10]
dOutIR[11] <= DATAPATH:path.Out_IR[11]
dOutIR[12] <= DATAPATH:path.Out_IR[12]
dOutIR[13] <= DATAPATH:path.Out_IR[13]
dOutIR[14] <= DATAPATH:path.Out_IR[14]
dOutIR[15] <= DATAPATH:path.Out_IR[15]
dOutIR[16] <= DATAPATH:path.Out_IR[16]
dOutIR[17] <= DATAPATH:path.Out_IR[17]
dOutIR[18] <= DATAPATH:path.Out_IR[18]
dOutIR[19] <= DATAPATH:path.Out_IR[19]
dOutIR[20] <= DATAPATH:path.Out_IR[20]
dOutIR[21] <= DATAPATH:path.Out_IR[21]
dOutIR[22] <= DATAPATH:path.Out_IR[22]
dOutIR[23] <= DATAPATH:path.Out_IR[23]
dOutIR[24] <= DATAPATH:path.Out_IR[24]
dOutIR[25] <= DATAPATH:path.Out_IR[25]
dOutIR[26] <= DATAPATH:path.Out_IR[26]
dOutIR[27] <= DATAPATH:path.Out_IR[27]
dOutIR[28] <= DATAPATH:path.Out_IR[28]
dOutIR[29] <= DATAPATH:path.Out_IR[29]
dOutIR[30] <= DATAPATH:path.Out_IR[30]
dOutIR[31] <= DATAPATH:path.Out_IR[31]
dOutPC[0] <= DATAPATH:path.Out_PC[0]
dOutPC[1] <= DATAPATH:path.Out_PC[1]
dOutPC[2] <= DATAPATH:path.Out_PC[2]
dOutPC[3] <= DATAPATH:path.Out_PC[3]
dOutPC[4] <= DATAPATH:path.Out_PC[4]
dOutPC[5] <= DATAPATH:path.Out_PC[5]
dOutPC[6] <= DATAPATH:path.Out_PC[6]
dOutPC[7] <= DATAPATH:path.Out_PC[7]
dOutPC[8] <= DATAPATH:path.Out_PC[8]
dOutPC[9] <= DATAPATH:path.Out_PC[9]
dOutPC[10] <= DATAPATH:path.Out_PC[10]
dOutPC[11] <= DATAPATH:path.Out_PC[11]
dOutPC[12] <= DATAPATH:path.Out_PC[12]
dOutPC[13] <= DATAPATH:path.Out_PC[13]
dOutPC[14] <= DATAPATH:path.Out_PC[14]
dOutPC[15] <= DATAPATH:path.Out_PC[15]
dOutPC[16] <= DATAPATH:path.Out_PC[16]
dOutPC[17] <= DATAPATH:path.Out_PC[17]
dOutPC[18] <= DATAPATH:path.Out_PC[18]
dOutPC[19] <= DATAPATH:path.Out_PC[19]
dOutPC[20] <= DATAPATH:path.Out_PC[20]
dOutPC[21] <= DATAPATH:path.Out_PC[21]
dOutPC[22] <= DATAPATH:path.Out_PC[22]
dOutPC[23] <= DATAPATH:path.Out_PC[23]
dOutPC[24] <= DATAPATH:path.Out_PC[24]
dOutPC[25] <= DATAPATH:path.Out_PC[25]
dOutPC[26] <= DATAPATH:path.Out_PC[26]
dOutPC[27] <= DATAPATH:path.Out_PC[27]
dOutPC[28] <= DATAPATH:path.Out_PC[28]
dOutPC[29] <= DATAPATH:path.Out_PC[29]
dOutPC[30] <= DATAPATH:path.Out_PC[30]
dOutPC[31] <= DATAPATH:path.Out_PC[31]
outT[0] <= control:control_unit.T[0]
outT[1] <= control:control_unit.T[1]
outT[2] <= control:control_unit.T[2]
wen_mem <= control:control_unit.wen
en_mem <= control:control_unit.en


|CPU_TEST_Sim|cpu1:main_processor|reset_circuit:reset
Reset => hold.OUTPUTSELECT
Reset => Enable_PD_i.OUTPUTSELECT
Reset => Clr_PC_i.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => count.OUTPUTSELECT
Reset => process_0.IN1
Reset => process_0.IN1
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
Clk => count[6].CLK
Clk => count[7].CLK
Clk => count[8].CLK
Clk => count[9].CLK
Clk => count[10].CLK
Clk => count[11].CLK
Clk => count[12].CLK
Clk => count[13].CLK
Clk => count[14].CLK
Clk => count[15].CLK
Clk => count[16].CLK
Clk => count[17].CLK
Clk => count[18].CLK
Clk => count[19].CLK
Clk => count[20].CLK
Clk => count[21].CLK
Clk => count[22].CLK
Clk => count[23].CLK
Clk => count[24].CLK
Clk => count[25].CLK
Clk => count[26].CLK
Clk => count[27].CLK
Clk => count[28].CLK
Clk => count[29].CLK
Clk => count[30].CLK
Clk => count[31].CLK
Clk => hold.CLK
Clk => Clr_PC_i.CLK
Clk => Enable_PD_i.CLK
Enable_PD <= Enable_PD_i.DB_MAX_OUTPUT_PORT_TYPE
Clr_PC <= Clr_PC_i.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|control:control_unit
clk => process_2.IN0
clk => T[0]~reg0.CLK
clk => T[1]~reg0.CLK
clk => T[2]~reg0.CLK
clk => present_state~1.DATAIN
clk => process_2.IN0
mclk => wen~reg0.CLK
mclk => en~reg0.CLK
enable => process_0.IN0
enable => process_0.IN0
enable => process_0.IN0
enable => PC_Mux.DATAA
enable => T[2]~reg0.ACLR
enable => T[1]~reg0.ACLR
enable => T[0]~reg0.PRESET
enable => present_state~3.DATAIN
statusC => PC_Mux.IN1
statusZ => PC_Mux.DATAB
statusZ => PC_Mux.DATAB
INST[0] => ~NO_FANOUT~
INST[1] => ~NO_FANOUT~
INST[2] => ~NO_FANOUT~
INST[3] => ~NO_FANOUT~
INST[4] => ~NO_FANOUT~
INST[5] => ~NO_FANOUT~
INST[6] => ~NO_FANOUT~
INST[7] => ~NO_FANOUT~
INST[8] => ~NO_FANOUT~
INST[9] => ~NO_FANOUT~
INST[10] => ~NO_FANOUT~
INST[11] => ~NO_FANOUT~
INST[12] => ~NO_FANOUT~
INST[13] => ~NO_FANOUT~
INST[14] => ~NO_FANOUT~
INST[15] => ~NO_FANOUT~
INST[16] => ~NO_FANOUT~
INST[17] => ~NO_FANOUT~
INST[18] => ~NO_FANOUT~
INST[19] => ~NO_FANOUT~
INST[20] => ~NO_FANOUT~
INST[21] => ~NO_FANOUT~
INST[22] => ~NO_FANOUT~
INST[23] => ~NO_FANOUT~
INST[24] => Equal5.IN3
INST[24] => Equal6.IN3
INST[24] => Equal7.IN2
INST[24] => Equal8.IN3
INST[24] => Equal9.IN2
INST[24] => Equal10.IN3
INST[24] => Equal11.IN1
INST[24] => Equal12.IN3
INST[24] => Equal13.IN2
INST[24] => Equal14.IN3
INST[24] => Equal15.IN1
INST[24] => Equal16.IN3
INST[24] => Equal17.IN1
INST[24] => Equal18.IN3
INST[24] => Equal19.IN0
INST[24] => Equal20.IN3
INST[25] => Equal5.IN2
INST[25] => Equal6.IN2
INST[25] => Equal7.IN3
INST[25] => Equal8.IN2
INST[25] => Equal9.IN1
INST[25] => Equal10.IN1
INST[25] => Equal11.IN3
INST[25] => Equal12.IN2
INST[25] => Equal13.IN1
INST[25] => Equal14.IN1
INST[25] => Equal15.IN3
INST[25] => Equal16.IN2
INST[25] => Equal17.IN0
INST[25] => Equal18.IN0
INST[25] => Equal19.IN3
INST[25] => Equal20.IN2
INST[26] => Equal5.IN1
INST[26] => Equal6.IN1
INST[26] => Equal7.IN1
INST[26] => Equal8.IN1
INST[26] => Equal9.IN3
INST[26] => Equal10.IN2
INST[26] => Equal11.IN2
INST[26] => Equal12.IN1
INST[26] => Equal13.IN0
INST[26] => Equal14.IN0
INST[26] => Equal15.IN0
INST[26] => Equal16.IN0
INST[26] => Equal17.IN3
INST[26] => Equal18.IN2
INST[26] => Equal19.IN2
INST[26] => Equal20.IN1
INST[27] => Equal5.IN0
INST[27] => Equal6.IN0
INST[27] => Equal7.IN0
INST[27] => Equal8.IN0
INST[27] => Equal9.IN0
INST[27] => Equal10.IN0
INST[27] => Equal11.IN0
INST[27] => Equal12.IN0
INST[27] => Equal13.IN3
INST[27] => Equal14.IN2
INST[27] => Equal15.IN2
INST[27] => Equal16.IN1
INST[27] => Equal17.IN2
INST[27] => Equal18.IN1
INST[27] => Equal19.IN1
INST[27] => Equal20.IN0
INST[28] => Equal0.IN3
INST[28] => Equal1.IN3
INST[28] => Equal2.IN2
INST[28] => Equal3.IN3
INST[28] => Equal4.IN3
INST[28] => Equal21.IN3
INST[28] => Equal22.IN1
INST[28] => Equal23.IN2
INST[28] => Equal24.IN3
INST[28] => Equal25.IN1
INST[28] => Equal26.IN2
INST[29] => Equal0.IN2
INST[29] => Equal1.IN2
INST[29] => Equal2.IN3
INST[29] => Equal3.IN2
INST[29] => Equal4.IN2
INST[29] => Equal21.IN1
INST[29] => Equal22.IN3
INST[29] => Equal23.IN1
INST[29] => Equal24.IN1
INST[29] => Equal25.IN3
INST[29] => Equal26.IN1
INST[30] => Equal0.IN1
INST[30] => Equal1.IN1
INST[30] => Equal2.IN1
INST[30] => Equal3.IN1
INST[30] => Equal4.IN1
INST[30] => Equal21.IN0
INST[30] => Equal22.IN0
INST[30] => Equal23.IN3
INST[30] => Equal24.IN2
INST[30] => Equal25.IN2
INST[30] => Equal26.IN0
INST[31] => Equal0.IN0
INST[31] => Equal1.IN0
INST[31] => Equal2.IN0
INST[31] => Equal3.IN0
INST[31] => Equal4.IN0
INST[31] => Equal21.IN2
INST[31] => Equal22.IN2
INST[31] => Equal23.IN0
INST[31] => Equal24.IN0
INST[31] => Equal25.IN0
INST[31] => Equal26.IN3
PC_Mux <= PC_Mux$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX1 <= IM_MUX1$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_Mux <= REG_Mux$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX2[0] <= IM_MUX2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX2[1] <= IM_MUX2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_Mux[0] <= DATA_Mux[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_Mux[1] <= DATA_Mux[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[0] <= ALU_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[1] <= ALU_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[2] <= ALU_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_PC <= inc_PC$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_PC <= ld_PC$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_IR <= <GND>
ld_IR <= ld_IR$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_A <= clr_A$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_B <= clr_B$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_C <= clr_C$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_Z <= clr_Z$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_A <= ld_A$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_B <= ld_B$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_C <= ld_C$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_Z <= ld_Z$latch.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wen <= wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:path
Clk => Register_IR:IR.CLK
Clk => Register_A:RegA.CLK
Clk => Register_B:RegB.CLK
Clk => PC:PCMap.CLK
Clk => Register_C:RegC.CLK
Clk => Register_Z:RegZ.CLK
mClk => data_mem:Mem.clk
WEN => data_mem:Mem.wen
EN => data_mem:Mem.en
Clr_A => Register_A:RegA.CLR
Ld_A => Register_A:RegA.LD
Clr_B => Register_B:RegB.CLR
Ld_B => Register_B:RegB.LD
Clr_C => Register_C:RegC.CLR
Ld_C => Register_C:RegC.LD
Clr_Z => Register_Z:RegZ.CLR
Ld_Z => Register_Z:RegZ.LD
Clr_PC => ~NO_FANOUT~
Ld_PC => PC:PCMap.LD
Clr_IR => Register_IR:IR.CLR
Clr_IR => PC:PCMap.CLR
Ld_IR => Register_IR:IR.LD
Out_A[0] <= Register_A:RegA.Q[0]
Out_A[1] <= Register_A:RegA.Q[1]
Out_A[2] <= Register_A:RegA.Q[2]
Out_A[3] <= Register_A:RegA.Q[3]
Out_A[4] <= Register_A:RegA.Q[4]
Out_A[5] <= Register_A:RegA.Q[5]
Out_A[6] <= Register_A:RegA.Q[6]
Out_A[7] <= Register_A:RegA.Q[7]
Out_A[8] <= Register_A:RegA.Q[8]
Out_A[9] <= Register_A:RegA.Q[9]
Out_A[10] <= Register_A:RegA.Q[10]
Out_A[11] <= Register_A:RegA.Q[11]
Out_A[12] <= Register_A:RegA.Q[12]
Out_A[13] <= Register_A:RegA.Q[13]
Out_A[14] <= Register_A:RegA.Q[14]
Out_A[15] <= Register_A:RegA.Q[15]
Out_A[16] <= Register_A:RegA.Q[16]
Out_A[17] <= Register_A:RegA.Q[17]
Out_A[18] <= Register_A:RegA.Q[18]
Out_A[19] <= Register_A:RegA.Q[19]
Out_A[20] <= Register_A:RegA.Q[20]
Out_A[21] <= Register_A:RegA.Q[21]
Out_A[22] <= Register_A:RegA.Q[22]
Out_A[23] <= Register_A:RegA.Q[23]
Out_A[24] <= Register_A:RegA.Q[24]
Out_A[25] <= Register_A:RegA.Q[25]
Out_A[26] <= Register_A:RegA.Q[26]
Out_A[27] <= Register_A:RegA.Q[27]
Out_A[28] <= Register_A:RegA.Q[28]
Out_A[29] <= Register_A:RegA.Q[29]
Out_A[30] <= Register_A:RegA.Q[30]
Out_A[31] <= Register_A:RegA.Q[31]
Out_B[0] <= Register_B:RegB.Q[0]
Out_B[1] <= Register_B:RegB.Q[1]
Out_B[2] <= Register_B:RegB.Q[2]
Out_B[3] <= Register_B:RegB.Q[3]
Out_B[4] <= Register_B:RegB.Q[4]
Out_B[5] <= Register_B:RegB.Q[5]
Out_B[6] <= Register_B:RegB.Q[6]
Out_B[7] <= Register_B:RegB.Q[7]
Out_B[8] <= Register_B:RegB.Q[8]
Out_B[9] <= Register_B:RegB.Q[9]
Out_B[10] <= Register_B:RegB.Q[10]
Out_B[11] <= Register_B:RegB.Q[11]
Out_B[12] <= Register_B:RegB.Q[12]
Out_B[13] <= Register_B:RegB.Q[13]
Out_B[14] <= Register_B:RegB.Q[14]
Out_B[15] <= Register_B:RegB.Q[15]
Out_B[16] <= Register_B:RegB.Q[16]
Out_B[17] <= Register_B:RegB.Q[17]
Out_B[18] <= Register_B:RegB.Q[18]
Out_B[19] <= Register_B:RegB.Q[19]
Out_B[20] <= Register_B:RegB.Q[20]
Out_B[21] <= Register_B:RegB.Q[21]
Out_B[22] <= Register_B:RegB.Q[22]
Out_B[23] <= Register_B:RegB.Q[23]
Out_B[24] <= Register_B:RegB.Q[24]
Out_B[25] <= Register_B:RegB.Q[25]
Out_B[26] <= Register_B:RegB.Q[26]
Out_B[27] <= Register_B:RegB.Q[27]
Out_B[28] <= Register_B:RegB.Q[28]
Out_B[29] <= Register_B:RegB.Q[29]
Out_B[30] <= Register_B:RegB.Q[30]
Out_B[31] <= Register_B:RegB.Q[31]
Out_C <= Register_C:RegC.Q
Out_Z <= Register_Z:RegZ.Q
Out_PC[0] <= PC:PCMap.Q[0]
Out_PC[1] <= PC:PCMap.Q[1]
Out_PC[2] <= PC:PCMap.Q[2]
Out_PC[3] <= PC:PCMap.Q[3]
Out_PC[4] <= PC:PCMap.Q[4]
Out_PC[5] <= PC:PCMap.Q[5]
Out_PC[6] <= PC:PCMap.Q[6]
Out_PC[7] <= PC:PCMap.Q[7]
Out_PC[8] <= PC:PCMap.Q[8]
Out_PC[9] <= PC:PCMap.Q[9]
Out_PC[10] <= PC:PCMap.Q[10]
Out_PC[11] <= PC:PCMap.Q[11]
Out_PC[12] <= PC:PCMap.Q[12]
Out_PC[13] <= PC:PCMap.Q[13]
Out_PC[14] <= PC:PCMap.Q[14]
Out_PC[15] <= PC:PCMap.Q[15]
Out_PC[16] <= PC:PCMap.Q[16]
Out_PC[17] <= PC:PCMap.Q[17]
Out_PC[18] <= PC:PCMap.Q[18]
Out_PC[19] <= PC:PCMap.Q[19]
Out_PC[20] <= PC:PCMap.Q[20]
Out_PC[21] <= PC:PCMap.Q[21]
Out_PC[22] <= PC:PCMap.Q[22]
Out_PC[23] <= PC:PCMap.Q[23]
Out_PC[24] <= PC:PCMap.Q[24]
Out_PC[25] <= PC:PCMap.Q[25]
Out_PC[26] <= PC:PCMap.Q[26]
Out_PC[27] <= PC:PCMap.Q[27]
Out_PC[28] <= PC:PCMap.Q[28]
Out_PC[29] <= PC:PCMap.Q[29]
Out_PC[30] <= PC:PCMap.Q[30]
Out_PC[31] <= PC:PCMap.Q[31]
Out_IR[0] <= Register_IR:IR.Q[0]
Out_IR[1] <= Register_IR:IR.Q[1]
Out_IR[2] <= Register_IR:IR.Q[2]
Out_IR[3] <= Register_IR:IR.Q[3]
Out_IR[4] <= Register_IR:IR.Q[4]
Out_IR[5] <= Register_IR:IR.Q[5]
Out_IR[6] <= Register_IR:IR.Q[6]
Out_IR[7] <= Register_IR:IR.Q[7]
Out_IR[8] <= Register_IR:IR.Q[8]
Out_IR[9] <= Register_IR:IR.Q[9]
Out_IR[10] <= Register_IR:IR.Q[10]
Out_IR[11] <= Register_IR:IR.Q[11]
Out_IR[12] <= Register_IR:IR.Q[12]
Out_IR[13] <= Register_IR:IR.Q[13]
Out_IR[14] <= Register_IR:IR.Q[14]
Out_IR[15] <= Register_IR:IR.Q[15]
Out_IR[16] <= Register_IR:IR.Q[16]
Out_IR[17] <= Register_IR:IR.Q[17]
Out_IR[18] <= Register_IR:IR.Q[18]
Out_IR[19] <= Register_IR:IR.Q[19]
Out_IR[20] <= Register_IR:IR.Q[20]
Out_IR[21] <= Register_IR:IR.Q[21]
Out_IR[22] <= Register_IR:IR.Q[22]
Out_IR[23] <= Register_IR:IR.Q[23]
Out_IR[24] <= Register_IR:IR.Q[24]
Out_IR[25] <= Register_IR:IR.Q[25]
Out_IR[26] <= Register_IR:IR.Q[26]
Out_IR[27] <= Register_IR:IR.Q[27]
Out_IR[28] <= Register_IR:IR.Q[28]
Out_IR[29] <= Register_IR:IR.Q[29]
Out_IR[30] <= Register_IR:IR.Q[30]
Out_IR[31] <= Register_IR:IR.Q[31]
Inc_PC => PC:PCMap.INC
ADDR_OUT[0] <= PC:PCMap.Q[0]
ADDR_OUT[1] <= PC:PCMap.Q[1]
ADDR_OUT[2] <= PC:PCMap.Q[2]
ADDR_OUT[3] <= PC:PCMap.Q[3]
ADDR_OUT[4] <= PC:PCMap.Q[4]
ADDR_OUT[5] <= PC:PCMap.Q[5]
ADDR_OUT[6] <= PC:PCMap.Q[6]
ADDR_OUT[7] <= PC:PCMap.Q[7]
ADDR_OUT[8] <= PC:PCMap.Q[8]
ADDR_OUT[9] <= PC:PCMap.Q[9]
ADDR_OUT[10] <= PC:PCMap.Q[10]
ADDR_OUT[11] <= PC:PCMap.Q[11]
ADDR_OUT[12] <= PC:PCMap.Q[12]
ADDR_OUT[13] <= PC:PCMap.Q[13]
ADDR_OUT[14] <= PC:PCMap.Q[14]
ADDR_OUT[15] <= PC:PCMap.Q[15]
ADDR_OUT[16] <= PC:PCMap.Q[16]
ADDR_OUT[17] <= PC:PCMap.Q[17]
ADDR_OUT[18] <= PC:PCMap.Q[18]
ADDR_OUT[19] <= PC:PCMap.Q[19]
ADDR_OUT[20] <= PC:PCMap.Q[20]
ADDR_OUT[21] <= PC:PCMap.Q[21]
ADDR_OUT[22] <= PC:PCMap.Q[22]
ADDR_OUT[23] <= PC:PCMap.Q[23]
ADDR_OUT[24] <= PC:PCMap.Q[24]
ADDR_OUT[25] <= PC:PCMap.Q[25]
ADDR_OUT[26] <= PC:PCMap.Q[26]
ADDR_OUT[27] <= PC:PCMap.Q[27]
ADDR_OUT[28] <= PC:PCMap.Q[28]
ADDR_OUT[29] <= PC:PCMap.Q[29]
ADDR_OUT[30] <= PC:PCMap.Q[30]
ADDR_OUT[31] <= PC:PCMap.Q[31]
DATA_IN[0] => Mux31.IN1
DATA_IN[1] => Mux30.IN1
DATA_IN[2] => Mux29.IN1
DATA_IN[3] => Mux28.IN1
DATA_IN[4] => Mux27.IN1
DATA_IN[5] => Mux26.IN1
DATA_IN[6] => Mux25.IN1
DATA_IN[7] => Mux24.IN1
DATA_IN[8] => Mux23.IN1
DATA_IN[9] => Mux22.IN1
DATA_IN[10] => Mux21.IN1
DATA_IN[11] => Mux20.IN1
DATA_IN[12] => Mux19.IN1
DATA_IN[13] => Mux18.IN1
DATA_IN[14] => Mux17.IN1
DATA_IN[15] => Mux16.IN1
DATA_IN[16] => Mux15.IN1
DATA_IN[17] => Mux14.IN1
DATA_IN[18] => Mux13.IN1
DATA_IN[19] => Mux12.IN1
DATA_IN[20] => Mux11.IN1
DATA_IN[21] => Mux10.IN1
DATA_IN[22] => Mux9.IN1
DATA_IN[23] => Mux8.IN1
DATA_IN[24] => Mux7.IN1
DATA_IN[25] => Mux6.IN1
DATA_IN[26] => Mux5.IN1
DATA_IN[27] => Mux4.IN1
DATA_IN[28] => Mux3.IN1
DATA_IN[29] => Mux2.IN1
DATA_IN[30] => Mux1.IN1
DATA_IN[31] => Mux0.IN1
DATA_OUT[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DATA_Mux[0] => Mux0.IN3
DATA_Mux[0] => Mux1.IN3
DATA_Mux[0] => Mux2.IN3
DATA_Mux[0] => Mux3.IN3
DATA_Mux[0] => Mux4.IN3
DATA_Mux[0] => Mux5.IN3
DATA_Mux[0] => Mux6.IN3
DATA_Mux[0] => Mux7.IN3
DATA_Mux[0] => Mux8.IN3
DATA_Mux[0] => Mux9.IN3
DATA_Mux[0] => Mux10.IN3
DATA_Mux[0] => Mux11.IN3
DATA_Mux[0] => Mux12.IN3
DATA_Mux[0] => Mux13.IN3
DATA_Mux[0] => Mux14.IN3
DATA_Mux[0] => Mux15.IN3
DATA_Mux[0] => Mux16.IN3
DATA_Mux[0] => Mux17.IN3
DATA_Mux[0] => Mux18.IN3
DATA_Mux[0] => Mux19.IN3
DATA_Mux[0] => Mux20.IN3
DATA_Mux[0] => Mux21.IN3
DATA_Mux[0] => Mux22.IN3
DATA_Mux[0] => Mux23.IN3
DATA_Mux[0] => Mux24.IN3
DATA_Mux[0] => Mux25.IN3
DATA_Mux[0] => Mux26.IN3
DATA_Mux[0] => Mux27.IN3
DATA_Mux[0] => Mux28.IN3
DATA_Mux[0] => Mux29.IN3
DATA_Mux[0] => Mux30.IN3
DATA_Mux[0] => Mux31.IN3
DATA_Mux[1] => Mux0.IN2
DATA_Mux[1] => Mux1.IN2
DATA_Mux[1] => Mux2.IN2
DATA_Mux[1] => Mux3.IN2
DATA_Mux[1] => Mux4.IN2
DATA_Mux[1] => Mux5.IN2
DATA_Mux[1] => Mux6.IN2
DATA_Mux[1] => Mux7.IN2
DATA_Mux[1] => Mux8.IN2
DATA_Mux[1] => Mux9.IN2
DATA_Mux[1] => Mux10.IN2
DATA_Mux[1] => Mux11.IN2
DATA_Mux[1] => Mux12.IN2
DATA_Mux[1] => Mux13.IN2
DATA_Mux[1] => Mux14.IN2
DATA_Mux[1] => Mux15.IN2
DATA_Mux[1] => Mux16.IN2
DATA_Mux[1] => Mux17.IN2
DATA_Mux[1] => Mux18.IN2
DATA_Mux[1] => Mux19.IN2
DATA_Mux[1] => Mux20.IN2
DATA_Mux[1] => Mux21.IN2
DATA_Mux[1] => Mux22.IN2
DATA_Mux[1] => Mux23.IN2
DATA_Mux[1] => Mux24.IN2
DATA_Mux[1] => Mux25.IN2
DATA_Mux[1] => Mux26.IN2
DATA_Mux[1] => Mux27.IN2
DATA_Mux[1] => Mux28.IN2
DATA_Mux[1] => Mux29.IN2
DATA_Mux[1] => Mux30.IN2
DATA_Mux[1] => Mux31.IN2
REG_Mux => Selector0.IN3
REG_Mux => Selector1.IN3
REG_Mux => Selector2.IN3
REG_Mux => Selector3.IN3
REG_Mux => Selector4.IN3
REG_Mux => Selector5.IN3
REG_Mux => Selector6.IN3
REG_Mux => Selector7.IN3
REG_Mux => Selector8.IN3
REG_Mux => Selector9.IN3
REG_Mux => Selector10.IN3
REG_Mux => Selector11.IN3
REG_Mux => Selector12.IN3
REG_Mux => Selector13.IN3
REG_Mux => Selector14.IN3
REG_Mux => Selector15.IN3
REG_Mux => Selector16.IN3
REG_Mux => Selector17.IN3
REG_Mux => Selector18.IN3
REG_Mux => Selector19.IN3
REG_Mux => Selector20.IN3
REG_Mux => Selector21.IN3
REG_Mux => Selector22.IN3
REG_Mux => Selector23.IN3
REG_Mux => Selector24.IN3
REG_Mux => Selector25.IN3
REG_Mux => Selector26.IN3
REG_Mux => Selector27.IN3
REG_Mux => Selector28.IN3
REG_Mux => Selector29.IN3
REG_Mux => Selector30.IN3
REG_Mux => Selector31.IN3
REG_Mux => Selector0.IN1
REG_Mux => Selector1.IN1
REG_Mux => Selector2.IN1
REG_Mux => Selector3.IN1
REG_Mux => Selector4.IN1
REG_Mux => Selector5.IN1
REG_Mux => Selector6.IN1
REG_Mux => Selector7.IN1
REG_Mux => Selector8.IN1
REG_Mux => Selector9.IN1
REG_Mux => Selector10.IN1
REG_Mux => Selector11.IN1
REG_Mux => Selector12.IN1
REG_Mux => Selector13.IN1
REG_Mux => Selector14.IN1
REG_Mux => Selector15.IN1
REG_Mux => Selector16.IN1
REG_Mux => Selector17.IN1
REG_Mux => Selector18.IN1
REG_Mux => Selector19.IN1
REG_Mux => Selector20.IN1
REG_Mux => Selector21.IN1
REG_Mux => Selector22.IN1
REG_Mux => Selector23.IN1
REG_Mux => Selector24.IN1
REG_Mux => Selector25.IN1
REG_Mux => Selector26.IN1
REG_Mux => Selector27.IN1
REG_Mux => Selector28.IN1
REG_Mux => Selector29.IN1
REG_Mux => Selector30.IN1
REG_Mux => Selector31.IN1
PC_Mux => Selector32.IN4
PC_Mux => Selector33.IN4
PC_Mux => Selector34.IN4
PC_Mux => Selector35.IN4
PC_Mux => Selector36.IN4
PC_Mux => Selector37.IN4
PC_Mux => Selector38.IN4
PC_Mux => Selector39.IN4
PC_Mux => Selector40.IN4
PC_Mux => Selector41.IN4
PC_Mux => Selector42.IN4
PC_Mux => Selector43.IN4
PC_Mux => Selector44.IN4
PC_Mux => Selector45.IN4
PC_Mux => Selector46.IN4
PC_Mux => Selector47.IN4
PC_Mux => Selector48.IN3
PC_Mux => Selector49.IN3
PC_Mux => Selector50.IN3
PC_Mux => Selector51.IN3
PC_Mux => Selector52.IN3
PC_Mux => Selector53.IN3
PC_Mux => Selector54.IN3
PC_Mux => Selector55.IN3
PC_Mux => Selector56.IN3
PC_Mux => Selector57.IN3
PC_Mux => Selector58.IN3
PC_Mux => Selector59.IN3
PC_Mux => Selector60.IN3
PC_Mux => Selector61.IN3
PC_Mux => Selector62.IN3
PC_Mux => Selector63.IN3
PC_Mux => Selector32.IN2
PC_Mux => Selector33.IN2
PC_Mux => Selector34.IN2
PC_Mux => Selector35.IN2
PC_Mux => Selector36.IN2
PC_Mux => Selector37.IN2
PC_Mux => Selector38.IN2
PC_Mux => Selector39.IN2
PC_Mux => Selector40.IN2
PC_Mux => Selector41.IN2
PC_Mux => Selector42.IN2
PC_Mux => Selector43.IN2
PC_Mux => Selector44.IN2
PC_Mux => Selector45.IN2
PC_Mux => Selector46.IN2
PC_Mux => Selector47.IN2
PC_Mux => Selector48.IN1
PC_Mux => Selector49.IN1
PC_Mux => Selector50.IN1
PC_Mux => Selector51.IN1
PC_Mux => Selector52.IN1
PC_Mux => Selector53.IN1
PC_Mux => Selector54.IN1
PC_Mux => Selector55.IN1
PC_Mux => Selector56.IN1
PC_Mux => Selector57.IN1
PC_Mux => Selector58.IN1
PC_Mux => Selector59.IN1
PC_Mux => Selector60.IN1
PC_Mux => Selector61.IN1
PC_Mux => Selector62.IN1
PC_Mux => Selector63.IN1
IM_MUX1 => Selector64.IN3
IM_MUX1 => Selector65.IN3
IM_MUX1 => Selector66.IN3
IM_MUX1 => Selector67.IN3
IM_MUX1 => Selector68.IN3
IM_MUX1 => Selector69.IN3
IM_MUX1 => Selector70.IN3
IM_MUX1 => Selector71.IN3
IM_MUX1 => Selector72.IN3
IM_MUX1 => Selector73.IN3
IM_MUX1 => Selector74.IN3
IM_MUX1 => Selector75.IN3
IM_MUX1 => Selector76.IN3
IM_MUX1 => Selector77.IN3
IM_MUX1 => Selector78.IN3
IM_MUX1 => Selector79.IN3
IM_MUX1 => Selector80.IN4
IM_MUX1 => Selector81.IN4
IM_MUX1 => Selector82.IN4
IM_MUX1 => Selector83.IN4
IM_MUX1 => Selector84.IN4
IM_MUX1 => Selector85.IN4
IM_MUX1 => Selector86.IN4
IM_MUX1 => Selector87.IN4
IM_MUX1 => Selector88.IN4
IM_MUX1 => Selector89.IN4
IM_MUX1 => Selector90.IN4
IM_MUX1 => Selector91.IN4
IM_MUX1 => Selector92.IN4
IM_MUX1 => Selector93.IN4
IM_MUX1 => Selector94.IN4
IM_MUX1 => Selector95.IN4
IM_MUX1 => Selector64.IN1
IM_MUX1 => Selector65.IN1
IM_MUX1 => Selector66.IN1
IM_MUX1 => Selector67.IN1
IM_MUX1 => Selector68.IN1
IM_MUX1 => Selector69.IN1
IM_MUX1 => Selector70.IN1
IM_MUX1 => Selector71.IN1
IM_MUX1 => Selector72.IN1
IM_MUX1 => Selector73.IN1
IM_MUX1 => Selector74.IN1
IM_MUX1 => Selector75.IN1
IM_MUX1 => Selector76.IN1
IM_MUX1 => Selector77.IN1
IM_MUX1 => Selector78.IN1
IM_MUX1 => Selector79.IN1
IM_MUX1 => Selector80.IN2
IM_MUX1 => Selector81.IN2
IM_MUX1 => Selector82.IN2
IM_MUX1 => Selector83.IN2
IM_MUX1 => Selector84.IN2
IM_MUX1 => Selector85.IN2
IM_MUX1 => Selector86.IN2
IM_MUX1 => Selector87.IN2
IM_MUX1 => Selector88.IN2
IM_MUX1 => Selector89.IN2
IM_MUX1 => Selector90.IN2
IM_MUX1 => Selector91.IN2
IM_MUX1 => Selector92.IN2
IM_MUX1 => Selector93.IN2
IM_MUX1 => Selector94.IN2
IM_MUX1 => Selector95.IN2
IM_MUX2[0] => Mux32.IN4
IM_MUX2[0] => Mux33.IN4
IM_MUX2[0] => Mux34.IN4
IM_MUX2[0] => Mux35.IN4
IM_MUX2[0] => Mux36.IN4
IM_MUX2[0] => Mux37.IN4
IM_MUX2[0] => Mux38.IN4
IM_MUX2[0] => Mux39.IN4
IM_MUX2[0] => Mux40.IN4
IM_MUX2[0] => Mux41.IN4
IM_MUX2[0] => Mux42.IN4
IM_MUX2[0] => Mux43.IN4
IM_MUX2[0] => Mux44.IN4
IM_MUX2[0] => Mux45.IN4
IM_MUX2[0] => Mux46.IN4
IM_MUX2[0] => Mux47.IN4
IM_MUX2[0] => Mux48.IN3
IM_MUX2[0] => Mux49.IN3
IM_MUX2[0] => Mux50.IN3
IM_MUX2[0] => Mux51.IN3
IM_MUX2[0] => Mux52.IN3
IM_MUX2[0] => Mux53.IN3
IM_MUX2[0] => Mux54.IN3
IM_MUX2[0] => Mux55.IN3
IM_MUX2[0] => Mux56.IN3
IM_MUX2[0] => Mux57.IN3
IM_MUX2[0] => Mux58.IN3
IM_MUX2[0] => Mux59.IN3
IM_MUX2[0] => Mux60.IN3
IM_MUX2[0] => Mux61.IN3
IM_MUX2[0] => Mux62.IN3
IM_MUX2[0] => Mux63.IN3
IM_MUX2[1] => Mux32.IN3
IM_MUX2[1] => Mux33.IN3
IM_MUX2[1] => Mux34.IN3
IM_MUX2[1] => Mux35.IN3
IM_MUX2[1] => Mux36.IN3
IM_MUX2[1] => Mux37.IN3
IM_MUX2[1] => Mux38.IN3
IM_MUX2[1] => Mux39.IN3
IM_MUX2[1] => Mux40.IN3
IM_MUX2[1] => Mux41.IN3
IM_MUX2[1] => Mux42.IN3
IM_MUX2[1] => Mux43.IN3
IM_MUX2[1] => Mux44.IN3
IM_MUX2[1] => Mux45.IN3
IM_MUX2[1] => Mux46.IN3
IM_MUX2[1] => Mux47.IN3
IM_MUX2[1] => Mux48.IN2
IM_MUX2[1] => Mux49.IN2
IM_MUX2[1] => Mux50.IN2
IM_MUX2[1] => Mux51.IN2
IM_MUX2[1] => Mux52.IN2
IM_MUX2[1] => Mux53.IN2
IM_MUX2[1] => Mux54.IN2
IM_MUX2[1] => Mux55.IN2
IM_MUX2[1] => Mux56.IN2
IM_MUX2[1] => Mux57.IN2
IM_MUX2[1] => Mux58.IN2
IM_MUX2[1] => Mux59.IN2
IM_MUX2[1] => Mux60.IN2
IM_MUX2[1] => Mux61.IN2
IM_MUX2[1] => Mux62.IN2
IM_MUX2[1] => Mux63.IN2
ALU_Op[0] => ALU:ALUMap.op[0]
ALU_Op[1] => ALU:ALUMap.op[1]
ALU_Op[2] => ALU:ALUMap.op[2]


|CPU_TEST_Sim|cpu1:main_processor|datapath:path|Register_IR:IR
D[0] => Q2[0].DATAIN
D[1] => Q2[1].DATAIN
D[2] => Q2[2].DATAIN
D[3] => Q2[3].DATAIN
D[4] => Q2[4].DATAIN
D[5] => Q2[5].DATAIN
D[6] => Q2[6].DATAIN
D[7] => Q2[7].DATAIN
D[8] => Q2[8].DATAIN
D[9] => Q2[9].DATAIN
D[10] => Q2[10].DATAIN
D[11] => Q2[11].DATAIN
D[12] => Q2[12].DATAIN
D[13] => Q2[13].DATAIN
D[14] => Q2[14].DATAIN
D[15] => Q2[15].DATAIN
D[16] => Q2[16].DATAIN
D[17] => Q2[17].DATAIN
D[18] => Q2[18].DATAIN
D[19] => Q2[19].DATAIN
D[20] => Q2[20].DATAIN
D[21] => Q2[21].DATAIN
D[22] => Q2[22].DATAIN
D[23] => Q2[23].DATAIN
D[24] => Q2[24].DATAIN
D[25] => Q2[25].DATAIN
D[26] => Q2[26].DATAIN
D[27] => Q2[27].DATAIN
D[28] => Q2[28].DATAIN
D[29] => Q2[29].DATAIN
D[30] => Q2[30].DATAIN
D[31] => Q2[31].DATAIN
LD => Q2[0].ENA
LD => Q2[1].ENA
LD => Q2[2].ENA
LD => Q2[3].ENA
LD => Q2[4].ENA
LD => Q2[5].ENA
LD => Q2[6].ENA
LD => Q2[7].ENA
LD => Q2[8].ENA
LD => Q2[9].ENA
LD => Q2[10].ENA
LD => Q2[11].ENA
LD => Q2[12].ENA
LD => Q2[13].ENA
LD => Q2[14].ENA
LD => Q2[15].ENA
LD => Q2[16].ENA
LD => Q2[17].ENA
LD => Q2[18].ENA
LD => Q2[19].ENA
LD => Q2[20].ENA
LD => Q2[21].ENA
LD => Q2[22].ENA
LD => Q2[23].ENA
LD => Q2[24].ENA
LD => Q2[25].ENA
LD => Q2[26].ENA
LD => Q2[27].ENA
LD => Q2[28].ENA
LD => Q2[29].ENA
LD => Q2[30].ENA
LD => Q2[31].ENA
CLR => Q2[0].ACLR
CLR => Q2[1].ACLR
CLR => Q2[2].ACLR
CLR => Q2[3].ACLR
CLR => Q2[4].ACLR
CLR => Q2[5].ACLR
CLR => Q2[6].ACLR
CLR => Q2[7].ACLR
CLR => Q2[8].ACLR
CLR => Q2[9].ACLR
CLR => Q2[10].ACLR
CLR => Q2[11].ACLR
CLR => Q2[12].ACLR
CLR => Q2[13].ACLR
CLR => Q2[14].ACLR
CLR => Q2[15].ACLR
CLR => Q2[16].ACLR
CLR => Q2[17].ACLR
CLR => Q2[18].ACLR
CLR => Q2[19].ACLR
CLR => Q2[20].ACLR
CLR => Q2[21].ACLR
CLR => Q2[22].ACLR
CLR => Q2[23].ACLR
CLR => Q2[24].ACLR
CLR => Q2[25].ACLR
CLR => Q2[26].ACLR
CLR => Q2[27].ACLR
CLR => Q2[28].ACLR
CLR => Q2[29].ACLR
CLR => Q2[30].ACLR
CLR => Q2[31].ACLR
CLK => Q2[0].CLK
CLK => Q2[1].CLK
CLK => Q2[2].CLK
CLK => Q2[3].CLK
CLK => Q2[4].CLK
CLK => Q2[5].CLK
CLK => Q2[6].CLK
CLK => Q2[7].CLK
CLK => Q2[8].CLK
CLK => Q2[9].CLK
CLK => Q2[10].CLK
CLK => Q2[11].CLK
CLK => Q2[12].CLK
CLK => Q2[13].CLK
CLK => Q2[14].CLK
CLK => Q2[15].CLK
CLK => Q2[16].CLK
CLK => Q2[17].CLK
CLK => Q2[18].CLK
CLK => Q2[19].CLK
CLK => Q2[20].CLK
CLK => Q2[21].CLK
CLK => Q2[22].CLK
CLK => Q2[23].CLK
CLK => Q2[24].CLK
CLK => Q2[25].CLK
CLK => Q2[26].CLK
CLK => Q2[27].CLK
CLK => Q2[28].CLK
CLK => Q2[29].CLK
CLK => Q2[30].CLK
CLK => Q2[31].CLK
Q[0] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q2[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q2[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q2[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q2[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q2[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q2[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q2[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q2[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q2[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q2[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q2[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q2[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q2[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q2[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q2[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q2[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q2[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q2[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q2[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q2[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q2[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q2[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q2[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q2[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q2[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q2[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:path|Register_A:RegA
D[0] => Q2[0].DATAIN
D[1] => Q2[1].DATAIN
D[2] => Q2[2].DATAIN
D[3] => Q2[3].DATAIN
D[4] => Q2[4].DATAIN
D[5] => Q2[5].DATAIN
D[6] => Q2[6].DATAIN
D[7] => Q2[7].DATAIN
D[8] => Q2[8].DATAIN
D[9] => Q2[9].DATAIN
D[10] => Q2[10].DATAIN
D[11] => Q2[11].DATAIN
D[12] => Q2[12].DATAIN
D[13] => Q2[13].DATAIN
D[14] => Q2[14].DATAIN
D[15] => Q2[15].DATAIN
D[16] => Q2[16].DATAIN
D[17] => Q2[17].DATAIN
D[18] => Q2[18].DATAIN
D[19] => Q2[19].DATAIN
D[20] => Q2[20].DATAIN
D[21] => Q2[21].DATAIN
D[22] => Q2[22].DATAIN
D[23] => Q2[23].DATAIN
D[24] => Q2[24].DATAIN
D[25] => Q2[25].DATAIN
D[26] => Q2[26].DATAIN
D[27] => Q2[27].DATAIN
D[28] => Q2[28].DATAIN
D[29] => Q2[29].DATAIN
D[30] => Q2[30].DATAIN
D[31] => Q2[31].DATAIN
LD => Q2[0].ENA
LD => Q2[1].ENA
LD => Q2[2].ENA
LD => Q2[3].ENA
LD => Q2[4].ENA
LD => Q2[5].ENA
LD => Q2[6].ENA
LD => Q2[7].ENA
LD => Q2[8].ENA
LD => Q2[9].ENA
LD => Q2[10].ENA
LD => Q2[11].ENA
LD => Q2[12].ENA
LD => Q2[13].ENA
LD => Q2[14].ENA
LD => Q2[15].ENA
LD => Q2[16].ENA
LD => Q2[17].ENA
LD => Q2[18].ENA
LD => Q2[19].ENA
LD => Q2[20].ENA
LD => Q2[21].ENA
LD => Q2[22].ENA
LD => Q2[23].ENA
LD => Q2[24].ENA
LD => Q2[25].ENA
LD => Q2[26].ENA
LD => Q2[27].ENA
LD => Q2[28].ENA
LD => Q2[29].ENA
LD => Q2[30].ENA
LD => Q2[31].ENA
CLR => Q2[0].ACLR
CLR => Q2[1].ACLR
CLR => Q2[2].ACLR
CLR => Q2[3].ACLR
CLR => Q2[4].ACLR
CLR => Q2[5].ACLR
CLR => Q2[6].ACLR
CLR => Q2[7].ACLR
CLR => Q2[8].ACLR
CLR => Q2[9].ACLR
CLR => Q2[10].ACLR
CLR => Q2[11].ACLR
CLR => Q2[12].ACLR
CLR => Q2[13].ACLR
CLR => Q2[14].ACLR
CLR => Q2[15].ACLR
CLR => Q2[16].ACLR
CLR => Q2[17].ACLR
CLR => Q2[18].ACLR
CLR => Q2[19].ACLR
CLR => Q2[20].ACLR
CLR => Q2[21].ACLR
CLR => Q2[22].ACLR
CLR => Q2[23].ACLR
CLR => Q2[24].ACLR
CLR => Q2[25].ACLR
CLR => Q2[26].ACLR
CLR => Q2[27].ACLR
CLR => Q2[28].ACLR
CLR => Q2[29].ACLR
CLR => Q2[30].ACLR
CLR => Q2[31].ACLR
CLK => Q2[0].CLK
CLK => Q2[1].CLK
CLK => Q2[2].CLK
CLK => Q2[3].CLK
CLK => Q2[4].CLK
CLK => Q2[5].CLK
CLK => Q2[6].CLK
CLK => Q2[7].CLK
CLK => Q2[8].CLK
CLK => Q2[9].CLK
CLK => Q2[10].CLK
CLK => Q2[11].CLK
CLK => Q2[12].CLK
CLK => Q2[13].CLK
CLK => Q2[14].CLK
CLK => Q2[15].CLK
CLK => Q2[16].CLK
CLK => Q2[17].CLK
CLK => Q2[18].CLK
CLK => Q2[19].CLK
CLK => Q2[20].CLK
CLK => Q2[21].CLK
CLK => Q2[22].CLK
CLK => Q2[23].CLK
CLK => Q2[24].CLK
CLK => Q2[25].CLK
CLK => Q2[26].CLK
CLK => Q2[27].CLK
CLK => Q2[28].CLK
CLK => Q2[29].CLK
CLK => Q2[30].CLK
CLK => Q2[31].CLK
Q[0] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q2[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q2[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q2[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q2[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q2[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q2[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q2[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q2[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q2[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q2[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q2[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q2[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q2[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q2[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q2[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q2[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q2[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q2[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q2[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q2[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q2[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q2[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q2[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q2[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q2[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q2[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:path|Register_B:RegB
D[0] => Q2[0].DATAIN
D[1] => Q2[1].DATAIN
D[2] => Q2[2].DATAIN
D[3] => Q2[3].DATAIN
D[4] => Q2[4].DATAIN
D[5] => Q2[5].DATAIN
D[6] => Q2[6].DATAIN
D[7] => Q2[7].DATAIN
D[8] => Q2[8].DATAIN
D[9] => Q2[9].DATAIN
D[10] => Q2[10].DATAIN
D[11] => Q2[11].DATAIN
D[12] => Q2[12].DATAIN
D[13] => Q2[13].DATAIN
D[14] => Q2[14].DATAIN
D[15] => Q2[15].DATAIN
D[16] => Q2[16].DATAIN
D[17] => Q2[17].DATAIN
D[18] => Q2[18].DATAIN
D[19] => Q2[19].DATAIN
D[20] => Q2[20].DATAIN
D[21] => Q2[21].DATAIN
D[22] => Q2[22].DATAIN
D[23] => Q2[23].DATAIN
D[24] => Q2[24].DATAIN
D[25] => Q2[25].DATAIN
D[26] => Q2[26].DATAIN
D[27] => Q2[27].DATAIN
D[28] => Q2[28].DATAIN
D[29] => Q2[29].DATAIN
D[30] => Q2[30].DATAIN
D[31] => Q2[31].DATAIN
LD => Q2[0].ENA
LD => Q2[1].ENA
LD => Q2[2].ENA
LD => Q2[3].ENA
LD => Q2[4].ENA
LD => Q2[5].ENA
LD => Q2[6].ENA
LD => Q2[7].ENA
LD => Q2[8].ENA
LD => Q2[9].ENA
LD => Q2[10].ENA
LD => Q2[11].ENA
LD => Q2[12].ENA
LD => Q2[13].ENA
LD => Q2[14].ENA
LD => Q2[15].ENA
LD => Q2[16].ENA
LD => Q2[17].ENA
LD => Q2[18].ENA
LD => Q2[19].ENA
LD => Q2[20].ENA
LD => Q2[21].ENA
LD => Q2[22].ENA
LD => Q2[23].ENA
LD => Q2[24].ENA
LD => Q2[25].ENA
LD => Q2[26].ENA
LD => Q2[27].ENA
LD => Q2[28].ENA
LD => Q2[29].ENA
LD => Q2[30].ENA
LD => Q2[31].ENA
CLR => Q2[0].ACLR
CLR => Q2[1].ACLR
CLR => Q2[2].ACLR
CLR => Q2[3].ACLR
CLR => Q2[4].ACLR
CLR => Q2[5].ACLR
CLR => Q2[6].ACLR
CLR => Q2[7].ACLR
CLR => Q2[8].ACLR
CLR => Q2[9].ACLR
CLR => Q2[10].ACLR
CLR => Q2[11].ACLR
CLR => Q2[12].ACLR
CLR => Q2[13].ACLR
CLR => Q2[14].ACLR
CLR => Q2[15].ACLR
CLR => Q2[16].ACLR
CLR => Q2[17].ACLR
CLR => Q2[18].ACLR
CLR => Q2[19].ACLR
CLR => Q2[20].ACLR
CLR => Q2[21].ACLR
CLR => Q2[22].ACLR
CLR => Q2[23].ACLR
CLR => Q2[24].ACLR
CLR => Q2[25].ACLR
CLR => Q2[26].ACLR
CLR => Q2[27].ACLR
CLR => Q2[28].ACLR
CLR => Q2[29].ACLR
CLR => Q2[30].ACLR
CLR => Q2[31].ACLR
CLK => Q2[0].CLK
CLK => Q2[1].CLK
CLK => Q2[2].CLK
CLK => Q2[3].CLK
CLK => Q2[4].CLK
CLK => Q2[5].CLK
CLK => Q2[6].CLK
CLK => Q2[7].CLK
CLK => Q2[8].CLK
CLK => Q2[9].CLK
CLK => Q2[10].CLK
CLK => Q2[11].CLK
CLK => Q2[12].CLK
CLK => Q2[13].CLK
CLK => Q2[14].CLK
CLK => Q2[15].CLK
CLK => Q2[16].CLK
CLK => Q2[17].CLK
CLK => Q2[18].CLK
CLK => Q2[19].CLK
CLK => Q2[20].CLK
CLK => Q2[21].CLK
CLK => Q2[22].CLK
CLK => Q2[23].CLK
CLK => Q2[24].CLK
CLK => Q2[25].CLK
CLK => Q2[26].CLK
CLK => Q2[27].CLK
CLK => Q2[28].CLK
CLK => Q2[29].CLK
CLK => Q2[30].CLK
CLK => Q2[31].CLK
Q[0] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q2[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q2[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q2[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q2[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q2[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q2[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q2[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q2[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q2[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q2[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q2[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q2[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q2[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q2[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q2[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q2[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q2[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q2[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q2[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q2[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q2[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q2[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q2[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q2[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q2[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q2[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:path|pc:PCMap
CLR => register32:mapreg.CLR
CLK => register32:mapreg.CLK
LD => register32:mapreg.LD
INC => D0[31].OUTPUTSELECT
INC => D0[30].OUTPUTSELECT
INC => D0[29].OUTPUTSELECT
INC => D0[28].OUTPUTSELECT
INC => D0[27].OUTPUTSELECT
INC => D0[26].OUTPUTSELECT
INC => D0[25].OUTPUTSELECT
INC => D0[24].OUTPUTSELECT
INC => D0[23].OUTPUTSELECT
INC => D0[22].OUTPUTSELECT
INC => D0[21].OUTPUTSELECT
INC => D0[20].OUTPUTSELECT
INC => D0[19].OUTPUTSELECT
INC => D0[18].OUTPUTSELECT
INC => D0[17].OUTPUTSELECT
INC => D0[16].OUTPUTSELECT
INC => D0[15].OUTPUTSELECT
INC => D0[14].OUTPUTSELECT
INC => D0[13].OUTPUTSELECT
INC => D0[12].OUTPUTSELECT
INC => D0[11].OUTPUTSELECT
INC => D0[10].OUTPUTSELECT
INC => D0[9].OUTPUTSELECT
INC => D0[8].OUTPUTSELECT
INC => D0[7].OUTPUTSELECT
INC => D0[6].OUTPUTSELECT
INC => D0[5].OUTPUTSELECT
INC => D0[4].OUTPUTSELECT
INC => D0[3].OUTPUTSELECT
INC => D0[2].OUTPUTSELECT
INC => D0[1].OUTPUTSELECT
INC => D0[0].OUTPUTSELECT
D[0] => D0[0].DATAA
D[1] => D0[1].DATAA
D[2] => D0[2].DATAA
D[3] => D0[3].DATAA
D[4] => D0[4].DATAA
D[5] => D0[5].DATAA
D[6] => D0[6].DATAA
D[7] => D0[7].DATAA
D[8] => D0[8].DATAA
D[9] => D0[9].DATAA
D[10] => D0[10].DATAA
D[11] => D0[11].DATAA
D[12] => D0[12].DATAA
D[13] => D0[13].DATAA
D[14] => D0[14].DATAA
D[15] => D0[15].DATAA
D[16] => D0[16].DATAA
D[17] => D0[17].DATAA
D[18] => D0[18].DATAA
D[19] => D0[19].DATAA
D[20] => D0[20].DATAA
D[21] => D0[21].DATAA
D[22] => D0[22].DATAA
D[23] => D0[23].DATAA
D[24] => D0[24].DATAA
D[25] => D0[25].DATAA
D[26] => D0[26].DATAA
D[27] => D0[27].DATAA
D[28] => D0[28].DATAA
D[29] => D0[29].DATAA
D[30] => D0[30].DATAA
D[31] => D0[31].DATAA
Q[0] <= register32:mapreg.Q[0]
Q[1] <= register32:mapreg.Q[1]
Q[2] <= register32:mapreg.Q[2]
Q[3] <= register32:mapreg.Q[3]
Q[4] <= register32:mapreg.Q[4]
Q[5] <= register32:mapreg.Q[5]
Q[6] <= register32:mapreg.Q[6]
Q[7] <= register32:mapreg.Q[7]
Q[8] <= register32:mapreg.Q[8]
Q[9] <= register32:mapreg.Q[9]
Q[10] <= register32:mapreg.Q[10]
Q[11] <= register32:mapreg.Q[11]
Q[12] <= register32:mapreg.Q[12]
Q[13] <= register32:mapreg.Q[13]
Q[14] <= register32:mapreg.Q[14]
Q[15] <= register32:mapreg.Q[15]
Q[16] <= register32:mapreg.Q[16]
Q[17] <= register32:mapreg.Q[17]
Q[18] <= register32:mapreg.Q[18]
Q[19] <= register32:mapreg.Q[19]
Q[20] <= register32:mapreg.Q[20]
Q[21] <= register32:mapreg.Q[21]
Q[22] <= register32:mapreg.Q[22]
Q[23] <= register32:mapreg.Q[23]
Q[24] <= register32:mapreg.Q[24]
Q[25] <= register32:mapreg.Q[25]
Q[26] <= register32:mapreg.Q[26]
Q[27] <= register32:mapreg.Q[27]
Q[28] <= register32:mapreg.Q[28]
Q[29] <= register32:mapreg.Q[29]
Q[30] <= register32:mapreg.Q[30]
Q[31] <= register32:mapreg.Q[31]


|CPU_TEST_Sim|cpu1:main_processor|datapath:path|pc:PCMap|register32:mapreg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
LD => Q[0]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[31]~reg0.ENA
CLR => Q[0]~reg0.ACLR
CLR => Q[1]~reg0.ACLR
CLR => Q[2]~reg0.ACLR
CLR => Q[3]~reg0.ACLR
CLR => Q[4]~reg0.ACLR
CLR => Q[5]~reg0.ACLR
CLR => Q[6]~reg0.ACLR
CLR => Q[7]~reg0.ACLR
CLR => Q[8]~reg0.ACLR
CLR => Q[9]~reg0.ACLR
CLR => Q[10]~reg0.ACLR
CLR => Q[11]~reg0.ACLR
CLR => Q[12]~reg0.ACLR
CLR => Q[13]~reg0.ACLR
CLR => Q[14]~reg0.ACLR
CLR => Q[15]~reg0.ACLR
CLR => Q[16]~reg0.ACLR
CLR => Q[17]~reg0.ACLR
CLR => Q[18]~reg0.ACLR
CLR => Q[19]~reg0.ACLR
CLR => Q[20]~reg0.ACLR
CLR => Q[21]~reg0.ACLR
CLR => Q[22]~reg0.ACLR
CLR => Q[23]~reg0.ACLR
CLR => Q[24]~reg0.ACLR
CLR => Q[25]~reg0.ACLR
CLR => Q[26]~reg0.ACLR
CLR => Q[27]~reg0.ACLR
CLR => Q[28]~reg0.ACLR
CLR => Q[29]~reg0.ACLR
CLR => Q[30]~reg0.ACLR
CLR => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:path|Register_C:RegC
D => Q~reg0.DATAIN
LD => Q~reg0.ENA
CLR => Q~reg0.ACLR
CLK => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:path|Register_Z:RegZ
D => Q~reg0.DATAIN
LD => Q~reg0.ENA
CLR => Q~reg0.ACLR
CLK => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:path|ALU:ALUMap
a[0] => result2.IN0
a[0] => result2.IN0
a[0] => Equal1.IN31
a[0] => c_l_adder:add.x_in[0]
a[0] => Mux32.IN5
a[0] => c_l_subber:sub.x_in[0]
a[1] => result2.IN0
a[1] => result2.IN0
a[1] => Equal1.IN30
a[1] => c_l_adder:add.x_in[1]
a[1] => Mux43.IN5
a[1] => Mux31.IN5
a[1] => c_l_subber:sub.x_in[1]
a[2] => result2.IN0
a[2] => result2.IN0
a[2] => Equal1.IN29
a[2] => c_l_adder:add.x_in[2]
a[2] => Mux32.IN4
a[2] => Mux30.IN5
a[2] => c_l_subber:sub.x_in[2]
a[3] => result2.IN0
a[3] => result2.IN0
a[3] => Equal1.IN28
a[3] => c_l_adder:add.x_in[3]
a[3] => Mux31.IN4
a[3] => Mux29.IN5
a[3] => c_l_subber:sub.x_in[3]
a[4] => result2.IN0
a[4] => result2.IN0
a[4] => Equal1.IN27
a[4] => c_l_adder:add.x_in[4]
a[4] => Mux30.IN4
a[4] => Mux28.IN5
a[4] => c_l_subber:sub.x_in[4]
a[5] => result2.IN0
a[5] => result2.IN0
a[5] => Equal1.IN26
a[5] => c_l_adder:add.x_in[5]
a[5] => Mux29.IN4
a[5] => Mux27.IN5
a[5] => c_l_subber:sub.x_in[5]
a[6] => result2.IN0
a[6] => result2.IN0
a[6] => Equal1.IN25
a[6] => c_l_adder:add.x_in[6]
a[6] => Mux28.IN4
a[6] => Mux26.IN5
a[6] => c_l_subber:sub.x_in[6]
a[7] => result2.IN0
a[7] => result2.IN0
a[7] => Equal1.IN24
a[7] => c_l_adder:add.x_in[7]
a[7] => Mux27.IN4
a[7] => Mux25.IN5
a[7] => c_l_subber:sub.x_in[7]
a[8] => result2.IN0
a[8] => result2.IN0
a[8] => Equal1.IN23
a[8] => c_l_adder:add.x_in[8]
a[8] => Mux24.IN5
a[8] => c_l_subber:sub.x_in[8]
a[9] => result2.IN0
a[9] => result2.IN0
a[9] => Equal1.IN22
a[9] => c_l_adder:add.x_in[9]
a[9] => Mux25.IN4
a[9] => Mux23.IN5
a[9] => c_l_subber:sub.x_in[9]
a[10] => result2.IN0
a[10] => result2.IN0
a[10] => Equal1.IN21
a[10] => c_l_adder:add.x_in[10]
a[10] => Mux24.IN4
a[10] => Mux22.IN5
a[10] => c_l_subber:sub.x_in[10]
a[11] => result2.IN0
a[11] => result2.IN0
a[11] => Equal1.IN20
a[11] => c_l_adder:add.x_in[11]
a[11] => Mux23.IN4
a[11] => Mux21.IN5
a[11] => c_l_subber:sub.x_in[11]
a[12] => result2.IN0
a[12] => result2.IN0
a[12] => Equal1.IN19
a[12] => c_l_adder:add.x_in[12]
a[12] => Mux22.IN4
a[12] => Mux20.IN5
a[12] => c_l_subber:sub.x_in[12]
a[13] => result2.IN0
a[13] => result2.IN0
a[13] => Equal1.IN18
a[13] => c_l_adder:add.x_in[13]
a[13] => Mux21.IN4
a[13] => Mux19.IN5
a[13] => c_l_subber:sub.x_in[13]
a[14] => result2.IN0
a[14] => result2.IN0
a[14] => Equal1.IN17
a[14] => c_l_adder:add.x_in[14]
a[14] => Mux20.IN4
a[14] => Mux18.IN5
a[14] => c_l_subber:sub.x_in[14]
a[15] => result2.IN0
a[15] => result2.IN0
a[15] => Equal1.IN16
a[15] => c_l_adder:add.x_in[15]
a[15] => Mux19.IN4
a[15] => Mux17.IN5
a[15] => c_l_subber:sub.x_in[15]
a[16] => result2.IN0
a[16] => result2.IN0
a[16] => Equal1.IN15
a[16] => c_l_adder:add.x_in[16]
a[16] => Mux18.IN4
a[16] => Mux16.IN5
a[16] => c_l_subber:sub.x_in[16]
a[17] => result2.IN0
a[17] => result2.IN0
a[17] => Equal1.IN14
a[17] => c_l_adder:add.x_in[17]
a[17] => Mux17.IN4
a[17] => Mux15.IN5
a[17] => c_l_subber:sub.x_in[17]
a[18] => result2.IN0
a[18] => result2.IN0
a[18] => Equal1.IN13
a[18] => c_l_adder:add.x_in[18]
a[18] => Mux16.IN4
a[18] => Mux14.IN5
a[18] => c_l_subber:sub.x_in[18]
a[19] => result2.IN0
a[19] => result2.IN0
a[19] => Equal1.IN12
a[19] => c_l_adder:add.x_in[19]
a[19] => Mux15.IN4
a[19] => Mux13.IN5
a[19] => c_l_subber:sub.x_in[19]
a[20] => result2.IN0
a[20] => result2.IN0
a[20] => Equal1.IN11
a[20] => c_l_adder:add.x_in[20]
a[20] => Mux14.IN4
a[20] => Mux12.IN5
a[20] => c_l_subber:sub.x_in[20]
a[21] => result2.IN0
a[21] => result2.IN0
a[21] => Equal1.IN10
a[21] => c_l_adder:add.x_in[21]
a[21] => Mux13.IN4
a[21] => Mux11.IN5
a[21] => c_l_subber:sub.x_in[21]
a[22] => result2.IN0
a[22] => result2.IN0
a[22] => Equal1.IN9
a[22] => c_l_adder:add.x_in[22]
a[22] => Mux12.IN4
a[22] => Mux10.IN5
a[22] => c_l_subber:sub.x_in[22]
a[23] => result2.IN0
a[23] => result2.IN0
a[23] => Equal1.IN8
a[23] => c_l_adder:add.x_in[23]
a[23] => Mux11.IN4
a[23] => Mux9.IN5
a[23] => c_l_subber:sub.x_in[23]
a[24] => result2.IN0
a[24] => result2.IN0
a[24] => Equal1.IN7
a[24] => c_l_adder:add.x_in[24]
a[24] => Mux10.IN4
a[24] => Mux8.IN5
a[24] => c_l_subber:sub.x_in[24]
a[25] => result2.IN0
a[25] => result2.IN0
a[25] => Equal1.IN6
a[25] => c_l_adder:add.x_in[25]
a[25] => Mux9.IN4
a[25] => Mux7.IN5
a[25] => c_l_subber:sub.x_in[25]
a[26] => result2.IN0
a[26] => result2.IN0
a[26] => Equal1.IN5
a[26] => c_l_adder:add.x_in[26]
a[26] => Mux8.IN4
a[26] => Mux6.IN5
a[26] => c_l_subber:sub.x_in[26]
a[27] => result2.IN0
a[27] => result2.IN0
a[27] => Equal1.IN4
a[27] => c_l_adder:add.x_in[27]
a[27] => Mux7.IN4
a[27] => Mux5.IN5
a[27] => c_l_subber:sub.x_in[27]
a[28] => result2.IN0
a[28] => result2.IN0
a[28] => Equal1.IN3
a[28] => c_l_adder:add.x_in[28]
a[28] => Mux6.IN4
a[28] => Mux4.IN5
a[28] => c_l_subber:sub.x_in[28]
a[29] => result2.IN0
a[29] => result2.IN0
a[29] => Equal1.IN2
a[29] => c_l_adder:add.x_in[29]
a[29] => Mux5.IN4
a[29] => Mux3.IN5
a[29] => c_l_subber:sub.x_in[29]
a[30] => result2.IN0
a[30] => result2.IN0
a[30] => Equal1.IN1
a[30] => c_l_adder:add.x_in[30]
a[30] => Mux4.IN4
a[30] => Mux1.IN5
a[30] => c_l_subber:sub.x_in[30]
a[31] => result2.IN0
a[31] => result2.IN0
a[31] => Equal1.IN0
a[31] => c_l_adder:add.x_in[31]
a[31] => Mux3.IN4
a[31] => c_l_subber:sub.x_in[31]
b[0] => result2.IN1
b[0] => result2.IN1
b[0] => Equal1.IN63
b[0] => c_l_adder:add.y_in[0]
b[0] => c_l_subber:sub.y_in[0]
b[1] => result2.IN1
b[1] => result2.IN1
b[1] => Equal1.IN62
b[1] => c_l_adder:add.y_in[1]
b[1] => c_l_subber:sub.y_in[1]
b[2] => result2.IN1
b[2] => result2.IN1
b[2] => Equal1.IN61
b[2] => c_l_adder:add.y_in[2]
b[2] => c_l_subber:sub.y_in[2]
b[3] => result2.IN1
b[3] => result2.IN1
b[3] => Equal1.IN60
b[3] => c_l_adder:add.y_in[3]
b[3] => c_l_subber:sub.y_in[3]
b[4] => result2.IN1
b[4] => result2.IN1
b[4] => Equal1.IN59
b[4] => c_l_adder:add.y_in[4]
b[4] => c_l_subber:sub.y_in[4]
b[5] => result2.IN1
b[5] => result2.IN1
b[5] => Equal1.IN58
b[5] => c_l_adder:add.y_in[5]
b[5] => c_l_subber:sub.y_in[5]
b[6] => result2.IN1
b[6] => result2.IN1
b[6] => Equal1.IN57
b[6] => c_l_adder:add.y_in[6]
b[6] => c_l_subber:sub.y_in[6]
b[7] => result2.IN1
b[7] => result2.IN1
b[7] => Equal1.IN56
b[7] => c_l_adder:add.y_in[7]
b[7] => c_l_subber:sub.y_in[7]
b[8] => result2.IN1
b[8] => result2.IN1
b[8] => Equal1.IN55
b[8] => c_l_adder:add.y_in[8]
b[8] => c_l_subber:sub.y_in[8]
b[9] => result2.IN1
b[9] => result2.IN1
b[9] => Equal1.IN54
b[9] => c_l_adder:add.y_in[9]
b[9] => c_l_subber:sub.y_in[9]
b[10] => result2.IN1
b[10] => result2.IN1
b[10] => Equal1.IN53
b[10] => c_l_adder:add.y_in[10]
b[10] => c_l_subber:sub.y_in[10]
b[11] => result2.IN1
b[11] => result2.IN1
b[11] => Equal1.IN52
b[11] => c_l_adder:add.y_in[11]
b[11] => c_l_subber:sub.y_in[11]
b[12] => result2.IN1
b[12] => result2.IN1
b[12] => Equal1.IN51
b[12] => c_l_adder:add.y_in[12]
b[12] => c_l_subber:sub.y_in[12]
b[13] => result2.IN1
b[13] => result2.IN1
b[13] => Equal1.IN50
b[13] => c_l_adder:add.y_in[13]
b[13] => c_l_subber:sub.y_in[13]
b[14] => result2.IN1
b[14] => result2.IN1
b[14] => Equal1.IN49
b[14] => c_l_adder:add.y_in[14]
b[14] => c_l_subber:sub.y_in[14]
b[15] => result2.IN1
b[15] => result2.IN1
b[15] => Equal1.IN48
b[15] => c_l_adder:add.y_in[15]
b[15] => c_l_subber:sub.y_in[15]
b[16] => result2.IN1
b[16] => result2.IN1
b[16] => Equal1.IN47
b[16] => c_l_adder:add.y_in[16]
b[16] => c_l_subber:sub.y_in[16]
b[17] => result2.IN1
b[17] => result2.IN1
b[17] => Equal1.IN46
b[17] => c_l_adder:add.y_in[17]
b[17] => c_l_subber:sub.y_in[17]
b[18] => result2.IN1
b[18] => result2.IN1
b[18] => Equal1.IN45
b[18] => c_l_adder:add.y_in[18]
b[18] => c_l_subber:sub.y_in[18]
b[19] => result2.IN1
b[19] => result2.IN1
b[19] => Equal1.IN44
b[19] => c_l_adder:add.y_in[19]
b[19] => c_l_subber:sub.y_in[19]
b[20] => result2.IN1
b[20] => result2.IN1
b[20] => Equal1.IN43
b[20] => c_l_adder:add.y_in[20]
b[20] => c_l_subber:sub.y_in[20]
b[21] => result2.IN1
b[21] => result2.IN1
b[21] => Equal1.IN42
b[21] => c_l_adder:add.y_in[21]
b[21] => c_l_subber:sub.y_in[21]
b[22] => result2.IN1
b[22] => result2.IN1
b[22] => Equal1.IN41
b[22] => c_l_adder:add.y_in[22]
b[22] => c_l_subber:sub.y_in[22]
b[23] => result2.IN1
b[23] => result2.IN1
b[23] => Equal1.IN40
b[23] => c_l_adder:add.y_in[23]
b[23] => c_l_subber:sub.y_in[23]
b[24] => result2.IN1
b[24] => result2.IN1
b[24] => Equal1.IN39
b[24] => c_l_adder:add.y_in[24]
b[24] => c_l_subber:sub.y_in[24]
b[25] => result2.IN1
b[25] => result2.IN1
b[25] => Equal1.IN38
b[25] => c_l_adder:add.y_in[25]
b[25] => c_l_subber:sub.y_in[25]
b[26] => result2.IN1
b[26] => result2.IN1
b[26] => Equal1.IN37
b[26] => c_l_adder:add.y_in[26]
b[26] => c_l_subber:sub.y_in[26]
b[27] => result2.IN1
b[27] => result2.IN1
b[27] => Equal1.IN36
b[27] => c_l_adder:add.y_in[27]
b[27] => c_l_subber:sub.y_in[27]
b[28] => result2.IN1
b[28] => result2.IN1
b[28] => Equal1.IN35
b[28] => c_l_adder:add.y_in[28]
b[28] => c_l_subber:sub.y_in[28]
b[29] => result2.IN1
b[29] => result2.IN1
b[29] => Equal1.IN34
b[29] => c_l_adder:add.y_in[29]
b[29] => c_l_subber:sub.y_in[29]
b[30] => result2.IN1
b[30] => result2.IN1
b[30] => Equal1.IN33
b[30] => c_l_adder:add.y_in[30]
b[30] => c_l_subber:sub.y_in[30]
b[31] => result2.IN1
b[31] => result2.IN1
b[31] => Equal1.IN32
b[31] => c_l_adder:add.y_in[31]
b[31] => c_l_subber:sub.y_in[31]
op[0] => Mux42.IN10
op[0] => Mux41.IN10
op[0] => Mux40.IN8
op[0] => Mux39.IN10
op[0] => Mux38.IN10
op[0] => Mux37.IN10
op[0] => Mux36.IN10
op[0] => Mux35.IN10
op[0] => Mux34.IN10
op[0] => Mux33.IN10
op[0] => Mux43.IN8
op[0] => Mux32.IN8
op[0] => Mux31.IN8
op[0] => Mux30.IN8
op[0] => Mux29.IN8
op[0] => Mux28.IN8
op[0] => Mux27.IN8
op[0] => Mux26.IN8
op[0] => Mux25.IN8
op[0] => Mux24.IN8
op[0] => Mux23.IN8
op[0] => Mux22.IN8
op[0] => Mux21.IN8
op[0] => Mux20.IN8
op[0] => Mux19.IN8
op[0] => Mux18.IN8
op[0] => Mux17.IN8
op[0] => Mux16.IN8
op[0] => Mux15.IN8
op[0] => Mux14.IN8
op[0] => Mux13.IN8
op[0] => Mux12.IN8
op[0] => Mux11.IN8
op[0] => Mux10.IN8
op[0] => Mux9.IN8
op[0] => Mux8.IN8
op[0] => Mux7.IN8
op[0] => Mux6.IN8
op[0] => Mux5.IN8
op[0] => Mux4.IN8
op[0] => Mux3.IN8
op[0] => Mux2.IN10
op[0] => Mux1.IN8
op[0] => Mux0.IN10
op[1] => Mux42.IN9
op[1] => Mux41.IN9
op[1] => Mux40.IN7
op[1] => Mux39.IN9
op[1] => Mux38.IN9
op[1] => Mux37.IN9
op[1] => Mux36.IN9
op[1] => Mux35.IN9
op[1] => Mux34.IN9
op[1] => Mux33.IN9
op[1] => Mux43.IN7
op[1] => Mux32.IN7
op[1] => Mux31.IN7
op[1] => Mux30.IN7
op[1] => Mux29.IN7
op[1] => Mux28.IN7
op[1] => Mux27.IN7
op[1] => Mux26.IN7
op[1] => Mux25.IN7
op[1] => Mux24.IN7
op[1] => Mux23.IN7
op[1] => Mux22.IN7
op[1] => Mux21.IN7
op[1] => Mux20.IN7
op[1] => Mux19.IN7
op[1] => Mux18.IN7
op[1] => Mux17.IN7
op[1] => Mux16.IN7
op[1] => Mux15.IN7
op[1] => Mux14.IN7
op[1] => Mux13.IN7
op[1] => Mux12.IN7
op[1] => Mux11.IN7
op[1] => Mux10.IN7
op[1] => Mux9.IN7
op[1] => Mux8.IN7
op[1] => Mux7.IN7
op[1] => Mux6.IN7
op[1] => Mux5.IN7
op[1] => Mux4.IN7
op[1] => Mux3.IN7
op[1] => Mux2.IN9
op[1] => Mux1.IN7
op[1] => Mux0.IN9
op[2] => Mux42.IN8
op[2] => Mux41.IN8
op[2] => Mux40.IN6
op[2] => Mux39.IN8
op[2] => Mux38.IN8
op[2] => Mux37.IN8
op[2] => Mux36.IN8
op[2] => Mux35.IN8
op[2] => Mux34.IN8
op[2] => Mux33.IN8
op[2] => Mux43.IN6
op[2] => Mux32.IN6
op[2] => Mux31.IN6
op[2] => Mux30.IN6
op[2] => Mux29.IN6
op[2] => Mux28.IN6
op[2] => Mux27.IN6
op[2] => Mux26.IN6
op[2] => Mux25.IN6
op[2] => Mux24.IN6
op[2] => Mux23.IN6
op[2] => Mux22.IN6
op[2] => Mux21.IN6
op[2] => Mux20.IN6
op[2] => Mux19.IN6
op[2] => Mux18.IN6
op[2] => Mux17.IN6
op[2] => Mux16.IN6
op[2] => Mux15.IN6
op[2] => Mux14.IN6
op[2] => Mux13.IN6
op[2] => Mux12.IN6
op[2] => Mux11.IN6
op[2] => Mux10.IN6
op[2] => Mux9.IN6
op[2] => Mux8.IN6
op[2] => Mux7.IN6
op[2] => Mux6.IN6
op[2] => Mux5.IN6
op[2] => Mux4.IN6
op[2] => Mux3.IN6
op[2] => Mux2.IN8
op[2] => Mux1.IN6
op[2] => Mux0.IN8
result[0] <= result2[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result2[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result2[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result2[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result2[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result2[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result2[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result2[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result2[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result2[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result2[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result2[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result2[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result2[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result2[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result2[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result2[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result2[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result2[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result2[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result2[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result2[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result2[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result2[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result2[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result2[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result2[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result2[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result2[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result2[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result2[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result2[31].DB_MAX_OUTPUT_PORT_TYPE
cout <= cout$latch.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero$latch.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_adder:add
enable => carry_in_internal[1].LATCH_ENABLE
enable => carry_in_internal[2].LATCH_ENABLE
enable => carry_in_internal[3].LATCH_ENABLE
enable => carry_in_internal[4].LATCH_ENABLE
enable => carry_in_internal[5].LATCH_ENABLE
enable => carry_in_internal[6].LATCH_ENABLE
enable => carry_in_internal[7].LATCH_ENABLE
enable => carry_in_internal[8].LATCH_ENABLE
enable => carry_in_internal[9].LATCH_ENABLE
enable => carry_in_internal[10].LATCH_ENABLE
enable => carry_in_internal[11].LATCH_ENABLE
enable => carry_in_internal[12].LATCH_ENABLE
enable => carry_in_internal[13].LATCH_ENABLE
enable => carry_in_internal[14].LATCH_ENABLE
enable => carry_in_internal[15].LATCH_ENABLE
enable => carry_in_internal[16].LATCH_ENABLE
enable => carry_in_internal[17].LATCH_ENABLE
enable => carry_in_internal[18].LATCH_ENABLE
enable => carry_in_internal[19].LATCH_ENABLE
enable => carry_in_internal[20].LATCH_ENABLE
enable => carry_in_internal[21].LATCH_ENABLE
enable => carry_in_internal[22].LATCH_ENABLE
enable => carry_in_internal[23].LATCH_ENABLE
enable => carry_in_internal[24].LATCH_ENABLE
enable => carry_in_internal[25].LATCH_ENABLE
enable => carry_in_internal[26].LATCH_ENABLE
enable => carry_in_internal[27].LATCH_ENABLE
enable => carry_in_internal[28].LATCH_ENABLE
enable => carry_in_internal[29].LATCH_ENABLE
enable => carry_in_internal[30].LATCH_ENABLE
enable => carry_in_internal[31].LATCH_ENABLE
x_in[0] => h_sum[0].IN0
x_in[0] => carry_generate[0].IN0
x_in[0] => carry_propagate[0].IN0
x_in[1] => h_sum[1].IN0
x_in[1] => carry_generate[1].IN0
x_in[1] => carry_propagate[1].IN0
x_in[2] => h_sum[2].IN0
x_in[2] => carry_generate[2].IN0
x_in[2] => carry_propagate[2].IN0
x_in[3] => h_sum[3].IN0
x_in[3] => carry_generate[3].IN0
x_in[3] => carry_propagate[3].IN0
x_in[4] => h_sum[4].IN0
x_in[4] => carry_generate[4].IN0
x_in[4] => carry_propagate[4].IN0
x_in[5] => h_sum[5].IN0
x_in[5] => carry_generate[5].IN0
x_in[5] => carry_propagate[5].IN0
x_in[6] => h_sum[6].IN0
x_in[6] => carry_generate[6].IN0
x_in[6] => carry_propagate[6].IN0
x_in[7] => h_sum[7].IN0
x_in[7] => carry_generate[7].IN0
x_in[7] => carry_propagate[7].IN0
x_in[8] => h_sum[8].IN0
x_in[8] => carry_generate[8].IN0
x_in[8] => carry_propagate[8].IN0
x_in[9] => h_sum[9].IN0
x_in[9] => carry_generate[9].IN0
x_in[9] => carry_propagate[9].IN0
x_in[10] => h_sum[10].IN0
x_in[10] => carry_generate[10].IN0
x_in[10] => carry_propagate[10].IN0
x_in[11] => h_sum[11].IN0
x_in[11] => carry_generate[11].IN0
x_in[11] => carry_propagate[11].IN0
x_in[12] => h_sum[12].IN0
x_in[12] => carry_generate[12].IN0
x_in[12] => carry_propagate[12].IN0
x_in[13] => h_sum[13].IN0
x_in[13] => carry_generate[13].IN0
x_in[13] => carry_propagate[13].IN0
x_in[14] => h_sum[14].IN0
x_in[14] => carry_generate[14].IN0
x_in[14] => carry_propagate[14].IN0
x_in[15] => h_sum[15].IN0
x_in[15] => carry_generate[15].IN0
x_in[15] => carry_propagate[15].IN0
x_in[16] => h_sum[16].IN0
x_in[16] => carry_generate[16].IN0
x_in[16] => carry_propagate[16].IN0
x_in[17] => h_sum[17].IN0
x_in[17] => carry_generate[17].IN0
x_in[17] => carry_propagate[17].IN0
x_in[18] => h_sum[18].IN0
x_in[18] => carry_generate[18].IN0
x_in[18] => carry_propagate[18].IN0
x_in[19] => h_sum[19].IN0
x_in[19] => carry_generate[19].IN0
x_in[19] => carry_propagate[19].IN0
x_in[20] => h_sum[20].IN0
x_in[20] => carry_generate[20].IN0
x_in[20] => carry_propagate[20].IN0
x_in[21] => h_sum[21].IN0
x_in[21] => carry_generate[21].IN0
x_in[21] => carry_propagate[21].IN0
x_in[22] => h_sum[22].IN0
x_in[22] => carry_generate[22].IN0
x_in[22] => carry_propagate[22].IN0
x_in[23] => h_sum[23].IN0
x_in[23] => carry_generate[23].IN0
x_in[23] => carry_propagate[23].IN0
x_in[24] => h_sum[24].IN0
x_in[24] => carry_generate[24].IN0
x_in[24] => carry_propagate[24].IN0
x_in[25] => h_sum[25].IN0
x_in[25] => carry_generate[25].IN0
x_in[25] => carry_propagate[25].IN0
x_in[26] => h_sum[26].IN0
x_in[26] => carry_generate[26].IN0
x_in[26] => carry_propagate[26].IN0
x_in[27] => h_sum[27].IN0
x_in[27] => carry_generate[27].IN0
x_in[27] => carry_propagate[27].IN0
x_in[28] => h_sum[28].IN0
x_in[28] => carry_generate[28].IN0
x_in[28] => carry_propagate[28].IN0
x_in[29] => h_sum[29].IN0
x_in[29] => carry_generate[29].IN0
x_in[29] => carry_propagate[29].IN0
x_in[30] => h_sum[30].IN0
x_in[30] => carry_generate[30].IN0
x_in[30] => carry_propagate[30].IN0
x_in[31] => h_sum[31].IN0
x_in[31] => carry_generate[31].IN0
x_in[31] => carry_propagate[31].IN0
y_in[0] => h_sum[0].IN1
y_in[0] => carry_generate[0].IN1
y_in[0] => carry_propagate[0].IN1
y_in[1] => h_sum[1].IN1
y_in[1] => carry_generate[1].IN1
y_in[1] => carry_propagate[1].IN1
y_in[2] => h_sum[2].IN1
y_in[2] => carry_generate[2].IN1
y_in[2] => carry_propagate[2].IN1
y_in[3] => h_sum[3].IN1
y_in[3] => carry_generate[3].IN1
y_in[3] => carry_propagate[3].IN1
y_in[4] => h_sum[4].IN1
y_in[4] => carry_generate[4].IN1
y_in[4] => carry_propagate[4].IN1
y_in[5] => h_sum[5].IN1
y_in[5] => carry_generate[5].IN1
y_in[5] => carry_propagate[5].IN1
y_in[6] => h_sum[6].IN1
y_in[6] => carry_generate[6].IN1
y_in[6] => carry_propagate[6].IN1
y_in[7] => h_sum[7].IN1
y_in[7] => carry_generate[7].IN1
y_in[7] => carry_propagate[7].IN1
y_in[8] => h_sum[8].IN1
y_in[8] => carry_generate[8].IN1
y_in[8] => carry_propagate[8].IN1
y_in[9] => h_sum[9].IN1
y_in[9] => carry_generate[9].IN1
y_in[9] => carry_propagate[9].IN1
y_in[10] => h_sum[10].IN1
y_in[10] => carry_generate[10].IN1
y_in[10] => carry_propagate[10].IN1
y_in[11] => h_sum[11].IN1
y_in[11] => carry_generate[11].IN1
y_in[11] => carry_propagate[11].IN1
y_in[12] => h_sum[12].IN1
y_in[12] => carry_generate[12].IN1
y_in[12] => carry_propagate[12].IN1
y_in[13] => h_sum[13].IN1
y_in[13] => carry_generate[13].IN1
y_in[13] => carry_propagate[13].IN1
y_in[14] => h_sum[14].IN1
y_in[14] => carry_generate[14].IN1
y_in[14] => carry_propagate[14].IN1
y_in[15] => h_sum[15].IN1
y_in[15] => carry_generate[15].IN1
y_in[15] => carry_propagate[15].IN1
y_in[16] => h_sum[16].IN1
y_in[16] => carry_generate[16].IN1
y_in[16] => carry_propagate[16].IN1
y_in[17] => h_sum[17].IN1
y_in[17] => carry_generate[17].IN1
y_in[17] => carry_propagate[17].IN1
y_in[18] => h_sum[18].IN1
y_in[18] => carry_generate[18].IN1
y_in[18] => carry_propagate[18].IN1
y_in[19] => h_sum[19].IN1
y_in[19] => carry_generate[19].IN1
y_in[19] => carry_propagate[19].IN1
y_in[20] => h_sum[20].IN1
y_in[20] => carry_generate[20].IN1
y_in[20] => carry_propagate[20].IN1
y_in[21] => h_sum[21].IN1
y_in[21] => carry_generate[21].IN1
y_in[21] => carry_propagate[21].IN1
y_in[22] => h_sum[22].IN1
y_in[22] => carry_generate[22].IN1
y_in[22] => carry_propagate[22].IN1
y_in[23] => h_sum[23].IN1
y_in[23] => carry_generate[23].IN1
y_in[23] => carry_propagate[23].IN1
y_in[24] => h_sum[24].IN1
y_in[24] => carry_generate[24].IN1
y_in[24] => carry_propagate[24].IN1
y_in[25] => h_sum[25].IN1
y_in[25] => carry_generate[25].IN1
y_in[25] => carry_propagate[25].IN1
y_in[26] => h_sum[26].IN1
y_in[26] => carry_generate[26].IN1
y_in[26] => carry_propagate[26].IN1
y_in[27] => h_sum[27].IN1
y_in[27] => carry_generate[27].IN1
y_in[27] => carry_propagate[27].IN1
y_in[28] => h_sum[28].IN1
y_in[28] => carry_generate[28].IN1
y_in[28] => carry_propagate[28].IN1
y_in[29] => h_sum[29].IN1
y_in[29] => carry_generate[29].IN1
y_in[29] => carry_propagate[29].IN1
y_in[30] => h_sum[30].IN1
y_in[30] => carry_generate[30].IN1
y_in[30] => carry_propagate[30].IN1
y_in[31] => h_sum[31].IN1
y_in[31] => carry_generate[31].IN1
y_in[31] => carry_propagate[31].IN1
carry_in => carry_in_internal.IN1
carry_in => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:path|ALU:ALUMap|c_l_subber:sub
enable => carry_in_internal[1].LATCH_ENABLE
enable => carry_in_internal[2].LATCH_ENABLE
enable => carry_in_internal[3].LATCH_ENABLE
enable => carry_in_internal[4].LATCH_ENABLE
enable => carry_in_internal[5].LATCH_ENABLE
enable => carry_in_internal[6].LATCH_ENABLE
enable => carry_in_internal[7].LATCH_ENABLE
enable => carry_in_internal[8].LATCH_ENABLE
enable => carry_in_internal[9].LATCH_ENABLE
enable => carry_in_internal[10].LATCH_ENABLE
enable => carry_in_internal[11].LATCH_ENABLE
enable => carry_in_internal[12].LATCH_ENABLE
enable => carry_in_internal[13].LATCH_ENABLE
enable => carry_in_internal[14].LATCH_ENABLE
enable => carry_in_internal[15].LATCH_ENABLE
enable => carry_in_internal[16].LATCH_ENABLE
enable => carry_in_internal[17].LATCH_ENABLE
enable => carry_in_internal[18].LATCH_ENABLE
enable => carry_in_internal[19].LATCH_ENABLE
enable => carry_in_internal[20].LATCH_ENABLE
enable => carry_in_internal[21].LATCH_ENABLE
enable => carry_in_internal[22].LATCH_ENABLE
enable => carry_in_internal[23].LATCH_ENABLE
enable => carry_in_internal[24].LATCH_ENABLE
enable => carry_in_internal[25].LATCH_ENABLE
enable => carry_in_internal[26].LATCH_ENABLE
enable => carry_in_internal[27].LATCH_ENABLE
enable => carry_in_internal[28].LATCH_ENABLE
enable => carry_in_internal[29].LATCH_ENABLE
enable => carry_in_internal[30].LATCH_ENABLE
enable => carry_in_internal[31].LATCH_ENABLE
x_in[0] => h_sum[0].IN0
x_in[0] => carry_generate[0].IN0
x_in[0] => carry_propagate[0].IN0
x_in[1] => h_sum[1].IN0
x_in[1] => carry_generate[1].IN0
x_in[1] => carry_propagate[1].IN0
x_in[2] => h_sum[2].IN0
x_in[2] => carry_generate[2].IN0
x_in[2] => carry_propagate[2].IN0
x_in[3] => h_sum[3].IN0
x_in[3] => carry_generate[3].IN0
x_in[3] => carry_propagate[3].IN0
x_in[4] => h_sum[4].IN0
x_in[4] => carry_generate[4].IN0
x_in[4] => carry_propagate[4].IN0
x_in[5] => h_sum[5].IN0
x_in[5] => carry_generate[5].IN0
x_in[5] => carry_propagate[5].IN0
x_in[6] => h_sum[6].IN0
x_in[6] => carry_generate[6].IN0
x_in[6] => carry_propagate[6].IN0
x_in[7] => h_sum[7].IN0
x_in[7] => carry_generate[7].IN0
x_in[7] => carry_propagate[7].IN0
x_in[8] => h_sum[8].IN0
x_in[8] => carry_generate[8].IN0
x_in[8] => carry_propagate[8].IN0
x_in[9] => h_sum[9].IN0
x_in[9] => carry_generate[9].IN0
x_in[9] => carry_propagate[9].IN0
x_in[10] => h_sum[10].IN0
x_in[10] => carry_generate[10].IN0
x_in[10] => carry_propagate[10].IN0
x_in[11] => h_sum[11].IN0
x_in[11] => carry_generate[11].IN0
x_in[11] => carry_propagate[11].IN0
x_in[12] => h_sum[12].IN0
x_in[12] => carry_generate[12].IN0
x_in[12] => carry_propagate[12].IN0
x_in[13] => h_sum[13].IN0
x_in[13] => carry_generate[13].IN0
x_in[13] => carry_propagate[13].IN0
x_in[14] => h_sum[14].IN0
x_in[14] => carry_generate[14].IN0
x_in[14] => carry_propagate[14].IN0
x_in[15] => h_sum[15].IN0
x_in[15] => carry_generate[15].IN0
x_in[15] => carry_propagate[15].IN0
x_in[16] => h_sum[16].IN0
x_in[16] => carry_generate[16].IN0
x_in[16] => carry_propagate[16].IN0
x_in[17] => h_sum[17].IN0
x_in[17] => carry_generate[17].IN0
x_in[17] => carry_propagate[17].IN0
x_in[18] => h_sum[18].IN0
x_in[18] => carry_generate[18].IN0
x_in[18] => carry_propagate[18].IN0
x_in[19] => h_sum[19].IN0
x_in[19] => carry_generate[19].IN0
x_in[19] => carry_propagate[19].IN0
x_in[20] => h_sum[20].IN0
x_in[20] => carry_generate[20].IN0
x_in[20] => carry_propagate[20].IN0
x_in[21] => h_sum[21].IN0
x_in[21] => carry_generate[21].IN0
x_in[21] => carry_propagate[21].IN0
x_in[22] => h_sum[22].IN0
x_in[22] => carry_generate[22].IN0
x_in[22] => carry_propagate[22].IN0
x_in[23] => h_sum[23].IN0
x_in[23] => carry_generate[23].IN0
x_in[23] => carry_propagate[23].IN0
x_in[24] => h_sum[24].IN0
x_in[24] => carry_generate[24].IN0
x_in[24] => carry_propagate[24].IN0
x_in[25] => h_sum[25].IN0
x_in[25] => carry_generate[25].IN0
x_in[25] => carry_propagate[25].IN0
x_in[26] => h_sum[26].IN0
x_in[26] => carry_generate[26].IN0
x_in[26] => carry_propagate[26].IN0
x_in[27] => h_sum[27].IN0
x_in[27] => carry_generate[27].IN0
x_in[27] => carry_propagate[27].IN0
x_in[28] => h_sum[28].IN0
x_in[28] => carry_generate[28].IN0
x_in[28] => carry_propagate[28].IN0
x_in[29] => h_sum[29].IN0
x_in[29] => carry_generate[29].IN0
x_in[29] => carry_propagate[29].IN0
x_in[30] => h_sum[30].IN0
x_in[30] => carry_generate[30].IN0
x_in[30] => carry_propagate[30].IN0
x_in[31] => h_sum[31].IN0
x_in[31] => carry_generate[31].IN0
x_in[31] => carry_propagate[31].IN0
y_in[0] => h_sum[0].IN1
y_in[0] => carry_generate[0].IN1
y_in[0] => carry_propagate[0].IN1
y_in[1] => h_sum[1].IN1
y_in[1] => carry_generate[1].IN1
y_in[1] => carry_propagate[1].IN1
y_in[2] => h_sum[2].IN1
y_in[2] => carry_generate[2].IN1
y_in[2] => carry_propagate[2].IN1
y_in[3] => h_sum[3].IN1
y_in[3] => carry_generate[3].IN1
y_in[3] => carry_propagate[3].IN1
y_in[4] => h_sum[4].IN1
y_in[4] => carry_generate[4].IN1
y_in[4] => carry_propagate[4].IN1
y_in[5] => h_sum[5].IN1
y_in[5] => carry_generate[5].IN1
y_in[5] => carry_propagate[5].IN1
y_in[6] => h_sum[6].IN1
y_in[6] => carry_generate[6].IN1
y_in[6] => carry_propagate[6].IN1
y_in[7] => h_sum[7].IN1
y_in[7] => carry_generate[7].IN1
y_in[7] => carry_propagate[7].IN1
y_in[8] => h_sum[8].IN1
y_in[8] => carry_generate[8].IN1
y_in[8] => carry_propagate[8].IN1
y_in[9] => h_sum[9].IN1
y_in[9] => carry_generate[9].IN1
y_in[9] => carry_propagate[9].IN1
y_in[10] => h_sum[10].IN1
y_in[10] => carry_generate[10].IN1
y_in[10] => carry_propagate[10].IN1
y_in[11] => h_sum[11].IN1
y_in[11] => carry_generate[11].IN1
y_in[11] => carry_propagate[11].IN1
y_in[12] => h_sum[12].IN1
y_in[12] => carry_generate[12].IN1
y_in[12] => carry_propagate[12].IN1
y_in[13] => h_sum[13].IN1
y_in[13] => carry_generate[13].IN1
y_in[13] => carry_propagate[13].IN1
y_in[14] => h_sum[14].IN1
y_in[14] => carry_generate[14].IN1
y_in[14] => carry_propagate[14].IN1
y_in[15] => h_sum[15].IN1
y_in[15] => carry_generate[15].IN1
y_in[15] => carry_propagate[15].IN1
y_in[16] => h_sum[16].IN1
y_in[16] => carry_generate[16].IN1
y_in[16] => carry_propagate[16].IN1
y_in[17] => h_sum[17].IN1
y_in[17] => carry_generate[17].IN1
y_in[17] => carry_propagate[17].IN1
y_in[18] => h_sum[18].IN1
y_in[18] => carry_generate[18].IN1
y_in[18] => carry_propagate[18].IN1
y_in[19] => h_sum[19].IN1
y_in[19] => carry_generate[19].IN1
y_in[19] => carry_propagate[19].IN1
y_in[20] => h_sum[20].IN1
y_in[20] => carry_generate[20].IN1
y_in[20] => carry_propagate[20].IN1
y_in[21] => h_sum[21].IN1
y_in[21] => carry_generate[21].IN1
y_in[21] => carry_propagate[21].IN1
y_in[22] => h_sum[22].IN1
y_in[22] => carry_generate[22].IN1
y_in[22] => carry_propagate[22].IN1
y_in[23] => h_sum[23].IN1
y_in[23] => carry_generate[23].IN1
y_in[23] => carry_propagate[23].IN1
y_in[24] => h_sum[24].IN1
y_in[24] => carry_generate[24].IN1
y_in[24] => carry_propagate[24].IN1
y_in[25] => h_sum[25].IN1
y_in[25] => carry_generate[25].IN1
y_in[25] => carry_propagate[25].IN1
y_in[26] => h_sum[26].IN1
y_in[26] => carry_generate[26].IN1
y_in[26] => carry_propagate[26].IN1
y_in[27] => h_sum[27].IN1
y_in[27] => carry_generate[27].IN1
y_in[27] => carry_propagate[27].IN1
y_in[28] => h_sum[28].IN1
y_in[28] => carry_generate[28].IN1
y_in[28] => carry_propagate[28].IN1
y_in[29] => h_sum[29].IN1
y_in[29] => carry_generate[29].IN1
y_in[29] => carry_propagate[29].IN1
y_in[30] => h_sum[30].IN1
y_in[30] => carry_generate[30].IN1
y_in[30] => carry_propagate[30].IN1
y_in[31] => h_sum[31].IN1
y_in[31] => carry_generate[31].IN1
y_in[31] => carry_propagate[31].IN1
carry_in => carry_in_internal.IN1
carry_in => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= carry_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:path|data_mem:Mem
clk => mem_array~40.CLK
clk => mem_array~0.CLK
clk => mem_array~1.CLK
clk => mem_array~2.CLK
clk => mem_array~3.CLK
clk => mem_array~4.CLK
clk => mem_array~5.CLK
clk => mem_array~6.CLK
clk => mem_array~7.CLK
clk => mem_array~8.CLK
clk => mem_array~9.CLK
clk => mem_array~10.CLK
clk => mem_array~11.CLK
clk => mem_array~12.CLK
clk => mem_array~13.CLK
clk => mem_array~14.CLK
clk => mem_array~15.CLK
clk => mem_array~16.CLK
clk => mem_array~17.CLK
clk => mem_array~18.CLK
clk => mem_array~19.CLK
clk => mem_array~20.CLK
clk => mem_array~21.CLK
clk => mem_array~22.CLK
clk => mem_array~23.CLK
clk => mem_array~24.CLK
clk => mem_array~25.CLK
clk => mem_array~26.CLK
clk => mem_array~27.CLK
clk => mem_array~28.CLK
clk => mem_array~29.CLK
clk => mem_array~30.CLK
clk => mem_array~31.CLK
clk => mem_array~32.CLK
clk => mem_array~33.CLK
clk => mem_array~34.CLK
clk => mem_array~35.CLK
clk => mem_array~36.CLK
clk => mem_array~37.CLK
clk => mem_array~38.CLK
clk => mem_array~39.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => mem_array.CLK0
data_in[0] => mem_array~39.DATAIN
data_in[0] => mem_array.DATAIN
data_in[1] => mem_array~38.DATAIN
data_in[1] => mem_array.DATAIN1
data_in[2] => mem_array~37.DATAIN
data_in[2] => mem_array.DATAIN2
data_in[3] => mem_array~36.DATAIN
data_in[3] => mem_array.DATAIN3
data_in[4] => mem_array~35.DATAIN
data_in[4] => mem_array.DATAIN4
data_in[5] => mem_array~34.DATAIN
data_in[5] => mem_array.DATAIN5
data_in[6] => mem_array~33.DATAIN
data_in[6] => mem_array.DATAIN6
data_in[7] => mem_array~32.DATAIN
data_in[7] => mem_array.DATAIN7
data_in[8] => mem_array~31.DATAIN
data_in[8] => mem_array.DATAIN8
data_in[9] => mem_array~30.DATAIN
data_in[9] => mem_array.DATAIN9
data_in[10] => mem_array~29.DATAIN
data_in[10] => mem_array.DATAIN10
data_in[11] => mem_array~28.DATAIN
data_in[11] => mem_array.DATAIN11
data_in[12] => mem_array~27.DATAIN
data_in[12] => mem_array.DATAIN12
data_in[13] => mem_array~26.DATAIN
data_in[13] => mem_array.DATAIN13
data_in[14] => mem_array~25.DATAIN
data_in[14] => mem_array.DATAIN14
data_in[15] => mem_array~24.DATAIN
data_in[15] => mem_array.DATAIN15
data_in[16] => mem_array~23.DATAIN
data_in[16] => mem_array.DATAIN16
data_in[17] => mem_array~22.DATAIN
data_in[17] => mem_array.DATAIN17
data_in[18] => mem_array~21.DATAIN
data_in[18] => mem_array.DATAIN18
data_in[19] => mem_array~20.DATAIN
data_in[19] => mem_array.DATAIN19
data_in[20] => mem_array~19.DATAIN
data_in[20] => mem_array.DATAIN20
data_in[21] => mem_array~18.DATAIN
data_in[21] => mem_array.DATAIN21
data_in[22] => mem_array~17.DATAIN
data_in[22] => mem_array.DATAIN22
data_in[23] => mem_array~16.DATAIN
data_in[23] => mem_array.DATAIN23
data_in[24] => mem_array~15.DATAIN
data_in[24] => mem_array.DATAIN24
data_in[25] => mem_array~14.DATAIN
data_in[25] => mem_array.DATAIN25
data_in[26] => mem_array~13.DATAIN
data_in[26] => mem_array.DATAIN26
data_in[27] => mem_array~12.DATAIN
data_in[27] => mem_array.DATAIN27
data_in[28] => mem_array~11.DATAIN
data_in[28] => mem_array.DATAIN28
data_in[29] => mem_array~10.DATAIN
data_in[29] => mem_array.DATAIN29
data_in[30] => mem_array~9.DATAIN
data_in[30] => mem_array.DATAIN30
data_in[31] => mem_array~8.DATAIN
data_in[31] => mem_array.DATAIN31
addr[0] => mem_array~7.DATAIN
addr[0] => mem_array.WADDR
addr[0] => mem_array.RADDR
addr[1] => mem_array~6.DATAIN
addr[1] => mem_array.WADDR1
addr[1] => mem_array.RADDR1
addr[2] => mem_array~5.DATAIN
addr[2] => mem_array.WADDR2
addr[2] => mem_array.RADDR2
addr[3] => mem_array~4.DATAIN
addr[3] => mem_array.WADDR3
addr[3] => mem_array.RADDR3
addr[4] => mem_array~3.DATAIN
addr[4] => mem_array.WADDR4
addr[4] => mem_array.RADDR4
addr[5] => mem_array~2.DATAIN
addr[5] => mem_array.WADDR5
addr[5] => mem_array.RADDR5
addr[6] => mem_array~1.DATAIN
addr[6] => mem_array.WADDR6
addr[6] => mem_array.RADDR6
addr[7] => mem_array~0.DATAIN
addr[7] => mem_array.WADDR7
addr[7] => mem_array.RADDR7
en => process_0.IN0
en => process_0.IN1
wen => mem_array.DATAB
wen => process_0.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


