// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

/*******************************************************************************
 * Header file for register addresses and fields
 *
 * This file was AUTO-GENERATED by this script:
 *       create_reg_c_header.py   (r2024-08-02)
 * ... from this input file:
 *       fds.rdl
 * ... using this as the target address space:
 *       tt_fds_tensixneo
 *
 * This file should not be modified by hand.
 *
 ******************************************************************************/

#ifndef TT_FDS_TENSIXNEO_REG_H
#define TT_FDS_TENSIXNEO_REG_H

#include <stdint.h>

//==============================================================================
// Addresses for Address Map: tt_fds_tensixneo
//==============================================================================

#define TT_FDS_TENSIXNEO_REG_MAP_BASE_ADDR (0x00000000)
#define TT_FDS_TENSIXNEO_REG_MAP_SIZE (0x00000128)

#define TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_0__REG_OFFSET (0x00000000)
#define TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_0__REG_ADDR (0x00000000)
#define TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_1__REG_OFFSET (0x00000004)
#define TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_1__REG_ADDR (0x00000004)
#define TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_2__REG_OFFSET (0x00000008)
#define TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_2__REG_ADDR (0x00000008)
#define TT_FDS_TENSIXNEO_TENSIX_TO_DISPATCH_REG_OFFSET (0x0000000C)
#define TT_FDS_TENSIXNEO_TENSIX_TO_DISPATCH_REG_ADDR (0x0000000C)
#define TT_FDS_TENSIXNEO_FILTER_COUNT_THRESHOLD_REG_OFFSET (0x00000010)
#define TT_FDS_TENSIXNEO_FILTER_COUNT_THRESHOLD_REG_ADDR (0x00000010)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_0__REG_OFFSET (0x00000014)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_0__REG_ADDR (0x00000014)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_1__REG_OFFSET (0x00000018)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_1__REG_ADDR (0x00000018)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_2__REG_OFFSET (0x0000001C)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_2__REG_ADDR (0x0000001C)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_3__REG_OFFSET (0x00000020)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_3__REG_ADDR (0x00000020)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_4__REG_OFFSET (0x00000024)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_4__REG_ADDR (0x00000024)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_5__REG_OFFSET (0x00000028)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_5__REG_ADDR (0x00000028)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_6__REG_OFFSET (0x0000002C)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_6__REG_ADDR (0x0000002C)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_7__REG_OFFSET (0x00000030)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_7__REG_ADDR (0x00000030)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_8__REG_OFFSET (0x00000034)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_8__REG_ADDR (0x00000034)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_9__REG_OFFSET (0x00000038)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_9__REG_ADDR (0x00000038)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_10__REG_OFFSET (0x0000003C)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_10__REG_ADDR (0x0000003C)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_11__REG_OFFSET (0x00000040)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_11__REG_ADDR (0x00000040)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_12__REG_OFFSET (0x00000044)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_12__REG_ADDR (0x00000044)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_13__REG_OFFSET (0x00000048)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_13__REG_ADDR (0x00000048)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_14__REG_OFFSET (0x0000004C)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_14__REG_ADDR (0x0000004C)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_15__REG_OFFSET (0x00000050)
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_15__REG_ADDR (0x00000050)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_0__REG_OFFSET (0x00000054)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_0__REG_ADDR (0x00000054)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_1__REG_OFFSET (0x00000058)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_1__REG_ADDR (0x00000058)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_2__REG_OFFSET (0x0000005C)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_2__REG_ADDR (0x0000005C)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_3__REG_OFFSET (0x00000060)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_3__REG_ADDR (0x00000060)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_4__REG_OFFSET (0x00000064)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_4__REG_ADDR (0x00000064)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_5__REG_OFFSET (0x00000068)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_5__REG_ADDR (0x00000068)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_6__REG_OFFSET (0x0000006C)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_6__REG_ADDR (0x0000006C)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_7__REG_OFFSET (0x00000070)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_7__REG_ADDR (0x00000070)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_8__REG_OFFSET (0x00000074)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_8__REG_ADDR (0x00000074)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_9__REG_OFFSET (0x00000078)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_9__REG_ADDR (0x00000078)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_10__REG_OFFSET (0x0000007C)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_10__REG_ADDR (0x0000007C)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_11__REG_OFFSET (0x00000080)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_11__REG_ADDR (0x00000080)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_12__REG_OFFSET (0x00000084)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_12__REG_ADDR (0x00000084)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_13__REG_OFFSET (0x00000088)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_13__REG_ADDR (0x00000088)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_14__REG_OFFSET (0x0000008C)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_14__REG_ADDR (0x0000008C)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_15__REG_OFFSET (0x00000090)
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_15__REG_ADDR (0x00000090)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_0__REG_OFFSET (0x00000094)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_0__REG_ADDR (0x00000094)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_1__REG_OFFSET (0x00000098)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_1__REG_ADDR (0x00000098)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_2__REG_OFFSET (0x0000009C)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_2__REG_ADDR (0x0000009C)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_3__REG_OFFSET (0x000000A0)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_3__REG_ADDR (0x000000A0)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_4__REG_OFFSET (0x000000A4)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_4__REG_ADDR (0x000000A4)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_5__REG_OFFSET (0x000000A8)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_5__REG_ADDR (0x000000A8)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_6__REG_OFFSET (0x000000AC)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_6__REG_ADDR (0x000000AC)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_7__REG_OFFSET (0x000000B0)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_7__REG_ADDR (0x000000B0)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_8__REG_OFFSET (0x000000B4)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_8__REG_ADDR (0x000000B4)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_9__REG_OFFSET (0x000000B8)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_9__REG_ADDR (0x000000B8)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_10__REG_OFFSET (0x000000BC)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_10__REG_ADDR (0x000000BC)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_11__REG_OFFSET (0x000000C0)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_11__REG_ADDR (0x000000C0)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_12__REG_OFFSET (0x000000C4)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_12__REG_ADDR (0x000000C4)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_13__REG_OFFSET (0x000000C8)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_13__REG_ADDR (0x000000C8)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_14__REG_OFFSET (0x000000CC)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_14__REG_ADDR (0x000000CC)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_15__REG_OFFSET (0x000000D0)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_15__REG_ADDR (0x000000D0)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_0__REG_OFFSET (0x000000D4)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_0__REG_ADDR (0x000000D4)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_1__REG_OFFSET (0x000000D8)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_1__REG_ADDR (0x000000D8)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_2__REG_OFFSET (0x000000DC)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_2__REG_ADDR (0x000000DC)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_3__REG_OFFSET (0x000000E0)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_3__REG_ADDR (0x000000E0)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_4__REG_OFFSET (0x000000E4)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_4__REG_ADDR (0x000000E4)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_5__REG_OFFSET (0x000000E8)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_5__REG_ADDR (0x000000E8)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_6__REG_OFFSET (0x000000EC)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_6__REG_ADDR (0x000000EC)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_7__REG_OFFSET (0x000000F0)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_7__REG_ADDR (0x000000F0)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_8__REG_OFFSET (0x000000F4)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_8__REG_ADDR (0x000000F4)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_9__REG_OFFSET (0x000000F8)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_9__REG_ADDR (0x000000F8)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_10__REG_OFFSET (0x000000FC)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_10__REG_ADDR (0x000000FC)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_11__REG_OFFSET (0x00000100)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_11__REG_ADDR (0x00000100)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_12__REG_OFFSET (0x00000104)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_12__REG_ADDR (0x00000104)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_13__REG_OFFSET (0x00000108)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_13__REG_ADDR (0x00000108)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_14__REG_OFFSET (0x0000010C)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_14__REG_ADDR (0x0000010C)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_15__REG_OFFSET (0x00000110)
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_15__REG_ADDR (0x00000110)
#define TT_FDS_TENSIXNEO_INTERRUPT_ENABLE_REG_OFFSET (0x00000114)
#define TT_FDS_TENSIXNEO_INTERRUPT_ENABLE_REG_ADDR (0x00000114)
#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_EN_REG_OFFSET (0x00000118)
#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_EN_REG_ADDR (0x00000118)
#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_CYCLE_COUNT_REG_OFFSET (0x0000011C)
#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_CYCLE_COUNT_REG_ADDR (0x0000011C)
#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_OUTBOX_ADDRESS_REG_OFFSET (0x00000120)
#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_OUTBOX_ADDRESS_REG_ADDR (0x00000120)
#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_FIFO_FULL_REG_OFFSET (0x00000124)
#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_FIFO_FULL_REG_ADDR (0x00000124)

//==============================================================================
// Structs for Address Map: tt_fds_tensixneo
//==============================================================================

typedef struct {
    uint32_t data : 4;
} TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_reg_t;

typedef union {
    uint32_t val;
    TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_reg_t f;
} TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_reg_u;

#define TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 4;
} TT_FDS_TENSIXNEO_TENSIX_TO_DISPATCH_reg_t;

typedef union {
    uint32_t val;
    TT_FDS_TENSIXNEO_TENSIX_TO_DISPATCH_reg_t f;
} TT_FDS_TENSIXNEO_TENSIX_TO_DISPATCH_reg_u;

#define TT_FDS_TENSIXNEO_TENSIX_TO_DISPATCH_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 32;
} TT_FDS_TENSIXNEO_FILTER_COUNT_THRESHOLD_reg_t;

typedef union {
    uint32_t val;
    TT_FDS_TENSIXNEO_FILTER_COUNT_THRESHOLD_reg_t f;
} TT_FDS_TENSIXNEO_FILTER_COUNT_THRESHOLD_reg_u;

#define TT_FDS_TENSIXNEO_FILTER_COUNT_THRESHOLD_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 3;
} TT_FDS_TENSIXNEO_GROUPID_STATUS_reg_t;

typedef union {
    uint32_t val;
    TT_FDS_TENSIXNEO_GROUPID_STATUS_reg_t f;
} TT_FDS_TENSIXNEO_GROUPID_STATUS_reg_u;

#define TT_FDS_TENSIXNEO_GROUPID_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 3;
} TT_FDS_TENSIXNEO_GROUPID_ENABLE_reg_t;

typedef union {
    uint32_t val;
    TT_FDS_TENSIXNEO_GROUPID_ENABLE_reg_t f;
} TT_FDS_TENSIXNEO_GROUPID_ENABLE_reg_u;

#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 8;
} TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_reg_t;

typedef union {
    uint32_t val;
    TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_reg_t f;
} TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_reg_u;

#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 8;
} TT_FDS_TENSIXNEO_GROUPID_COUNT_reg_t;

typedef union {
    uint32_t val;
    TT_FDS_TENSIXNEO_GROUPID_COUNT_reg_t f;
} TT_FDS_TENSIXNEO_GROUPID_COUNT_reg_u;

#define TT_FDS_TENSIXNEO_GROUPID_COUNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 16;
} TT_FDS_TENSIXNEO_INTERRUPT_ENABLE_reg_t;

typedef union {
    uint32_t val;
    TT_FDS_TENSIXNEO_INTERRUPT_ENABLE_reg_t f;
} TT_FDS_TENSIXNEO_INTERRUPT_ENABLE_reg_u;

#define TT_FDS_TENSIXNEO_INTERRUPT_ENABLE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 1;
} TT_FDS_TENSIXNEO_AUTO_DISPATCH_EN_reg_t;

typedef union {
    uint32_t val;
    TT_FDS_TENSIXNEO_AUTO_DISPATCH_EN_reg_t f;
} TT_FDS_TENSIXNEO_AUTO_DISPATCH_EN_reg_u;

#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_EN_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 32;
} TT_FDS_TENSIXNEO_AUTO_DISPATCH_CYCLE_COUNT_reg_t;

typedef union {
    uint32_t val;
    TT_FDS_TENSIXNEO_AUTO_DISPATCH_CYCLE_COUNT_reg_t f;
} TT_FDS_TENSIXNEO_AUTO_DISPATCH_CYCLE_COUNT_reg_u;

#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_CYCLE_COUNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 32;
} TT_FDS_TENSIXNEO_AUTO_DISPATCH_OUTBOX_ADDRESS_reg_t;

typedef union {
    uint32_t val;
    TT_FDS_TENSIXNEO_AUTO_DISPATCH_OUTBOX_ADDRESS_reg_t f;
} TT_FDS_TENSIXNEO_AUTO_DISPATCH_OUTBOX_ADDRESS_reg_u;

#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_OUTBOX_ADDRESS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 1;
} TT_FDS_TENSIXNEO_AUTO_DISPATCH_FIFO_FULL_reg_t;

typedef union {
    uint32_t val;
    TT_FDS_TENSIXNEO_AUTO_DISPATCH_FIFO_FULL_reg_t f;
} TT_FDS_TENSIXNEO_AUTO_DISPATCH_FIFO_FULL_reg_u;

#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_FIFO_FULL_REG_DEFAULT (0x00000000)

typedef struct {
    TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_reg_u dispatch_to_tensix[3];
    TT_FDS_TENSIXNEO_TENSIX_TO_DISPATCH_reg_u tensix_to_dispatch;
    TT_FDS_TENSIXNEO_FILTER_COUNT_THRESHOLD_reg_u filter_count_threshold;
    TT_FDS_TENSIXNEO_GROUPID_STATUS_reg_u groupid_status[16];
    TT_FDS_TENSIXNEO_GROUPID_ENABLE_reg_u groupid_enable[16];
    TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_reg_u groupid_count_threshold[16];
    TT_FDS_TENSIXNEO_GROUPID_COUNT_reg_u groupid_count[16];
    TT_FDS_TENSIXNEO_INTERRUPT_ENABLE_reg_u interrupt_enable;
    TT_FDS_TENSIXNEO_AUTO_DISPATCH_EN_reg_u auto_dispatch_en;
    TT_FDS_TENSIXNEO_AUTO_DISPATCH_CYCLE_COUNT_reg_u auto_dispatch_cycle_count;
    TT_FDS_TENSIXNEO_AUTO_DISPATCH_OUTBOX_ADDRESS_reg_u auto_dispatch_outbox_address;
    TT_FDS_TENSIXNEO_AUTO_DISPATCH_FIFO_FULL_reg_u auto_dispatch_fifo_full;
} tt_fds_tensixneo_regmap_t;

//==============================================================================
// Bit Fields for Address Map: tt_fds_tensixneo
//==============================================================================

#define TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_DATA_MASK 0xF
#define TT_FDS_TENSIXNEO_DISPATCH_TO_TENSIX_DATA_SHIFT 0

#define TT_FDS_TENSIXNEO_TENSIX_TO_DISPATCH_DATA_MASK 0xF
#define TT_FDS_TENSIXNEO_TENSIX_TO_DISPATCH_DATA_SHIFT 0

#define TT_FDS_TENSIXNEO_FILTER_COUNT_THRESHOLD_DATA_MASK 0xFFFFFFFF
#define TT_FDS_TENSIXNEO_FILTER_COUNT_THRESHOLD_DATA_SHIFT 0

#define TT_FDS_TENSIXNEO_GROUPID_STATUS_DATA_MASK 0x7
#define TT_FDS_TENSIXNEO_GROUPID_STATUS_DATA_SHIFT 0

#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_DATA_MASK 0x7
#define TT_FDS_TENSIXNEO_GROUPID_ENABLE_DATA_SHIFT 0

#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_DATA_MASK 0xFF
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_THRESHOLD_DATA_SHIFT 0

#define TT_FDS_TENSIXNEO_GROUPID_COUNT_DATA_MASK 0xFF
#define TT_FDS_TENSIXNEO_GROUPID_COUNT_DATA_SHIFT 0

#define TT_FDS_TENSIXNEO_INTERRUPT_ENABLE_DATA_MASK 0xFFFF
#define TT_FDS_TENSIXNEO_INTERRUPT_ENABLE_DATA_SHIFT 0

#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_EN_DATA_MASK 0x1
#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_EN_DATA_SHIFT 0

#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_CYCLE_COUNT_DATA_MASK 0xFFFFFFFF
#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_CYCLE_COUNT_DATA_SHIFT 0

#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_OUTBOX_ADDRESS_DATA_MASK 0xFFFFFFFF
#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_OUTBOX_ADDRESS_DATA_SHIFT 0

#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_FIFO_FULL_DATA_MASK 0x1
#define TT_FDS_TENSIXNEO_AUTO_DISPATCH_FIFO_FULL_DATA_SHIFT 0

#endif
