Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 01:32:20 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[2]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[2]/QN (DFFR_X2)                            0.4121     0.4121 f
  U795/ZN (INV_X8)                                      0.1694     0.5814 r
  U673/ZN (XNOR2_X2)                                    0.3315     0.9130 r
  U674/ZN (XNOR2_X2)                                    0.3358     1.2488 r
  U1054/ZN (XNOR2_X2)                                   0.3322     1.5810 r
  U1113/ZN (INV_X4)                                     0.0530     1.6341 f
  U786/ZN (NAND3_X2)                                    0.1745     1.8085 r
  U1055/ZN (NAND2_X2)                                   0.0679     1.8765 f
  U1040/ZN (NAND3_X2)                                   0.1694     2.0459 r
  dut_sram_write_data_reg[0]/D (DFF_X2)                 0.0000     2.0459 r
  data arrival time                                                2.0459

  clock clk (rise edge)                                 2.1700     2.1700
  clock network delay (ideal)                           0.0000     2.1700
  clock uncertainty                                    -0.0500     2.1200
  dut_sram_write_data_reg[0]/CK (DFF_X2)                0.0000     2.1200 r
  library setup time                                   -0.2009     1.9191
  data required time                                               1.9191
  --------------------------------------------------------------------------
  data required time                                               1.9191
  data arrival time                                               -2.0459
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.1268


1
