{"Source Block": ["oh/memory/hdl/fifo_async.v@32:82@HdlStmIf", "   output [DW-1:0] dout;\n   output \t   empty;\n   output \t   valid;\n\ngenerate\nif(TYPE==\"BASIC\") begin : basic   \n   fifo_async_model \n     #(.DEPTH(DEPTH),\n       .DW(DW))\n   fifo_model (\n\t       /*AUTOINST*/\n\t       // Outputs\n\t       .full\t\t\t(full),\n\t       .prog_full\t\t(prog_full),\n\t       .dout\t\t\t(dout[DW-1:0]),\n\t       .empty\t\t\t(empty),\n\t       .valid\t\t\t(valid),\n\t       // Inputs\n\t       .rst\t\t\t(rst),\n\t       .wr_clk\t\t\t(wr_clk),\n\t       .rd_clk\t\t\t(rd_clk),\n\t       .wr_en\t\t\t(wr_en),\n\t       .din\t\t\t(din[DW-1:0]),\n\t       .rd_en\t\t\t(rd_en));\nend\nelse if (TYPE==\"XILINX\") begin : xilinx\n   if((DW==104) & (DEPTH==32))\n     begin\n\tfifo_async_104x32 fifo_async_104x32 (\n\t\t\t\t\t     /*AUTOINST*/\n\t\t\t\t\t     // Outputs\n\t\t\t\t\t     .full\t\t(full),\n\t\t\t\t\t     .prog_full\t\t(prog_full),\n\t\t\t\t\t     .dout\t\t(dout[DW-1:0]),\n\t\t\t\t\t     .empty\t\t(empty),\n\t\t\t\t\t     .valid\t\t(valid),\n\t\t\t\t\t     // Inputs\n\t\t\t\t\t     .rst\t\t(rst),\n\t\t\t\t\t     .wr_clk\t\t(wr_clk),\n\t\t\t\t\t     .rd_clk\t\t(rd_clk),\n\t\t\t\t\t     .wr_en\t\t(wr_en),\n\t\t\t\t\t     .din\t\t(din[DW-1:0]),\n\t\t\t\t\t     .rd_en\t\t(rd_en));\n\t\n     end // if ((DW==104) & (DEPTH==32))\nend // block: xilinx   \nendgenerate\n   \nendmodule // fifo_async\n// Local Variables:\n// verilog-library-directories:(\".\" \"../fpga/\" \"../dv\")\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[45, "\t       .prog_full\t\t(prog_full),\n"], [64, "\t\t\t\t\t     .prog_full\t\t(prog_full),\n"]], "Add": [[45, "\t       .prog_full\t\t(fifo_prog_full),\n"], [64, "\t\t\t\t\t     .prog_full\t\t(fifo_prog_full),\n"]]}}