// Seed: 1061829364
module module_0;
  assign id_1 = 1'b0;
  assign id_1 = id_1;
  wire id_2, id_3;
  assign id_1 = id_3;
  wire id_4;
endmodule
module module_1 (
    input wand id_0
    , id_16,
    input uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output wire id_5,
    output wire id_6,
    output tri0 id_7,
    input wor id_8,
    input logic id_9,
    output supply1 id_10,
    input wire id_11,
    input wor id_12,
    output logic id_13,
    output supply0 id_14
);
  module_0();
  assign id_6 = id_0;
  xnor (id_10, id_11, id_12, id_16, id_2, id_3, id_8, id_9);
  always begin
    #1 id_10 = id_3;
    id_13 <= id_9;
    if (1);
  end
endmodule
