{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621363424315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621363424315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 19:43:44 2021 " "Processing started: Tue May 18 19:43:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621363424315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363424315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CourseworkTask1 -c CourseworkTask1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363424316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621363424562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621363424562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec1_enc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec1_enc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec1_enc2-Behavioral " "Found design unit 1: xtea_dec1_enc2-Behavioral" {  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363429250 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec1_enc2 " "Found entity 1: xtea_dec1_enc2" {  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363429250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec2_enc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec2_enc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec2_enc1-Behavioral " "Found design unit 1: xtea_dec2_enc1-Behavioral" {  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363429251 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec2_enc1 " "Found entity 1: xtea_dec2_enc1" {  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363429251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_top-Behavioral " "Found design unit 1: xtea_top-Behavioral" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363429252 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_top " "Found entity 1: xtea_top" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363429252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_enc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file xtea_enc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec-Behavioral " "Found design unit 1: xtea_dec-Behavioral" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363429254 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec " "Found entity 1: xtea_dec" {  } { { "xtea_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363429254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_sum-Behavioral " "Found design unit 1: xtea_sum-Behavioral" {  } { { "xtea_sum.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_sum.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363429255 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_sum " "Found entity 1: xtea_sum" {  } { { "xtea_sum.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_sum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363429255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_tb-tb " "Found design unit 1: xtea_tb-tb" {  } { { "xtea_tb.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363429256 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_tb " "Found entity 1: xtea_tb" {  } { { "xtea_tb.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_tb.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621363429256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xtea_top " "Elaborating entity \"xtea_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621363429275 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_data_valid xtea_top.vhd(106) " "VHDL Process Statement warning at xtea_top.vhd(106): signal \"key_data_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429277 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_iterator xtea_top.vhd(113) " "VHDL Process Statement warning at xtea_top.vhd(113): signal \"s_iterator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429277 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data_ready xtea_top.vhd(120) " "VHDL Process Statement warning at xtea_top.vhd(120): signal \"s_data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_iterator xtea_top.vhd(127) " "VHDL Process Statement warning at xtea_top.vhd(127): signal \"s_iterator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_data_valid xtea_top.vhd(144) " "VHDL Process Statement warning at xtea_top.vhd(144): signal \"key_data_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_word_in xtea_top.vhd(146) " "VHDL Process Statement warning at xtea_top.vhd(146): signal \"key_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_word_in xtea_top.vhd(147) " "VHDL Process Statement warning at xtea_top.vhd(147): signal \"data_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_iterator xtea_top.vhd(164) " "VHDL Process Statement warning at xtea_top.vhd(164): signal \"s_iterator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_word_in xtea_top.vhd(168) " "VHDL Process Statement warning at xtea_top.vhd(168): signal \"key_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_word_in xtea_top.vhd(169) " "VHDL Process Statement warning at xtea_top.vhd(169): signal \"data_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_word_in xtea_top.vhd(173) " "VHDL Process Statement warning at xtea_top.vhd(173): signal \"key_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_word_in xtea_top.vhd(174) " "VHDL Process Statement warning at xtea_top.vhd(174): signal \"data_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_word_in xtea_top.vhd(178) " "VHDL Process Statement warning at xtea_top.vhd(178): signal \"key_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_word_in xtea_top.vhd(179) " "VHDL Process Statement warning at xtea_top.vhd(179): signal \"data_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_word_in xtea_top.vhd(183) " "VHDL Process Statement warning at xtea_top.vhd(183): signal \"key_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_word_in xtea_top.vhd(184) " "VHDL Process Statement warning at xtea_top.vhd(184): signal \"data_word_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429278 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_iterator xtea_top.vhd(197) " "VHDL Process Statement warning at xtea_top.vhd(197): signal \"s_iterator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429279 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data_word_out xtea_top.vhd(200) " "VHDL Process Statement warning at xtea_top.vhd(200): signal \"s_data_word_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429279 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data_word_out xtea_top.vhd(203) " "VHDL Process Statement warning at xtea_top.vhd(203): signal \"s_data_word_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429279 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data_word_out xtea_top.vhd(206) " "VHDL Process Statement warning at xtea_top.vhd(206): signal \"s_data_word_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429279 "|xtea_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data_word_out xtea_top.vhd(209) " "VHDL Process Statement warning at xtea_top.vhd(209): signal \"s_data_word_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621363429279 "|xtea_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_ready xtea_top.vhd(136) " "VHDL Process Statement warning at xtea_top.vhd(136): inferring latch(es) for signal or variable \"data_ready\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363429280 "|xtea_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_key_word_in xtea_top.vhd(136) " "VHDL Process Statement warning at xtea_top.vhd(136): inferring latch(es) for signal or variable \"s_key_word_in\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363429280 "|xtea_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_data_word_in xtea_top.vhd(136) " "VHDL Process Statement warning at xtea_top.vhd(136): inferring latch(es) for signal or variable \"s_data_word_in\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363429280 "|xtea_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_word_out xtea_top.vhd(136) " "VHDL Process Statement warning at xtea_top.vhd(136): inferring latch(es) for signal or variable \"data_word_out\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621363429280 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[0\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[0\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429282 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[1\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[1\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429282 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[2\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[2\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429282 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[3\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[3\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429282 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[4\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[4\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429282 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[5\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[5\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[6\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[6\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[7\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[7\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[8\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[8\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[9\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[9\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[10\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[10\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[11\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[11\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[12\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[12\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[13\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[13\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[14\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[14\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[15\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[15\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[16\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[16\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[17\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[17\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[18\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[18\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[19\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[19\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[20\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[20\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[21\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[21\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[22\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[22\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[23\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[23\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[24\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[24\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[25\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[25\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[26\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[26\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[27\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[27\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[28\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[28\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[29\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[29\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[30\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[30\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_word_out\[31\] xtea_top.vhd(136) " "Inferred latch for \"data_word_out\[31\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[0\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[0\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[1\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[1\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429283 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[2\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[2\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[3\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[3\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[4\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[4\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[5\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[5\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[6\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[6\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[7\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[7\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[8\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[8\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[9\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[9\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[10\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[10\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[11\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[11\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[12\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[12\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[13\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[13\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[14\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[14\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[15\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[15\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[16\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[16\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[17\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[17\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[18\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[18\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[19\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[19\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[20\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[20\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[21\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[21\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[22\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[22\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429284 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[23\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[23\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[24\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[24\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[25\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[25\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[26\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[26\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[27\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[27\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[28\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[28\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[29\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[29\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[30\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[30\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[31\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[31\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[32\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[32\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[33\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[33\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[34\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[34\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[35\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[35\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[36\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[36\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[37\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[37\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[38\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[38\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[39\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[39\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[40\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[40\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[41\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[41\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[42\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[42\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[43\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[43\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[44\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[44\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[45\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[45\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[46\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[46\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[47\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[47\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429285 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[48\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[48\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[49\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[49\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[50\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[50\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[51\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[51\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[52\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[52\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[53\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[53\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[54\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[54\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[55\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[55\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[56\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[56\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[57\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[57\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[58\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[58\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[59\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[59\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[60\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[60\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[61\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[61\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[62\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[62\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[63\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[63\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[64\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[64\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[65\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[65\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[66\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[66\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[67\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[67\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[68\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[68\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[69\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[69\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[70\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[70\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429286 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[71\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[71\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[72\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[72\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[73\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[73\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[74\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[74\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[75\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[75\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[76\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[76\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[77\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[77\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[78\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[78\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[79\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[79\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[80\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[80\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[81\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[81\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[82\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[82\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[83\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[83\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[84\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[84\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[85\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[85\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[86\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[86\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[87\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[87\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[88\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[88\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[89\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[89\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[90\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[90\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[91\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[91\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[92\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[92\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[93\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[93\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[94\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[94\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429287 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[95\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[95\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[96\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[96\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[97\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[97\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[98\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[98\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[99\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[99\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[100\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[100\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[101\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[101\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[102\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[102\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[103\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[103\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[104\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[104\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[105\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[105\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[106\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[106\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[107\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[107\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[108\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[108\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[109\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[109\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[110\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[110\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[111\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[111\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[112\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[112\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[113\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[113\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[114\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[114\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[115\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[115\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[116\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[116\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[117\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[117\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429288 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[118\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[118\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[119\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[119\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[120\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[120\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[121\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[121\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[122\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[122\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[123\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[123\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[124\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[124\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[125\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[125\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[126\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[126\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_word_in\[127\] xtea_top.vhd(136) " "Inferred latch for \"s_data_word_in\[127\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[0\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[0\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[1\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[1\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[2\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[2\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[3\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[3\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[4\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[4\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[5\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[5\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[6\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[6\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[7\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[7\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[8\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[8\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[9\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[9\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[10\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[10\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[11\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[11\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[12\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[12\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429289 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[13\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[13\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[14\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[14\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[15\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[15\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[16\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[16\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[17\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[17\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[18\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[18\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[19\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[19\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[20\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[20\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[21\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[21\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[22\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[22\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[23\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[23\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[24\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[24\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[25\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[25\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[26\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[26\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[27\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[27\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[28\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[28\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[29\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[29\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[30\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[30\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[31\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[31\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[32\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[32\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[33\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[33\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429290 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[34\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[34\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[35\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[35\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[36\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[36\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[37\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[37\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[38\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[38\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[39\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[39\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[40\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[40\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[41\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[41\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[42\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[42\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[43\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[43\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[44\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[44\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[45\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[45\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[46\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[46\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[47\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[47\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[48\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[48\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[49\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[49\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[50\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[50\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[51\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[51\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[52\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[52\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[53\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[53\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[54\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[54\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[55\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[55\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429291 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[56\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[56\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[57\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[57\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[58\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[58\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[59\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[59\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[60\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[60\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[61\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[61\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[62\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[62\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[63\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[63\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[64\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[64\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[65\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[65\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[66\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[66\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[67\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[67\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[68\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[68\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[69\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[69\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[70\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[70\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[71\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[71\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[72\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[72\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[73\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[73\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[74\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[74\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[75\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[75\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[76\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[76\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[77\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[77\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[78\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[78\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429292 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[79\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[79\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[80\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[80\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[81\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[81\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[82\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[82\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[83\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[83\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[84\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[84\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[85\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[85\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[86\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[86\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[87\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[87\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[88\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[88\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[89\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[89\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[90\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[90\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[91\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[91\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[92\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[92\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[93\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[93\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[94\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[94\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[95\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[95\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[96\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[96\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[97\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[97\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[98\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[98\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[99\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[99\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429293 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[100\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[100\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[101\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[101\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[102\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[102\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[103\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[103\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[104\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[104\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[105\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[105\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[106\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[106\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[107\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[107\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[108\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[108\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[109\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[109\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[110\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[110\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[111\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[111\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[112\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[112\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[113\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[113\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[114\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[114\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[115\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[115\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[116\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[116\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[117\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[117\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[118\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[118\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[119\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[119\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429294 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[120\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[120\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429295 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[121\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[121\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429295 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[122\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[122\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429295 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[123\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[123\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429295 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[124\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[124\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429295 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[125\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[125\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429295 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[126\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[126\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429295 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_word_in\[127\] xtea_top.vhd(136) " "Inferred latch for \"s_key_word_in\[127\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429295 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ready xtea_top.vhd(136) " "Inferred latch for \"data_ready\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429295 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_iterator\[0\] xtea_top.vhd(136) " "Inferred latch for \"s_iterator\[0\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429295 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_iterator\[1\] xtea_top.vhd(136) " "Inferred latch for \"s_iterator\[1\]\" at xtea_top.vhd(136)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429295 "|xtea_top"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "xtea_top.vhd(149) " "HDL error at xtea_top.vhd(149): couldn't implement registers for assignments on this clock edge" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 149 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1621363429298 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "xtea_top.vhd(160) " "HDL error at xtea_top.vhd(160): couldn't implement registers for assignments on this clock edge" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 160 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1621363429298 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "xtea_top.vhd(213) " "HDL error at xtea_top.vhd(213): couldn't implement registers for assignments on this clock edge" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 213 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1621363429298 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621363429307 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621363429375 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 18 19:43:49 2021 " "Processing ended: Tue May 18 19:43:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621363429375 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621363429375 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621363429375 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429375 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621363429945 ""}
