var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"MAIN/IM_TEST","ref":false,"files":[{"name":"ert_main.c","type":"source","group":"main","path":"F:\\THE_LIBRARY\\CODE_BASE\\ROBOSERVO\\Sleipnier_IMU\\MAIN\\Prototype_04_407_VE_2_0_24318\\Chassis-positioning\\IM_TEST_ert_rtw","tag":"","groupDisplay":"主文件","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: ert_main.c\r\n *\r\n * Code generated for Simulink model 'IM_TEST'.\r\n *\r\n * Model version                  : 1.18\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Sat Mar 30 18:36:31 2024\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include <stddef.h>\r\n#include <stdio.h>            /* This example main program uses printf/fflush */\r\n#include \"IM_TEST.h\"                   /* Model header file */\r\n\r\n/*\r\n * Associating rt_OneStep with a real-time clock or interrupt service routine\r\n * is what makes the generated code \"real-time\".  The function rt_OneStep is\r\n * always associated with the base rate of the model.  Subrates are managed\r\n * by the base rate from inside the generated code.  Enabling/disabling\r\n * interrupts and floating point context switches are target specific.  This\r\n * example code indicates where these should take place relative to executing\r\n * the generated code step function.  Overrun behavior should be tailored to\r\n * your application needs.  This example simply sets an error status in the\r\n * real-time model and returns from rt_OneStep.\r\n */\r\nvoid rt_OneStep(void);\r\nvoid rt_OneStep(void)\r\n{\r\n  static boolean_T OverrunFlag = false;\r\n\r\n  /* Disable interrupts here */\r\n\r\n  /* Check for overrun */\r\n  if (OverrunFlag) {\r\n    return;\r\n  }\r\n\r\n  OverrunFlag = true;\r\n\r\n  /* Save FPU context here (if necessary) */\r\n  /* Re-enable timer or interrupt here */\r\n  /* Set model inputs here */\r\n\r\n  /* Step the model */\r\n  IM_TEST_step();\r\n\r\n  /* Get model outputs here */\r\n\r\n  /* Indicate task complete */\r\n  OverrunFlag = false;\r\n\r\n  /* Disable interrupts here */\r\n  /* Restore FPU context here (if necessary) */\r\n  /* Enable interrupts here */\r\n}\r\n\r\n/*\r\n * The example main function illustrates what is required by your\r\n * application code to initialize, execute, and terminate the generated code.\r\n * Attaching rt_OneStep to a real-time clock is target specific. This example\r\n * illustrates how you do this relative to initializing the model.\r\n */\r\nint_T main(int_T argc, const char *argv[])\r\n{\r\n  /* Unused arguments */\r\n  (void)(argc);\r\n  (void)(argv);\r\n\r\n  /* Initialize model */\r\n  IM_TEST_initialize();\r\n\r\n  /* Attach rt_OneStep to a timer or interrupt service routine with\r\n   * period 1.0E-5 seconds (base rate of the model) here.\r\n   * The call syntax for rt_OneStep is\r\n   *\r\n   *  rt_OneStep();\r\n   */\r\n  printf(\"Warning: The simulation will run forever. \"\r\n         \"Generated ERT main won't simulate model step behavior. \"\r\n         \"To change this behavior select the 'MAT-file logging' option.\\n\");\r\n  fflush((NULL));\r\n  while (1) {\r\n    /*  Perform application tasks here */\r\n  }\r\n\r\n  /* The option 'Remove error status field in real-time model data structure'\r\n   * is selected, therefore the following code does not need to execute.\r\n   */\r\n  return 0;\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"IM_TEST.c","type":"source","group":"model","path":"F:\\THE_LIBRARY\\CODE_BASE\\ROBOSERVO\\Sleipnier_IMU\\MAIN\\Prototype_04_407_VE_2_0_24318\\Chassis-positioning\\IM_TEST_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: IM_TEST.c\r\n *\r\n * Code generated for Simulink model 'IM_TEST'.\r\n *\r\n * Model version                  : 1.18\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Sat Mar 30 18:36:31 2024\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"IM_TEST.h\"\r\n#include \"mw_cmsis.h\"\r\n#include \"rtwtypes.h\"\r\n\r\n/* External inputs (root inport signals with default storage) */\r\nExtU rtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\nExtY rtY;\r\n\r\n/* Model step function */\r\nvoid IM_TEST_step(void)\r\n{\r\n  real32_T rtb_Add2;\r\n  real32_T rtb_DeadZone4;\r\n  real32_T rtb_DeadZone5;\r\n  real32_T rtb_Sum2;\r\n\r\n  /* Outputs for Atomic SubSystem: '<Root>/IM_TEST' */\r\n  /* DeadZone: '<S1>/Dead Zone4' incorporates:\r\n   *  Inport: '<Root>/W1'\r\n   */\r\n  if (rtU.W1 > 30.0F) {\r\n    rtb_DeadZone4 = rtU.W1 - 30.0F;\r\n  } else if (rtU.W1 >= -30.0F) {\r\n    rtb_DeadZone4 = 0.0F;\r\n  } else {\r\n    rtb_DeadZone4 = rtU.W1 - -30.0F;\r\n  }\r\n\r\n  /* End of DeadZone: '<S1>/Dead Zone4' */\r\n\r\n  /* Gain: '<S2>/Gain1' incorporates:\r\n   *  Inport: '<Root>/In1'\r\n   */\r\n  rtb_Sum2 = 0.0174532924F * rtU.DEG;\r\n\r\n  /* DeadZone: '<S1>/Dead Zone5' incorporates:\r\n   *  Inport: '<Root>/W2'\r\n   */\r\n  if (rtU.W2 > 30.0F) {\r\n    rtb_DeadZone5 = rtU.W2 - 30.0F;\r\n  } else if (rtU.W2 >= -30.0F) {\r\n    rtb_DeadZone5 = 0.0F;\r\n  } else {\r\n    rtb_DeadZone5 = rtU.W2 - -30.0F;\r\n  }\r\n\r\n  /* End of DeadZone: '<S1>/Dead Zone5' */\r\n\r\n  /* Sum: '<S1>/Add1' incorporates:\r\n   *  Constant: '<S1>/Constant'\r\n   *  Constant: '<S1>/Constant1'\r\n   *  Product: '<S1>/Product1'\r\n   *  Product: '<S1>/Product4'\r\n   *  Sum: '<S1>/Sum1'\r\n   *  Sum: '<S1>/Sum2'\r\n   *  Trigonometry: '<S1>/Sin'\r\n   *  Trigonometry: '<S1>/Sin2'\r\n   */\r\n  rtb_Add2 = arm_sin_f32(rtb_Sum2 + 0.785398185F) * rtb_DeadZone4 + arm_sin_f32\r\n    (rtb_Sum2 + 2.3561945F) * rtb_DeadZone5;\r\n\r\n  /* DeadZone: '<S1>/Dead Zone' */\r\n  if (rtb_Add2 > 5.0E-5F) {\r\n    /* Outport: '<Root>/YOUT' */\r\n    rtY.YOUT = rtb_Add2 - 5.0E-5F;\r\n  } else if (rtb_Add2 >= -0.0005F) {\r\n    /* Outport: '<Root>/YOUT' */\r\n    rtY.YOUT = 0.0F;\r\n  } else {\r\n    /* Outport: '<Root>/YOUT' */\r\n    rtY.YOUT = rtb_Add2 - -0.0005F;\r\n  }\r\n\r\n  /* End of DeadZone: '<S1>/Dead Zone' */\r\n\r\n  /* Sum: '<S1>/Add2' incorporates:\r\n   *  Constant: '<S1>/Constant'\r\n   *  Constant: '<S1>/Constant1'\r\n   *  Product: '<S1>/Product2'\r\n   *  Product: '<S1>/Product3'\r\n   *  Sum: '<S1>/Sum1'\r\n   *  Sum: '<S1>/Sum2'\r\n   *  Trigonometry: '<S1>/Sin1'\r\n   *  Trigonometry: '<S1>/Sin3'\r\n   */\r\n  rtb_Add2 = arm_cos_f32(rtb_Sum2 + 0.785398185F) * rtb_DeadZone4 + arm_cos_f32\r\n    (rtb_Sum2 + 2.3561945F) * rtb_DeadZone5;\r\n\r\n  /* DeadZone: '<S1>/Dead Zone1' */\r\n  if (rtb_Add2 > 5.0E-5F) {\r\n    /* Outport: '<Root>/XOUT' */\r\n    rtY.XOUT = rtb_Add2 - 5.0E-5F;\r\n  } else if (rtb_Add2 >= -0.0005F) {\r\n    /* Outport: '<Root>/XOUT' */\r\n    rtY.XOUT = 0.0F;\r\n  } else {\r\n    /* Outport: '<Root>/XOUT' */\r\n    rtY.XOUT = rtb_Add2 - -0.0005F;\r\n  }\r\n\r\n  /* End of DeadZone: '<S1>/Dead Zone1' */\r\n\r\n  /* DeadZone: '<S1>/Dead Zone2' incorporates:\r\n   *  Inport: '<Root>/X_ACCIN'\r\n   */\r\n  if (rtU.X_ACCIN > 0.1) {\r\n    /* Outport: '<Root>/X_ACCOUT' */\r\n    rtY.X_ACCOUT = rtU.X_ACCIN - 0.1;\r\n  } else if (rtU.X_ACCIN >= -0.1) {\r\n    /* Outport: '<Root>/X_ACCOUT' */\r\n    rtY.X_ACCOUT = 0.0;\r\n  } else {\r\n    /* Outport: '<Root>/X_ACCOUT' */\r\n    rtY.X_ACCOUT = rtU.X_ACCIN - -0.1;\r\n  }\r\n\r\n  /* End of DeadZone: '<S1>/Dead Zone2' */\r\n\r\n  /* DeadZone: '<S1>/Dead Zone3' incorporates:\r\n   *  Inport: '<Root>/Y_ACCIN'\r\n   */\r\n  if (rtU.Y_ACCIN > 0.1) {\r\n    /* Outport: '<Root>/Y_ACCOUT' */\r\n    rtY.Y_ACCOUT = rtU.Y_ACCIN - 0.1;\r\n  } else if (rtU.Y_ACCIN >= -0.1) {\r\n    /* Outport: '<Root>/Y_ACCOUT' */\r\n    rtY.Y_ACCOUT = 0.0;\r\n  } else {\r\n    /* Outport: '<Root>/Y_ACCOUT' */\r\n    rtY.Y_ACCOUT = rtU.Y_ACCIN - -0.1;\r\n  }\r\n\r\n  /* End of DeadZone: '<S1>/Dead Zone3' */\r\n  /* End of Outputs for SubSystem: '<Root>/IM_TEST' */\r\n}\r\n\r\n/* Model initialize function */\r\nvoid IM_TEST_initialize(void)\r\n{\r\n  /* (no initialization code required) */\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"IM_TEST.h","type":"header","group":"model","path":"F:\\THE_LIBRARY\\CODE_BASE\\ROBOSERVO\\Sleipnier_IMU\\MAIN\\Prototype_04_407_VE_2_0_24318\\Chassis-positioning\\IM_TEST_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: IM_TEST.h\r\n *\r\n * Code generated for Simulink model 'IM_TEST'.\r\n *\r\n * Model version                  : 1.18\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Sat Mar 30 18:36:31 2024\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_IM_TEST_h_\r\n#define RTW_HEADER_IM_TEST_h_\r\n#ifndef IM_TEST_COMMON_INCLUDES_\r\n#define IM_TEST_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#endif                                 /* IM_TEST_COMMON_INCLUDES_ */\r\n\r\n/* External inputs (root inport signals with default storage) */\r\ntypedef struct {\r\n  real32_T W1;                         /* '<Root>/W1' */\r\n  real32_T W2;                         /* '<Root>/W2' */\r\n  real32_T DEG;                        /* '<Root>/In1' */\r\n  real_T X_ACCIN;                      /* '<Root>/X_ACCIN' */\r\n  real_T Y_ACCIN;                      /* '<Root>/Y_ACCIN' */\r\n} ExtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\ntypedef struct {\r\n  real32_T YOUT;                       /* '<Root>/YOUT' */\r\n  real32_T XOUT;                       /* '<Root>/XOUT' */\r\n  real_T X_ACCOUT;                     /* '<Root>/X_ACCOUT' */\r\n  real_T Y_ACCOUT;                     /* '<Root>/Y_ACCOUT' */\r\n} ExtY;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\nextern ExtU rtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\nextern ExtY rtY;\r\n\r\n/* Model entry point functions */\r\nextern void IM_TEST_initialize(void);\r\nextern void IM_TEST_step(void);\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is <system>/block_name, where system is the system number (uniquely\r\n * assigned by Simulink) and block_name is the name of the block.\r\n *\r\n * Note that this particular code originates from a subsystem build,\r\n * and has its own system numbers different from the parent model.\r\n * Refer to the system hierarchy for this subsystem below, and use the\r\n * MATLAB hilite_system command to trace the generated code back\r\n * to the parent model.  For example,\r\n *\r\n * hilite_system('MAIN/IM_TEST')    - opens subsystem MAIN/IM_TEST\r\n * hilite_system('MAIN/IM_TEST/Kp') - opens and selects block Kp\r\n *\r\n * Here is the system hierarchy for this model\r\n *\r\n * '<Root>' : 'MAIN'\r\n * '<S1>'   : 'MAIN/IM_TEST'\r\n * '<S2>'   : 'MAIN/IM_TEST/Degrees to Radians'\r\n */\r\n#endif                                 /* RTW_HEADER_IM_TEST_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtwtypes.h","type":"header","group":"utility","path":"F:\\THE_LIBRARY\\CODE_BASE\\ROBOSERVO\\Sleipnier_IMU\\MAIN\\Prototype_04_407_VE_2_0_24318\\Chassis-positioning\\IM_TEST_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: rtwtypes.h\r\n *\r\n * Code generated for Simulink model 'IM_TEST'.\r\n *\r\n * Model version                  : 1.18\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Sat Mar 30 18:36:31 2024\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTWTYPES_H\r\n#define RTWTYPES_H\r\n\r\n/* Logical type definitions */\r\n#if (!defined(__cplusplus))\r\n#ifndef false\r\n#define false                          (0U)\r\n#endif\r\n\r\n#ifndef true\r\n#define true                           (1U)\r\n#endif\r\n#endif\r\n\r\n/*=======================================================================*\r\n * Target hardware information\r\n *   Device type: ARM Compatible->ARM Cortex-M\r\n *   Number of bits:     char:   8    short:   16    int:  32\r\n *                       long:  32    long long:  64\r\n *                       native word size:  32\r\n *   Byte ordering: LittleEndian\r\n *   Signed integer division rounds to: Zero\r\n *   Shift right on a signed integer as arithmetic shift: on\r\n *=======================================================================*/\r\n\r\n/*=======================================================================*\r\n * Fixed width word size data types:                                     *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *   real32_T, real64_T           - 32 and 64 bit floating point numbers *\r\n *=======================================================================*/\r\ntypedef signed char int8_T;\r\ntypedef unsigned char uint8_T;\r\ntypedef short int16_T;\r\ntypedef unsigned short uint16_T;\r\ntypedef int int32_T;\r\ntypedef unsigned int uint32_T;\r\ntypedef long long int64_T;\r\ntypedef unsigned long long uint64_T;\r\ntypedef float real32_T;\r\ntypedef double real64_T;\r\n\r\n/*===========================================================================*\r\n * Generic type definitions: boolean_T, char_T, byte_T, int_T, uint_T,       *\r\n *                           real_T, time_T, ulong_T, ulonglong_T.           *\r\n *===========================================================================*/\r\ntypedef double real_T;\r\ntypedef double time_T;\r\ntypedef unsigned char boolean_T;\r\ntypedef int int_T;\r\ntypedef unsigned int uint_T;\r\ntypedef unsigned long ulong_T;\r\ntypedef unsigned long long ulonglong_T;\r\ntypedef char char_T;\r\ntypedef unsigned char uchar_T;\r\ntypedef char_T byte_T;\r\n\r\n/*=======================================================================*\r\n * Min and Max:                                                          *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\n#define MAX_int8_T                     ((int8_T)(127))\r\n#define MIN_int8_T                     ((int8_T)(-128))\r\n#define MAX_uint8_T                    ((uint8_T)(255U))\r\n#define MAX_int16_T                    ((int16_T)(32767))\r\n#define MIN_int16_T                    ((int16_T)(-32768))\r\n#define MAX_uint16_T                   ((uint16_T)(65535U))\r\n#define MAX_int32_T                    ((int32_T)(2147483647))\r\n#define MIN_int32_T                    ((int32_T)(-2147483647-1))\r\n#define MAX_uint32_T                   ((uint32_T)(0xFFFFFFFFU))\r\n#define MAX_int64_T                    ((int64_T)(9223372036854775807LL))\r\n#define MIN_int64_T                    ((int64_T)(-9223372036854775807LL-1LL))\r\n#define MAX_uint64_T                   ((uint64_T)(0xFFFFFFFFFFFFFFFFULL))\r\n\r\n/* Block D-Work pointer type */\r\ntypedef void * pointer_T;\r\n\r\n#endif                                 /* RTWTYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"mw_cmsis.h","type":"header","group":"other","path":"F:\\THE_LIBRARY\\CODE_BASE\\ROBOSERVO\\Sleipnier_IMU\\MAIN\\Prototype_04_407_VE_2_0_24318\\Chassis-positioning\\IM_TEST_ert_rtw","tag":"","groupDisplay":"其他文件","code":"/* Copyright 2015-2021 The MathWorks, Inc. */\n\n/****************************************************\n*                                                   *   \n* Wrapper functions for CMSIS functions             *\n*                                                   *  \n****************************************************/\n\n#ifndef MW_CMSIS_H\n#define MW_CMSIS_H\n\n#include \"arm_math.h\"\n#include \"rtwtypes.h\"\n\n#define mw_arm_abs_f32(pSrc, pDst, blockSize) arm_abs_f32((float32_t *)pSrc, (float32_t *)pDst, blockSize)\n#define mw_arm_abs_q7(pSrc, pDst, blockSize) arm_abs_q7((q7_t *)pSrc, (q7_t *)pDst, blockSize) \n#define mw_arm_abs_q15(pSrc, pDst, blockSize) arm_abs_q15((q15_t *)pSrc, (q15_t *)pDst, blockSize) \n#define mw_arm_abs_q31(pSrc, pDst, blockSize) arm_abs_q31((q31_t *)pSrc, (q31_t *)pDst, blockSize) \n\n#define mw_arm_sqrt_q15(in, pOut) arm_sqrt_q15((q15_t)in,(q15_t *)pOut)\n#define mw_arm_sqrt_q31(in, pOut) arm_sqrt_q31((q31_t)in,(q31_t *)pOut)\n#define mw_arm_sqrt_f32(in, pOut) arm_sqrt_f32((float32_t)in,(float32_t *)pOut)\n\n#define mw_arm_float_to_q31(pSrc, pDst, blockSize) arm_float_to_q31((float32_t *)pSrc, (q31_t *)pDst, blockSize)\n#define mw_arm_float_to_q15(pSrc, pDst, blockSize) arm_float_to_q15((float32_t *)pSrc, (q15_t *)pDst, blockSize)\n#define mw_arm_float_to_q7(pSrc, pDst, blockSize) arm_float_to_q7((float32_t *)pSrc, (q7_t *)pDst, blockSize)\n\n#define mw_arm_q15_to_float(pSrc, pDst, blockSize) arm_q15_to_float((q15_t *)pSrc, (float32_t *)pDst, blockSize)\n#define mw_arm_q15_to_q31(pSrc, pDst, blockSize) arm_q15_to_q31((q15_t *)pSrc, (q31_t *)pDst, blockSize)\n#define mw_arm_q15_to_q7(pSrc, pDst, blockSize) arm_q15_to_q7((q15_t *)pSrc, (q7_t *)pDst, blockSize)\n\n#define mw_arm_q31_to_float(pSrc, pDst, blockSize) arm_q31_to_float((q31_t *)pSrc, (float32_t *)pDst, blockSize)\n#define mw_arm_q31_to_q15(pSrc, pDst, blockSize) arm_q31_to_q15((q31_t *)pSrc, (q15_t *)pDst, blockSize)\n#define mw_arm_q31_to_q7(pSrc, pDst, blockSize) arm_q31_to_q7((q31_t *)pSrc, (q7_t *)pDst, blockSize)\n\n#define mw_arm_q7_to_float(pSrc, pDst, blockSize) arm_q7_to_float((q7_t *)pSrc, (float32_t *)pDst, blockSize)\n#define mw_arm_q7_to_q31(pSrc, pDst, blockSize) arm_q7_to_q31((q7_t *)pSrc, (q31_t *)pDst, blockSize)\n#define mw_arm_q7_to_q15(pSrc, pDst, blockSize) arm_q7_to_q15((q7_t *)pSrc, (q15_t *)pDst, blockSize)\n\n#define mw_arm_add_f32(pSrcA, pSrcB, pDst, blockSize) arm_add_f32((float32_t *)pSrcA, (float32_t *)pSrcB, (float32_t *)pDst, blockSize)\n#define mw_arm_add_q31(pSrcA, pSrcB, pDst, blockSize) arm_add_q31((q31_t *)pSrcA, (q31_t *)pSrcB, (q31_t *)pDst, blockSize)\n#define mw_arm_add_q15(pSrcA, pSrcB, pDst, blockSize) arm_add_q15((q15_t *)pSrcA, (q15_t *)pSrcB, (q15_t *)pDst, blockSize)\n#define mw_arm_add_q7(pSrcA, pSrcB, pDst, blockSize)  arm_add_q7((q7_t *)pSrcA, (q7_t *)pSrcB, (q7_t *)pDst, blockSize)\n\n#define mw_arm_sub_f32(pSrcA, pSrcB, pDst, blockSize) arm_sub_f32((float32_t *)pSrcA, (float32_t *)pSrcB, (float32_t *)pDst, blockSize)\n#define mw_arm_sub_q31(pSrcA, pSrcB, pDst, blockSize) arm_sub_q31((q31_t *)pSrcA, (q31_t *)pSrcB, (q31_t *)pDst, blockSize)\n#define mw_arm_sub_q15(pSrcA, pSrcB, pDst, blockSize) arm_sub_q15((q15_t *)pSrcA, (q15_t *)pSrcB, (q15_t *)pDst, blockSize)\n#define mw_arm_sub_q7(pSrcA, pSrcB, pDst, blockSize)  arm_sub_q7((q7_t *)pSrcA, (q7_t *)pSrcB, (q7_t *)pDst, blockSize)\n\n#define mw_arm_mult_f32(pSrcA, pSrcB, pDst, blockSize) arm_mult_f32((float32_t *)pSrcA, (float32_t *)pSrcB, (float32_t *)pDst, blockSize)\n#define mw_arm_mult_q31(pSrcA, pSrcB, pDst, blockSize) arm_mult_q31((q31_t *)pSrcA, (q31_t *)pSrcB, (q31_t *)pDst, blockSize)\n#define mw_arm_mult_q15(pSrcA, pSrcB, pDst, blockSize) arm_mult_q15((q15_t *)pSrcA, (q15_t *)pSrcB, (q15_t *)pDst, blockSize)\n#define mw_arm_mult_q7(pSrcA, pSrcB, pDst, blockSize)  arm_mult_q7((q7_t *)pSrcA, (q7_t *)pSrcB, (q7_t *)pDst, blockSize)\n\n#define mw_arm_cmplx_conj_f32(pSrc, pDst, numSamples) arm_cmplx_conj_f32((float32_t *)pSrc, (float32_t *)pDst, numSamples)\n#define mw_arm_cmplx_conj_q31(pSrc, pDst, numSamples) arm_cmplx_conj_q31((q31_t *)pSrc, (q31_t *)pDst, numSamples)\n#define mw_arm_cmplx_conj_q15(pSrc, pDst, numSamples) arm_cmplx_conj_q15((q15_t *)pSrc, (q15_t *)pDst, numSamples)\n\n#define mw_arm_cmplx_mult_cmplx_f32(pSrcA, pSrcB, pDst, blockSize) arm_cmplx_mult_cmplx_f32((float32_t *)pSrcA, (float32_t *)pSrcB, (float32_t *)pDst, blockSize)\n#define mw_arm_cmplx_mult_cmplx_q31(pSrcA, pSrcB, pDst, blockSize) arm_cmplx_mult_cmplx_q31((q31_t *)pSrcA, (q31_t *)pSrcB, (q31_t *)pDst, blockSize)\n#define mw_arm_cmplx_mult_cmplx_q15(pSrcA, pSrcB, pDst, blockSize) arm_cmplx_mult_cmplx_q15((q15_t *)pSrcA, (q15_t *)pSrcB, (q15_t *)pDst, blockSize)\n\n#define mw_arm_cmplx_mult_real_f32(pSrcA, pSrcB, pDst, blockSize) arm_cmplx_mult_real_f32((float32_t *)pSrcA, (float32_t *)pSrcB, (float32_t *)pDst, blockSize)\n#define mw_arm_cmplx_mult_real_q31(pSrcA, pSrcB, pDst, blockSize) arm_cmplx_mult_real_q31((q31_t *)pSrcA, (q31_t *)pSrcB, (q31_t *)pDst, blockSize)\n#define mw_arm_cmplx_mult_real_q15(pSrcA, pSrcB, pDst, blockSize) arm_cmplx_mult_real_q15((q15_t *)pSrcA, (q15_t *)pSrcB, (q15_t *)pDst, blockSize)\n\n#define mw_arm_rshift_q15(pSrc, shiftBits, pDst, blockSize) arm_shift_q15 ((q15_t *)pSrc, -(shiftBits),(q15_t *)pDst, blockSize)\n#define mw_arm_rshift_q31(pSrc, shiftBits, pDst, blockSize) arm_shift_q31 ((q31_t *)pSrc, -(shiftBits), (q31_t *)pDst, blockSize)\n#define mw_arm_rshift_q7(pSrc, shiftBits, pDst, blockSize) arm_shift_q7 ((q7_t *)pSrc,  -(shiftBits), (q7_t *)pDst, blockSize)\n\n#define mw_arm_shift_q15(pSrc, shiftBits, pDst, blockSize) arm_shift_q15 ((q15_t *)pSrc, shiftBits,(q15_t *)pDst, blockSize)\n#define mw_arm_shift_q31(pSrc, shiftBits, pDst, blockSize) arm_shift_q31 ((q31_t *)pSrc, shiftBits, (q31_t *)pDst, blockSize)\n#define mw_arm_shift_q7(pSrc, shiftBits, pDst, blockSize) arm_shift_q7 ((q7_t *)pSrc, shiftBits, (q7_t *)pDst, blockSize)\n\n#endif\n"}],"features":{"annotation":false,"coverage":true,"profiling":true,"tooltip":true,"coverageTooltip":true,"showJustificationLinks":true,"useMWTable":false,"showProfilingInfo":true,"showTaskSummary":true}};