Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\Title1.v" into library work
Parsing module <Title1>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\PLAY.v" into library work
Parsing module <PLAY>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\Kong2.v" into library work
Parsing module <Kong2>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\Kong.v" into library work
Parsing module <Kong>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\HINT_2.v" into library work
Parsing module <HINT_2>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\HINT_1.v" into library work
Parsing module <HINT_1>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\fire22.v" into library work
Parsing module <fire22>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\fire11.v" into library work
Parsing module <fire11>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\CHOICE.v" into library work
Parsing module <CHOICE>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\ACKNOWLEDGE1.v" into library work
Parsing module <ACKNOWLEDGE1>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\ACK.v" into library work
Parsing module <ACK>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\W_titlecolor.v" into library work
Parsing module <W_titlecolor>.
WARNING:HDLCompiler:751 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_titlecolor.v" Line 16: Redeclaration of ansi port is_display is not allowed
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\W_playcolor.v" into library work
Parsing module <W_playcolor>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\W_kongcolor.v" into library work
Parsing module <W_kongcolor>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\W_Hint2.v" into library work
Parsing module <W_Hint2>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\W_Hint1.v" into library work
Parsing module <W_Hint1>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\W_firecolor.v" into library work
Parsing module <W_firecolor>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\W_choicecolor.v" into library work
Parsing module <W_choicecolor>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\W_ACKNOWLEDGE.v" into library work
Parsing module <W_ACKNOWLEDGE>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\W_acknowcolor.v" into library work
Parsing module <W_acknowcolor>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\winbgg.v" into library work
Parsing module <winbgg>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\sign.v" into library work
Parsing module <sign>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\QUEUE_RIGHT_img.v" into library work
Parsing module <QUEUE_RIGHT_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\QUEUE_LEFT_img.v" into library work
Parsing module <QUEUE_LEFT_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_WALK_RIGHT3_img.v" into library work
Parsing module <MARIO_WALK_RIGHT3_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_WALK_RIGHT2_img.v" into library work
Parsing module <MARIO_WALK_RIGHT2_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_WALK_RIGHT1_img.v" into library work
Parsing module <MARIO_WALK_RIGHT1_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_WALK_LEFT3_img.v" into library work
Parsing module <MARIO_WALK_LEFT3_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_WALK_LEFT2_img.v" into library work
Parsing module <MARIO_WALK_LEFT2_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_WALK_LEFT1_img.v" into library work
Parsing module <MARIO_WALK_LEFT1_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_STAND_img.v" into library work
Parsing module <MARIO_STAND_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_FLY_RIGHT_img.v" into library work
Parsing module <MARIO_FLY_RIGHT_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_FLY_LEFT_img.v" into library work
Parsing module <MARIO_FLY_LEFT_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_DIE4_img.v" into library work
Parsing module <MARIO_DIE4_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_DIE3_img.v" into library work
Parsing module <MARIO_DIE3_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_DIE2_img.v" into library work
Parsing module <MARIO_DIE2_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_DIE1_img.v" into library work
Parsing module <MARIO_DIE1_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_CLAMP2_img.v" into library work
Parsing module <MARIO_CLAMP2_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_CLAMP1_img.v" into library work
Parsing module <MARIO_CLAMP1_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\KONG_NORMAL_img.v" into library work
Parsing module <KONG_NORMAL_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\KONG_HOLD_img.v" into library work
Parsing module <KONG_HOLD_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\KONG_GET_img.v" into library work
Parsing module <KONG_GET_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\KONG_DROP_img.v" into library work
Parsing module <KONG_DROP_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\endd.v" into library work
Parsing module <endd>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\debouncer.v" into library work
Parsing module <Debounce>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\W_background2.v" into library work
Parsing module <W_background2>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\W_background1.v" into library work
Parsing module <W_background1>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\vgac.v" into library work
Parsing module <vgac>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\sucessBg.v" into library work
Parsing module <sucessBg>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\rand_gen.v" into library work
Parsing module <rand_gen>.
WARNING:HDLCompiler:568 - "F:\myfinal2\myfinal1\ip_core5\myproject\rand_gen.v" Line 22: Constant value is truncated to fit in <32> bits.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\QueueColor.v" into library work
Parsing module <queueColor>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\new_driver.v" into library work
Parsing module <Keyboard>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\MarioColor.v" into library work
Parsing module <marioColor>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\KongColor.v" into library work
Parsing module <kongColor>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\oil_img.v" into library work
Parsing module <oil_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\kongside_img.v" into library work
Parsing module <kongside_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\BARREL_ROLL4_img.v" into library work
Parsing module <BARREL_ROLL4_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\BARREL_ROLL3_img.v" into library work
Parsing module <BARREL_ROLL3_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\BARREL_ROLL2_img.v" into library work
Parsing module <BARREL_ROLL2_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\BARREL_ROLL1_img.v" into library work
Parsing module <BARREL_ROLL1_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\BARREL_FALL2_img.v" into library work
Parsing module <BARREL_FALL2_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\BARREL_FALL1_img.v" into library work
Parsing module <BARREL_FALL1_img>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\backgroundimg.v" into library work
Parsing module <backgroundimg>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\Endcontrol.v" into library work
Parsing module <Endcontrol>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\WelStateControl.v" into library work
Parsing module <WelStateControl>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\WelcomeBG.v" into library work
Parsing module <WelcomeBG>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\VGA_driver.v" into library work
Parsing module <VGA_driver>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\state_fsm.v" into library work
Parsing module <state_fsm>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\Seg7_driver.v" into library work
Parsing module <Seg7_driver>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\score.v" into library work
Parsing module <score>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\queue.v" into library work
Parsing module <queue>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\mario.v" into library work
Parsing module <mario>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\kong.v" into library work
Parsing module <kong>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\key2state.v" into library work
Parsing module <key2state>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\Endsuccess.v" into library work
Parsing module <Endsuccess>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\color.v" into library work
Parsing module <color>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\characterColor.v" into library work
Parsing module <characterColor>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\barrelColor.v" into library work
Parsing module <barrelColor>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\barrel.v" into library work
Parsing module <barrel>.
Analyzing Verilog file "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 40: Port rst is not connected to this instance

Elaborating module <top>.

Elaborating module <clkdiv>.

Elaborating module <VGA_driver>.

Elaborating module <vgac>.
WARNING:HDLCompiler:1127 - "F:\myfinal2\myfinal1\ip_core5\myproject\VGA_driver.v" Line 17: Assignment to cas ignored, since the identifier is never used

Elaborating module <key2state>.

Elaborating module <Keyboard>.

Elaborating module <Debounce>.

Elaborating module <Seg7_driver>.

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <state_fsm>.
WARNING:HDLCompiler:1127 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 82: Assignment to mario_relative_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 83: Assignment to mario_relative_y ignored, since the identifier is never used

Elaborating module <mario>.
WARNING:HDLCompiler:1127 - "F:\myfinal2\myfinal1\ip_core5\myproject\mario.v" Line 148: Assignment to COLLATION_UP ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\mario.v" Line 187: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\mario.v" Line 275: Result of 13-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 107: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 107: Assignment to kong_relative_x ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 108: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 108: Assignment to kong_relative_y ignored, since the identifier is never used

Elaborating module <kong>.
WARNING:HDLCompiler:1127 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 119: Assignment to kong_state ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 133: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 133: Assignment to queue_relative_x ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 134: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 134: Assignment to queue_relative_y ignored, since the identifier is never used

Elaborating module <queue>.
WARNING:HDLCompiler:1127 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 142: Assignment to queue_state ignored, since the identifier is never used

Elaborating module <barrel>.

Elaborating module <rand_gen>.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\barrel.v" Line 162: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\barrel.v" Line 198: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <barrelColor>.

Elaborating module <BARREL_ROLL1_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\BARREL_ROLL1_img.v" Line 39: Empty module <BARREL_ROLL1_img> remains a black box.

Elaborating module <BARREL_ROLL2_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\BARREL_ROLL2_img.v" Line 39: Empty module <BARREL_ROLL2_img> remains a black box.

Elaborating module <BARREL_ROLL3_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\BARREL_ROLL3_img.v" Line 39: Empty module <BARREL_ROLL3_img> remains a black box.

Elaborating module <BARREL_ROLL4_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\BARREL_ROLL4_img.v" Line 39: Empty module <BARREL_ROLL4_img> remains a black box.

Elaborating module <BARREL_FALL1_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\BARREL_FALL1_img.v" Line 39: Empty module <BARREL_FALL1_img> remains a black box.

Elaborating module <BARREL_FALL2_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\BARREL_FALL2_img.v" Line 39: Empty module <BARREL_FALL2_img> remains a black box.

Elaborating module <score>.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\score.v" Line 89: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 176: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 177: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:91 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 243: Signal <collision_sampler> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <characterColor>.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\characterColor.v" Line 36: Result of 16-bit expression is truncated to fit in 12-bit target.

Elaborating module <kongColor>.

Elaborating module <KONG_NORMAL_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\KONG_NORMAL_img.v" Line 39: Empty module <KONG_NORMAL_img> remains a black box.

Elaborating module <KONG_GET_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\KONG_GET_img.v" Line 39: Empty module <KONG_GET_img> remains a black box.

Elaborating module <KONG_HOLD_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\KONG_HOLD_img.v" Line 39: Empty module <KONG_HOLD_img> remains a black box.

Elaborating module <KONG_DROP_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\KONG_DROP_img.v" Line 39: Empty module <KONG_DROP_img> remains a black box.

Elaborating module <queueColor>.

Elaborating module <QUEUE_LEFT_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\QUEUE_LEFT_img.v" Line 39: Empty module <QUEUE_LEFT_img> remains a black box.

Elaborating module <QUEUE_RIGHT_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\QUEUE_RIGHT_img.v" Line 39: Empty module <QUEUE_RIGHT_img> remains a black box.

Elaborating module <marioColor>.

Elaborating module <MARIO_STAND_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_STAND_img.v" Line 39: Empty module <MARIO_STAND_img> remains a black box.

Elaborating module <MARIO_WALK_LEFT1_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_WALK_LEFT1_img.v" Line 39: Empty module <MARIO_WALK_LEFT1_img> remains a black box.

Elaborating module <MARIO_WALK_LEFT2_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_WALK_LEFT2_img.v" Line 39: Empty module <MARIO_WALK_LEFT2_img> remains a black box.

Elaborating module <MARIO_WALK_LEFT3_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_WALK_LEFT3_img.v" Line 39: Empty module <MARIO_WALK_LEFT3_img> remains a black box.

Elaborating module <MARIO_WALK_RIGHT1_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_WALK_RIGHT1_img.v" Line 39: Empty module <MARIO_WALK_RIGHT1_img> remains a black box.

Elaborating module <MARIO_WALK_RIGHT2_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_WALK_RIGHT2_img.v" Line 39: Empty module <MARIO_WALK_RIGHT2_img> remains a black box.

Elaborating module <MARIO_WALK_RIGHT3_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_WALK_RIGHT3_img.v" Line 39: Empty module <MARIO_WALK_RIGHT3_img> remains a black box.

Elaborating module <MARIO_FLY_LEFT_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_FLY_LEFT_img.v" Line 39: Empty module <MARIO_FLY_LEFT_img> remains a black box.

Elaborating module <MARIO_FLY_RIGHT_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_FLY_RIGHT_img.v" Line 39: Empty module <MARIO_FLY_RIGHT_img> remains a black box.

Elaborating module <MARIO_CLAMP1_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_CLAMP1_img.v" Line 39: Empty module <MARIO_CLAMP1_img> remains a black box.

Elaborating module <MARIO_CLAMP2_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_CLAMP2_img.v" Line 39: Empty module <MARIO_CLAMP2_img> remains a black box.

Elaborating module <MARIO_DIE1_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_DIE1_img.v" Line 39: Empty module <MARIO_DIE1_img> remains a black box.

Elaborating module <MARIO_DIE2_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_DIE2_img.v" Line 39: Empty module <MARIO_DIE2_img> remains a black box.

Elaborating module <MARIO_DIE3_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_DIE3_img.v" Line 39: Empty module <MARIO_DIE3_img> remains a black box.

Elaborating module <MARIO_DIE4_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\MARIO_DIE4_img.v" Line 39: Empty module <MARIO_DIE4_img> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 257: Size mismatch in connection of port <queue_posx>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 258: Size mismatch in connection of port <kong_posx>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 259: Size mismatch in connection of port <queue_posy>. Formal port size is 9-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 260: Size mismatch in connection of port <kong_posy>. Formal port size is 9-bit while actual signal size is 32-bit.

Elaborating module <color>.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\color.v" Line 49: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\color.v" Line 50: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\color.v" Line 51: Result of 20-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\color.v" Line 53: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\color.v" Line 54: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\color.v" Line 55: Result of 16-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\color.v" Line 57: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\color.v" Line 58: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\color.v" Line 59: Result of 16-bit expression is truncated to fit in 12-bit target.

Elaborating module <backgroundimg>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\backgroundimg.v" Line 39: Empty module <backgroundimg> remains a black box.

Elaborating module <oil_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\oil_img.v" Line 39: Empty module <oil_img> remains a black box.

Elaborating module <kongside_img>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\kongside_img.v" Line 39: Empty module <kongside_img> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 262: Size mismatch in connection of port <cx>. Formal port size is 10-bit while actual signal size is 9-bit.

Elaborating module <WelStateControl>.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 272: Size mismatch in connection of port <state>. Formal port size is 2-bit while actual signal size is 7-bit.

Elaborating module <WelcomeBG>.
WARNING:HDLCompiler:604 - "F:\myfinal2\myfinal1\ip_core5\myproject\WelcomeBG.v" Line 17: Module instantiation should have an instance name
WARNING:HDLCompiler:1016 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background1.v" Line 38: Port rst is not connected to this instance

Elaborating module <W_background1>.

Elaborating module <W_titlecolor>.

Elaborating module <Title1>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\Title1.v" Line 39: Empty module <Title1> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background1.v" Line 40: Size mismatch in connection of port <posx>. Formal port size is 10-bit while actual signal size is 32-bit.

Elaborating module <W_playcolor>.

Elaborating module <PLAY>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\PLAY.v" Line 39: Empty module <PLAY> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background1.v" Line 41: Size mismatch in connection of port <posx>. Formal port size is 10-bit while actual signal size is 32-bit.

Elaborating module <W_acknowcolor>.

Elaborating module <ACK>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\ACK.v" Line 39: Empty module <ACK> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background1.v" Line 42: Size mismatch in connection of port <posx>. Formal port size is 10-bit while actual signal size is 32-bit.

Elaborating module <W_choicecolor>.

Elaborating module <CHOICE>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\CHOICE.v" Line 39: Empty module <CHOICE> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background1.v" Line 43: Size mismatch in connection of port <posx>. Formal port size is 10-bit while actual signal size is 32-bit.

Elaborating module <W_Hint1>.

Elaborating module <HINT_1>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\HINT_1.v" Line 39: Empty module <HINT_1> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background1.v" Line 44: Size mismatch in connection of port <posx>. Formal port size is 10-bit while actual signal size is 32-bit.

Elaborating module <W_firecolor>.

Elaborating module <fire11>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\fire11.v" Line 39: Empty module <fire11> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_firecolor.v" Line 23: Size mismatch in connection of port <spo>. Formal port size is 16-bit while actual signal size is 12-bit.

Elaborating module <fire22>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\fire22.v" Line 39: Empty module <fire22> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_firecolor.v" Line 24: Size mismatch in connection of port <spo>. Formal port size is 16-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background1.v" Line 46: Size mismatch in connection of port <posx>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background1.v" Line 47: Size mismatch in connection of port <posx>. Formal port size is 10-bit while actual signal size is 32-bit.

Elaborating module <W_kongcolor>.

Elaborating module <Kong>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\Kong.v" Line 39: Empty module <Kong> remains a black box.

Elaborating module <Kong2>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\Kong2.v" Line 39: Empty module <Kong2> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background1.v" Line 48: Size mismatch in connection of port <posx>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:552 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background1.v" Line 38: Input port rst is not connected on this instance
WARNING:HDLCompiler:604 - "F:\myfinal2\myfinal1\ip_core5\myproject\WelcomeBG.v" Line 18: Module instantiation should have an instance name
WARNING:HDLCompiler:1016 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background2.v" Line 20: Port rst is not connected to this instance

Elaborating module <W_background2>.

Elaborating module <W_ACKNOWLEDGE>.

Elaborating module <ACKNOWLEDGE1>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\ACKNOWLEDGE1.v" Line 39: Empty module <ACKNOWLEDGE1> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background2.v" Line 22: Size mismatch in connection of port <posx>. Formal port size is 10-bit while actual signal size is 1-bit.

Elaborating module <W_Hint2>.

Elaborating module <HINT_2>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\HINT_2.v" Line 39: Empty module <HINT_2> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background2.v" Line 23: Size mismatch in connection of port <posx>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:552 - "F:\myfinal2\myfinal1\ip_core5\myproject\W_background2.v" Line 20: Input port rst is not connected on this instance
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 273: Size mismatch in connection of port <state>. Formal port size is 2-bit while actual signal size is 7-bit.

Elaborating module <Endsuccess>.

Elaborating module <sucessBg>.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\sucessBg.v" Line 79: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\sucessBg.v" Line 81: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <winbgg>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\winbgg.v" Line 39: Empty module <winbgg> remains a black box.

Elaborating module <sign>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\sign.v" Line 39: Empty module <sign> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\Endsuccess.v" Line 43: Size mismatch in connection of port <color>. Formal port size is 12-bit while actual signal size is 1-bit.

Elaborating module <Endcontrol>.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\Endcontrol.v" Line 80: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "F:\myfinal2\myfinal1\ip_core5\myproject\Endcontrol.v" Line 82: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <endd>.
WARNING:HDLCompiler:1499 - "F:\myfinal2\myfinal1\ip_core5\myproject\ipcore_dir\endd.v" Line 39: Empty module <endd> remains a black box.
WARNING:HDLCompiler:189 - "F:\myfinal2\myfinal1\ip_core5\myproject\Endsuccess.v" Line 46: Size mismatch in connection of port <color>. Formal port size is 12-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:552 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" Line 40: Input port rst is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\top.v".
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'GenClk', is tied to GND.
WARNING:Xst:647 - Input <SW<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" line 113: Output port <state> of the instance <myKong> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\myfinal2\myfinal1\ip_core5\myproject\top.v" line 137: Output port <state> of the instance <myQueue> is unconnected or connected to loadless signal.
    Found 12-bit register for signal <vga_data>.
    Found 4-bit register for signal <drop_count>.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_993_OUT> created at line 215.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_1022_OUT> created at line 227.
    Found 4-bit adder for signal <drop_count[3]_GND_1_o_add_17_OUT> created at line 123.
    Found 12-bit adder for signal <n1345[11:0]> created at line 194.
    Found 13-bit adder for signal <n1348[12:0]> created at line 194.
    Found 14-bit adder for signal <n1351[13:0]> created at line 194.
    Found 15-bit adder for signal <n1354[14:0]> created at line 194.
    Found 16-bit adder for signal <n1357[15:0]> created at line 194.
    Found 17-bit adder for signal <n1360[16:0]> created at line 194.
    Found 18-bit adder for signal <n1363[17:0]> created at line 194.
    Found 19-bit adder for signal <n1366[18:0]> created at line 194.
    Found 20-bit adder for signal <n1369[19:0]> created at line 194.
    Found 21-bit adder for signal <n1372[20:0]> created at line 194.
    Found 22-bit adder for signal <n1375[21:0]> created at line 194.
    Found 23-bit adder for signal <n1378[22:0]> created at line 194.
    Found 24-bit adder for signal <n1381[23:0]> created at line 194.
    Found 25-bit adder for signal <n1384[24:0]> created at line 194.
    Found 26-bit adder for signal <n1387[25:0]> created at line 194.
    Found 11-bit adder for signal <n1391[10:0]> created at line 218.
    Found 10-bit adder for signal <n1133> created at line 224.
    Found 11-bit adder for signal <n1399[10:0]> created at line 218.
    Found 10-bit adder for signal <n1146> created at line 224.
    Found 11-bit adder for signal <n1407[10:0]> created at line 218.
    Found 10-bit adder for signal <n1159> created at line 224.
    Found 11-bit adder for signal <n1415[10:0]> created at line 218.
    Found 10-bit adder for signal <n1172> created at line 224.
    Found 11-bit adder for signal <n1423[10:0]> created at line 218.
    Found 10-bit adder for signal <n1185> created at line 224.
    Found 11-bit adder for signal <n1431[10:0]> created at line 218.
    Found 10-bit adder for signal <n1198> created at line 224.
    Found 11-bit adder for signal <n1439[10:0]> created at line 218.
    Found 10-bit adder for signal <n1211> created at line 224.
    Found 11-bit adder for signal <n1447[10:0]> created at line 218.
    Found 10-bit adder for signal <n1224> created at line 224.
    Found 11-bit adder for signal <n1455[10:0]> created at line 218.
    Found 10-bit adder for signal <n1237> created at line 224.
    Found 11-bit adder for signal <n1463[10:0]> created at line 218.
    Found 10-bit adder for signal <n1250> created at line 224.
    Found 11-bit adder for signal <n1471[10:0]> created at line 218.
    Found 10-bit adder for signal <n1263> created at line 224.
    Found 11-bit adder for signal <n1479[10:0]> created at line 218.
    Found 10-bit adder for signal <n1276> created at line 224.
    Found 11-bit adder for signal <n1487[10:0]> created at line 218.
    Found 10-bit adder for signal <n1289> created at line 224.
    Found 11-bit adder for signal <n1495[10:0]> created at line 218.
    Found 10-bit adder for signal <n1302> created at line 224.
    Found 11-bit adder for signal <n1503[10:0]> created at line 218.
    Found 10-bit adder for signal <n1315> created at line 224.
    Found 11-bit adder for signal <n1509[10:0]> created at line 215.
    Found 10-bit adder for signal <n1126> created at line 216.
    Found 10-bit adder for signal <n1129> created at line 217.
    Found 11-bit adder for signal <n1517[10:0]> created at line 218.
    Found 10-bit adder for signal <n1329> created at line 224.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_1022_OUT> created at line 227.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_1039_OUT<9:0>> created at line 257.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_1040_OUT<9:0>> created at line 258.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_1041_OUT<8:0>> created at line 259.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_1042_OUT<8:0>> created at line 260.
    Found 4x64-bit Read Only RAM for signal <_n2154>
    Found 4x64-bit Read Only RAM for signal <_n2159>
    Found 4x64-bit Read Only RAM for signal <_n2164>
    Found 4x64-bit Read Only RAM for signal <_n2169>
    Found 4x64-bit Read Only RAM for signal <_n2174>
    Found 4x64-bit Read Only RAM for signal <_n2179>
    Found 4x64-bit Read Only RAM for signal <_n2184>
    Found 4x64-bit Read Only RAM for signal <_n2189>
    Found 4x64-bit Read Only RAM for signal <_n2194>
    Found 4x64-bit Read Only RAM for signal <_n2199>
    Found 4x64-bit Read Only RAM for signal <_n2204>
    Found 4x64-bit Read Only RAM for signal <_n2209>
    Found 4x64-bit Read Only RAM for signal <_n2214>
    Found 4x64-bit Read Only RAM for signal <_n2219>
    Found 4x64-bit Read Only RAM for signal <_n2224>
    Found 4x64-bit Read Only RAM for signal <_n2229>
    Found 12-bit 3-to-1 multiplexer for signal <cur_state[1]_Win_color[11]_wide_mux_1098_OUT> created at line 298.
    Found 9-bit comparator greater for signal <mario_y[8]_GND_1_o_LessThan_1_o> created at line 34
    Found 10-bit comparator greater for signal <GND_1_o_mario_x[9]_LessThan_2_o> created at line 34
    Found 10-bit comparator greater for signal <mario_x[9]_GND_1_o_LessThan_3_o> created at line 34
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[0][9]_LessThan_31_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[0][8]_LessThan_32_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[1][9]_LessThan_50_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[1][8]_LessThan_51_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[2][9]_LessThan_69_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[2][8]_LessThan_70_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[3][9]_LessThan_88_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[3][8]_LessThan_89_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[4][9]_LessThan_107_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[4][8]_LessThan_108_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[5][9]_LessThan_126_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[5][8]_LessThan_127_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[6][9]_LessThan_145_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[6][8]_LessThan_146_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[7][9]_LessThan_164_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[7][8]_LessThan_165_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[8][9]_LessThan_183_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[8][8]_LessThan_184_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[9][9]_LessThan_202_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[9][8]_LessThan_203_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[10][9]_LessThan_221_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[10][8]_LessThan_222_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[11][9]_LessThan_240_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[11][8]_LessThan_241_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[12][9]_LessThan_259_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[12][8]_LessThan_260_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[13][9]_LessThan_278_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[13][8]_LessThan_279_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[14][9]_LessThan_297_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[14][8]_LessThan_298_o> created at line 170
    Found 10-bit comparator greater for signal <PWR_1_o_barrel_x[15][9]_LessThan_316_o> created at line 170
    Found 9-bit comparator greater for signal <PWR_1_o_barrel_y[15][8]_LessThan_317_o> created at line 170
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[0][9]_LessThan_361_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_364_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0022_GND_1_o_LessThan_366_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0023_LessThan_368_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[0][9]_LessThan_370_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_374_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0031_BUS_0030_LessThan_385_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0032_BUS_0033_LessThan_388_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_394_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[1][9]_LessThan_403_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_406_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0042_GND_1_o_LessThan_408_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0043_LessThan_410_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[1][9]_LessThan_412_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_416_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0051_BUS_0050_LessThan_427_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0052_BUS_0053_LessThan_430_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_436_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[2][9]_LessThan_445_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_448_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0062_GND_1_o_LessThan_450_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0063_LessThan_452_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[2][9]_LessThan_454_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_458_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0071_BUS_0070_LessThan_469_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0072_BUS_0073_LessThan_472_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_478_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[3][9]_LessThan_487_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_490_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0082_GND_1_o_LessThan_492_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0083_LessThan_494_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[3][9]_LessThan_496_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_500_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0091_BUS_0090_LessThan_511_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0092_BUS_0093_LessThan_514_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_520_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[4][9]_LessThan_529_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_532_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0102_GND_1_o_LessThan_534_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0103_LessThan_536_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[4][9]_LessThan_538_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_542_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0111_BUS_0110_LessThan_553_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0112_BUS_0113_LessThan_556_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_562_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[5][9]_LessThan_571_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_574_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0122_GND_1_o_LessThan_576_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0123_LessThan_578_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[5][9]_LessThan_580_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_584_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0131_BUS_0130_LessThan_595_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0132_BUS_0133_LessThan_598_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_604_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[6][9]_LessThan_613_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_616_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0142_GND_1_o_LessThan_618_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0143_LessThan_620_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[6][9]_LessThan_622_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_626_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0151_BUS_0150_LessThan_637_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0152_BUS_0153_LessThan_640_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_646_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[7][9]_LessThan_655_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_658_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0162_GND_1_o_LessThan_660_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0163_LessThan_662_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[7][9]_LessThan_664_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_668_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0171_BUS_0170_LessThan_679_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0172_BUS_0173_LessThan_682_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_688_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[8][9]_LessThan_697_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_700_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0182_GND_1_o_LessThan_702_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0183_LessThan_704_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[8][9]_LessThan_706_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_710_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0191_BUS_0190_LessThan_721_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0192_BUS_0193_LessThan_724_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_730_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[9][9]_LessThan_739_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_742_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0202_GND_1_o_LessThan_744_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0203_LessThan_746_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[9][9]_LessThan_748_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_752_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0211_BUS_0210_LessThan_763_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0212_BUS_0213_LessThan_766_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_772_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[10][9]_LessThan_781_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_784_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0222_GND_1_o_LessThan_786_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0223_LessThan_788_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[10][9]_LessThan_790_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_794_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0231_BUS_0230_LessThan_805_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0232_BUS_0233_LessThan_808_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_814_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[11][9]_LessThan_823_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_826_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0242_GND_1_o_LessThan_828_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0243_LessThan_830_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[11][9]_LessThan_832_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_836_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0251_BUS_0250_LessThan_847_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0252_BUS_0253_LessThan_850_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_856_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[12][9]_LessThan_865_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_868_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0262_GND_1_o_LessThan_870_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0263_LessThan_872_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[12][9]_LessThan_874_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_878_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0271_BUS_0270_LessThan_889_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0272_BUS_0273_LessThan_892_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_898_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[13][9]_LessThan_907_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_910_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0282_GND_1_o_LessThan_912_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0283_LessThan_914_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[13][9]_LessThan_916_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_920_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0291_BUS_0290_LessThan_931_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0292_BUS_0293_LessThan_934_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_940_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[14][9]_LessThan_949_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_952_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0302_GND_1_o_LessThan_954_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0303_LessThan_956_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[14][9]_LessThan_958_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_962_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0311_BUS_0310_LessThan_973_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0312_BUS_0313_LessThan_976_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_982_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[15][9]_LessThan_991_o> created at line 214
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_994_o> created at line 215
    Found 10-bit comparator greater for signal <BUS_0322_GND_1_o_LessThan_996_o> created at line 216
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0323_LessThan_998_o> created at line 217
    Found 10-bit comparator greater for signal <mario_x[9]_barrel_x[15][9]_LessThan_1000_o> created at line 218
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_1004_o> created at line 219
    Found 10-bit comparator greater for signal <BUS_0331_BUS_0330_LessThan_1015_o> created at line 224
    Found 10-bit comparator greater for signal <BUS_0332_BUS_0333_LessThan_1018_o> created at line 225
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_1024_o> created at line 227
    Found 10-bit comparator greater for signal <mario_x[9]_GND_1_o_LessThan_1033_o> created at line 239
    Found 9-bit comparator greater for signal <mario_y[8]_GND_1_o_LessThan_1034_o> created at line 239
    Summary:
	inferred  16 RAM(s).
	inferred  58 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred 181 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\clkdiv.v".
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_2_o_add_2_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <VGA_driver>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\VGA_driver.v".
INFO:Xst:3210 - "F:\myfinal2\myfinal1\ip_core5\myproject\VGA_driver.v" line 16: Output port <rdn> of the instance <vga_drv> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <VGA_driver> synthesized.

Synthesizing Unit <vgac>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\vgac.v".
    Found 10-bit register for signal <v_count>.
    Found 9-bit register for signal <row_addr>.
    Found 10-bit register for signal <col_addr>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 4-bit register for signal <r>.
    Found 4-bit register for signal <g>.
    Found 4-bit register for signal <b>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <col> created at line 56.
    Found 10-bit adder for signal <h_count[9]_GND_4_o_add_2_OUT> created at line 38.
    Found 10-bit adder for signal <v_count[9]_GND_4_o_add_8_OUT> created at line 50.
    Found 9-bit subtractor for signal <row<8:0>> created at line 55.
    Found 10-bit comparator greater for signal <h_sync> created at line 57
    Found 10-bit comparator greater for signal <v_sync> created at line 58
    Found 10-bit comparator greater for signal <GND_4_o_h_count[9]_LessThan_17_o> created at line 59
    Found 10-bit comparator greater for signal <h_count[9]_PWR_4_o_LessThan_18_o> created at line 60
    Found 10-bit comparator greater for signal <GND_4_o_v_count[9]_LessThan_19_o> created at line 61
    Found 10-bit comparator greater for signal <v_count[9]_PWR_4_o_LessThan_20_o> created at line 62
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vgac> synthesized.

Synthesizing Unit <key2state>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\key2state.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <clk_25mhz>.
    Found 2-bit adder for signal <clk_25mhz[1]_GND_5_o_add_1_OUT> created at line 17.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <key2state> synthesized.

Synthesizing Unit <Keyboard>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\new_driver.v".
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <extendFlag>.
    Found 1-bit register for signal <endFlag>.
    Found 1-bit register for signal <upKeyState>.
    Found 1-bit register for signal <downKeyState>.
    Found 1-bit register for signal <leftKeyState>.
    Found 1-bit register for signal <rightKeyState>.
    Found 1-bit register for signal <spaceKeyState>.
    Found 1-bit register for signal <escKeyState>.
    Found 8-bit register for signal <key>.
    Found 5-bit subtractor for signal <GND_6_o_GND_6_o_sub_4_OUT> created at line 48.
    Found 4-bit adder for signal <cnt[3]_GND_6_o_add_7_OUT> created at line 49.
    Found 4-bit comparator lessequal for signal <n0001> created at line 48
    Found 4-bit comparator lessequal for signal <n0003> created at line 48
    Found 32-bit comparator lessequal for signal <n0007> created at line 48
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <Keyboard> synthesized.

Synthesizing Unit <Debounce>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\debouncer.v".
    Found 1-bit register for signal <debounceButton>.
    Found 7-bit register for signal <shift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Debounce> synthesized.

Synthesizing Unit <Seg7_driver>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\Seg7_driver.v".
    Summary:
	no macro.
Unit <Seg7_driver> synthesized.

Synthesizing Unit <state_fsm>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\state_fsm.v".
    Found 2-bit register for signal <state>.
    Found 2-bit 3-to-1 multiplexer for signal <next_state> created at line 29.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <state_fsm> synthesized.

Synthesizing Unit <mario>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\mario.v".
    Found 10-bit register for signal <SPEED_X>.
    Found 13-bit register for signal <SPEED_Y10x>.
    Found 5-bit register for signal <animation_counter>.
    Found 9-bit register for signal <y>.
    Found 1-bit register for signal <last_direction>.
    Found 10-bit register for signal <x>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 17                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <y[8]_GND_11_o_sub_370_OUT> created at line 323.
    Found 13-bit adder for signal <GND_11_o_SPEED_Y[12]_add_306_OUT> created at line 271.
    Found 10-bit adder for signal <x[9]_GND_11_o_add_314_OUT> created at line 271.
    Found 13-bit adder for signal <n0372[12:0]> created at line 275.
    Found 13-bit adder for signal <SPEED_Y10x[12]_GND_11_o_add_355_OUT> created at line 285.
    Found 10-bit adder for signal <n0467> created at line 303.
    Found 10-bit adder for signal <x[9]_SPEED_X[9]_add_361_OUT> created at line 303.
    Found 10-bit adder for signal <n0458> created at line 305.
    Found 5-bit adder for signal <animation_counter[4]_GND_11_o_add_366_OUT> created at line 319.
    Found 10-bit adder for signal <n0476[9:0]> created at line 326.
    Found 9-bit adder for signal <y[8]_GND_11_o_add_372_OUT> created at line 326.
    Found 9-bit adder for signal <y[8]_GND_11_o_add_374_OUT> created at line 328.
    Found 4x4-bit Read Only RAM for signal <animation_counter[4]_PWR_15_o_wide_mux_396_OUT>
    Found 4x4-bit Read Only RAM for signal <animation_counter[2]_PWR_15_o_wide_mux_397_OUT>
    Found 4x8-bit Read Only RAM for signal <_n0637>
WARNING:Xst:737 - Found 1-bit latch for signal <animation_state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <n0000> created at line 127
    Found 9-bit comparator greater for signal <y[8]_GND_11_o_LessThan_3_o> created at line 128
    Found 9-bit comparator greater for signal <GND_11_o_y[8]_LessThan_5_o> created at line 128
    Found 10-bit comparator lessequal for signal <n0005> created at line 128
    Found 10-bit comparator lessequal for signal <n0007> created at line 128
    Found 9-bit comparator greater for signal <y[8]_GND_11_o_LessThan_10_o> created at line 129
    Found 9-bit comparator greater for signal <GND_11_o_y[8]_LessThan_12_o> created at line 129
    Found 10-bit comparator lessequal for signal <n0015> created at line 129
    Found 9-bit comparator greater for signal <y[8]_GND_11_o_LessThan_16_o> created at line 130
    Found 9-bit comparator greater for signal <GND_11_o_y[8]_LessThan_18_o> created at line 130
    Found 10-bit comparator lessequal for signal <n0022> created at line 130
    Found 10-bit comparator lessequal for signal <n0024> created at line 130
    Found 9-bit comparator greater for signal <y[8]_PWR_15_o_LessThan_23_o> created at line 131
    Found 9-bit comparator greater for signal <PWR_15_o_y[8]_LessThan_25_o> created at line 131
    Found 9-bit comparator greater for signal <y[8]_PWR_15_o_LessThan_29_o> created at line 132
    Found 9-bit comparator greater for signal <PWR_15_o_y[8]_LessThan_31_o> created at line 132
    Found 9-bit comparator greater for signal <y[8]_PWR_15_o_LessThan_36_o> created at line 133
    Found 9-bit comparator greater for signal <PWR_15_o_y[8]_LessThan_38_o> created at line 133
    Found 10-bit comparator lessequal for signal <n0044> created at line 134
    Found 10-bit comparator lessequal for signal <n0046> created at line 135
    Found 10-bit comparator lessequal for signal <n0048> created at line 135
    Found 10-bit comparator lessequal for signal <n0053> created at line 136
    Found 10-bit comparator lessequal for signal <n0057> created at line 137
    Found 10-bit comparator lessequal for signal <n0059> created at line 137
    Found 9-bit comparator lessequal for signal <n0070> created at line 141
    Found 10-bit comparator greater for signal <x[9]_GND_11_o_LessThan_72_o> created at line 142
    Found 10-bit comparator greater for signal <GND_11_o_x[9]_LessThan_74_o> created at line 142
    Found 9-bit comparator lessequal for signal <n0075> created at line 142
    Found 9-bit comparator lessequal for signal <n0077> created at line 142
    Found 10-bit comparator greater for signal <x[9]_PWR_15_o_LessThan_79_o> created at line 143
    Found 10-bit comparator greater for signal <GND_11_o_x[9]_LessThan_81_o> created at line 143
    Found 9-bit comparator lessequal for signal <n0085> created at line 143
    Found 9-bit comparator lessequal for signal <n0087> created at line 143
    Found 10-bit comparator greater for signal <x[9]_PWR_15_o_LessThan_86_o> created at line 144
    Found 10-bit comparator greater for signal <GND_11_o_x[9]_LessThan_88_o> created at line 144
    Found 9-bit comparator lessequal for signal <n0095> created at line 144
    Found 9-bit comparator lessequal for signal <n0097> created at line 144
    Found 9-bit comparator lessequal for signal <n0102> created at line 145
    Found 9-bit comparator lessequal for signal <n0104> created at line 145
    Found 9-bit comparator lessequal for signal <n0109> created at line 146
    Found 9-bit comparator lessequal for signal <n0111> created at line 146
    Found 9-bit comparator lessequal for signal <n0117> created at line 147
    Found 10-bit comparator greater for signal <GND_11_o_x[9]_LessThan_145_o> created at line 168
    Found 10-bit comparator greater for signal <x[9]_GND_11_o_LessThan_146_o> created at line 168
    Found 10-bit comparator lessequal for signal <n0130> created at line 169
    Found 10-bit comparator lessequal for signal <n0132> created at line 169
    Found 9-bit comparator greater for signal <GND_11_o_y[8]_LessThan_149_o> created at line 169
    Found 9-bit comparator greater for signal <y[8]_GND_11_o_LessThan_150_o> created at line 169
    Found 10-bit comparator lessequal for signal <n0140> created at line 170
    Found 10-bit comparator lessequal for signal <n0142> created at line 170
    Found 9-bit comparator greater for signal <GND_11_o_y[8]_LessThan_153_o> created at line 170
    Found 9-bit comparator greater for signal <y[8]_GND_11_o_LessThan_154_o> created at line 170
    Found 10-bit comparator lessequal for signal <n0150> created at line 171
    Found 10-bit comparator lessequal for signal <n0152> created at line 171
    Found 9-bit comparator greater for signal <GND_11_o_y[8]_LessThan_157_o> created at line 171
    Found 9-bit comparator greater for signal <y[8]_GND_11_o_LessThan_158_o> created at line 171
    Found 10-bit comparator lessequal for signal <n0160> created at line 172
    Found 10-bit comparator lessequal for signal <n0162> created at line 172
    Found 9-bit comparator greater for signal <GND_11_o_y[8]_LessThan_161_o> created at line 172
    Found 9-bit comparator greater for signal <y[8]_PWR_15_o_LessThan_162_o> created at line 172
    Found 10-bit comparator lessequal for signal <n0170> created at line 173
    Found 10-bit comparator lessequal for signal <n0172> created at line 173
    Found 9-bit comparator greater for signal <PWR_15_o_y[8]_LessThan_165_o> created at line 173
    Found 9-bit comparator greater for signal <y[8]_PWR_15_o_LessThan_166_o> created at line 173
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_193_o> created at line 219
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_195_o> created at line 223
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_197_o> created at line 223
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_204_o> created at line 227
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_206_o> created at line 227
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_213_o> created at line 231
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_215_o> created at line 231
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_222_o> created at line 235
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_224_o> created at line 235
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_231_o> created at line 239
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_233_o> created at line 239
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_240_o> created at line 243
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_242_o> created at line 243
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_253_o> created at line 251
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_256_o> created at line 251
    Found 10-bit comparator greater for signal <x[9]_GND_11_o_LessThan_258_o> created at line 251
    Found 10-bit comparator greater for signal <GND_11_o_x[9]_LessThan_261_o> created at line 251
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_264_o> created at line 255
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_267_o> created at line 255
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_275_o> created at line 259
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_278_o> created at line 259
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_286_o> created at line 263
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_289_o> created at line 263
    Found 10-bit comparator greater for signal <x[9]_PWR_15_o_LessThan_291_o> created at line 263
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_297_o> created at line 267
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_300_o> created at line 267
    Found 10-bit comparator greater for signal <GND_11_o_x[9]_LessThan_305_o> created at line 267
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_308_o> created at line 271
    Found 13-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_311_o> created at line 271
    Found 10-bit comparator greater for signal <x[9]_PWR_15_o_LessThan_313_o> created at line 271
    Found 10-bit comparator greater for signal <GND_11_o_x[9]_LessThan_316_o> created at line 271
    Found 10-bit comparator greater for signal <x[9]_GND_11_o_LessThan_360_o> created at line 301
    Found 10-bit comparator greater for signal <PWR_15_o_x[9]_LessThan_363_o> created at line 303
    Found 9-bit comparator greater for signal <y[8]_GND_11_o_LessThan_369_o> created at line 321
    Found 9-bit comparator greater for signal <PWR_15_o_y[8]_LessThan_374_o> created at line 326
    Found 32-bit comparator greater for signal <SPEED_X[9]_GND_11_o_LessThan_393_o> created at line 342
    Found 32-bit comparator greater for signal <n0322> created at line 397
    Summary:
	inferred   3 RAM(s).
	inferred  12 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred 101 Comparator(s).
	inferred  31 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mario> synthesized.

Synthesizing Unit <div_13s_5s>.
    Related source file is "".
    Found 13-bit subtractor for signal <a[12]_unary_minus_1_OUT> created at line 0.
    Found 14-bit adder for signal <GND_12_o_BUS_0001_add_32_OUT[13:0]> created at line 0.
    Found 18-bit adder for signal <GND_12_o_b[4]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <GND_12_o_b[4]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <GND_12_o_b[4]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <GND_12_o_b[4]_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <GND_12_o_b[4]_add_13_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_b[4]_add_15_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_12_o_add_17_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_12_o_add_19_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_12_o_add_21_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_12_o_add_23_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_12_o_add_25_OUT[12:0]> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_12_o_add_27_OUT[12:0]> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_12_o_add_29_OUT[12:0]> created at line 0.
    Found 18-bit comparator greater for signal <BUS_0001_INV_282_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0002_INV_281_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0003_INV_280_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0004_INV_279_o> created at line 0
    Found 14-bit comparator greater for signal <BUS_0005_INV_278_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0006_INV_277_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0007_INV_276_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0008_INV_275_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0009_INV_274_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0010_INV_273_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0011_INV_272_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0012_INV_271_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0013_INV_270_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0014_INV_269_o> created at line 0
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred  14 Comparator(s).
	inferred 135 Multiplexer(s).
Unit <div_13s_5s> synthesized.

Synthesizing Unit <kong>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\kong.v".
    Found 1-bit register for signal <is_drop>.
    Found 2-bit register for signal <animation_state>.
    Found 8-bit register for signal <animation_counter>.
    Found 1-bit register for signal <state>.
    Found 8-bit adder for signal <animation_counter[7]_GND_19_o_add_10_OUT> created at line 67.
    Found 4x2-bit Read Only RAM for signal <_n0044>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <kong> synthesized.

Synthesizing Unit <queue>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\queue.v".
    Found 1-bit register for signal <animation_state>.
    Found 5-bit register for signal <animation_counter>.
    Found 1-bit register for signal <state>.
    Found 5-bit adder for signal <animation_counter[4]_GND_20_o_add_4_OUT> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <queue> synthesized.

Synthesizing Unit <barrel>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\barrel.v".
    Found 9-bit register for signal <y>.
    Found 10-bit register for signal <SPEED_Y>.
    Found 10-bit register for signal <x>.
    Found 11-bit register for signal <SPEED_X>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <x[9]_GND_21_o_add_3_OUT> created at line 104.
    Found 11-bit adder for signal <n0266> created at line 152.
    Found 11-bit adder for signal <BUS_0020_SPEED_X[10]_add_67_OUT> created at line 152.
    Found 11-bit adder for signal <n0223[10:0]> created at line 162.
    Found 10-bit adder for signal <n0274> created at line 193.
    Found 10-bit adder for signal <BUS_0061_SPEED_Y[9]_add_135_OUT> created at line 193.
    Found 11-bit adder for signal <GND_21_o_GND_21_o_add_143_OUT> created at line 193.
    Found 10-bit adder for signal <n0231> created at line 198.
    Found 5-bit adder for signal <state[1]_animation_counter[4]_select_176_OUT> created at line 209.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_counter<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_counter<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_counter<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_counter<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_counter<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 9-bit comparator lessequal for signal <n0000> created at line 103
    Found 10-bit comparator greater for signal <x[9]_GND_21_o_LessThan_3_o> created at line 104
    Found 10-bit comparator greater for signal <GND_21_o_x[9]_LessThan_5_o> created at line 104
    Found 9-bit comparator lessequal for signal <n0006> created at line 104
    Found 9-bit comparator lessequal for signal <n0008> created at line 104
    Found 10-bit comparator greater for signal <x[9]_PWR_28_o_LessThan_10_o> created at line 105
    Found 10-bit comparator greater for signal <GND_21_o_x[9]_LessThan_12_o> created at line 105
    Found 9-bit comparator lessequal for signal <n0016> created at line 105
    Found 9-bit comparator lessequal for signal <n0018> created at line 105
    Found 10-bit comparator greater for signal <x[9]_PWR_28_o_LessThan_17_o> created at line 106
    Found 10-bit comparator greater for signal <GND_21_o_x[9]_LessThan_19_o> created at line 106
    Found 9-bit comparator lessequal for signal <n0026> created at line 106
    Found 9-bit comparator lessequal for signal <n0028> created at line 106
    Found 9-bit comparator lessequal for signal <n0033> created at line 107
    Found 9-bit comparator lessequal for signal <n0035> created at line 107
    Found 9-bit comparator lessequal for signal <n0040> created at line 108
    Found 9-bit comparator lessequal for signal <n0042> created at line 108
    Found 9-bit comparator lessequal for signal <n0048> created at line 109
    Found 10-bit comparator lessequal for signal <n0053> created at line 111
    Found 10-bit comparator lessequal for signal <n0055> created at line 111
    Found 9-bit comparator lessequal for signal <n0058> created at line 111
    Found 9-bit comparator lessequal for signal <n0061> created at line 111
    Found 10-bit comparator lessequal for signal <n0064> created at line 112
    Found 10-bit comparator lessequal for signal <n0066> created at line 112
    Found 9-bit comparator lessequal for signal <n0069> created at line 112
    Found 9-bit comparator lessequal for signal <n0072> created at line 112
    Found 10-bit comparator lessequal for signal <n0076> created at line 113
    Found 10-bit comparator lessequal for signal <n0078> created at line 113
    Found 9-bit comparator lessequal for signal <n0081> created at line 113
    Found 9-bit comparator lessequal for signal <n0084> created at line 113
    Found 10-bit comparator lessequal for signal <n0088> created at line 114
    Found 10-bit comparator lessequal for signal <n0090> created at line 114
    Found 9-bit comparator lessequal for signal <n0093> created at line 114
    Found 9-bit comparator lessequal for signal <n0096> created at line 114
    Found 10-bit comparator lessequal for signal <n0100> created at line 115
    Found 10-bit comparator lessequal for signal <n0102> created at line 115
    Found 9-bit comparator lessequal for signal <n0105> created at line 115
    Found 9-bit comparator lessequal for signal <n0108> created at line 115
    Found 11-bit comparator greater for signal <GND_21_o_BUS_0020_LessThan_69_o> created at line 152
    Found 11-bit comparator greater for signal <GND_21_o_GND_21_o_LessThan_71_o> created at line 157
    Found 10-bit comparator greater for signal <GND_21_o_BUS_0026_LessThan_82_o> created at line 173
    Found 10-bit comparator greater for signal <BUS_0028_GND_21_o_LessThan_85_o> created at line 173
    Found 11-bit comparator greater for signal <GND_21_o_GND_21_o_LessThan_87_o> created at line 173
    Found 11-bit comparator greater for signal <GND_21_o_GND_21_o_LessThan_90_o> created at line 173
    Found 10-bit comparator greater for signal <GND_21_o_BUS_0033_LessThan_93_o> created at line 177
    Found 10-bit comparator greater for signal <BUS_0035_GND_21_o_LessThan_96_o> created at line 177
    Found 10-bit comparator greater for signal <GND_21_o_BUS_0040_LessThan_104_o> created at line 181
    Found 10-bit comparator greater for signal <BUS_0042_GND_21_o_LessThan_107_o> created at line 181
    Found 10-bit comparator greater for signal <GND_21_o_BUS_0047_LessThan_115_o> created at line 185
    Found 10-bit comparator greater for signal <BUS_0049_GND_21_o_LessThan_118_o> created at line 185
    Found 11-bit comparator greater for signal <GND_21_o_GND_21_o_LessThan_120_o> created at line 185
    Found 10-bit comparator greater for signal <GND_21_o_BUS_0054_LessThan_126_o> created at line 189
    Found 10-bit comparator greater for signal <BUS_0056_GND_21_o_LessThan_129_o> created at line 189
    Found 11-bit comparator greater for signal <GND_21_o_GND_21_o_LessThan_134_o> created at line 189
    Found 10-bit comparator greater for signal <GND_21_o_BUS_0061_LessThan_137_o> created at line 193
    Found 10-bit comparator greater for signal <BUS_0063_GND_21_o_LessThan_140_o> created at line 193
    Found 11-bit comparator greater for signal <GND_21_o_GND_21_o_LessThan_142_o> created at line 193
    Found 11-bit comparator greater for signal <GND_21_o_GND_21_o_LessThan_145_o> created at line 193
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   5 Latch(s).
	inferred  58 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <barrel> synthesized.

Synthesizing Unit <rand_gen>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\rand_gen.v".
    Found 32-bit register for signal <rand>.
    Found 32-bit adder for signal <rand[31]_PWR_29_o_and_3_OUT> created at line 22.
    Found 32x31-bit multiplier for signal <n0005> created at line 22.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <rand_gen> synthesized.

Synthesizing Unit <barrelColor>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\barrelColor.v".
    Found 16-bit register for signal <color>.
    Found 10-bit subtractor for signal <GND_29_o_posx[9]_sub_16_OUT> created at line 47.
    Found 10-bit subtractor for signal <n0043[9:0]> created at line 47.
    Found 10-bit subtractor for signal <GND_29_o_posx[9]_sub_19_OUT> created at line 47.
    Found 10-bit adder for signal <posx[9]_GND_29_o_add_1_OUT> created at line 45.
    Found 10-bit adder for signal <posx[9]_GND_29_o_add_7_OUT> created at line 46.
    Found 9-bit adder for signal <posy[8]_GND_29_o_add_10_OUT> created at line 46.
    Found 10-bit adder for signal <GND_29_o_col[9]_add_14_OUT> created at line 47.
    Found 10-bit adder for signal <GND_29_o_col[9]_add_17_OUT> created at line 47.
    Found 10x6-bit multiplier for signal <n0044> created at line 47.
    Found 16-bit 7-to-1 multiplexer for signal <animate_state[2]_PWR_35_o_wide_mux_21_OUT> created at line 66.
    Found 10-bit comparator greater for signal <col[9]_posx[9]_LessThan_3_o> created at line 45
    Found 10-bit comparator lessequal for signal <n0005> created at line 46
    Found 10-bit comparator greater for signal <col[9]_posx[9]_LessThan_9_o> created at line 46
    Found 9-bit comparator lessequal for signal <n0010> created at line 46
    Found 9-bit comparator greater for signal <row[8]_posy[8]_LessThan_12_o> created at line 46
    Summary:
	inferred   1 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <barrelColor> synthesized.

Synthesizing Unit <score>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\score.v".
    Found 3-bit register for signal <state>.
    Found 11-bit register for signal <count>.
    Found 9-bit subtractor for signal <barrel_bottom[8]_GND_37_o_sub_10_OUT> created at line 35.
    Found 10-bit adder for signal <barrel_posx2> created at line 30.
    Found 10-bit adder for signal <mario_posx2> created at line 32.
    Found 9-bit adder for signal <barrel_bottom> created at line 33.
    Found 9-bit adder for signal <mario_bottom> created at line 34.
    Found 10-bit adder for signal <n0070> created at line 35.
    Found 11-bit adder for signal <count[10]_GND_37_o_add_26_OUT> created at line 89.
    Found 8x1-bit Read Only RAM for signal <state[2]_GND_38_o_Mux_29_o>
WARNING:Xst:737 - Found 1-bit latch for signal <count_next<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count_next<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count_next<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count_next<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count_next<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count_next<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count_next<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count_next<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <n0008> created at line 35
    Found 9-bit comparator lessequal for signal <n0011> created at line 35
    Found 10-bit comparator greater for signal <barrel_posx1[9]_mario_posx2[9]_LessThan_12_o> created at line 36
    Found 10-bit comparator greater for signal <mario_posx1[9]_barrel_posx2[9]_LessThan_13_o> created at line 36
    Found 10-bit comparator greater for signal <mario_posx2[9]_barrel_posx1[9]_LessThan_14_o> created at line 37
    Found 10-bit comparator greater for signal <barrel_posx2[9]_mario_posx1[9]_LessThan_15_o> created at line 37
    Summary:
	inferred   1 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred  14 Latch(s).
	inferred   6 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <score> synthesized.

Synthesizing Unit <mod_32u_4u>.
    Related source file is "".
    Found 36-bit adder for signal <n2401> created at line 0.
    Found 36-bit adder for signal <GND_52_o_b[3]_add_1_OUT> created at line 0.
    Found 35-bit adder for signal <n2405> created at line 0.
    Found 35-bit adder for signal <GND_52_o_b[3]_add_3_OUT> created at line 0.
    Found 34-bit adder for signal <n2409> created at line 0.
    Found 34-bit adder for signal <GND_52_o_b[3]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <n2413> created at line 0.
    Found 33-bit adder for signal <GND_52_o_b[3]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <n2417> created at line 0.
    Found 32-bit adder for signal <a[31]_b[3]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <n2421> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <n2425> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2429> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2433> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2437> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2441> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2445> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2449> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2453> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2457> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2461> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2465> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2469> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2473> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2477> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2481> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2485> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2489> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2493> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2497> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2501> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2505> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2509> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2513> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2517> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2521> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2525> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2529> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_52_o_add_65_OUT> created at line 0.
    Found 36-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_4u> synthesized.

Synthesizing Unit <div_32u_4u>.
    Related source file is "".
    Found 36-bit adder for signal <GND_53_o_b[3]_add_1_OUT> created at line 0.
    Found 35-bit adder for signal <GND_53_o_b[3]_add_3_OUT> created at line 0.
    Found 34-bit adder for signal <GND_53_o_b[3]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <GND_53_o_b[3]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[3]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_53_o_add_63_OUT[31:0]> created at line 0.
    Found 36-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_4u> synthesized.

Synthesizing Unit <div_32u_7u>.
    Related source file is "".
    Found 39-bit adder for signal <GND_54_o_b[6]_add_1_OUT> created at line 0.
    Found 38-bit adder for signal <GND_54_o_b[6]_add_3_OUT> created at line 0.
    Found 37-bit adder for signal <GND_54_o_b[6]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <GND_54_o_b[6]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <GND_54_o_b[6]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <GND_54_o_b[6]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <GND_54_o_b[6]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[6]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_54_o_add_63_OUT[31:0]> created at line 0.
    Found 39-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_7u> synthesized.

Synthesizing Unit <div_32u_10u>.
    Related source file is "".
    Found 42-bit adder for signal <GND_55_o_b[9]_add_1_OUT> created at line 0.
    Found 41-bit adder for signal <GND_55_o_b[9]_add_3_OUT> created at line 0.
    Found 40-bit adder for signal <GND_55_o_b[9]_add_5_OUT> created at line 0.
    Found 39-bit adder for signal <GND_55_o_b[9]_add_7_OUT> created at line 0.
    Found 38-bit adder for signal <GND_55_o_b[9]_add_9_OUT> created at line 0.
    Found 37-bit adder for signal <GND_55_o_b[9]_add_11_OUT> created at line 0.
    Found 36-bit adder for signal <GND_55_o_b[9]_add_13_OUT> created at line 0.
    Found 35-bit adder for signal <GND_55_o_b[9]_add_15_OUT> created at line 0.
    Found 34-bit adder for signal <GND_55_o_b[9]_add_17_OUT> created at line 0.
    Found 33-bit adder for signal <GND_55_o_b[9]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[9]_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_55_o_add_63_OUT[31:0]> created at line 0.
    Found 42-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_10u> synthesized.

Synthesizing Unit <div_32u_14u>.
    Related source file is "".
    Found 46-bit adder for signal <GND_56_o_b[13]_add_1_OUT> created at line 0.
    Found 45-bit adder for signal <GND_56_o_b[13]_add_3_OUT> created at line 0.
    Found 44-bit adder for signal <GND_56_o_b[13]_add_5_OUT> created at line 0.
    Found 43-bit adder for signal <GND_56_o_b[13]_add_7_OUT> created at line 0.
    Found 42-bit adder for signal <GND_56_o_b[13]_add_9_OUT> created at line 0.
    Found 41-bit adder for signal <GND_56_o_b[13]_add_11_OUT> created at line 0.
    Found 40-bit adder for signal <GND_56_o_b[13]_add_13_OUT> created at line 0.
    Found 39-bit adder for signal <GND_56_o_b[13]_add_15_OUT> created at line 0.
    Found 38-bit adder for signal <GND_56_o_b[13]_add_17_OUT> created at line 0.
    Found 37-bit adder for signal <GND_56_o_b[13]_add_19_OUT> created at line 0.
    Found 36-bit adder for signal <GND_56_o_b[13]_add_21_OUT> created at line 0.
    Found 35-bit adder for signal <GND_56_o_b[13]_add_23_OUT> created at line 0.
    Found 34-bit adder for signal <GND_56_o_b[13]_add_25_OUT> created at line 0.
    Found 33-bit adder for signal <GND_56_o_b[13]_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[13]_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_56_o_add_63_OUT[31:0]> created at line 0.
    Found 46-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_14u> synthesized.

Synthesizing Unit <div_32u_17u>.
    Related source file is "".
    Found 49-bit adder for signal <GND_57_o_b[16]_add_1_OUT> created at line 0.
    Found 48-bit adder for signal <GND_57_o_b[16]_add_3_OUT> created at line 0.
    Found 47-bit adder for signal <GND_57_o_b[16]_add_5_OUT> created at line 0.
    Found 46-bit adder for signal <GND_57_o_b[16]_add_7_OUT> created at line 0.
    Found 45-bit adder for signal <GND_57_o_b[16]_add_9_OUT> created at line 0.
    Found 44-bit adder for signal <GND_57_o_b[16]_add_11_OUT> created at line 0.
    Found 43-bit adder for signal <GND_57_o_b[16]_add_13_OUT> created at line 0.
    Found 42-bit adder for signal <GND_57_o_b[16]_add_15_OUT> created at line 0.
    Found 41-bit adder for signal <GND_57_o_b[16]_add_17_OUT> created at line 0.
    Found 40-bit adder for signal <GND_57_o_b[16]_add_19_OUT> created at line 0.
    Found 39-bit adder for signal <GND_57_o_b[16]_add_21_OUT> created at line 0.
    Found 38-bit adder for signal <GND_57_o_b[16]_add_23_OUT> created at line 0.
    Found 37-bit adder for signal <GND_57_o_b[16]_add_25_OUT> created at line 0.
    Found 36-bit adder for signal <GND_57_o_b[16]_add_27_OUT> created at line 0.
    Found 35-bit adder for signal <GND_57_o_b[16]_add_29_OUT> created at line 0.
    Found 34-bit adder for signal <GND_57_o_b[16]_add_31_OUT> created at line 0.
    Found 33-bit adder for signal <GND_57_o_b[16]_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[16]_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_57_o_add_63_OUT[31:0]> created at line 0.
    Found 49-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_17u> synthesized.

Synthesizing Unit <characterColor>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\characterColor.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <characterColor> synthesized.

Synthesizing Unit <kongColor>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\KongColor.v".
    Found 16-bit register for signal <color>.
    Found 10-bit subtractor for signal <GND_59_o_GND_59_o_sub_7_OUT> created at line 23.
    Found 11-bit subtractor for signal <GND_59_o_GND_59_o_sub_9_OUT> created at line 23.
    Found 10-bit adder for signal <posx[9]_GND_59_o_add_1_OUT> created at line 22.
    Found 9-bit adder for signal <posy[8]_GND_59_o_add_4_OUT> created at line 22.
    Found 13-bit adder for signal <address> created at line 23.
    Found 13x7-bit multiplier for signal <n0032> created at line 23.
    Found 16-bit 4-to-1 multiplexer for signal <animate_state[1]_data[3][15]_wide_mux_11_OUT> created at line 37.
    Found 10-bit comparator lessequal for signal <n0000> created at line 22
    Found 10-bit comparator greater for signal <col[9]_posx[9]_LessThan_3_o> created at line 22
    Found 9-bit comparator lessequal for signal <n0005> created at line 22
    Found 9-bit comparator greater for signal <row[8]_posy[8]_LessThan_6_o> created at line 22
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <kongColor> synthesized.

Synthesizing Unit <queueColor>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\QueueColor.v".
    Found 16-bit register for signal <color>.
    Found 10-bit subtractor for signal <GND_65_o_GND_65_o_sub_7_OUT> created at line 21.
    Found 11-bit subtractor for signal <GND_65_o_GND_65_o_sub_9_OUT> created at line 21.
    Found 10-bit adder for signal <posx[9]_GND_65_o_add_1_OUT> created at line 20.
    Found 9-bit adder for signal <posy[8]_GND_65_o_add_4_OUT> created at line 20.
    Found 12-bit adder for signal <address> created at line 21.
    Found 12x6-bit multiplier for signal <n0029> created at line 21.
    Found 10-bit comparator lessequal for signal <n0000> created at line 20
    Found 10-bit comparator greater for signal <col[9]_posx[9]_LessThan_3_o> created at line 20
    Found 9-bit comparator lessequal for signal <n0005> created at line 20
    Found 9-bit comparator greater for signal <row[8]_posy[8]_LessThan_6_o> created at line 20
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <queueColor> synthesized.

Synthesizing Unit <marioColor>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\MarioColor.v".
    Found 16-bit register for signal <color>.
    Found 10-bit subtractor for signal <GND_69_o_GND_69_o_sub_7_OUT> created at line 36.
    Found 11-bit subtractor for signal <n0057> created at line 36.
    Found 10-bit adder for signal <posx[9]_GND_69_o_add_1_OUT> created at line 35.
    Found 9-bit adder for signal <posy[8]_GND_69_o_add_4_OUT> created at line 35.
    Found 11-bit adder for signal <address> created at line 36.
    Found 11x6-bit multiplier for signal <n0043> created at line 36.
    Found 10-bit comparator lessequal for signal <n0000> created at line 35
    Found 10-bit comparator greater for signal <col[9]_posx[9]_LessThan_3_o> created at line 35
    Found 9-bit comparator lessequal for signal <n0005> created at line 35
    Found 9-bit comparator greater for signal <row[8]_posy[8]_LessThan_6_o> created at line 35
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <marioColor> synthesized.

Synthesizing Unit <color>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\color.v".
    Found 16-bit register for signal <ocolor>.
    Found 11-bit adder for signal <n0067> created at line 49.
    Found 10-bit adder for signal <n0069> created at line 50.
    Found 19-bit adder for signal <address> created at line 51.
    Found 15-bit adder for signal <n0036> created at line 55.
    Found 15-bit adder for signal <n0037> created at line 59.
    Found 10-bit subtractor for signal <relative_x> created at line 46.
    Found 9-bit subtractor for signal <relative_y> created at line 47.
    Found 10-bit subtractor for signal <oil_relative_x> created at line 46.
    Found 9-bit subtractor for signal <oil_relative_y> created at line 47.
    Found 9-bit subtractor for signal <kongside_relative_y> created at line 47.
    Found 9x10-bit multiplier for signal <n0070> created at line 51.
    Found 9x6-bit multiplier for signal <n0073> created at line 55.
    Found 9x6-bit multiplier for signal <n0076> created at line 59.
    Found 10-bit comparator greater for signal <oil_relative_x[9]_GND_86_o_LessThan_16_o> created at line 70
    Found 9-bit comparator greater for signal <oil_relative_y[8]_GND_86_o_LessThan_17_o> created at line 70
    Found 10-bit comparator greater for signal <kongside_relative_x[9]_GND_86_o_LessThan_18_o> created at line 71
    Found 9-bit comparator greater for signal <kongside_relative_y[8]_GND_86_o_LessThan_19_o> created at line 71
    Found 10-bit comparator greater for signal <relative_x[9]_PWR_88_o_LessThan_20_o> created at line 72
    Found 9-bit comparator greater for signal <relative_y[8]_PWR_88_o_LessThan_21_o> created at line 72
    Summary:
	inferred   3 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <color> synthesized.

Synthesizing Unit <WelStateControl>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\WelStateControl.v".
WARNING:Xst:647 - Input <movement<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <welcome_end>.
    Found 2-bit register for signal <state>.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_state[1]_wide_mux_8_OUT<1>> created at line 32.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_state[1]_wide_mux_8_OUT<0>> created at line 32.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <is_end>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred  13 Multiplexer(s).
Unit <WelStateControl> synthesized.

Synthesizing Unit <WelcomeBG>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\WelcomeBG.v".
WARNING:Xst:647 - Input <state<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:\myfinal2\myfinal1\ip_core5\myproject\WelcomeBG.v" line 18: Output port <color> of the instance <_i000002> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <WelcomeBG> synthesized.

Synthesizing Unit <W_background1>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\W_background1.v".
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'WelClk', is tied to GND.
    Summary:
	inferred   8 Multiplexer(s).
Unit <W_background1> synthesized.

Synthesizing Unit <W_titlecolor>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\W_titlecolor.v".
    Found 16-bit register for signal <color>.
    Found 10-bit subtractor for signal <GND_103_o_GND_103_o_sub_7_OUT> created at line 21.
    Found 11-bit subtractor for signal <GND_103_o_GND_103_o_sub_9_OUT> created at line 21.
    Found 16-bit adder for signal <address> created at line 21.
    Found 16x9-bit multiplier for signal <n0028> created at line 21.
    Found 10-bit comparator lessequal for signal <n0000> created at line 20
    Found 10-bit comparator greater for signal <x[9]_posx[9]_LessThan_3_o> created at line 20
    Found 9-bit comparator lessequal for signal <n0005> created at line 20
    Found 9-bit comparator greater for signal <y[8]_posy[8]_LessThan_6_o> created at line 20
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <W_titlecolor> synthesized.

Synthesizing Unit <W_playcolor>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\W_playcolor.v".
    Found 16-bit register for signal <color>.
    Found 10-bit subtractor for signal <GND_106_o_GND_106_o_sub_7_OUT> created at line 20.
    Found 11-bit subtractor for signal <GND_106_o_GND_106_o_sub_9_OUT> created at line 20.
    Found 13-bit adder for signal <address> created at line 20.
    Found 13x8-bit multiplier for signal <n0028> created at line 20.
    Found 10-bit comparator lessequal for signal <n0000> created at line 19
    Found 10-bit comparator greater for signal <x[9]_posx[9]_LessThan_3_o> created at line 19
    Found 9-bit comparator lessequal for signal <n0005> created at line 19
    Found 9-bit comparator greater for signal <y[8]_posy[8]_LessThan_6_o> created at line 19
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <W_playcolor> synthesized.

Synthesizing Unit <W_acknowcolor>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\W_acknowcolor.v".
    Found 16-bit register for signal <color>.
    Found 10-bit subtractor for signal <GND_109_o_GND_109_o_sub_7_OUT> created at line 20.
    Found 11-bit subtractor for signal <GND_109_o_GND_109_o_sub_9_OUT> created at line 20.
    Found 13-bit adder for signal <address> created at line 20.
    Found 13x8-bit multiplier for signal <n0028> created at line 20.
    Found 10-bit comparator lessequal for signal <n0000> created at line 19
    Found 10-bit comparator greater for signal <x[9]_posx[9]_LessThan_3_o> created at line 19
    Found 9-bit comparator lessequal for signal <n0005> created at line 19
    Found 9-bit comparator greater for signal <y[8]_posy[8]_LessThan_6_o> created at line 19
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <W_acknowcolor> synthesized.

Synthesizing Unit <W_choicecolor>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\W_choicecolor.v".
    Found 16-bit register for signal <color>.
    Found 10-bit subtractor for signal <GND_111_o_GND_111_o_sub_7_OUT> created at line 20.
    Found 11-bit subtractor for signal <GND_111_o_GND_111_o_sub_9_OUT> created at line 20.
    Found 10-bit adder for signal <posx[9]_GND_111_o_add_1_OUT> created at line 19.
    Found 9-bit adder for signal <posy[8]_GND_111_o_add_4_OUT> created at line 19.
    Found 12-bit adder for signal <address> created at line 20.
    Found 12x7-bit multiplier for signal <n0028> created at line 20.
    Found 10-bit comparator lessequal for signal <n0000> created at line 19
    Found 10-bit comparator greater for signal <x[9]_posx[9]_LessThan_3_o> created at line 19
    Found 9-bit comparator lessequal for signal <n0005> created at line 19
    Found 9-bit comparator greater for signal <y[8]_posy[8]_LessThan_6_o> created at line 19
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <W_choicecolor> synthesized.

Synthesizing Unit <W_Hint1>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\W_Hint1.v".
    Found 16-bit register for signal <color>.
    Found 10-bit subtractor for signal <GND_114_o_GND_114_o_sub_7_OUT> created at line 20.
    Found 11-bit subtractor for signal <GND_114_o_GND_114_o_sub_9_OUT> created at line 20.
    Found 13-bit adder for signal <address> created at line 20.
    Found 13x8-bit multiplier for signal <n0028> created at line 20.
    Found 10-bit comparator lessequal for signal <n0000> created at line 19
    Found 10-bit comparator greater for signal <x[9]_posx[9]_LessThan_3_o> created at line 19
    Found 9-bit comparator lessequal for signal <n0005> created at line 19
    Found 9-bit comparator greater for signal <y[8]_posy[8]_LessThan_6_o> created at line 19
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <W_Hint1> synthesized.

Synthesizing Unit <W_firecolor>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\W_firecolor.v".
    Found 12-bit register for signal <color>.
    Found 10-bit subtractor for signal <GND_116_o_GND_116_o_sub_7_OUT> created at line 21.
    Found 11-bit subtractor for signal <GND_116_o_GND_116_o_sub_9_OUT> created at line 21.
    Found 10-bit adder for signal <posx[9]_GND_116_o_add_1_OUT> created at line 20.
    Found 9-bit adder for signal <posy[8]_GND_116_o_add_4_OUT> created at line 20.
    Found 14-bit adder for signal <address> created at line 21.
    Found 14x7-bit multiplier for signal <n0030> created at line 21.
    Found 10-bit comparator lessequal for signal <n0000> created at line 20
    Found 10-bit comparator greater for signal <x[9]_posx[9]_LessThan_3_o> created at line 20
    Found 9-bit comparator lessequal for signal <n0005> created at line 20
    Found 9-bit comparator greater for signal <y[8]_posy[8]_LessThan_6_o> created at line 20
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <W_firecolor> synthesized.

Synthesizing Unit <W_kongcolor>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\W_kongcolor.v".
    Found 16-bit register for signal <color>.
    Found 10-bit subtractor for signal <GND_120_o_GND_120_o_sub_7_OUT> created at line 21.
    Found 11-bit subtractor for signal <GND_120_o_GND_120_o_sub_9_OUT> created at line 21.
    Found 15-bit adder for signal <address> created at line 21.
    Found 15x8-bit multiplier for signal <n0030> created at line 21.
    Found 10-bit comparator lessequal for signal <n0000> created at line 20
    Found 10-bit comparator greater for signal <x[9]_posx[9]_LessThan_3_o> created at line 20
    Found 9-bit comparator lessequal for signal <n0005> created at line 20
    Found 9-bit comparator greater for signal <y[8]_posy[8]_LessThan_6_o> created at line 20
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <W_kongcolor> synthesized.

Synthesizing Unit <W_background2>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\W_background2.v".
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'WelClk', is tied to GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <W_background2> synthesized.

Synthesizing Unit <W_ACKNOWLEDGE>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\W_ACKNOWLEDGE.v".
    Found 16-bit register for signal <color>.
    Found 13-bit adder for signal <address> created at line 20.
    Found 13x10-bit multiplier for signal <n0028> created at line 20.
    Found 10-bit comparator lessequal for signal <n0000> created at line 19
    Found 10-bit comparator greater for signal <x[9]_posx[9]_LessThan_3_o> created at line 19
    Found 9-bit comparator lessequal for signal <n0005> created at line 19
    Found 9-bit comparator greater for signal <y[8]_posy[8]_LessThan_6_o> created at line 19
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <W_ACKNOWLEDGE> synthesized.

Synthesizing Unit <W_Hint2>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\W_Hint2.v".
    Found 16-bit register for signal <color>.
    Found 10-bit subtractor for signal <GND_128_o_GND_128_o_sub_7_OUT> created at line 20.
    Found 11-bit subtractor for signal <GND_128_o_GND_128_o_sub_9_OUT> created at line 20.
    Found 13-bit adder for signal <address> created at line 20.
    Found 13x8-bit multiplier for signal <n0028> created at line 20.
    Found 10-bit comparator lessequal for signal <n0000> created at line 19
    Found 10-bit comparator greater for signal <x[9]_posx[9]_LessThan_3_o> created at line 19
    Found 9-bit comparator lessequal for signal <n0005> created at line 19
    Found 9-bit comparator greater for signal <y[8]_posy[8]_LessThan_6_o> created at line 19
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <W_Hint2> synthesized.

Synthesizing Unit <Endsuccess>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\Endsuccess.v".
WARNING:Xst:737 - Found 1-bit latch for signal <data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Latch(s).
	inferred   1 Multiplexer(s).
Unit <Endsuccess> synthesized.

Synthesizing Unit <sucessBg>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\sucessBg.v".
WARNING:Xst:647 - Input <movement<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Win_end>.
    Found 10-bit subtractor for signal <GND_143_o_GND_143_o_sub_9_OUT> created at line 79.
    Found 11-bit subtractor for signal <GND_143_o_GND_143_o_sub_11_OUT> created at line 79.
    Found 10-bit subtractor for signal <GND_143_o_GND_143_o_sub_17_OUT> created at line 81.
    Found 11-bit subtractor for signal <GND_143_o_GND_143_o_sub_19_OUT> created at line 81.
    Found 32-bit adder for signal <n0040> created at line 79.
    Found 32-bit adder for signal <n0039> created at line 81.
    Found 32x9-bit multiplier for signal <n0045> created at line 79.
    Found 32x9-bit multiplier for signal <n0048> created at line 81.
WARNING:Xst:737 - Found 1-bit latch for signal <is_end>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <n0006> created at line 78
    Found 10-bit comparator greater for signal <x[9]_GND_143_o_LessThan_6_o> created at line 78
    Found 9-bit comparator lessequal for signal <n0010> created at line 78
    Found 9-bit comparator greater for signal <y[8]_GND_143_o_LessThan_8_o> created at line 78
    Found 10-bit comparator lessequal for signal <n0019> created at line 80
    Found 10-bit comparator greater for signal <x[9]_PWR_117_o_LessThan_14_o> created at line 80
    Found 9-bit comparator lessequal for signal <n0023> created at line 80
    Found 9-bit comparator greater for signal <y[8]_PWR_117_o_LessThan_16_o> created at line 80
    Summary:
	inferred   2 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <sucessBg> synthesized.

Synthesizing Unit <Endcontrol>.
    Related source file is "F:\myfinal2\myfinal1\ip_core5\myproject\Endcontrol.v".
WARNING:Xst:647 - Input <movement<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <End_end>.
    Found 10-bit subtractor for signal <GND_148_o_GND_148_o_sub_9_OUT> created at line 80.
    Found 11-bit subtractor for signal <GND_148_o_GND_148_o_sub_11_OUT> created at line 80.
    Found 10-bit subtractor for signal <GND_148_o_GND_148_o_sub_17_OUT> created at line 82.
    Found 11-bit subtractor for signal <GND_148_o_GND_148_o_sub_19_OUT> created at line 82.
    Found 32-bit adder for signal <n0040> created at line 80.
    Found 32-bit adder for signal <n0039> created at line 82.
    Found 32x9-bit multiplier for signal <n0045> created at line 80.
    Found 32x9-bit multiplier for signal <n0048> created at line 82.
WARNING:Xst:737 - Found 1-bit latch for signal <is_end>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <n0006> created at line 79
    Found 10-bit comparator greater for signal <x[9]_GND_148_o_LessThan_6_o> created at line 79
    Found 9-bit comparator lessequal for signal <n0010> created at line 79
    Found 9-bit comparator greater for signal <y[8]_GND_148_o_LessThan_8_o> created at line 79
    Found 10-bit comparator lessequal for signal <n0019> created at line 81
    Found 10-bit comparator greater for signal <x[9]_PWR_120_o_LessThan_14_o> created at line 81
    Found 9-bit comparator lessequal for signal <n0023> created at line 81
    Found 9-bit comparator greater for signal <y[8]_PWR_120_o_LessThan_16_o> created at line 81
    Summary:
	inferred   2 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Endcontrol> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 36
 4x2-bit single-port Read Only RAM                     : 1
 4x4-bit single-port Read Only RAM                     : 2
 4x64-bit single-port Read Only RAM                    : 16
 4x8-bit single-port Read Only RAM                     : 1
 8x1-bit single-port Read Only RAM                     : 16
# Multipliers                                          : 52
 10x6-bit multiplier                                   : 16
 10x9-bit multiplier                                   : 1
 11x6-bit multiplier                                   : 1
 12x6-bit multiplier                                   : 1
 12x7-bit multiplier                                   : 1
 13x10-bit multiplier                                  : 1
 13x7-bit multiplier                                   : 1
 13x8-bit multiplier                                   : 4
 14x7-bit multiplier                                   : 2
 15x8-bit multiplier                                   : 1
 16x9-bit multiplier                                   : 1
 32x31-bit multiplier                                  : 16
 32x9-bit multiplier                                   : 4
 9x6-bit multiplier                                    : 2
# Adders/Subtractors                                   : 1092
 10-bit adder                                          : 192
 10-bit subtractor                                     : 53
 11-bit adder                                          : 99
 11-bit subtractor                                     : 17
 12-bit adder                                          : 3
 12-bit subtractor                                     : 1
 13-bit adder                                          : 18
 13-bit subtractor                                     : 1
 14-bit adder                                          : 5
 15-bit adder                                          : 5
 16-bit adder                                          : 3
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 19-bit adder                                          : 2
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 32-bit adder                                          : 480
 33-bit adder                                          : 17
 34-bit adder                                          : 17
 35-bit adder                                          : 17
 36-bit adder                                          : 17
 37-bit adder                                          : 4
 38-bit adder                                          : 4
 39-bit adder                                          : 4
 4-bit adder                                           : 2
 40-bit adder                                          : 3
 41-bit adder                                          : 3
 42-bit adder                                          : 3
 43-bit adder                                          : 2
 44-bit adder                                          : 2
 45-bit adder                                          : 2
 46-bit adder                                          : 2
 47-bit adder                                          : 1
 48-bit adder                                          : 1
 49-bit adder                                          : 1
 5-bit adder                                           : 18
 5-bit subtractor                                      : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 56
 9-bit subtractor                                      : 23
# Registers                                            : 188
 1-bit register                                        : 20
 10-bit register                                       : 37
 11-bit register                                       : 32
 12-bit register                                       : 3
 13-bit register                                       : 1
 16-bit register                                       : 28
 2-bit register                                        : 4
 3-bit register                                        : 16
 32-bit register                                       : 19
 4-bit register                                        : 5
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 18
# Latches                                              : 315
 1-bit latch                                           : 315
# Comparators                                          : 1846
 10-bit comparator greater                             : 541
 10-bit comparator lessequal                           : 231
 11-bit comparator greater                             : 128
 13-bit comparator greater                             : 34
 14-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 1
 18-bit comparator greater                             : 1
 32-bit comparator greater                             : 50
 32-bit comparator lessequal                           : 288
 33-bit comparator lessequal                           : 11
 34-bit comparator lessequal                           : 11
 35-bit comparator lessequal                           : 11
 36-bit comparator lessequal                           : 11
 37-bit comparator lessequal                           : 4
 38-bit comparator lessequal                           : 4
 39-bit comparator lessequal                           : 4
 4-bit comparator lessequal                            : 2
 40-bit comparator lessequal                           : 3
 41-bit comparator lessequal                           : 3
 42-bit comparator lessequal                           : 3
 43-bit comparator lessequal                           : 2
 44-bit comparator lessequal                           : 2
 45-bit comparator lessequal                           : 2
 46-bit comparator lessequal                           : 2
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 78
 9-bit comparator lessequal                            : 413
# Multiplexers                                         : 11510
 1-bit 2-to-1 multiplexer                              : 11113
 1-bit 3-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 70
 11-bit 2-to-1 multiplexer                             : 64
 12-bit 2-to-1 multiplexer                             : 36
 12-bit 3-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 6
 14-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 21
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 7-to-1 multiplexer                             : 16
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 3-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 149
# FSMs                                                 : 17
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SSeg7_Dev.ngc>.
Reading core <ipcore_dir/backgroundimg.ngc>.
Reading core <ipcore_dir/kongside_img.ngc>.
Reading core <ipcore_dir/oil_img.ngc>.
Reading core <ipcore_dir/Title1.ngc>.
Reading core <ipcore_dir/PLAY.ngc>.
Reading core <ipcore_dir/ACK.ngc>.
Reading core <ipcore_dir/CHOICE.ngc>.
Reading core <ipcore_dir/HINT_1.ngc>.
Reading core <ipcore_dir/fire11.ngc>.
Reading core <ipcore_dir/fire22.ngc>.
Reading core <ipcore_dir/Kong.ngc>.
Reading core <ipcore_dir/Kong2.ngc>.
Reading core <ipcore_dir/ACKNOWLEDGE1.ngc>.
Reading core <ipcore_dir/HINT_2.ngc>.
Reading core <ipcore_dir/winbgg.ngc>.
Reading core <ipcore_dir/sign.ngc>.
Reading core <ipcore_dir/endd.ngc>.
Reading core <ipcore_dir/BARREL_ROLL1_img.ngc>.
Reading core <ipcore_dir/BARREL_ROLL2_img.ngc>.
Reading core <ipcore_dir/BARREL_ROLL3_img.ngc>.
Reading core <ipcore_dir/BARREL_ROLL4_img.ngc>.
Reading core <ipcore_dir/BARREL_FALL1_img.ngc>.
Reading core <ipcore_dir/BARREL_FALL2_img.ngc>.
Reading core <ipcore_dir/MARIO_STAND_img.ngc>.
Reading core <ipcore_dir/MARIO_WALK_LEFT1_img.ngc>.
Reading core <ipcore_dir/MARIO_WALK_LEFT2_img.ngc>.
Reading core <ipcore_dir/MARIO_WALK_LEFT3_img.ngc>.
Reading core <ipcore_dir/MARIO_WALK_RIGHT1_img.ngc>.
Reading core <ipcore_dir/MARIO_WALK_RIGHT2_img.ngc>.
Reading core <ipcore_dir/MARIO_WALK_RIGHT3_img.ngc>.
Reading core <ipcore_dir/MARIO_FLY_LEFT_img.ngc>.
Reading core <ipcore_dir/MARIO_FLY_RIGHT_img.ngc>.
Reading core <ipcore_dir/MARIO_CLAMP1_img.ngc>.
Reading core <ipcore_dir/MARIO_CLAMP2_img.ngc>.
Reading core <ipcore_dir/MARIO_DIE1_img.ngc>.
Reading core <ipcore_dir/MARIO_DIE2_img.ngc>.
Reading core <ipcore_dir/MARIO_DIE3_img.ngc>.
Reading core <ipcore_dir/MARIO_DIE4_img.ngc>.
Reading core <ipcore_dir/KONG_NORMAL_img.ngc>.
Reading core <ipcore_dir/KONG_GET_img.ngc>.
Reading core <ipcore_dir/KONG_HOLD_img.ngc>.
Reading core <ipcore_dir/KONG_DROP_img.ngc>.
Reading core <ipcore_dir/QUEUE_LEFT_img.ngc>.
Reading core <ipcore_dir/QUEUE_RIGHT_img.ngc>.
Loading core <SSeg7_Dev> for timing and area information for instance <m4>.
Loading core <backgroundimg> for timing and area information for instance <load_color>.
Loading core <kongside_img> for timing and area information for instance <m2>.
Loading core <oil_img> for timing and area information for instance <m1>.
Loading core <Title1> for timing and area information for instance <m0>.
Loading core <PLAY> for timing and area information for instance <m0>.
Loading core <ACK> for timing and area information for instance <m0>.
Loading core <CHOICE> for timing and area information for instance <m0>.
Loading core <HINT_1> for timing and area information for instance <m0>.
Loading core <fire11> for timing and area information for instance <m0>.
Loading core <fire22> for timing and area information for instance <m1>.
Loading core <Kong> for timing and area information for instance <m0>.
Loading core <Kong2> for timing and area information for instance <m1>.
Loading core <ACKNOWLEDGE1> for timing and area information for instance <m0>.
Loading core <HINT_2> for timing and area information for instance <m0>.
Loading core <winbgg> for timing and area information for instance <m0>.
Loading core <sign> for timing and area information for instance <m1>.
Loading core <endd> for timing and area information for instance <m0>.
Loading core <sign> for timing and area information for instance <m1>.
Loading core <BARREL_ROLL1_img> for timing and area information for instance <m0>.
Loading core <BARREL_ROLL2_img> for timing and area information for instance <m1>.
Loading core <BARREL_ROLL3_img> for timing and area information for instance <m2>.
Loading core <BARREL_ROLL4_img> for timing and area information for instance <m3>.
Loading core <BARREL_FALL1_img> for timing and area information for instance <m4>.
Loading core <BARREL_FALL2_img> for timing and area information for instance <m5>.
Loading core <MARIO_STAND_img> for timing and area information for instance <m0>.
Loading core <MARIO_WALK_LEFT1_img> for timing and area information for instance <m1>.
Loading core <MARIO_WALK_LEFT2_img> for timing and area information for instance <m2>.
Loading core <MARIO_WALK_LEFT3_img> for timing and area information for instance <m3>.
Loading core <MARIO_WALK_RIGHT1_img> for timing and area information for instance <m4>.
Loading core <MARIO_WALK_RIGHT2_img> for timing and area information for instance <m5>.
Loading core <MARIO_WALK_RIGHT3_img> for timing and area information for instance <m14>.
Loading core <MARIO_FLY_LEFT_img> for timing and area information for instance <m6>.
Loading core <MARIO_FLY_RIGHT_img> for timing and area information for instance <m7>.
Loading core <MARIO_CLAMP1_img> for timing and area information for instance <m8>.
Loading core <MARIO_CLAMP2_img> for timing and area information for instance <m9>.
Loading core <MARIO_DIE1_img> for timing and area information for instance <m10>.
Loading core <MARIO_DIE2_img> for timing and area information for instance <m11>.
Loading core <MARIO_DIE3_img> for timing and area information for instance <m12>.
Loading core <MARIO_DIE4_img> for timing and area information for instance <m13>.
Loading core <KONG_NORMAL_img> for timing and area information for instance <m0>.
Loading core <KONG_GET_img> for timing and area information for instance <m1>.
Loading core <KONG_HOLD_img> for timing and area information for instance <m2>.
Loading core <KONG_DROP_img> for timing and area information for instance <m3>.
Loading core <QUEUE_LEFT_img> for timing and area information for instance <m1>.
Loading core <QUEUE_RIGHT_img> for timing and area information for instance <m0>.
WARNING:Xst:1290 - Hierarchical block <WelClk> is unconnected in block <_i000002>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[0].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[1].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[2].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[3].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[4].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[5].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[6].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[7].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[8].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[9].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[10].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[11].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[12].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[13].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[14].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_Y_1> in Unit <barrel_generator[15].myBarrel> is equivalent to the following 8 FFs/Latches, which will be removed : <SPEED_Y_2> <SPEED_Y_3> <SPEED_Y_4> <SPEED_Y_5> <SPEED_Y_6> <SPEED_Y_7> <SPEED_Y_8> <SPEED_Y_9> 
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[15].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[14].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[13].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[12].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[11].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[10].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[9].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[8].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[7].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[6].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[5].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[4].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[3].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[2].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[1].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel_generator[0].myBarrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_11> (without init value) has a constant value of 0 in block <endsuccess>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <color_0> of sequential type is unconnected in block <m0>.
WARNING:Xst:2677 - Node <color_1> of sequential type is unconnected in block <m0>.
WARNING:Xst:2677 - Node <color_2> of sequential type is unconnected in block <m0>.
WARNING:Xst:2677 - Node <color_3> of sequential type is unconnected in block <m0>.
WARNING:Xst:2677 - Node <color_0> of sequential type is unconnected in block <m1>.
WARNING:Xst:2677 - Node <color_1> of sequential type is unconnected in block <m1>.
WARNING:Xst:2677 - Node <color_2> of sequential type is unconnected in block <m1>.
WARNING:Xst:2677 - Node <color_3> of sequential type is unconnected in block <m1>.
WARNING:Xst:2677 - Node <color_0> of sequential type is unconnected in block <m2>.
WARNING:Xst:2677 - Node <color_1> of sequential type is unconnected in block <m2>.
WARNING:Xst:2677 - Node <color_2> of sequential type is unconnected in block <m2>.
WARNING:Xst:2677 - Node <color_3> of sequential type is unconnected in block <m2>.
WARNING:Xst:2677 - Node <color_0> of sequential type is unconnected in block <m3>.
WARNING:Xst:2677 - Node <color_1> of sequential type is unconnected in block <m3>.
WARNING:Xst:2677 - Node <color_2> of sequential type is unconnected in block <m3>.
WARNING:Xst:2677 - Node <color_3> of sequential type is unconnected in block <m3>.
WARNING:Xst:2677 - Node <color_0> of sequential type is unconnected in block <m4>.
WARNING:Xst:2677 - Node <color_1> of sequential type is unconnected in block <m4>.
WARNING:Xst:2677 - Node <color_2> of sequential type is unconnected in block <m4>.
WARNING:Xst:2677 - Node <color_3> of sequential type is unconnected in block <m4>.
WARNING:Xst:2677 - Node <color_0> of sequential type is unconnected in block <m7>.
WARNING:Xst:2677 - Node <color_1> of sequential type is unconnected in block <m7>.
WARNING:Xst:2677 - Node <color_2> of sequential type is unconnected in block <m7>.
WARNING:Xst:2677 - Node <color_3> of sequential type is unconnected in block <m7>.

Synthesizing (advanced) Unit <Keyboard>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Keyboard> synthesized (advanced).

Synthesizing (advanced) Unit <W_ACKNOWLEDGE>.
	Multiplier <Mmult_n0028> in block <W_ACKNOWLEDGE> and adder/subtractor <Madd_address> in block <W_ACKNOWLEDGE> are combined into a MAC<Maddsub_n0028>.
	The following registers are also absorbed by the MAC: <VGADisplay/vga_drv/col_addr> in block <top>.
Unit <W_ACKNOWLEDGE> synthesized (advanced).

Synthesizing (advanced) Unit <W_Hint1>.
	Multiplier <Mmult_n0028> in block <W_Hint1> and adder/subtractor <Madd_address> in block <W_Hint1> are combined into a MAC<Maddsub_n0028>.
Unit <W_Hint1> synthesized (advanced).

Synthesizing (advanced) Unit <W_Hint2>.
	Multiplier <Mmult_n0028> in block <W_Hint2> and adder/subtractor <Madd_address> in block <W_Hint2> are combined into a MAC<Maddsub_n0028>.
Unit <W_Hint2> synthesized (advanced).

Synthesizing (advanced) Unit <W_acknowcolor>.
	Multiplier <Mmult_n0028> in block <W_acknowcolor> and adder/subtractor <Madd_address> in block <W_acknowcolor> are combined into a MAC<Maddsub_n0028>.
Unit <W_acknowcolor> synthesized (advanced).

Synthesizing (advanced) Unit <W_choicecolor>.
	Multiplier <Mmult_n0028> in block <W_choicecolor> and adder/subtractor <Madd_address> in block <W_choicecolor> are combined into a MAC<Maddsub_n0028>.
Unit <W_choicecolor> synthesized (advanced).

Synthesizing (advanced) Unit <W_firecolor>.
	Multiplier <Mmult_n0030> in block <W_firecolor> and adder/subtractor <Madd_address> in block <W_firecolor> are combined into a MAC<Maddsub_n0030>.
Unit <W_firecolor> synthesized (advanced).

Synthesizing (advanced) Unit <W_kongcolor>.
	Multiplier <Mmult_n0030> in block <W_kongcolor> and adder/subtractor <Madd_address> in block <W_kongcolor> are combined into a MAC<Maddsub_n0030>.
Unit <W_kongcolor> synthesized (advanced).

Synthesizing (advanced) Unit <W_playcolor>.
	Multiplier <Mmult_n0028> in block <W_playcolor> and adder/subtractor <Madd_address> in block <W_playcolor> are combined into a MAC<Maddsub_n0028>.
Unit <W_playcolor> synthesized (advanced).

Synthesizing (advanced) Unit <W_titlecolor>.
	Multiplier <Mmult_n0028> in block <W_titlecolor> and adder/subtractor <Madd_address> in block <W_titlecolor> are combined into a MAC<Maddsub_n0028>.
Unit <W_titlecolor> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <color>.
	Multiplier <Mmult_n0070> in block <color> and adder/subtractor <Madd_address> in block <color> are combined into a MAC<Maddsub_n0070>.
	Multiplier <Mmult_n0073> in block <color> and adder/subtractor <Madd_n0036_Madd> in block <color> are combined into a MAC<Maddsub_n0073>.
	Multiplier <Mmult_n0076> in block <color> and adder/subtractor <Madd_n0037_Madd> in block <color> are combined into a MAC<Maddsub_n0076>.
	The following registers are also absorbed by the MAC: <VGADisplay/vga_drv/col_addr> in block <top>.
Unit <color> synthesized (advanced).

Synthesizing (advanced) Unit <key2state>.
The following registers are absorbed into counter <clk_25mhz>: 1 register on signal <clk_25mhz>.
Unit <key2state> synthesized (advanced).

Synthesizing (advanced) Unit <kong>.
The following registers are absorbed into counter <animation_counter>: 1 register on signal <animation_counter>.
INFO:Xst:3231 - The small RAM <Mram__n0044> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <animation_counter<6:5>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <kong> synthesized (advanced).

Synthesizing (advanced) Unit <mario>.
The following registers are absorbed into counter <animation_counter>: 1 register on signal <animation_counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_animation_counter[4]_PWR_15_o_wide_mux_396_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <animation_counter<4:3>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_animation_counter[2]_PWR_15_o_wide_mux_397_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <animation_counter<2:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0637> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <animation_counter<3:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mario> synthesized (advanced).

Synthesizing (advanced) Unit <marioColor>.
	Multiplier <Mmult_n0043> in block <marioColor> and adder/subtractor <Madd_address> in block <marioColor> are combined into a MAC<Maddsub_n0043>.
Unit <marioColor> synthesized (advanced).

Synthesizing (advanced) Unit <queue>.
The following registers are absorbed into counter <animation_counter>: 1 register on signal <animation_counter>.
Unit <queue> synthesized (advanced).

Synthesizing (advanced) Unit <score>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[2]_GND_38_o_Mux_29_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <score> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <drop_count>: 1 register on signal <drop_count>.
	The following adders/subtractors are grouped into adder tree <Madd_n1387[25:0]1> :
 	<Madd_n1345[11:0]> in block <top>, 	<Madd_n1348[12:0]> in block <top>, 	<Madd_n1351[13:0]> in block <top>, 	<Madd_n1354[14:0]> in block <top>, 	<Madd_n1357[15:0]> in block <top>, 	<Madd_n1360[16:0]> in block <top>, 	<Madd_n1363[17:0]> in block <top>, 	<Madd_n1366[18:0]> in block <top>, 	<Madd_n1369[19:0]> in block <top>, 	<Madd_n1372[20:0]> in block <top>, 	<Madd_n1375[21:0]> in block <top>, 	<Madd_n1378[22:0]> in block <top>, 	<Madd_n1381[23:0]> in block <top>, 	<Madd_n1384[24:0]> in block <top>, 	<Madd_n1387[25:0]> in block <top>.
	Multiplier <Charactercolor/kong/Mmult_n0032> in block <top> and adder/subtractor <Charactercolor/kong/Madd_address> in block <top> are combined into a MAC<Charactercolor/kong/Maddsub_n0032>.
	Multiplier <Charactercolor/queue/Mmult_n0029> in block <top> and adder/subtractor <Charactercolor/queue/Madd_address> in block <top> are combined into a MAC<Charactercolor/queue/Maddsub_n0029>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2189> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2219> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2154> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2184> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<3>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2204> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2209> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<5>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2174> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<6>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2224> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<7>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2199> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2164> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<9>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2159> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<10>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2194> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<11>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2179> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<12>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2229> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<13>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2169> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<14>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2214> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <barrel_state<15>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <vgac>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vgac> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 36
 4x2-bit single-port distributed Read Only RAM         : 1
 4x4-bit single-port distributed Read Only RAM         : 2
 4x64-bit single-port distributed Read Only RAM        : 16
 4x8-bit single-port distributed Read Only RAM         : 1
 8x1-bit single-port distributed Read Only RAM         : 16
# MACs                                                 : 16
 10x10-to-13-bit MAC                                   : 1
 10x9-to-19-bit MAC                                    : 1
 11x6-to-11-bit MAC                                    : 1
 12x6-to-12-bit MAC                                    : 1
 12x7-to-12-bit MAC                                    : 1
 13x7-to-13-bit MAC                                    : 1
 13x8-to-13-bit MAC                                    : 4
 14x7-to-14-bit MAC                                    : 2
 15x8-to-15-bit MAC                                    : 1
 16x9-to-16-bit MAC                                    : 1
 9x6-to-11-bit MAC                                     : 1
 9x6-to-12-bit MAC                                     : 1
# Multipliers                                          : 36
 10x6-bit multiplier                                   : 16
 32x31-bit multiplier                                  : 16
 32x9-bit multiplier                                   : 4
# Adders/Subtractors                                   : 852
 10-bit adder                                          : 174
 10-bit subtractor                                     : 53
 11-bit adder                                          : 96
 11-bit subtractor                                     : 17
 12-bit adder                                          : 1
 13-bit adder                                          : 16
 13-bit subtractor                                     : 1
 14-bit adder                                          : 1
 16-bit adder                                          : 4
 32-bit adder                                          : 177
 32-bit adder carry in                                 : 192
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 6
 5-bit adder                                           : 16
 5-bit subtractor                                      : 1
 9-bit adder                                           : 73
 9-bit subtractor                                      : 23
# Adder Trees                                          : 1
 26-bit / 16-inputs adder tree                         : 1
# Counters                                             : 11
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 3
 4-bit up counter                                      : 2
 5-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 1958
 Flip-Flops                                            : 1958
# Comparators                                          : 1842
 10-bit comparator greater                             : 540
 10-bit comparator lessequal                           : 230
 11-bit comparator greater                             : 128
 13-bit comparator greater                             : 34
 14-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 1
 18-bit comparator greater                             : 1
 32-bit comparator greater                             : 50
 32-bit comparator lessequal                           : 288
 33-bit comparator lessequal                           : 11
 34-bit comparator lessequal                           : 11
 35-bit comparator lessequal                           : 11
 36-bit comparator lessequal                           : 11
 37-bit comparator lessequal                           : 4
 38-bit comparator lessequal                           : 4
 39-bit comparator lessequal                           : 4
 4-bit comparator lessequal                            : 2
 40-bit comparator lessequal                           : 3
 41-bit comparator lessequal                           : 3
 42-bit comparator lessequal                           : 3
 43-bit comparator lessequal                           : 2
 44-bit comparator lessequal                           : 2
 45-bit comparator lessequal                           : 2
 46-bit comparator lessequal                           : 2
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 77
 9-bit comparator lessequal                            : 412
# Multiplexers                                         : 11687
 1-bit 2-to-1 multiplexer                              : 11310
 1-bit 3-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 70
 11-bit 2-to-1 multiplexer                             : 64
 12-bit 2-to-1 multiplexer                             : 18
 12-bit 3-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 6
 14-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 21
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 7-to-1 multiplexer                             : 16
 2-bit 2-to-1 multiplexer                              : 5
 2-bit 3-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 7
 9-bit 2-to-1 multiplexer                              : 149
# FSMs                                                 : 17
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_11> (without init value) has a constant value of 0 in block <Endsuccess>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_2> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_3> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_4> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_5> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_6> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_7> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_8> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_9> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <top>, Counter <Wel01/_i000002/WelClk/counter> <GenClk/counter> are equivalent, XST will keep only <Wel01/_i000002/WelClk/counter>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <myMario/FSM_2> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 001   | 001
 101   | 101
 011   | 011
 110   | 110
 010   | 010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <barrel_generator[0].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[1].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[2].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[3].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[4].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[5].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[6].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[7].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[8].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[9].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[10].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[11].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[12].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[13].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[14].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
Optimizing FSM <barrel_generator[15].myBarrel/FSM_3> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
WARNING:Xst:2677 - Node <Mmult_n00451> of sequential type is unconnected in block <sucessBg>.
WARNING:Xst:2677 - Node <Mmult_n00481> of sequential type is unconnected in block <sucessBg>.
WARNING:Xst:2677 - Node <Mmult_n00451> of sequential type is unconnected in block <Endcontrol>.
WARNING:Xst:2677 - Node <Mmult_n00481> of sequential type is unconnected in block <Endcontrol>.
WARNING:Xst:2677 - Node <Mmult_n00053> of sequential type is unconnected in block <rand_gen>.
WARNING:Xst:2677 - Node <WelClk/counter_21> of sequential type is unconnected in block <W_background1>.
WARNING:Xst:2677 - Node <WelClk/counter_22> of sequential type is unconnected in block <W_background1>.
WARNING:Xst:2677 - Node <WelClk/counter_23> of sequential type is unconnected in block <W_background1>.
WARNING:Xst:2677 - Node <WelClk/counter_24> of sequential type is unconnected in block <W_background1>.
WARNING:Xst:2677 - Node <WelClk/counter_25> of sequential type is unconnected in block <W_background1>.
WARNING:Xst:2677 - Node <WelClk/counter_26> of sequential type is unconnected in block <W_background1>.
WARNING:Xst:2677 - Node <WelClk/counter_27> of sequential type is unconnected in block <W_background1>.
WARNING:Xst:2677 - Node <WelClk/counter_28> of sequential type is unconnected in block <W_background1>.
WARNING:Xst:2677 - Node <WelClk/counter_29> of sequential type is unconnected in block <W_background1>.
WARNING:Xst:2677 - Node <WelClk/counter_30> of sequential type is unconnected in block <W_background1>.
WARNING:Xst:2677 - Node <WelClk/counter_31> of sequential type is unconnected in block <W_background1>.
WARNING:Xst:1293 - FF/Latch <SPEED_X_0> has a constant value of 0 in block <mario>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_X_1> has a constant value of 0 in block <mario>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SPEED_X_0> has a constant value of 1 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GetBackground/Maddsub_n00761_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Wel01/_i000002/m0/Maddsub_n00281_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Wel01/_i000002/WelClk/counter_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/WelClk/counter_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/WelClk/counter_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/WelClk/counter_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/WelClk/counter_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/WelClk/counter_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/WelClk/counter_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/WelClk/counter_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/WelClk/counter_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/WelClk/counter_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/WelClk/counter_31> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <GetBackground/Maddsub_n00761_10> <Wel01/_i000002/m0/Maddsub_n00281_10> 
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <GetBackground/Maddsub_n00761_9> <Wel01/_i000002/m0/Maddsub_n00281_9> 
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <GetBackground/Maddsub_n00761_8> <Wel01/_i000002/m0/Maddsub_n00281_8> 
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <GetBackground/Maddsub_n00761_7> <Wel01/_i000002/m0/Maddsub_n00281_7> 
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <GetBackground/Maddsub_n00761_6> <Wel01/_i000002/m0/Maddsub_n00281_6> 
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <GetBackground/Maddsub_n00761_5> <Wel01/_i000002/m0/Maddsub_n00281_5> 
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <GetBackground/Maddsub_n00761_4> <Wel01/_i000002/m0/Maddsub_n00281_4> 
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <GetBackground/Maddsub_n00761_3> <Wel01/_i000002/m0/Maddsub_n00281_3> 
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <GetBackground/Maddsub_n00761_2> <Wel01/_i000002/m0/Maddsub_n00281_2> 
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <GetBackground/Maddsub_n00761_1> <Wel01/_i000002/m0/Maddsub_n00281_1> 
INFO:Xst:2261 - The FF/Latch <SPEED_X_3> in Unit <mario> is equivalent to the following 6 FFs/Latches, which will be removed : <SPEED_X_4> <SPEED_X_5> <SPEED_X_6> <SPEED_X_7> <SPEED_X_8> <SPEED_X_9> 
INFO:Xst:2261 - The FF/Latch <SPEED_X_1> in Unit <barrel> is equivalent to the following 9 FFs/Latches, which will be removed : <SPEED_X_2> <SPEED_X_3> <SPEED_X_4> <SPEED_X_5> <SPEED_X_6> <SPEED_X_7> <SPEED_X_8> <SPEED_X_9> <SPEED_X_10> 

Optimizing unit <rand_gen> ...

Optimizing unit <top> ...

Optimizing unit <Keyboard> ...

Optimizing unit <Debounce> ...

Optimizing unit <WelStateControl> ...

Optimizing unit <W_background1> ...

Optimizing unit <W_titlecolor> ...

Optimizing unit <W_playcolor> ...

Optimizing unit <W_acknowcolor> ...

Optimizing unit <W_choicecolor> ...

Optimizing unit <W_Hint1> ...

Optimizing unit <W_kongcolor> ...

Optimizing unit <W_Hint2> ...

Optimizing unit <sucessBg> ...

Optimizing unit <Endcontrol> ...

Optimizing unit <mario> ...

Optimizing unit <div_13s_5s> ...

Optimizing unit <barrel> ...

Optimizing unit <score> ...

Optimizing unit <marioColor> ...

Optimizing unit <mod_32u_4u> ...
WARNING:Xst:2677 - Node <m0/color_3> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m0/color_2> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m0/color_1> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m0/color_0> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m1/color_3> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m1/color_2> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m1/color_1> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m1/color_0> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m2/color_3> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m2/color_2> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m2/color_1> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m2/color_0> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m3/color_3> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m3/color_2> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m3/color_1> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m3/color_0> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m4/color_3> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m4/color_2> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m4/color_1> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m4/color_0> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m7/color_3> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m7/color_2> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m7/color_1> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <m7/color_0> of sequential type is unconnected in block <Wel01/_i000001>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Wel01/_i000002/m1/color_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[0].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[1].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[2].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[3].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[4].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[5].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[6].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[7].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[8].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[9].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[10].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[11].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[12].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[13].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[14].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/Mmult_n00052> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/Mmult_n00051> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <barrel_generator[15].myBarrel/m20/rand_17> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VGADisplay/vga_drv/h_count_0> 
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VGADisplay/vga_drv/h_count_1> 
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VGADisplay/vga_drv/h_count_2> 
INFO:Xst:2261 - The FF/Latch <VGADisplay/vga_drv/col_addr_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VGADisplay/vga_drv/h_count_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 92.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1487
 Flip-Flops                                            : 1487

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 193404
#      AND2                        : 8
#      AND3                        : 88
#      AND4                        : 72
#      GND                         : 24
#      INV                         : 630
#      LUT1                        : 436
#      LUT2                        : 5427
#      LUT3                        : 9694
#      LUT4                        : 13538
#      LUT5                        : 28221
#      LUT6                        : 107232
#      MUXCY                       : 6934
#      MUXF7                       : 13585
#      MUXF8                       : 2142
#      OR2                         : 56
#      OR3                         : 24
#      OR4                         : 32
#      VCC                         : 75
#      XORCY                       : 5186
# FlipFlops/Latches                : 1884
#      FD                          : 417
#      FD_1                        : 8
#      FDC                         : 234
#      FDE                         : 396
#      FDE_1                       : 7
#      FDR                         : 104
#      FDR_1                       : 1
#      FDRE                        : 10
#      FDS                         : 377
#      FDSE                        : 16
#      LD                          : 309
#      LDC                         : 5
# RAMS                             : 143
#      RAMB18E1                    : 4
#      RAMB36E1                    : 139
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 4
#      OBUF                        : 18
# DSPs                             : 34
#      DSP48E1                     : 34

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1884  out of  202800     0%  
 Number of Slice LUTs:                165178  out of  101400   162% (*) 
    Number used as Logic:             165178  out of  101400   162% (*) 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  165472
   Number with an unused Flip Flop:   163588  out of  165472    98%  
   Number with an unused LUT:           294  out of  165472     0%  
   Number of fully used LUT-FF pairs:  1590  out of  165472     0%  
   Number of unique control sets:       154

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  23  out of    400     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              141  out of    325    43%  
    Number using Block RAM only:        141
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  
 Number of DSP48E1s:                     34  out of    600     5%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
Clock Signal                                                                                                                  | Clock buffer(FF name)                                     | Load  |
------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
Wel01/_i000002/WelClk/counter_1                                                                                               | BUFG                                                      | 581   |
clk                                                                                                                           | BUFGP                                                     | 401   |
StateControl/state_1                                                                                                          | NONE(endsuccess/data_0)                                   | 1     |
Wel01/_i000002/WelClk/counter_20                                                                                              | BUFG                                                      | 62    |
myKong/is_drop                                                                                                                | NONE(drop_count_0)                                        | 4     |
get_movement/m0/m_Debounce/debounceButton                                                                                     | BUFG                                                      | 20    |
get_movement/clk_25mhz_1                                                                                                      | NONE(get_movement/m0/m_Debounce/shift_6)                  | 8     |
cur_state[1]_GND_1_o_equal_7_o(cur_state[1]_GND_1_o_equal_7_o<1>1:O)                                                          | NONE(*)(Wel00/next_state_0)                               | 3     |
cur_state[1]_PWR_1_o_equal_1045_o(cur_state[1]_PWR_1_o_equal_1045_o<1>1:O)                                                    | NONE(*)(endsuccess/wincontrol/is_end)                     | 1     |
cur_state[1]_PWR_1_o_equal_9_o(cur_state[1]_PWR_1_o_equal_9_o<1>1:O)                                                          | NONE(*)(endsuccess/endcontrol/is_end)                     | 1     |
myMario/_n0514(myMario/Mmux__n051411:O)                                                                                       | NONE(*)(myMario/animation_state_0)                        | 4     |
Wel01/_i000002/WelClk/counter_18                                                                                              | BUFG                                                      | 640   |
Mram__n221413(barrel_generator[15].myBarrel/out1:O)                                                                           | NONE(*)(barrel_generator[15].myBarrel/animation_counter_4)| 5     |
Mram__n216913(barrel_generator[14].myBarrel/out1:O)                                                                           | NONE(*)(barrel_generator[14].myBarrel/animation_counter_4)| 5     |
Mram__n222913(barrel_generator[13].myBarrel/out1:O)                                                                           | NONE(*)(barrel_generator[13].myBarrel/animation_counter_4)| 5     |
Mram__n217913(barrel_generator[12].myBarrel/out1:O)                                                                           | NONE(*)(barrel_generator[12].myBarrel/animation_counter_4)| 5     |
Mram__n219413(barrel_generator[11].myBarrel/out1:O)                                                                           | NONE(*)(barrel_generator[11].myBarrel/animation_counter_4)| 5     |
Mram__n215913(barrel_generator[10].myBarrel/out1:O)                                                                           | NONE(*)(barrel_generator[10].myBarrel/animation_counter_4)| 5     |
Mram__n216413(barrel_generator[9].myBarrel/out1:O)                                                                            | NONE(*)(barrel_generator[9].myBarrel/animation_counter_4) | 5     |
Mram__n219913(barrel_generator[8].myBarrel/out1:O)                                                                            | NONE(*)(barrel_generator[8].myBarrel/animation_counter_4) | 5     |
Mram__n222413(barrel_generator[7].myBarrel/out1:O)                                                                            | NONE(*)(barrel_generator[7].myBarrel/animation_counter_4) | 5     |
Mram__n217413(barrel_generator[6].myBarrel/out1:O)                                                                            | NONE(*)(barrel_generator[6].myBarrel/animation_counter_4) | 5     |
Mram__n220913(barrel_generator[5].myBarrel/out1:O)                                                                            | NONE(*)(barrel_generator[5].myBarrel/animation_counter_4) | 5     |
Mram__n220413(barrel_generator[4].myBarrel/out1:O)                                                                            | NONE(*)(barrel_generator[4].myBarrel/animation_counter_4) | 5     |
barrel_generator[3].myBarrel/_n0314(barrel_generator[3].myBarrel/out1:O)                                                      | NONE(*)(barrel_generator[3].myBarrel/animation_counter_4) | 5     |
Mram__n215413(barrel_generator[2].myBarrel/out1:O)                                                                            | NONE(*)(barrel_generator[2].myBarrel/animation_counter_4) | 5     |
Mram__n221913(barrel_generator[1].myBarrel/out1:O)                                                                            | NONE(*)(barrel_generator[1].myBarrel/animation_counter_4) | 5     |
Mram__n218913(barrel_generator[0].myBarrel/out1:O)                                                                            | NONE(*)(barrel_generator[0].myBarrel/animation_counter_4) | 5     |
barrel_generator[15].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[15].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)| NONE(*)(barrel_generator[15].myScore/count_next_0)        | 14    |
barrel_generator[14].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[14].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)| NONE(*)(barrel_generator[14].myScore/count_next_0)        | 14    |
barrel_generator[13].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[13].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)| NONE(*)(barrel_generator[13].myScore/count_next_0)        | 14    |
barrel_generator[12].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[12].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)| NONE(*)(barrel_generator[12].myScore/count_next_0)        | 14    |
barrel_generator[11].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[11].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)| NONE(*)(barrel_generator[11].myScore/count_next_0)        | 14    |
barrel_generator[10].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[10].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)| NONE(*)(barrel_generator[10].myScore/count_next_0)        | 14    |
barrel_generator[9].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[9].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)  | NONE(*)(barrel_generator[9].myScore/count_next_0)         | 14    |
barrel_generator[8].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[8].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)  | NONE(*)(barrel_generator[8].myScore/count_next_0)         | 14    |
barrel_generator[7].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[7].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)  | NONE(*)(barrel_generator[7].myScore/count_next_0)         | 14    |
barrel_generator[6].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[6].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)  | NONE(*)(barrel_generator[6].myScore/count_next_0)         | 14    |
barrel_generator[5].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[5].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)  | NONE(*)(barrel_generator[5].myScore/count_next_0)         | 14    |
barrel_generator[4].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[4].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)  | NONE(*)(barrel_generator[4].myScore/count_next_0)         | 14    |
barrel_generator[3].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[3].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)  | NONE(*)(barrel_generator[3].myScore/count_next_0)         | 14    |
barrel_generator[2].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[2].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)  | NONE(*)(barrel_generator[2].myScore/count_next_0)         | 14    |
barrel_generator[1].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[1].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)  | NONE(*)(barrel_generator[1].myScore/count_next_0)         | 14    |
barrel_generator[0].myScore/Mram_state[2]_GND_38_o_Mux_29_o(barrel_generator[0].myScore/Mram_state[2]_GND_38_o_Mux_29_o11:O)  | NONE(*)(barrel_generator[0].myScore/count_next_0)         | 14    |
------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
(*) These 36 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                     | Buffer(FF name)                                                                                                                                                    | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1212(GetBackground/load_color/XST_GND:G)                                                                                                                                                      | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 222   |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelata_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelatb_tmp(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(GetBackground/load_color/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 14.345ns (Maximum Frequency: 69.710MHz)
   Minimum input arrival time before clock: 2.800ns
   Maximum output required time after clock: 0.740ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Wel01/_i000002/WelClk/counter_1'
  Clock period: 13.125ns (frequency: 76.192MHz)
  Total number of paths / destination ports: 212199157 / 712
-------------------------------------------------------------------------
Delay:               13.125ns (Levels of Logic = 19)
  Source:            VGADisplay/vga_drv/col_addr_3 (FF)
  Destination:       Charactercolor/mario/color_15 (FF)
  Source Clock:      Wel01/_i000002/WelClk/counter_1 rising
  Destination Clock: Wel01/_i000002/WelClk/counter_1 rising

  Data Path: VGADisplay/vga_drv/col_addr_3 to Charactercolor/mario/color_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             240   0.282   0.833  VGADisplay/vga_drv/col_addr_3 (VGADisplay/vga_drv/col_addr_3)
     LUT6:I2->O            4   0.053   0.433  VGADisplay/vga_drv/Msub_col_cy<5>11 (VGADisplay/vga_drv/Msub_col_cy<5>)
     LUT2:I1->O            2   0.053   0.405  VGADisplay/vga_drv/Msub_col_xor<6>11 (VGADisplay/vga_drv/col<6>)
     DSP48E1:C6->PCOUT47    1   1.708   0.000  Charactercolor/mario/Msub_n00571 (Charactercolor/mario/Msub_n00571_PCOUT_to_Maddsub_n0043_PCIN_47)
     DSP48E1:PCIN47->P5 3507   1.286   0.989  Charactercolor/mario/Maddsub_n0043 (Charactercolor/mario/address<5>)
     begin scope: 'Charactercolor/mario/m9:a<5>'
     LUT3:I0->O            1   0.053   0.635  SF169_SW0 (N57)
     LUT6:I2->O            2   0.053   0.641  SF169 (SF169)
     LUT4:I0->O            1   0.053   0.635  SF1703_SW0 (N163)
     LUT6:I2->O            1   0.053   0.413  SF1703 (SF1703)
     LUT6:I5->O           11   0.053   0.805  SF1706 (SF170)
     LUT6:I0->O            1   0.053   0.413  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int2441347 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int2441346)
     LUT6:I5->O            1   0.053   0.413  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int2441356_SW0 (N107)
     LUT6:I5->O            1   0.053   0.413  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int2441356 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int2441355)
     LUT6:I5->O            1   0.053   0.485  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int2441381 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int2441380)
     LUT6:I4->O            1   0.053   0.602  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int24413122 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int24413121)
     LUT5:I2->O            1   0.053   0.413  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int24413123 (spo<15>)
     end scope: 'Charactercolor/mario/m9:spo<15>'
     LUT6:I5->O            1   0.053   0.000  Charactercolor/mario/Mmux_animate_state[3]_color[15]_wide_mux_11_OUT_512 (Charactercolor/mario/Mmux_animate_state[3]_color[15]_wide_mux_11_OUT_512)
     MUXF7:I0->O           1   0.214   0.000  Charactercolor/mario/Mmux_animate_state[3]_color[15]_wide_mux_11_OUT_3_f7_5 (Charactercolor/mario/Mmux_animate_state[3]_color[15]_wide_mux_11_OUT_3_f76)
     MUXF8:I1->O           1   0.157   0.000  Charactercolor/mario/Mmux_animate_state[3]_color[15]_wide_mux_11_OUT_2_f8_5 (Charactercolor/mario/animate_state[3]_color[15]_wide_mux_11_OUT<15>)
     FDSE:D                    0.011          Charactercolor/mario/color_15
    ----------------------------------------
    Total                     13.125ns (4.597ns logic, 8.528ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.345ns (frequency: 69.710MHz)
  Total number of paths / destination ports: 2303895 / 246
-------------------------------------------------------------------------
Delay:               14.345ns (Levels of Logic = 25)
  Source:            Wel00/state_0 (FF)
  Destination:       Wel01/_i000001/m3/color_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Wel00/state_0 to Wel01/_i000001/m3/color_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              35   0.282   0.566  Wel00/state_0 (Wel00/state_0)
     begin scope: 'Wel01/_i000001:state'
     LUT5:I4->O            3   0.053   0.427  m3/Msub_GND_111_o_GND_111_o_sub_7_OUT_cy<6>11 (m3/Msub_GND_111_o_GND_111_o_sub_7_OUT_cy<6>1)
     LUT5:I4->O            3   0.053   0.413  m3/Msub_GND_111_o_GND_111_o_sub_7_OUT_xor<9>11 (m3/GND_111_o_GND_111_o_sub_7_OUT<9>)
     DSP48E1:B9->P0        1   3.098   0.413  m3/Maddsub_n0028 (m3/Maddsub_n0028_0)
     LUT2:I1->O            1   0.053   0.000  m3/Maddsub_n0028_Madd_lut<0> (m3/Maddsub_n0028_Madd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  m3/Maddsub_n0028_Madd_cy<0> (m3/Maddsub_n0028_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  m3/Maddsub_n0028_Madd_cy<1> (m3/Maddsub_n0028_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m3/Maddsub_n0028_Madd_cy<2> (m3/Maddsub_n0028_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m3/Maddsub_n0028_Madd_cy<3> (m3/Maddsub_n0028_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m3/Maddsub_n0028_Madd_cy<4> (m3/Maddsub_n0028_Madd_cy<4>)
     XORCY:CI->O         612   0.320   0.999  m3/Maddsub_n0028_Madd_xor<5> (m3/address<5>)
     begin scope: 'Wel01/_i000001/m3/m0:a<5>'
     LUT6:I0->O           10   0.053   0.544  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int531 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int53)
     LUT4:I2->O            3   0.053   0.753  SF3621 (SF362)
     LUT6:I0->O            1   0.053   0.000  SF4089_G (N734)
     MUXF7:I1->O           1   0.217   0.725  SF4089 (SF4089)
     LUT6:I1->O            1   0.053   0.000  SF40810_G (N752)
     MUXF7:I1->O           2   0.217   0.641  SF40810 (SF40810)
     LUT5:I1->O            5   0.053   0.766  SF40825 (SF408)
     LUT6:I0->O            1   0.053   0.725  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int67151411_SW0 (N282)
     LUT6:I1->O            1   0.053   0.635  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int67151411 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int6715140)
     LUT5:I1->O            1   0.053   0.485  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int67151501 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int6715149)
     LUT6:I4->O            1   0.053   0.602  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int6715151 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int6715150)
     LUT6:I3->O            1   0.053   0.413  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int6715152_SW0 (N549)
     LUT6:I5->O            1   0.053   0.000  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int6715152 (spo<5>)
     end scope: 'Wel01/_i000001/m3/m0:spo<5>'
     FDS:D                     0.011          m3/color_5
    ----------------------------------------
    Total                     14.345ns (5.238ns logic, 9.107ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Wel01/_i000002/WelClk/counter_20'
  Clock period: 13.667ns (frequency: 73.167MHz)
  Total number of paths / destination ports: 646262799141 / 119
-------------------------------------------------------------------------
Delay:               13.667ns (Levels of Logic = 31)
  Source:            myMario/SPEED_Y10x_2 (FF)
  Destination:       myMario/y_6 (FF)
  Source Clock:      Wel01/_i000002/WelClk/counter_20 rising
  Destination Clock: Wel01/_i000002/WelClk/counter_20 rising

  Data Path: myMario/SPEED_Y10x_2 to myMario/y_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.282   0.471  myMario/SPEED_Y10x_2 (myMario/SPEED_Y10x_2)
     INV:I->O              1   0.067   0.000  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_lut<2>_INV_0 (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_lut<2>)
     MUXCY:S->O            1   0.291   0.000  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<2> (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<3> (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<4> (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<5> (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<6> (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<7> (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<8> (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<9> (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_cy<9>)
     XORCY:CI->O          13   0.320   0.682  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Msub_a[12]_unary_minus_1_OUT_xor<10> (myMario/SPEED_Y10x[12]_GND_11_o_div_188/a[12]_unary_minus_1_OUT<10>)
     LUT6:I3->O           21   0.053   0.732  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Mmux_a[12]_a[12]_MUX_360_o11 (myMario/SPEED_Y10x[12]_GND_11_o_div_188/a[12]_a[12]_MUX_361_o)
     LUT5:I2->O            2   0.053   0.641  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Madd_a[12]_GND_12_o_add_23_OUT_cy<7>111_1 (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Madd_a[12]_GND_12_o_add_23_OUT_cy<7>111)
     LUT6:I2->O            4   0.053   0.433  myMario/SPEED_Y10x[12]_GND_11_o_div_188/BUS_0009_INV_274_o11_1 (myMario/SPEED_Y10x[12]_GND_11_o_div_188/BUS_0009_INV_274_o11)
     LUT6:I5->O           11   0.053   0.668  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Madd_a[12]_GND_12_o_add_23_OUT_cy<7>12 (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Madd_a[12]_GND_12_o_add_23_OUT_cy<7>)
     LUT6:I3->O           13   0.053   0.682  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Mmux_a[12]_a[12]_MUX_412_o131 (myMario/SPEED_Y10x[12]_GND_11_o_div_188/a[12]_a[12]_MUX_415_o)
     LUT6:I3->O            3   0.053   0.427  myMario/SPEED_Y10x[12]_GND_11_o_div_188/BUS_0011_INV_272_o13_1 (myMario/SPEED_Y10x[12]_GND_11_o_div_188/BUS_0011_INV_272_o13)
     LUT6:I5->O            8   0.053   0.531  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Mmux_n059341 (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Mmux_n059341)
     LUT6:I4->O           31   0.053   0.565  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Mmux_o13211 (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Mmux_o1321)
     LUT6:I5->O            2   0.053   0.608  myMario/SPEED_Y10x[12]_GND_11_o_div_188/BUS_0013_INV_270_o14_SW0 (N927)
     LUT3:I0->O            1   0.053   0.602  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Mmux_n05431111_SW0 (N1452)
     LUT6:I3->O           17   0.053   0.591  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Mmux_n05431111 (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Mmux_n0543111)
     LUT6:I4->O           20   0.053   0.538  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Mmux_o17 (myMario/SPEED_Y10x[12]_GND_11_o_div_188/Mmux_o17)
     LUT6:I5->O            1   0.053   0.413  myMario/SPEED_Y10x[12]_GND_11_o_div_188/Mmux_o13 (myMario/n0368<8>)
     LUT6:I5->O            1   0.053   0.000  myMario/Madd_GND_11_o_SPEED_Y[12]_add_306_OUT_lut<8> (myMario/Madd_GND_11_o_SPEED_Y[12]_add_306_OUT_lut<8>)
     MUXCY:S->O            1   0.291   0.000  myMario/Madd_GND_11_o_SPEED_Y[12]_add_306_OUT_cy<8> (myMario/Madd_GND_11_o_SPEED_Y[12]_add_306_OUT_cy<8>)
     XORCY:CI->O          13   0.320   0.715  myMario/Madd_GND_11_o_SPEED_Y[12]_add_306_OUT_xor<9> (myMario/GND_11_o_SPEED_Y[12]_add_306_OUT<9>)
     LUT4:I0->O           14   0.053   0.498  myMario/GND_11_o_GND_11_o_LessThan_286_o211 (myMario/GND_11_o_GND_11_o_LessThan_286_o21)
     LUT6:I5->O            1   0.053   0.602  myMario/Mmux_state[2]_y[8]_wide_mux_382_OUT7111 (myMario/Mmux_state[2]_y[8]_wide_mux_382_OUT711)
     LUT6:I3->O            1   0.053   0.000  myMario/Mmux_state[2]_y[8]_wide_mux_382_OUT76_SW1_F (N1614)
     MUXF7:I0->O           1   0.214   0.413  myMario/Mmux_state[2]_y[8]_wide_mux_382_OUT76_SW1 (N960)
     LUT6:I5->O            1   0.053   0.000  myMario/Mmux_state[2]_y[8]_wide_mux_382_OUT77 (myMario/state[2]_y[8]_wide_mux_382_OUT<6>)
     FDE:D                     0.011          myMario/y_6
    ----------------------------------------
    Total                     13.667ns (2.855ns logic, 10.812ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'myKong/is_drop'
  Clock period: 1.211ns (frequency: 825.764MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.211ns (Levels of Logic = 1)
  Source:            drop_count_0 (FF)
  Destination:       drop_count_0 (FF)
  Source Clock:      myKong/is_drop rising
  Destination Clock: myKong/is_drop rising

  Data Path: drop_count_0 to drop_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.282   0.452  drop_count_0 (drop_count_0)
     INV:I->O              1   0.067   0.399  Mcount_drop_count_xor<0>11_INV_0 (Result<0>)
     FD:D                      0.011          drop_count_0
    ----------------------------------------
    Total                      1.211ns (0.360ns logic, 0.851ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'get_movement/m0/m_Debounce/debounceButton'
  Clock period: 3.347ns (frequency: 298.775MHz)
  Total number of paths / destination ports: 395 / 32
-------------------------------------------------------------------------
Delay:               3.347ns (Levels of Logic = 4)
  Source:            get_movement/m0/cnt_1 (FF)
  Destination:       get_movement/m0/spaceKeyState (FF)
  Source Clock:      get_movement/m0/m_Debounce/debounceButton falling
  Destination Clock: get_movement/m0/m_Debounce/debounceButton falling

  Data Path: get_movement/m0/cnt_1 to get_movement/m0/spaceKeyState
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.282   0.727  get_movement/m0/cnt_1 (get_movement/m0/cnt_1)
     LUT4:I0->O            8   0.053   0.459  get_movement/m0/_n0133_inv11 (get_movement/m0/_n0133_inv1)
     LUT4:I3->O            3   0.053   0.649  get_movement/m0/_n0181_inv111 (get_movement/m0/_n0181_inv11)
     LUT5:I1->O            2   0.053   0.419  get_movement/m0/_n0181_inv12 (get_movement/m0/_n0181_inv1)
     LUT3:I2->O            1   0.053   0.399  get_movement/m0/_n0181_inv1 (get_movement/m0/_n0181_inv)
     FDE_1:CE                  0.200          get_movement/m0/rightKeyState
    ----------------------------------------
    Total                      3.347ns (0.694ns logic, 2.653ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'get_movement/clk_25mhz_1'
  Clock period: 2.141ns (frequency: 467.071MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               2.141ns (Levels of Logic = 2)
  Source:            get_movement/m0/m_Debounce/shift_3 (FF)
  Destination:       get_movement/m0/m_Debounce/debounceButton (FF)
  Source Clock:      get_movement/clk_25mhz_1 rising
  Destination Clock: get_movement/clk_25mhz_1 rising

  Data Path: get_movement/m0/m_Debounce/shift_3 to get_movement/m0/m_Debounce/debounceButton
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.616  get_movement/m0/m_Debounce/shift_3 (get_movement/m0/m_Debounce/shift_3)
     LUT3:I0->O            1   0.053   0.413  get_movement/m0/m_Debounce/_n0011_SW0 (N344)
     LUT6:I5->O            1   0.053   0.399  get_movement/m0/m_Debounce/_n0011 (get_movement/m0/m_Debounce/_n0011)
     FDR:R                     0.325          get_movement/m0/m_Debounce/debounceButton
    ----------------------------------------
    Total                      2.141ns (0.713ns logic, 1.428ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Wel01/_i000002/WelClk/counter_18'
  Clock period: 7.254ns (frequency: 137.862MHz)
  Total number of paths / destination ports: 335134 / 960
-------------------------------------------------------------------------
Delay:               7.254ns (Levels of Logic = 9)
  Source:            barrel_generator[15].myBarrel/y_7 (FF)
  Destination:       barrel_generator[15].myBarrel/y_8 (FF)
  Source Clock:      Wel01/_i000002/WelClk/counter_18 rising
  Destination Clock: Wel01/_i000002/WelClk/counter_18 rising

  Data Path: barrel_generator[15].myBarrel/y_7 to barrel_generator[15].myBarrel/y_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             37   0.282   0.756  barrel_generator[15].myBarrel/y_7 (barrel_generator[15].myBarrel/y_7)
     LUT3:I0->O            2   0.053   0.745  barrel_generator[15].myBarrel/EN_FALL2921 (barrel_generator[15].myBarrel/EN_FALL292)
     LUT6:I0->O            1   0.053   0.739  barrel_generator[15].myBarrel/EN_FALL4 (barrel_generator[15].myBarrel/EN_FALL4)
     LUT6:I0->O            1   0.053   0.725  barrel_generator[15].myBarrel/EN_FALL10_SW0 (N1788)
     LUT6:I1->O            1   0.053   0.725  barrel_generator[15].myBarrel/EN_FALL10 (barrel_generator[15].myBarrel/EN_FALL10)
     LUT6:I1->O            4   0.053   0.622  barrel_generator[15].myBarrel/EN_FALL16 (barrel_generator[15].myBarrel/EN_FALL16)
     LUT6:I3->O            2   0.053   0.745  barrel_generator[15].myBarrel/GND_21_o_EN_FALL_AND_1292_o23 (barrel_generator[15].myBarrel/GND_21_o_EN_FALL_AND_1292_o2)
     LUT6:I0->O            9   0.053   0.792  barrel_generator[15].myBarrel/GND_21_o_EN_FALL_AND_1292_o (barrel_generator[15].myBarrel/GND_21_o_EN_FALL_AND_1292_o)
     LUT6:I0->O            1   0.053   0.635  barrel_generator[15].myBarrel/Mmux_state[1]_y[8]_wide_mux_160_OUT91 (barrel_generator[15].myBarrel/Mmux_state[1]_y[8]_wide_mux_160_OUT9)
     LUT6:I2->O            1   0.053   0.000  barrel_generator[15].myBarrel/Mmux_state[1]_y[8]_wide_mux_160_OUT92 (barrel_generator[15].myBarrel/state[1]_y[8]_wide_mux_160_OUT<8>)
     FDE:D                     0.011          barrel_generator[15].myBarrel/y_8
    ----------------------------------------
    Total                      7.254ns (0.770ns logic, 6.484ns route)
                                       (10.6% logic, 89.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n221413'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[15].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[15].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n221413 falling
  Destination Clock: Mram__n221413 falling

  Data Path: barrel_generator[15].myBarrel/animation_counter_0 to barrel_generator[15].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[15].myBarrel/animation_counter_0 (barrel_generator[15].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[15].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[15].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[15].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n216913'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[14].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[14].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n216913 falling
  Destination Clock: Mram__n216913 falling

  Data Path: barrel_generator[14].myBarrel/animation_counter_0 to barrel_generator[14].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[14].myBarrel/animation_counter_0 (barrel_generator[14].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[14].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[14].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[14].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n222913'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[13].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[13].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n222913 falling
  Destination Clock: Mram__n222913 falling

  Data Path: barrel_generator[13].myBarrel/animation_counter_0 to barrel_generator[13].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[13].myBarrel/animation_counter_0 (barrel_generator[13].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[13].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[13].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[13].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n217913'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[12].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[12].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n217913 falling
  Destination Clock: Mram__n217913 falling

  Data Path: barrel_generator[12].myBarrel/animation_counter_0 to barrel_generator[12].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[12].myBarrel/animation_counter_0 (barrel_generator[12].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[12].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[12].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[12].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n219413'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[11].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[11].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n219413 falling
  Destination Clock: Mram__n219413 falling

  Data Path: barrel_generator[11].myBarrel/animation_counter_0 to barrel_generator[11].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[11].myBarrel/animation_counter_0 (barrel_generator[11].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[11].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[11].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[11].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n215913'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[10].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[10].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n215913 falling
  Destination Clock: Mram__n215913 falling

  Data Path: barrel_generator[10].myBarrel/animation_counter_0 to barrel_generator[10].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[10].myBarrel/animation_counter_0 (barrel_generator[10].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[10].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[10].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[10].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n216413'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[9].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[9].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n216413 falling
  Destination Clock: Mram__n216413 falling

  Data Path: barrel_generator[9].myBarrel/animation_counter_0 to barrel_generator[9].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[9].myBarrel/animation_counter_0 (barrel_generator[9].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[9].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[9].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[9].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n219913'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[8].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[8].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n219913 falling
  Destination Clock: Mram__n219913 falling

  Data Path: barrel_generator[8].myBarrel/animation_counter_0 to barrel_generator[8].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[8].myBarrel/animation_counter_0 (barrel_generator[8].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[8].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[8].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[8].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n222413'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[7].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[7].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n222413 falling
  Destination Clock: Mram__n222413 falling

  Data Path: barrel_generator[7].myBarrel/animation_counter_0 to barrel_generator[7].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[7].myBarrel/animation_counter_0 (barrel_generator[7].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[7].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[7].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[7].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n217413'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[6].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[6].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n217413 falling
  Destination Clock: Mram__n217413 falling

  Data Path: barrel_generator[6].myBarrel/animation_counter_0 to barrel_generator[6].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[6].myBarrel/animation_counter_0 (barrel_generator[6].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[6].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[6].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[6].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n220913'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[5].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[5].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n220913 falling
  Destination Clock: Mram__n220913 falling

  Data Path: barrel_generator[5].myBarrel/animation_counter_0 to barrel_generator[5].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[5].myBarrel/animation_counter_0 (barrel_generator[5].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[5].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[5].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[5].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n220413'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[4].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[4].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n220413 falling
  Destination Clock: Mram__n220413 falling

  Data Path: barrel_generator[4].myBarrel/animation_counter_0 to barrel_generator[4].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[4].myBarrel/animation_counter_0 (barrel_generator[4].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[4].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[4].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[4].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'barrel_generator[3].myBarrel/_n0314'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[3].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[3].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      barrel_generator[3].myBarrel/_n0314 falling
  Destination Clock: barrel_generator[3].myBarrel/_n0314 falling

  Data Path: barrel_generator[3].myBarrel/animation_counter_0 to barrel_generator[3].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[3].myBarrel/animation_counter_0 (barrel_generator[3].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[3].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[3].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[3].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n215413'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[2].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[2].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n215413 falling
  Destination Clock: Mram__n215413 falling

  Data Path: barrel_generator[2].myBarrel/animation_counter_0 to barrel_generator[2].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[2].myBarrel/animation_counter_0 (barrel_generator[2].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[2].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[2].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[2].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n221913'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[1].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[1].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n221913 falling
  Destination Clock: Mram__n221913 falling

  Data Path: barrel_generator[1].myBarrel/animation_counter_0 to barrel_generator[1].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[1].myBarrel/animation_counter_0 (barrel_generator[1].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[1].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[1].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[1].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mram__n218913'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            barrel_generator[0].myBarrel/animation_counter_0 (LATCH)
  Destination:       barrel_generator[0].myBarrel/animation_counter_0 (LATCH)
  Source Clock:      Mram__n218913 falling
  Destination Clock: Mram__n218913 falling

  Data Path: barrel_generator[0].myBarrel/animation_counter_0 to barrel_generator[0].myBarrel/animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  barrel_generator[0].myBarrel/animation_counter_0 (barrel_generator[0].myBarrel/animation_counter_0)
     INV:I->O              1   0.067   0.399  barrel_generator[0].myBarrel/Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (barrel_generator[0].myBarrel/state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          barrel_generator[0].myBarrel/animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 2
-------------------------------------------------------------------------
Offset:              1.450ns (Levels of Logic = 3)
  Source:            SW<1> (PAD)
  Destination:       StateControl/state_0 (FF)
  Destination Clock: clk rising

  Data Path: SW<1> to StateControl/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.602  SW_1_IBUF (SW_1_IBUF)
     LUT3:I0->O            2   0.053   0.731  restart1 (restart)
     LUT5:I0->O            1   0.053   0.000  StateControl/Mmux_next_state11 (StateControl/next_state<0>)
     FD:D                      0.011          StateControl/state_0
    ----------------------------------------
    Total                      1.450ns (0.117ns logic, 1.333ns route)
                                       (8.1% logic, 91.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'get_movement/m0/m_Debounce/debounceButton'
  Total number of paths / destination ports: 56 / 18
-------------------------------------------------------------------------
Offset:              2.800ns (Levels of Logic = 5)
  Source:            ps2d (PAD)
  Destination:       get_movement/m0/extendFlag (FF)
  Destination Clock: get_movement/m0/m_Debounce/debounceButton falling

  Data Path: ps2d to get_movement/m0/extendFlag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.000   0.791  ps2d_IBUF (ps2d_IBUF)
     LUT6:I1->O            1   0.053   0.000  get_movement/m0/key[7]_PWR_7_o_equal_10_o<7>23_F (N1874)
     MUXF7:I0->O           1   0.214   0.485  get_movement/m0/key[7]_PWR_7_o_equal_10_o<7>23 (get_movement/m0/key[7]_PWR_7_o_equal_10_o<7>23)
     LUT6:I4->O            3   0.053   0.427  get_movement/m0/key[7]_PWR_7_o_equal_10_o<7>25 (get_movement/m0/key[7]_PWR_7_o_equal_10_o<7>25)
     LUT5:I4->O            1   0.053   0.399  get_movement/m0/_n01161 (get_movement/m0/_n0116)
     FDR_1:R                   0.325          get_movement/m0/extendFlag
    ----------------------------------------
    Total                      2.800ns (0.698ns logic, 2.102ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'get_movement/clk_25mhz_1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.670ns (Levels of Logic = 3)
  Source:            ps2c (PAD)
  Destination:       get_movement/m0/m_Debounce/debounceButton (FF)
  Destination Clock: get_movement/clk_25mhz_1 rising

  Data Path: ps2c to get_movement/m0/m_Debounce/debounceButton
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.427  ps2c_IBUF (ps2c_IBUF)
     LUT3:I2->O            1   0.053   0.413  get_movement/m0/m_Debounce/_n0011_SW0 (N344)
     LUT6:I5->O            1   0.053   0.399  get_movement/m0/m_Debounce/_n0011 (get_movement/m0/m_Debounce/_n0011)
     FDR:R                     0.325          get_movement/m0/m_Debounce/debounceButton
    ----------------------------------------
    Total                      1.670ns (0.431ns logic, 1.239ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Wel01/_i000002/WelClk/counter_1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            VGADisplay/vga_drv/r_3 (FF)
  Destination:       r<3> (PAD)
  Source Clock:      Wel01/_i000002/WelClk/counter_1 rising

  Data Path: VGADisplay/vga_drv/r_3 to r<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.282   0.399  VGADisplay/vga_drv/r_3 (VGADisplay/vga_drv/r_3)
     OBUF:I->O                 0.000          r_3_OBUF (r<3>)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.740ns (Levels of Logic = 2)
  Source:            NumberDisplay/m4/M2/s_clk (FF)
  Destination:       SEG_CLK (PAD)
  Source Clock:      clk rising

  Data Path: NumberDisplay/m4/M2/s_clk to SEG_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.282   0.458  M2/s_clk (seg_clk)
     end scope: 'NumberDisplay/m4:seg_clk'
     OBUF:I->O                 0.000          SEG_CLK_OBUF (SEG_CLK)
    ----------------------------------------
    Total                      0.740ns (0.282ns logic, 0.458ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Mram__n215413
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n215413  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n215913
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n215913  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n216413
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n216413  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n216913
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n216913  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n217413
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n217413  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n217913
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n217913  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n218913
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n218913  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n219413
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n219413  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n219913
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n219913  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n220413
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n220413  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n220913
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n220913  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n221413
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n221413  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n221913
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n221913  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n222413
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n222413  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Mram__n222913
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Mram__n222913  |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock StateControl/state_1
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1|         |         |   19.289|         |
clk                            |         |         |    1.090|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Wel01/_i000002/WelClk/counter_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
Mram__n215413                                               |         |    2.552|         |         |
Mram__n215913                                               |         |    2.552|         |         |
Mram__n216413                                               |         |    2.552|         |         |
Mram__n216913                                               |         |    2.552|         |         |
Mram__n217413                                               |         |    2.552|         |         |
Mram__n217913                                               |         |    2.552|         |         |
Mram__n218913                                               |         |    2.552|         |         |
Mram__n219413                                               |         |    2.552|         |         |
Mram__n219913                                               |         |    2.552|         |         |
Mram__n220413                                               |         |    2.552|         |         |
Mram__n220913                                               |         |    2.552|         |         |
Mram__n221413                                               |         |    2.552|         |         |
Mram__n221913                                               |         |    2.552|         |         |
Mram__n222413                                               |         |    2.552|         |         |
Mram__n222913                                               |         |    2.552|         |         |
Wel01/_i000002/WelClk/counter_1                             |   13.125|         |         |         |
Wel01/_i000002/WelClk/counter_18                            |   10.385|         |         |         |
Wel01/_i000002/WelClk/counter_20                            |   13.123|         |         |         |
barrel_generator[0].myScore/Mram_state[2]_GND_38_o_Mux_29_o |         |    0.799|         |         |
barrel_generator[10].myScore/Mram_state[2]_GND_38_o_Mux_29_o|         |    0.799|         |         |
barrel_generator[11].myScore/Mram_state[2]_GND_38_o_Mux_29_o|         |    0.799|         |         |
barrel_generator[12].myScore/Mram_state[2]_GND_38_o_Mux_29_o|         |    0.799|         |         |
barrel_generator[13].myScore/Mram_state[2]_GND_38_o_Mux_29_o|         |    0.799|         |         |
barrel_generator[14].myScore/Mram_state[2]_GND_38_o_Mux_29_o|         |    0.799|         |         |
barrel_generator[15].myScore/Mram_state[2]_GND_38_o_Mux_29_o|         |    0.799|         |         |
barrel_generator[1].myScore/Mram_state[2]_GND_38_o_Mux_29_o |         |    0.799|         |         |
barrel_generator[2].myScore/Mram_state[2]_GND_38_o_Mux_29_o |         |    0.799|         |         |
barrel_generator[3].myBarrel/_n0314                         |         |    2.552|         |         |
barrel_generator[3].myScore/Mram_state[2]_GND_38_o_Mux_29_o |         |    0.799|         |         |
barrel_generator[4].myScore/Mram_state[2]_GND_38_o_Mux_29_o |         |    0.799|         |         |
barrel_generator[5].myScore/Mram_state[2]_GND_38_o_Mux_29_o |         |    0.799|         |         |
barrel_generator[6].myScore/Mram_state[2]_GND_38_o_Mux_29_o |         |    0.799|         |         |
barrel_generator[7].myScore/Mram_state[2]_GND_38_o_Mux_29_o |         |    0.799|         |         |
barrel_generator[8].myScore/Mram_state[2]_GND_38_o_Mux_29_o |         |    0.799|         |         |
barrel_generator[9].myScore/Mram_state[2]_GND_38_o_Mux_29_o |         |    0.799|         |         |
clk                                                         |    1.902|         |         |         |
myMario/_n0514                                              |         |    1.934|         |         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Wel01/_i000002/WelClk/counter_18
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_18|    7.253|         |         |         |
clk                             |    2.372|         |         |         |
myKong/is_drop                  |    1.709|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Wel01/_i000002/WelClk/counter_20
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_20         |   13.667|         |         |         |
clk                                      |    2.574|         |         |         |
get_movement/m0/m_Debounce/debounceButton|         |    4.995|         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[0].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.386|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[10].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.386|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[11].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.386|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[12].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.393|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[13].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.393|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[14].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.386|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[15].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.386|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[1].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.386|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[2].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.393|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[3].myBarrel/_n0314
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
barrel_generator[3].myBarrel/_n0314|         |         |    1.281|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[3].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.393|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[4].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.393|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[5].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.393|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[6].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.386|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[7].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.386|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[8].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.393|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock barrel_generator[9].myScore/Mram_state[2]_GND_38_o_Mux_29_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_1 |         |         |    2.393|         |
Wel01/_i000002/WelClk/counter_18|         |         |    5.203|         |
Wel01/_i000002/WelClk/counter_20|         |         |    4.974|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
StateControl/state_1             |         |    0.866|         |         |
Wel01/_i000002/WelClk/counter_1  |   65.603|         |         |         |
Wel01/_i000002/WelClk/counter_18 |    9.009|         |         |         |
Wel01/_i000002/WelClk/counter_20 |    9.888|         |         |         |
clk                              |   14.345|         |         |         |
cur_state[1]_GND_1_o_equal_7_o   |         |    0.799|         |         |
cur_state[1]_PWR_1_o_equal_1045_o|         |    0.799|         |         |
cur_state[1]_PWR_1_o_equal_9_o   |         |    0.799|         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cur_state[1]_GND_1_o_equal_7_o
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
clk                                      |         |         |    1.710|         |
get_movement/m0/m_Debounce/debounceButton|         |         |    1.120|         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cur_state[1]_PWR_1_o_equal_1045_o
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
clk                                      |         |         |    2.168|         |
get_movement/m0/m_Debounce/debounceButton|         |         |    0.880|         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cur_state[1]_PWR_1_o_equal_9_o
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
clk                                      |         |         |    2.287|         |
get_movement/m0/m_Debounce/debounceButton|         |         |    0.880|         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock get_movement/clk_25mhz_1
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
get_movement/clk_25mhz_1|    2.141|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock get_movement/m0/m_Debounce/debounceButton
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
get_movement/m0/m_Debounce/debounceButton|         |         |    3.347|         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock myKong/is_drop
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
myKong/is_drop |    1.211|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock myMario/_n0514
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Wel01/_i000002/WelClk/counter_20|         |         |    2.230|         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 351.00 secs
Total CPU time to Xst completion: 351.68 secs
 
--> 

Total memory usage is 5611252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  578 (   0 filtered)
Number of infos    :   60 (   0 filtered)

