Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
Warning: Design 'processor' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : processor
Version: J-2014.09-SP4
Date   : Sun Feb 14 19:21:56 2016
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                            2
Number of nets:                           638
Number of cells:                          402
Number of combinational cells:            361
Number of sequential cells:                36
Number of macros/black boxes:               0
Number of buf/inv:                         36
Number of references:                      37

Combinational area:               1077.316429
Buf/Inv area:                       67.602304
Noncombinational area:             212.210247
Macro/Black Box area:                0.000000
Net Interconnect area:             395.475774

Total cell area:                  1289.526676
Total area:                       1685.002450

Information: This design contains black box (unknown) components. (RPT-8)

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  --------------------
processor                         1289.5267    100.0   870.1891   212.2102  0.0000  processor
inst1mj                             84.3758      6.5    84.3758     0.0000  0.0000  mux2to1_S32_0
inst2                               98.6079      7.6    98.6079     0.0000  0.0000  controller
inst5                                0.0000      0.0     0.0000     0.0000  0.0000  sign_extender_SIZE16
insta                               10.1658      0.8    10.1658     0.0000  0.0000  mux2to1_S5_0
instb                               13.9779      1.1    13.9779     0.0000  0.0000  mux2to1_S5_1
--------------------------------  ---------  -------  ---------  ---------  ------  --------------------
Total                                                 1077.3164   212.2102  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                      Estimated  Perc. of
  Module              Implem.  Count       Area cell area
  ------------------- -------  ----- ---------- ---------
  DP_OP_15J1_122_4159     str      1   273.2050     21.2%
  ------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                  1   273.2050     21.2%
  Total:                           1   273.2050     21.2%

Subtotal of datapath(DP_OP) cell area:  273.2050  21.2%  (estimated)
Total synthetic cell area:              273.2050  21.2%  (estimated)

1
