# ultrascan-hls
HLS + RTL implementation of Ultrascan
This implementation of Ultrascan (formerly Grapefruit) uses Xilinx's Vitis FPGA Softare Platform and combines generated RTL into the Vitis HLS flow.


The Xilinx example code is copied from:
	https://github.com/Xilinx/Vitis-HLS-Introductory-Examples
