<profile>

<section name = "Vitis HLS Report for 'getPhaseMap2'" level="0">
<item name = "Date">Thu Nov  4 17:10:26 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">getPhaseMap2</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 7.000 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1228863, 1382529, 9.831 ms, 11.060 ms, 1228864, 1382530, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_generic_atan2_16_3_s_fu_660">generic_atan2_16_3_s, 15, 15, 0.120 us, 0.120 us, 1, 1, yes</column>
<column name="grp_sqrt_fixed_32_32_s_fu_666">sqrt_fixed_32_32_s, 8, 8, 64.000 ns, 64.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L0">307200, 307200, 2, 1, 1, 307200, yes</column>
<column name="- L1">307202, 307202, 4, 1, 1, 307200, yes</column>
<column name="- L2">307200, 307200, 2, 1, 1, 307200, yes</column>
<column name="- L3">307225, 307225, 27, 1, 1, 307200, yes</column>
<column name="- L4">153654, 153654, 56, 1, 1, 153600, yes</column>
<column name="- L5">153603, 153603, 4, 1, 1, 153600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 1111, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 1, 14554, 15390, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 831, -</column>
<column name="Register">-, -, 2433, 256, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 1, 15, 33, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 150, 232, 0</column>
<column name="grp_generic_atan2_16_3_s_fu_660">generic_atan2_16_3_s, 0, 0, 2449, 4927, 0</column>
<column name="mul_48ns_50ns_80_5_1_U4">mul_48ns_50ns_80_5_1, 0, 1, 340, 86, 0</column>
<column name="port0_m_axi_U">port0_m_axi, 2, 0, 512, 580, 0</column>
<column name="port1_m_axi_U">port1_m_axi, 2, 0, 512, 580, 0</column>
<column name="grp_sqrt_fixed_32_32_s_fu_666">sqrt_fixed_32_32_s, 0, 0, 617, 1363, 0</column>
<column name="udiv_48s_16ns_16_52_1_U5">udiv_48s_16ns_16_52_1, 0, 0, 4987, 3811, 0</column>
<column name="udiv_48s_16ns_8_52_1_U6">udiv_48s_16ns_8_52_1, 0, 0, 4987, 3811, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_13s_13s_32s_32_4_1_U8">mac_muladd_13s_13s_32s_32_4_1, i0 * i0 + i1</column>
<column name="mul_mul_16s_16s_32_4_1_U7">mul_mul_16s_16s_32_4_1, i0 * i0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln104_fu_1386_p2">+, 0, 0, 28, 21, 1</column>
<column name="add_ln109_fu_1318_p2">+, 0, 0, 25, 18, 1</column>
<column name="add_ln115_fu_1298_p2">+, 0, 0, 28, 21, 1</column>
<column name="add_ln40_fu_733_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln46_1_fu_826_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln46_fu_846_p2">+, 0, 0, 27, 20, 1</column>
<column name="add_ln59_1_fu_945_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln59_fu_969_p2">+, 0, 0, 27, 20, 1</column>
<column name="add_ln67_1_fu_1058_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln67_fu_1078_p2">+, 0, 0, 28, 21, 1</column>
<column name="add_ln96_fu_1462_p2">+, 0, 0, 25, 18, 1</column>
<column name="amp_8x2_V_1_fu_1335_p2">+, 0, 0, 23, 16, 16</column>
<column name="amp_8x2_V_fu_1488_p2">+, 0, 0, 23, 16, 16</column>
<column name="empty_84_fu_796_p2">+, 0, 0, 39, 32, 20</column>
<column name="empty_89_fu_913_p2">+, 0, 0, 39, 32, 21</column>
<column name="empty_93_fu_1003_p2">+, 0, 0, 39, 32, 20</column>
<column name="empty_96_fu_1028_p2">+, 0, 0, 39, 32, 21</column>
<column name="grp_fu_671_p2">+, 0, 0, 39, 32, 21</column>
<column name="grp_fu_686_p2">+, 0, 0, 39, 32, 22</column>
<column name="phaseInt_V_fu_1220_p2">+, 0, 0, 23, 16, 16</column>
<column name="phase_V_2_fu_1169_p2">+, 0, 0, 23, 16, 15</column>
<column name="grp_generic_atan2_16_3_s_fu_660_in1">-, 0, 0, 14, 13, 13</column>
<column name="ret_34_fu_1420_p2">-, 0, 0, 32, 25, 25</column>
<column name="ret_36_fu_1440_p2">-, 0, 0, 32, 25, 25</column>
<column name="ret_40_fu_1191_p2">-, 0, 0, 40, 33, 33</column>
<column name="ret_41_fu_882_p2">-, 0, 0, 14, 13, 13</column>
<column name="and_ln106_fu_1266_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln93_fu_1262_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp5_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp1_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state146_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state151">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_pp2_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state23_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state36_pp3_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state62_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state76_pp4_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state78_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state92_pp5_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2132">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op229_read_state14">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op331_read_state37">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op349_call_state39">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op366_call_state43">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op466_write_state78">and, 0, 0, 2, 1, 1</column>
<column name="cmp17_fu_811_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln109_fu_1292_p2">icmp, 0, 0, 14, 21, 21</column>
<column name="icmp_ln40_fu_743_p2">icmp, 0, 0, 13, 19, 19</column>
<column name="icmp_ln46_fu_832_p2">icmp, 0, 0, 14, 20, 20</column>
<column name="icmp_ln59_fu_955_p2">icmp, 0, 0, 14, 20, 18</column>
<column name="icmp_ln67_fu_1064_p2">icmp, 0, 0, 14, 21, 21</column>
<column name="icmp_ln886_1_fu_1227_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln886_fu_1151_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln93_fu_1257_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln96_fu_1380_p2">icmp, 0, 0, 14, 21, 21</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp5_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state37_pp3_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="L1_result_V_1_fu_888_p3">select, 0, 0, 13, 1, 13</column>
<column name="L3_result_V_1_fu_1163_p3">select, 0, 0, 16, 1, 16</column>
<column name="amp_max_V_1_fu_1233_p3">select, 0, 0, 16, 1, 16</column>
<column name="phitmp10_cast_fu_975_p3">select, 0, 0, 12, 1, 1</column>
<column name="phitmp13_cast_fu_895_p3">select, 0, 0, 13, 1, 1</column>
<column name="phitmp14_cast_fu_757_p3">select, 0, 0, 12, 1, 1</column>
<column name="phitmp2_cast_fu_1348_p3">select, 0, 0, 16, 1, 1</column>
<column name="phitmp7_cast_fu_1250_p3">select, 0, 0, 16, 1, 1</column>
<column name="phitmp_cast_fu_1502_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln155_fu_1156_p3">select, 0, 0, 16, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp5">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="cmp_i_i9_i_fu_1043_p2">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="amp_max_V_reg_512">9, 2, 16, 32</column>
<column name="ap_NS_fsm">269, 63, 1, 63</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter3">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter26">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter3">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter51">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter55">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_87_phi_fu_451_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_empty_99_phi_fu_572_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_p_in_phi_fu_563_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_shiftreg466_phi_fu_540_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_shiftreg468_phi_fu_552_p4">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp3_iter18_L3_result_V_3_reg_578">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp3_iter26_L3_result_V_3_reg_578">14, 3, 16, 48</column>
<column name="ap_phi_reg_pp3_iter2_L3_result_V_3_reg_578">9, 2, 16, 32</column>
<column name="dcs_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="i2_1_reg_593">9, 2, 21, 42</column>
<column name="i2_reg_626">9, 2, 21, 42</column>
<column name="i_1_reg_415">9, 2, 20, 40</column>
<column name="i_2_reg_468">9, 2, 20, 40</column>
<column name="i_3_reg_501">9, 2, 21, 42</column>
<column name="i_reg_382">9, 2, 19, 38</column>
<column name="indvar443_reg_490">9, 2, 19, 38</column>
<column name="indvar451_reg_457">9, 2, 19, 38</column>
<column name="indvar454_reg_404">9, 2, 19, 38</column>
<column name="phi_ln324_1_reg_604">9, 2, 18, 36</column>
<column name="phi_ln324_reg_637">9, 2, 18, 36</column>
<column name="phi_ln329_1_reg_437">9, 2, 13, 26</column>
<column name="phi_ln329_2_reg_479">9, 2, 12, 24</column>
<column name="phi_ln329_3_reg_524">9, 2, 16, 32</column>
<column name="phi_ln329_4_reg_648">9, 2, 16, 32</column>
<column name="phi_ln329_5_reg_615">9, 2, 16, 32</column>
<column name="phi_ln329_reg_393">9, 2, 12, 24</column>
<column name="port0_ARADDR">25, 5, 32, 160</column>
<column name="port0_blk_n_AR">9, 2, 1, 2</column>
<column name="port0_blk_n_R">9, 2, 1, 2</column>
<column name="port1_AWADDR">37, 7, 32, 224</column>
<column name="port1_AWLEN">14, 3, 32, 96</column>
<column name="port1_WDATA">37, 7, 32, 224</column>
<column name="port1_blk_n_AR">9, 2, 1, 2</column>
<column name="port1_blk_n_AW">9, 2, 1, 2</column>
<column name="port1_blk_n_B">9, 2, 1, 2</column>
<column name="port1_blk_n_R">9, 2, 1, 2</column>
<column name="port1_blk_n_W">9, 2, 1, 2</column>
<column name="shiftreg466_reg_536">9, 2, 16, 32</column>
<column name="shiftreg468_reg_548">9, 2, 16, 32</column>
<column name="shiftreg472_reg_426">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="L1_result_V_1_reg_1650">13, 0, 13, 0</column>
<column name="amp_1_reg_1971">16, 0, 16, 0</column>
<column name="amp_8x2_V_1_reg_1933">16, 0, 16, 0</column>
<column name="amp_8x2_V_reg_2013">16, 0, 16, 0</column>
<column name="amp_max_V_reg_512">16, 0, 16, 0</column>
<column name="amp_reg_1913">16, 0, 16, 0</column>
<column name="amp_scale_en_V_reg_1665">1, 0, 1, 0</column>
<column name="and_ln93_reg_1885">1, 0, 1, 0</column>
<column name="ap_CS_fsm">62, 0, 62, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter9">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter41">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter42">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter43">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter44">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter45">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter46">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter47">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter48">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter49">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter50">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter51">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter52">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter53">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter54">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter55">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter9">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp3_iter10_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter11_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter12_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter13_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter14_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter15_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter16_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter17_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter18_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter19_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter1_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter20_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter21_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter22_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter23_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter24_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter25_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter26_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter2_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter3_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter4_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter5_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter6_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter7_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter8_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp3_iter9_L3_result_V_3_reg_578">16, 0, 16, 0</column>
<column name="cmp17_reg_1600">1, 0, 1, 0</column>
<column name="cmp_i_i9_i_reg_1733">1, 0, 1, 0</column>
<column name="conv_i65_reg_1950">16, 0, 48, 32</column>
<column name="dcs0_V_reg_1579">12, 0, 12, 0</column>
<column name="dcs1_V_2_reg_1795">12, 0, 12, 0</column>
<column name="dcs1_V_reg_1697">12, 0, 12, 0</column>
<column name="dcs2_V_reg_1625">12, 0, 12, 0</column>
<column name="dcs2_V_reg_1625_pp1_iter1_reg">12, 0, 12, 0</column>
<column name="dcs3_V_reg_1758">12, 0, 12, 0</column>
<column name="i2_1_reg_593">21, 0, 21, 0</column>
<column name="i2_reg_626">21, 0, 21, 0</column>
<column name="i_1_reg_415">20, 0, 20, 0</column>
<column name="i_2_reg_468">20, 0, 20, 0</column>
<column name="i_3_reg_501">21, 0, 21, 0</column>
<column name="i_reg_382">19, 0, 19, 0</column>
<column name="icmp_ln109_reg_1904">1, 0, 1, 0</column>
<column name="icmp_ln46_reg_1616">1, 0, 1, 0</column>
<column name="icmp_ln67_reg_1749">1, 0, 1, 0</column>
<column name="icmp_ln93_reg_1879">1, 0, 1, 0</column>
<column name="icmp_ln96_reg_1962">1, 0, 1, 0</column>
<column name="indvar443_reg_490">19, 0, 19, 0</column>
<column name="indvar451_reg_457">19, 0, 19, 0</column>
<column name="indvar454_reg_404">19, 0, 19, 0</column>
<column name="mode_reg_1544">2, 0, 2, 0</column>
<column name="offset_V_reg_1712">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_1828">16, 0, 16, 0</column>
<column name="phi_ln324_1_reg_604">18, 0, 18, 0</column>
<column name="phi_ln324_reg_637">18, 0, 18, 0</column>
<column name="phi_ln329_1_reg_437">13, 0, 13, 0</column>
<column name="phi_ln329_2_reg_479">12, 0, 12, 0</column>
<column name="phi_ln329_3_reg_524">16, 0, 16, 0</column>
<column name="phi_ln329_4_reg_648">16, 0, 16, 0</column>
<column name="phi_ln329_5_reg_615">16, 0, 16, 0</column>
<column name="phi_ln329_reg_393">12, 0, 12, 0</column>
<column name="port0_addr_1_read_reg_1769">32, 0, 32, 0</column>
<column name="port0_addr_read_reg_1635">32, 0, 32, 0</column>
<column name="port0_offset_0_data_reg">32, 0, 32, 0</column>
<column name="port0_offset_0_vld_reg">0, 0, 1, 1</column>
<column name="port0_offset_read_reg_1531">32, 0, 32, 0</column>
<column name="port1_addr_2_read_reg_1774">32, 0, 32, 0</column>
<column name="port1_addr_2_reg_1672">32, 0, 32, 0</column>
<column name="port1_offset_0_data_reg">32, 0, 32, 0</column>
<column name="port1_offset_0_vld_reg">0, 0, 1, 1</column>
<column name="port1_offset_read_reg_1523">32, 0, 32, 0</column>
<column name="regCtrl_0_data_reg">32, 0, 32, 0</column>
<column name="regCtrl_0_vld_reg">0, 0, 1, 1</column>
<column name="regCtrl_read_reg_1538">32, 0, 32, 0</column>
<column name="reg_701">30, 0, 30, 0</column>
<column name="reg_705">30, 0, 30, 0</column>
<column name="ret_34_reg_1983">25, 0, 25, 0</column>
<column name="ret_36_reg_1988">25, 0, 25, 0</column>
<column name="ret_40_reg_1844">33, 0, 33, 0</column>
<column name="ret_42_reg_1800">13, 0, 13, 0</column>
<column name="sext_ln40_1_reg_1566">16, 0, 16, 0</column>
<column name="sext_ln46_2_reg_1640">16, 0, 16, 0</column>
<column name="sext_ln59_1_reg_1684">16, 0, 16, 0</column>
<column name="shiftreg466_reg_536">16, 0, 16, 0</column>
<column name="shiftreg468_reg_548">16, 0, 16, 0</column>
<column name="shiftreg472_reg_426">16, 0, 16, 0</column>
<column name="tmp_16_reg_1918">8, 0, 8, 0</column>
<column name="tmp_34_reg_1834">8, 0, 8, 0</column>
<column name="trunc_ln109_reg_1928">1, 0, 1, 0</column>
<column name="trunc_ln2_reg_1660">30, 0, 30, 0</column>
<column name="trunc_ln3_reg_1717">30, 0, 30, 0</column>
<column name="trunc_ln40_reg_1575">1, 0, 1, 0</column>
<column name="trunc_ln46_1_reg_1595">30, 0, 30, 0</column>
<column name="trunc_ln46_reg_1620">1, 0, 1, 0</column>
<column name="trunc_ln59_reg_1693">1, 0, 1, 0</column>
<column name="trunc_ln67_1_reg_1728">30, 0, 30, 0</column>
<column name="trunc_ln67_reg_1753">1, 0, 1, 0</column>
<column name="trunc_ln7_reg_1977">16, 0, 16, 0</column>
<column name="trunc_ln84_4_reg_1785">16, 0, 16, 0</column>
<column name="trunc_ln84_5_reg_1790">16, 0, 16, 0</column>
<column name="trunc_ln8_reg_1854">16, 0, 16, 0</column>
<column name="trunc_ln96_reg_2008">1, 0, 1, 0</column>
<column name="trunc_ln_reg_1550">30, 0, 30, 0</column>
<column name="y_V_reg_1779">16, 0, 16, 0</column>
<column name="dcs3_V_reg_1758">64, 32, 12, 0</column>
<column name="icmp_ln109_reg_1904">64, 32, 1, 0</column>
<column name="icmp_ln46_reg_1616">64, 32, 1, 0</column>
<column name="icmp_ln67_reg_1749">64, 32, 1, 0</column>
<column name="icmp_ln96_reg_1962">64, 32, 1, 0</column>
<column name="trunc_ln46_reg_1620">64, 32, 1, 0</column>
<column name="trunc_ln67_reg_1753">64, 32, 1, 0</column>
<column name="trunc_ln96_reg_2008">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, getPhaseMap2, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, getPhaseMap2, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, getPhaseMap2, return value</column>
<column name="m_axi_port0_AWVALID">out, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_AWREADY">in, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_AWADDR">out, 32, m_axi, port0, pointer</column>
<column name="m_axi_port0_AWID">out, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_AWLEN">out, 8, m_axi, port0, pointer</column>
<column name="m_axi_port0_AWSIZE">out, 3, m_axi, port0, pointer</column>
<column name="m_axi_port0_AWBURST">out, 2, m_axi, port0, pointer</column>
<column name="m_axi_port0_AWLOCK">out, 2, m_axi, port0, pointer</column>
<column name="m_axi_port0_AWCACHE">out, 4, m_axi, port0, pointer</column>
<column name="m_axi_port0_AWPROT">out, 3, m_axi, port0, pointer</column>
<column name="m_axi_port0_AWQOS">out, 4, m_axi, port0, pointer</column>
<column name="m_axi_port0_AWREGION">out, 4, m_axi, port0, pointer</column>
<column name="m_axi_port0_AWUSER">out, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_WVALID">out, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_WREADY">in, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_WDATA">out, 32, m_axi, port0, pointer</column>
<column name="m_axi_port0_WSTRB">out, 4, m_axi, port0, pointer</column>
<column name="m_axi_port0_WLAST">out, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_WID">out, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_WUSER">out, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARVALID">out, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARREADY">in, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARADDR">out, 32, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARID">out, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARLEN">out, 8, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARSIZE">out, 3, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARBURST">out, 2, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARLOCK">out, 2, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARCACHE">out, 4, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARPROT">out, 3, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARQOS">out, 4, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARREGION">out, 4, m_axi, port0, pointer</column>
<column name="m_axi_port0_ARUSER">out, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_RVALID">in, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_RREADY">out, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_RDATA">in, 32, m_axi, port0, pointer</column>
<column name="m_axi_port0_RLAST">in, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_RID">in, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_RUSER">in, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_RRESP">in, 2, m_axi, port0, pointer</column>
<column name="m_axi_port0_BVALID">in, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_BREADY">out, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_BRESP">in, 2, m_axi, port0, pointer</column>
<column name="m_axi_port0_BID">in, 1, m_axi, port0, pointer</column>
<column name="m_axi_port0_BUSER">in, 1, m_axi, port0, pointer</column>
<column name="m_axi_port1_AWVALID">out, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_AWREADY">in, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_AWADDR">out, 32, m_axi, port1, pointer</column>
<column name="m_axi_port1_AWID">out, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_AWLEN">out, 8, m_axi, port1, pointer</column>
<column name="m_axi_port1_AWSIZE">out, 3, m_axi, port1, pointer</column>
<column name="m_axi_port1_AWBURST">out, 2, m_axi, port1, pointer</column>
<column name="m_axi_port1_AWLOCK">out, 2, m_axi, port1, pointer</column>
<column name="m_axi_port1_AWCACHE">out, 4, m_axi, port1, pointer</column>
<column name="m_axi_port1_AWPROT">out, 3, m_axi, port1, pointer</column>
<column name="m_axi_port1_AWQOS">out, 4, m_axi, port1, pointer</column>
<column name="m_axi_port1_AWREGION">out, 4, m_axi, port1, pointer</column>
<column name="m_axi_port1_AWUSER">out, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_WVALID">out, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_WREADY">in, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_WDATA">out, 32, m_axi, port1, pointer</column>
<column name="m_axi_port1_WSTRB">out, 4, m_axi, port1, pointer</column>
<column name="m_axi_port1_WLAST">out, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_WID">out, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_WUSER">out, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARVALID">out, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARREADY">in, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARADDR">out, 32, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARID">out, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARLEN">out, 8, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARSIZE">out, 3, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARBURST">out, 2, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARLOCK">out, 2, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARCACHE">out, 4, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARPROT">out, 3, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARQOS">out, 4, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARREGION">out, 4, m_axi, port1, pointer</column>
<column name="m_axi_port1_ARUSER">out, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_RVALID">in, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_RREADY">out, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_RDATA">in, 32, m_axi, port1, pointer</column>
<column name="m_axi_port1_RLAST">in, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_RID">in, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_RUSER">in, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_RRESP">in, 2, m_axi, port1, pointer</column>
<column name="m_axi_port1_BVALID">in, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_BREADY">out, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_BRESP">in, 2, m_axi, port1, pointer</column>
<column name="m_axi_port1_BID">in, 1, m_axi, port1, pointer</column>
<column name="m_axi_port1_BUSER">in, 1, m_axi, port1, pointer</column>
<column name="dcs_in_TDATA">in, 16, axis, dcs_in, pointer</column>
<column name="dcs_in_TVALID">in, 1, axis, dcs_in, pointer</column>
<column name="dcs_in_TREADY">out, 1, axis, dcs_in, pointer</column>
</table>
</item>
</section>
</profile>
