02:39:47 DEBUG : Logs will be stored at 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/IDE.log'.
02:39:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\Pj_0_Timer3_vitis\temp_xsdb_launch_script.tcl
02:39:53 INFO  : Platform repository initialization has completed.
02:39:54 INFO  : Registering command handlers for Vitis TCF services
02:39:59 INFO  : XSCT server has started successfully.
02:39:59 INFO  : Successfully done setting XSCT server connection channel  
02:39:59 INFO  : plnx-install-location is set to ''
02:39:59 INFO  : Successfully done query RDI_DATADIR 
02:39:59 INFO  : Successfully done setting workspace for the tool. 
02:40:47 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:40:47 INFO  : Result from executing command 'getPlatforms': 
02:40:47 WARN  : An unexpected exception occurred in the module 'platform project logging'
02:40:47 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
02:41:02 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
02:42:42 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:42:42 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:42:43 INFO  : Checking for BSP changes to sync application flags for project 'Pj_0_Timer3_app'...
02:43:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:51 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
02:43:51 INFO  : 'jtag frequency' command is executed.
02:43:51 INFO  : Context for 'APU' is selected.
02:43:51 INFO  : System reset is completed.
02:43:54 INFO  : 'after 3000' command is executed.
02:43:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
02:43:55 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
02:43:55 INFO  : Context for 'APU' is selected.
02:43:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
02:43:55 INFO  : Context for 'APU' is selected.
02:43:55 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
02:43:56 INFO  : 'ps7_init' command is executed.
02:43:56 INFO  : 'ps7_post_config' command is executed.
02:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:56 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:43:56 INFO  : 'configparams force-mem-access 0' command is executed.
02:43:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:56 INFO  : 'con' command is executed.
02:43:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:43:56 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\Pj_0_Timer3_vitis\Pj_0_Timer3_app_system\_ide\scripts\debugger_pj_0_timer3_app-default.tcl'
02:46:20 INFO  : Disconnected from the channel tcfchan#2.
02:46:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:46:22 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
02:46:22 INFO  : 'jtag frequency' command is executed.
02:46:22 INFO  : Context for 'APU' is selected.
02:46:22 INFO  : System reset is completed.
02:46:25 INFO  : 'after 3000' command is executed.
02:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
02:46:26 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
02:46:26 INFO  : Context for 'APU' is selected.
02:46:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:46:26 INFO  : 'configparams force-mem-access 1' command is executed.
02:46:26 INFO  : Context for 'APU' is selected.
02:46:26 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
02:46:27 INFO  : 'ps7_init' command is executed.
02:46:27 INFO  : 'ps7_post_config' command is executed.
02:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:46:27 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
02:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:46:27 INFO  : 'con' command is executed.
02:46:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:46:27 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\Pj_0_Timer3_vitis\Pj_0_Timer3_app_system\_ide\scripts\debugger_pj_0_timer3_app-default.tcl'
02:46:47 INFO  : Disconnected from the channel tcfchan#3.
02:46:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:46:49 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
02:46:49 INFO  : 'jtag frequency' command is executed.
02:46:49 INFO  : Context for 'APU' is selected.
02:46:49 INFO  : System reset is completed.
02:46:52 INFO  : 'after 3000' command is executed.
02:46:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
02:46:53 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
02:46:53 INFO  : Context for 'APU' is selected.
02:46:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:46:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:46:53 INFO  : Context for 'APU' is selected.
02:46:53 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
02:46:54 INFO  : 'ps7_init' command is executed.
02:46:54 INFO  : 'ps7_post_config' command is executed.
02:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:46:54 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:46:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:46:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:46:54 INFO  : 'con' command is executed.
02:46:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:46:54 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\Pj_0_Timer3_vitis\Pj_0_Timer3_app_system\_ide\scripts\debugger_pj_0_timer3_app-default.tcl'
13:23:35 INFO  : Disconnected from the channel tcfchan#4.
15:42:28 DEBUG : Logs will be stored at 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/IDE.log'.
15:42:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\Pj_0_Timer3_vitis\temp_xsdb_launch_script.tcl
15:42:38 INFO  : XSCT server has started successfully.
15:42:38 INFO  : plnx-install-location is set to ''
15:42:38 INFO  : Successfully done setting XSCT server connection channel  
15:42:38 INFO  : Successfully done setting workspace for the tool. 
15:43:00 INFO  : Platform repository initialization has completed.
15:43:01 INFO  : Registering command handlers for Vitis TCF services
15:43:11 INFO  : Successfully done query RDI_DATADIR 
15:44:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:44 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
15:44:44 INFO  : 'jtag frequency' command is executed.
15:44:44 INFO  : Context for 'APU' is selected.
15:44:44 INFO  : System reset is completed.
15:44:47 INFO  : 'after 3000' command is executed.
15:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
15:44:48 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
15:44:48 INFO  : Context for 'APU' is selected.
15:44:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:44:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:49 INFO  : Context for 'APU' is selected.
15:44:49 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
15:44:49 INFO  : 'ps7_init' command is executed.
15:44:49 INFO  : 'ps7_post_config' command is executed.
15:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:50 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:50 INFO  : 'con' command is executed.
15:44:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:50 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\Pj_0_Timer3_vitis\Pj_0_Timer3_app_system\_ide\scripts\debugger_pj_0_timer3_app-default.tcl'
15:45:20 INFO  : Disconnected from the channel tcfchan#1.
15:45:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:45:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:45:58 INFO  : Checking for BSP changes to sync application flags for project 'Pj_0_Timer3_app'...
15:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:20 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
15:46:20 INFO  : 'jtag frequency' command is executed.
15:46:20 INFO  : Context for 'APU' is selected.
15:46:20 INFO  : System reset is completed.
15:46:23 INFO  : 'after 3000' command is executed.
15:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
15:46:25 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
15:46:25 INFO  : Context for 'APU' is selected.
15:46:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:46:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:25 INFO  : Context for 'APU' is selected.
15:46:25 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
15:46:26 INFO  : 'ps7_init' command is executed.
15:46:26 INFO  : 'ps7_post_config' command is executed.
15:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:26 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:26 INFO  : 'con' command is executed.
15:46:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:26 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\Pj_0_Timer3_vitis\Pj_0_Timer3_app_system\_ide\scripts\debugger_pj_0_timer3_app-default.tcl'
15:49:43 INFO  : Disconnected from the channel tcfchan#2.
15:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:44 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
15:49:44 INFO  : 'jtag frequency' command is executed.
15:49:44 INFO  : Context for 'APU' is selected.
15:49:44 INFO  : System reset is completed.
15:49:47 INFO  : 'after 3000' command is executed.
15:49:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
15:49:48 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
15:49:49 INFO  : Context for 'APU' is selected.
15:49:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:49:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:52 INFO  : Context for 'APU' is selected.
15:49:52 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
15:49:52 INFO  : 'ps7_init' command is executed.
15:49:52 INFO  : 'ps7_post_config' command is executed.
15:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:52 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:53 INFO  : 'con' command is executed.
15:49:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:53 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\Pj_0_Timer3_vitis\Pj_0_Timer3_app_system\_ide\scripts\debugger_pj_0_timer3_app-default.tcl'
15:50:24 INFO  : Disconnected from the channel tcfchan#3.
15:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:25 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
15:50:25 INFO  : 'jtag frequency' command is executed.
15:50:25 INFO  : Context for 'APU' is selected.
15:50:25 INFO  : System reset is completed.
15:50:28 INFO  : 'after 3000' command is executed.
15:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
15:50:30 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
15:50:30 INFO  : Context for 'APU' is selected.
15:50:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:50:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:33 INFO  : Context for 'APU' is selected.
15:50:33 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
15:50:34 INFO  : 'ps7_init' command is executed.
15:50:34 INFO  : 'ps7_post_config' command is executed.
15:50:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:35 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:35 INFO  : 'con' command is executed.
15:50:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:50:35 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\Pj_0_Timer3_vitis\Pj_0_Timer3_app_system\_ide\scripts\debugger_pj_0_timer3_app-default.tcl'
16:02:58 INFO  : Disconnected from the channel tcfchan#4.
16:03:31 DEBUG : Logs will be stored at 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/IDE.log'.
16:03:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\Pj_0_Timer3_vitis\temp_xsdb_launch_script.tcl
16:03:40 INFO  : XSCT server has started successfully.
16:03:40 INFO  : plnx-install-location is set to ''
16:03:40 INFO  : Successfully done setting XSCT server connection channel  
16:03:40 INFO  : Successfully done setting workspace for the tool. 
16:03:45 INFO  : Registering command handlers for Vitis TCF services
16:03:45 INFO  : Platform repository initialization has completed.
16:03:50 INFO  : Successfully done query RDI_DATADIR 
16:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:15 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
16:04:15 INFO  : 'jtag frequency' command is executed.
16:04:16 INFO  : Context for 'APU' is selected.
16:04:16 INFO  : System reset is completed.
16:04:19 INFO  : 'after 3000' command is executed.
16:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
16:04:26 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
16:04:35 INFO  : Context for 'APU' is selected.
16:04:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:04:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:35 INFO  : Context for 'APU' is selected.
16:04:35 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
16:04:36 INFO  : 'ps7_init' command is executed.
16:04:36 INFO  : 'ps7_post_config' command is executed.
16:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:36 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_vitis/Pj_0_Timer3_app/Debug/Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:36 INFO  : 'con' command is executed.
16:04:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:36 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\Pj_0_Timer3_vitis\Pj_0_Timer3_app_system\_ide\scripts\debugger_pj_0_timer3_app-default.tcl'
16:05:23 INFO  : Disconnected from the channel tcfchan#1.
