# SETTINGS ./simusched ej7/lote7.tsk 3 1 2 SchedRR 10 10 5
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 2  0 0
CPU 2  1 1
CPU 2 -1 2
LOAD 3  2
CPU 3  0 0
CPU 3  1 1
# CONTEXT CPU 2 3
BLOCK 4  0
BLOCK 4  1
CPU 4 -1 0
CPU 4 -1 1
CPU 4  2 2
LOAD 5  3
UNBLOCK 5  0
UNBLOCK 5  1
# CONTEXT CPU 0 5
# CONTEXT CPU 1 5
CPU 5  2 2
CPU 6  3 0
# CONTEXT CPU 1 6
CPU 6  2 2
LOAD 7  4
CPU 7  3 0
# CONTEXT CPU 1 7
CPU 7  2 2
CPU 8  3 0
CPU 8  0 1
CPU 8  2 2
BLOCK 9  3
# CONTEXT CPU 0 9
CPU 9  0 1
# CONTEXT CPU 2 9
LOAD 10  5
UNBLOCK 10  3
# CONTEXT CPU 0 10
CPU 10  0 1
CPU 10  4 2
# CONTEXT CPU 0 11
CPU 11  0 1
CPU 11  4 2
CPU 12  1 0
CPU 12  0 1
CPU 12  4 2
BLOCK 13  0
BLOCK 13  4
CPU 13  1 0
# CONTEXT CPU 1 13
# CONTEXT CPU 2 13
UNBLOCK 14  0
UNBLOCK 14  4
CPU 14  1 0
# CONTEXT CPU 1 14
CPU 14  5 2
BLOCK 15  1
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
CPU 15  5 2
UNBLOCK 16  1
CPU 16  3 0
CPU 16  2 1
CPU 16  5 2
BLOCK 17  5
CPU 17  3 0
CPU 17  2 1
# CONTEXT CPU 2 17
BLOCK 18  3
UNBLOCK 18  5
# CONTEXT CPU 0 18
CPU 18  2 1
# CONTEXT CPU 2 18
UNBLOCK 19  3
# CONTEXT CPU 0 19
CPU 19  2 1
# CONTEXT CPU 2 19
# CONTEXT CPU 0 20
CPU 20  2 1
CPU 20  0 2
CPU 21  4 0
CPU 21  2 1
CPU 21  0 2
CPU 22  4 0
CPU 22  2 1
CPU 22  0 2
CPU 23  4 0
CPU 23  2 1
CPU 23  0 2
BLOCK 24  4
# CONTEXT CPU 0 24
CPU 24  2 1
CPU 24  0 2
UNBLOCK 25  4
CPU 25  1 0
CPU 25  2 1
# CONTEXT CPU 2 25
CPU 26  1 0
# CONTEXT CPU 1 26
CPU 26  5 2
BLOCK 27  1
# CONTEXT CPU 0 27
# CONTEXT CPU 1 27
CPU 27  5 2
BLOCK 28  5
UNBLOCK 28  1
CPU 28  4 0
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
UNBLOCK 29  5
CPU 29  4 0
CPU 29  3 1
CPU 29  0 2
BLOCK 30  4
BLOCK 30  3
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
CPU 30  0 2
UNBLOCK 31  3
UNBLOCK 31  4
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
CPU 31  0 2
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
CPU 32  0 2
CPU 33  2 0
CPU 33  1 1
CPU 33  0 2
CPU 34  2 0
CPU 34  1 1
# CONTEXT CPU 2 34
BLOCK 35  1
CPU 35  2 0
# CONTEXT CPU 1 35
CPU 35  5 2
BLOCK 36  5
UNBLOCK 36  1
CPU 36  2 0
CPU 36  3 1
# CONTEXT CPU 2 36
UNBLOCK 37  5
CPU 37  2 0
CPU 37  3 1
# CONTEXT CPU 2 37
BLOCK 38  3
CPU 38  2 0
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
UNBLOCK 39  3
CPU 39  2 0
# CONTEXT CPU 1 39
CPU 39  4 2
CPU 40  2 0
# CONTEXT CPU 1 40
CPU 40  4 2
CPU 41  2 0
CPU 41  0 1
CPU 41  4 2
CPU 42  2 0
CPU 42  0 1
CPU 42  4 2
BLOCK 43  0
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
CPU 43  4 2
UNBLOCK 44  0
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
CPU 46  1 0
CPU 46  5 1
# CONTEXT CPU 2 46
CPU 47  1 0
CPU 47  5 1
CPU 47  3 2
BLOCK 48  5
CPU 48  1 0
# CONTEXT CPU 1 48
CPU 48  3 2
BLOCK 49  3
UNBLOCK 49  5
CPU 49  1 0
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
UNBLOCK 50  3
CPU 50  1 0
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
CPU 51  1 0
CPU 51  2 1
# CONTEXT CPU 2 51
BLOCK 52  1
EXIT 52  2 1
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
CPU 52  0 2
UNBLOCK 53  1
# CONTEXT CPU 0 53
CPU 53  5 1
CPU 53  0 2
# CONTEXT CPU 0 54
CPU 54  5 1
CPU 54  0 2
BLOCK 55  5
CPU 55  4 0
# CONTEXT CPU 1 55
CPU 55  0 2
UNBLOCK 56  5
CPU 56  4 0
# CONTEXT CPU 1 56
CPU 56  0 2
CPU 57  4 0
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
CPU 58  4 0
CPU 58  3 1
# CONTEXT CPU 2 58
CPU 59  4 0
CPU 59  3 1
# CONTEXT CPU 2 59
BLOCK 60  4
BLOCK 60  3
# CONTEXT CPU 0 60
# CONTEXT CPU 1 60
CPU 60  1 2
UNBLOCK 61  3
UNBLOCK 61  4
# CONTEXT CPU 0 61
# CONTEXT CPU 1 61
CPU 61  1 2
BLOCK 62  1
# CONTEXT CPU 0 62
# CONTEXT CPU 1 62
# CONTEXT CPU 2 62
UNBLOCK 63  1
CPU 63  5 0
CPU 63  0 1
# CONTEXT CPU 2 63
EXIT 64  0 1
CPU 64  5 0
# CONTEXT CPU 1 64
# CONTEXT CPU 2 64
CPU 65  5 0
# CONTEXT CPU 1 65
CPU 65  3 2
CPU 66  5 0
# CONTEXT CPU 1 66
CPU 66  3 2
CPU 67  5 0
CPU 67  4 1
CPU 67  3 2
CPU 68  5 0
CPU 68  4 1
CPU 68  3 2
BLOCK 69  5
BLOCK 69  4
BLOCK 69  3
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
UNBLOCK 70  3
UNBLOCK 70  4
UNBLOCK 70  5
# CONTEXT CPU 0 70
# CONTEXT CPU 1 70
# CONTEXT CPU 2 70
# CONTEXT CPU 0 71
# CONTEXT CPU 1 71
# CONTEXT CPU 2 71
CPU 72  1 0
# CONTEXT CPU 1 72
# CONTEXT CPU 2 72
CPU 73  1 0
CPU 73  3 1
CPU 73  4 2
BLOCK 74  1
# CONTEXT CPU 0 74
CPU 74  3 1
CPU 74  4 2
BLOCK 75  3
UNBLOCK 75  1
CPU 75  5 0
# CONTEXT CPU 1 75
CPU 75  4 2
UNBLOCK 76  3
CPU 76  5 0
# CONTEXT CPU 1 76
CPU 76  4 2
BLOCK 77  5
# CONTEXT CPU 0 77
# CONTEXT CPU 1 77
CPU 77  4 2
UNBLOCK 78  5
# CONTEXT CPU 0 78
CPU 78  1 1
# CONTEXT CPU 2 78
# CONTEXT CPU 0 79
CPU 79  1 1
# CONTEXT CPU 2 79
CPU 80  3 0
CPU 80  1 1
# CONTEXT CPU 2 80
CPU 81  3 0
CPU 81  1 1
CPU 81  5 2
BLOCK 82  3
# CONTEXT CPU 0 82
CPU 82  1 1
CPU 82  5 2
BLOCK 83  5
UNBLOCK 83  3
# CONTEXT CPU 0 83
CPU 83  1 1
# CONTEXT CPU 2 83
EXIT 84  1 1
UNBLOCK 84  5
# CONTEXT CPU 0 84
# CONTEXT CPU 1 84
# CONTEXT CPU 2 84
CPU 85  4 0
# CONTEXT CPU 1 85
# CONTEXT CPU 2 85
EXIT 86  4 0
CPU 86 -1 0
# CONTEXT CPU 1 86
CPU 86  3 2
CPU 87 -1 0
CPU 87  5 1
CPU 87  3 2
CPU 88 -1 0
CPU 88  5 1
CPU 88  3 2
CPU 89 -1 0
CPU 89  5 1
CPU 89  3 2
BLOCK 90  3
CPU 90 -1 0
CPU 90  5 1
CPU 90 -1 2
BLOCK 91  5
UNBLOCK 91  3
# CONTEXT CPU 0 91
CPU 91 -1 1
CPU 91 -1 2
UNBLOCK 92  5
# CONTEXT CPU 0 92
# CONTEXT CPU 1 92
CPU 92 -1 2
# CONTEXT CPU 0 93
CPU 93  5 1
CPU 93 -1 2
CPU 94  3 0
CPU 94  5 1
CPU 94 -1 2
EXIT 95  5 1
CPU 95  3 0
CPU 95 -1 1
CPU 95 -1 2
EXIT 96  3 0
CPU 96 -1 0
CPU 96 -1 1
CPU 96 -1 2
