-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Tue Apr  5 09:45:43 2022
-- Host        : DESKTOP-E85MPAB running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_fc_0_0/system_fc_0_0_sim_netlist.vhdl
-- Design      : system_fc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_B_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    \dout_buf_reg[34]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_B_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \dout_buf_reg[34]_1\ : in STD_LOGIC;
    \dout_buf_reg[34]_2\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    data_vld_reg : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[2]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[3]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[4]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[5]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[6]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[9]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[10]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[11]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[12]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[13]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[14]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.data_buf_reg[15]_1\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_1\ : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    \usedw_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_B_m_axi_buffer__parameterized0\ : entity is "fc_B_m_axi_buffer";
end \system_fc_0_0_fc_B_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \system_fc_0_0_fc_B_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_4__1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.first_split\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_1\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_1\ : STD_LOGIC;
  signal \^dout_buf_reg[34]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \dout_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[12]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[13]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[14]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[15]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \dout_valid_i_1__1_n_1\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_1\ : STD_LOGIC;
  signal \empty_n_i_2__4_n_1\ : STD_LOGIC;
  signal \empty_n_i_3__4_n_1\ : STD_LOGIC;
  signal empty_n_reg_n_1 : STD_LOGIC;
  signal \full_n_i_1__7_n_1\ : STD_LOGIC;
  signal \full_n_i_3__4_n_1\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_1\ : STD_LOGIC;
  signal \mem_reg_i_9__1_n_1\ : STD_LOGIC;
  signal mem_reg_n_33 : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \usedw[7]_i_1__1_n_1\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \waddr[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \waddr[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \waddr[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_1\ : STD_LOGIC;
  signal \waddr[6]_i_1__1_n_1\ : STD_LOGIC;
  signal \waddr[6]_i_2__1_n_1\ : STD_LOGIC;
  signal \waddr[7]_i_2__1_n_1\ : STD_LOGIC;
  signal \waddr[7]_i_3__1_n_1\ : STD_LOGIC;
  signal \waddr[7]_i_4__1_n_1\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_5__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout_valid_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \empty_n_i_3__4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \full_n_i_3__4\ : label is "soft_lutpair3";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_read/buff_rdata/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \mem_reg_i_10__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mem_reg_i_9__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pout[3]_i_6__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__1\ : label is "soft_lutpair21";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  \dout_buf_reg[34]_0\(16 downto 0) <= \^dout_buf_reg[34]_0\(16 downto 0);
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_wide_gen.data_buf[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(0),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[0]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[0]_0\,
      O => D(0)
    );
\bus_wide_gen.data_buf[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(10),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[10]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[10]\,
      O => D(10)
    );
\bus_wide_gen.data_buf[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(11),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[11]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[11]\,
      O => D(11)
    );
\bus_wide_gen.data_buf[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(12),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[12]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[12]\,
      O => D(12)
    );
\bus_wide_gen.data_buf[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(13),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[13]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[13]\,
      O => D(13)
    );
\bus_wide_gen.data_buf[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(14),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[14]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[14]\,
      O => D(14)
    );
\bus_wide_gen.data_buf[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(15),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[15]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[15]\,
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \bus_wide_gen.data_buf_reg[15]_0\(1),
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(0),
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(3),
      I4 => \bus_wide_gen.data_buf_reg[15]_0\(2),
      I5 => \bus_wide_gen.data_buf_reg[15]_1\,
      O => \bus_wide_gen.data_buf[15]_i_4__1_n_1\
    );
\bus_wide_gen.data_buf[15]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => \bus_wide_gen.rdata_valid_t_reg_1\,
      I3 => \bus_wide_gen.rdata_valid_t_reg\,
      I4 => rdata_ack_t,
      O => \bus_wide_gen.first_split\
    );
\bus_wide_gen.data_buf[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(1),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[1]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[1]\,
      O => D(1)
    );
\bus_wide_gen.data_buf[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(2),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[2]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[2]\,
      O => D(2)
    );
\bus_wide_gen.data_buf[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(3),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[3]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[3]\,
      O => D(3)
    );
\bus_wide_gen.data_buf[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(4),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[4]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[4]\,
      O => D(4)
    );
\bus_wide_gen.data_buf[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(5),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[5]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[5]\,
      O => D(5)
    );
\bus_wide_gen.data_buf[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(6),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[6]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[6]\,
      O => D(6)
    );
\bus_wide_gen.data_buf[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(7),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[7]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[7]\,
      O => D(7)
    );
\bus_wide_gen.data_buf[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(8),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[8]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[8]\,
      O => D(8)
    );
\bus_wide_gen.data_buf[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(9),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1_n_1\,
      I3 => \dout_buf_reg_n_1_[9]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[9]\,
      O => D(9)
    );
\bus_wide_gen.rdata_valid_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAF0BABA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => \bus_wide_gen.rdata_valid_t_reg_1\,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => dout_valid_reg_1
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_1\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_1\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_1\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_1\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_1\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_1\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_1\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_1\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_1\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_1\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_1\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_1\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_1\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_1\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_1\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_1\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_1\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_1\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_1\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_1\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_1\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_1\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_1\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_1\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_1\
    );
\dout_buf[34]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28280028AAAAAAAA"
    )
        port map (
      I0 => empty_n_reg_n_1,
      I1 => \dout_buf_reg[34]_1\,
      I2 => \dout_buf_reg[34]_2\,
      I3 => \bus_wide_gen.rdata_valid_t_reg\,
      I4 => rdata_ack_t,
      I5 => \^beat_valid\,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_1\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_1\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_1\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_1\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_1\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_1\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_1\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_1\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[13]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[14]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[15]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(9),
      R => ap_rst_n_inv
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_1\,
      Q => \^dout_buf_reg[34]_0\(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.last_split\,
      I2 => empty_n_reg_n_1,
      O => \dout_valid_i_1__1_n_1\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_1\,
      Q => \^beat_valid\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFDF0FD0D0D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \empty_n_i_2__4_n_1\,
      I2 => pop,
      I3 => m_axi_B_RVALID,
      I4 => \^full_n_reg_0\,
      I5 => empty_n_reg_n_1,
      O => \empty_n_i_1__1_n_1\
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \empty_n_i_3__4_n_1\,
      O => \empty_n_i_2__4_n_1\
    );
\empty_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => \empty_n_i_3__4_n_1\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_1\,
      Q => empty_n_reg_n_1,
      R => ap_rst_n_inv
    );
\full_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => \^full_n_reg_0\,
      I3 => m_axi_B_RVALID,
      I4 => pop,
      O => \full_n_i_1__7_n_1\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \full_n_i_3__4_n_1\,
      O => p_1_in
    );
\full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_3__4_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_1\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => mem_reg_0(15 downto 0),
      DIBDI(15 downto 0) => mem_reg_0(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_B_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => mem_reg_0(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_33,
      DOPADOP(0) => mem_reg_n_34,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_B_RVALID,
      WEBWE(2) => m_axi_B_RVALID,
      WEBWE(1) => m_axi_B_RVALID,
      WEBWE(0) => m_axi_B_RVALID
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => raddr(2),
      O => \mem_reg_i_10__0_n_1\
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(5),
      I2 => raddr(6),
      I3 => raddr(4),
      I4 => \mem_reg_i_9__1_n_1\,
      I5 => pop,
      O => rnext(7)
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCCCC"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(6),
      I2 => raddr(4),
      I3 => \mem_reg_i_10__0_n_1\,
      I4 => raddr(3),
      I5 => pop,
      O => rnext(6)
    );
\mem_reg_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => raddr(5),
      I1 => pop,
      I2 => raddr(3),
      I3 => \mem_reg_i_10__0_n_1\,
      I4 => raddr(4),
      O => rnext(5)
    );
\mem_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      I5 => pop,
      O => rnext(4)
    );
\mem_reg_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(2),
      I4 => pop,
      O => rnext(3)
    );
\mem_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      O => rnext(2)
    );
\mem_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => raddr(1),
      I1 => pop,
      I2 => raddr(0),
      O => rnext(1)
    );
\mem_reg_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      O => rnext(0)
    );
\mem_reg_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(3),
      O => \mem_reg_i_9__1_n_1\
    );
\p_0_out_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => usedw_reg(6),
      O => \usedw_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[6]_0\(0)
    );
\p_0_out_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => m_axi_B_RVALID,
      I3 => \^full_n_reg_0\,
      O => S(0)
    );
\pout[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA2A2AAA"
    )
        port map (
      I0 => data_vld_reg,
      I1 => \^beat_valid\,
      I2 => \^dout_buf_reg[34]_0\(16),
      I3 => \dout_buf_reg[34]_1\,
      I4 => \dout_buf_reg[34]_2\,
      I5 => data_vld_reg_0,
      O => empty_n_reg_0
    );
\pout[3]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \^dout_buf_reg[34]_0\(16),
      O => dout_valid_reg_0
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(0),
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(10),
      Q => q_tmp(10),
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(11),
      Q => q_tmp(11),
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(12),
      Q => q_tmp(12),
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(13),
      Q => q_tmp(13),
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(14),
      Q => q_tmp(14),
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(15),
      Q => q_tmp(15),
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(16),
      Q => q_tmp(16),
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(17),
      Q => q_tmp(17),
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(18),
      Q => q_tmp(18),
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(19),
      Q => q_tmp(19),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(1),
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(20),
      Q => q_tmp(20),
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(21),
      Q => q_tmp(21),
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(22),
      Q => q_tmp(22),
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(23),
      Q => q_tmp(23),
      R => ap_rst_n_inv
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(24),
      Q => q_tmp(24),
      R => ap_rst_n_inv
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(25),
      Q => q_tmp(25),
      R => ap_rst_n_inv
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(26),
      Q => q_tmp(26),
      R => ap_rst_n_inv
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(27),
      Q => q_tmp(27),
      R => ap_rst_n_inv
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(28),
      Q => q_tmp(28),
      R => ap_rst_n_inv
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(29),
      Q => q_tmp(29),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(2),
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(30),
      Q => q_tmp(30),
      R => ap_rst_n_inv
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(31),
      Q => q_tmp(31),
      R => ap_rst_n_inv
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(32),
      Q => q_tmp(34),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(3),
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(4),
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(5),
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(6),
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(7),
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(8),
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(9),
      Q => q_tmp(9),
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => ap_rst_n_inv
    );
\show_ahead_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pop,
      I2 => \empty_n_i_2__4_n_1\,
      I3 => \^full_n_reg_0\,
      I4 => m_axi_B_RVALID,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__1_n_1\
    );
\usedw[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => m_axi_B_RVALID,
      O => \usedw[7]_i_1__1_n_1\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_1\,
      D => \usedw[0]_i_1__1_n_1\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_1\,
      D => \usedw_reg[7]_0\(0),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_1\,
      D => \usedw_reg[7]_0\(1),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_1\,
      D => \usedw_reg[7]_0\(2),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_1\,
      D => \usedw_reg[7]_0\(3),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_1\,
      D => \usedw_reg[7]_0\(4),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_1\,
      D => \usedw_reg[7]_0\(5),
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_1\,
      D => \usedw_reg[7]_0\(6),
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__1_n_1\
    );
\waddr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__1_n_1\
    );
\waddr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__1_n_1\
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__1_n_1\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__1_n_1\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__1_n_1\
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__1_n_1\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__1_n_1\
    );
\waddr[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__1_n_1\
    );
\waddr[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_B_RVALID,
      I1 => \^full_n_reg_0\,
      O => push
    );
\waddr[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__1_n_1\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__1_n_1\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__1_n_1\
    );
\waddr[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__1_n_1\
    );
\waddr[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__1_n_1\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__1_n_1\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__1_n_1\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__1_n_1\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__1_n_1\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__1_n_1\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__1_n_1\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__1_n_1\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__1_n_1\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_B_m_axi_fifo is
  port (
    fifo_burst_ready : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_buf_reg[2]\ : out STD_LOGIC;
    \end_addr_buf_reg[3]\ : out STD_LOGIC;
    \end_addr_buf_reg[4]\ : out STD_LOGIC;
    \start_addr_buf_reg[5]\ : out STD_LOGIC;
    \end_addr_buf_reg[6]\ : out STD_LOGIC;
    \start_addr_buf_reg[7]\ : out STD_LOGIC;
    \start_addr_buf_reg[8]\ : out STD_LOGIC;
    \start_addr_buf_reg[9]\ : out STD_LOGIC;
    \start_addr_buf_reg[10]\ : out STD_LOGIC;
    \end_addr_buf_reg[11]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_1\ : out STD_LOGIC;
    dout_valid_reg : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf\ : out STD_LOGIC;
    \end_addr_buf_reg[1]\ : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : out STD_LOGIC;
    \bus_wide_gen.last_split\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[6]\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC;
    \q_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[1]\ : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[16]\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \sect_end_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_3\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.loop_cnt_reg[0]\ : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    m_axi_B_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_1\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \pout_reg[3]\ : in STD_LOGIC;
    \pout_reg[3]_0\ : in STD_LOGIC;
    \pout_reg[3]_1\ : in STD_LOGIC;
    \bus_wide_gen.data_buf[15]_i_4__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_rreq_valid : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[9]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_2 : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_B_m_axi_fifo : entity is "fc_B_m_axi_fifo";
end system_fc_0_0_fc_B_m_axi_fifo;

architecture STRUCTURE of system_fc_0_0_fc_B_m_axi_fifo is
  signal burst_valid : STD_LOGIC;
  signal \^bus_wide_gen.last_split\ : STD_LOGIC;
  signal \^bus_wide_gen.len_cnt_reg[6]\ : STD_LOGIC;
  signal \^bus_wide_gen.split_cnt_buf\ : STD_LOGIC;
  signal \^bus_wide_gen.split_cnt_buf_reg[0]\ : STD_LOGIC;
  signal \bus_wide_gen.tail_split\ : STD_LOGIC;
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \could_multi_bursts.arlen_buf[3]_i_2__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_3__1_n_1\ : STD_LOGIC;
  signal \^could_multi_bursts.loop_cnt_reg[1]\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg\ : STD_LOGIC;
  signal \data_vld_i_1__5_n_1\ : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal \empty_n_i_2__3_n_1\ : STD_LOGIC;
  signal \empty_n_i_5__0_n_1\ : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__8_n_1\ : STD_LOGIC;
  signal \full_n_i_2__8_n_1\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_1\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_2__1_n_1\ : STD_LOGIC;
  signal \pout_reg_n_1_[0]\ : STD_LOGIC;
  signal \pout_reg_n_1_[1]\ : STD_LOGIC;
  signal \pout_reg_n_1_[2]\ : STD_LOGIC;
  signal \^q_reg[8]_0\ : STD_LOGIC;
  signal \^q_reg[9]_0\ : STD_LOGIC;
  signal \^q_reg[9]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q_reg_n_1_[0]\ : STD_LOGIC;
  signal \q_reg_n_1_[1]\ : STD_LOGIC;
  signal \q_reg_n_1_[2]\ : STD_LOGIC;
  signal \q_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \empty_n_i_2__8\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \empty_n_i_3__3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \invalid_len_event_reg2_i_1__0\ : label is "soft_lutpair26";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1__2\ : label is "soft_lutpair28";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \rreq_handling_i_1__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__0\ : label is "soft_lutpair25";
begin
  \bus_wide_gen.last_split\ <= \^bus_wide_gen.last_split\;
  \bus_wide_gen.len_cnt_reg[6]\ <= \^bus_wide_gen.len_cnt_reg[6]\;
  \bus_wide_gen.split_cnt_buf\ <= \^bus_wide_gen.split_cnt_buf\;
  \bus_wide_gen.split_cnt_buf_reg[0]\ <= \^bus_wide_gen.split_cnt_buf_reg[0]\;
  \could_multi_bursts.loop_cnt_reg[1]\ <= \^could_multi_bursts.loop_cnt_reg[1]\;
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  \could_multi_bursts.sect_handling_reg\ <= \^could_multi_bursts.sect_handling_reg\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  \q_reg[8]_0\ <= \^q_reg[8]_0\;
  \q_reg[9]_0\ <= \^q_reg[9]_0\;
  \q_reg[9]_1\(0) <= \^q_reg[9]_1\(0);
\bus_wide_gen.data_buf[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F200F2F2"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      I1 => \^q_reg[9]_0\,
      I2 => beat_valid,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.data_buf_reg[16]\,
      O => \^bus_wide_gen.split_cnt_buf\
    );
\bus_wide_gen.data_buf[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^q_reg[9]_1\(0),
      I1 => \bus_wide_gen.data_buf[15]_i_4__1\(1),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1\(0),
      I3 => \bus_wide_gen.data_buf[15]_i_4__1\(3),
      I4 => \bus_wide_gen.data_buf[15]_i_4__1\(2),
      I5 => \^bus_wide_gen.len_cnt_reg[6]\,
      O => \^q_reg[9]_0\
    );
\bus_wide_gen.data_buf[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75FF0000"
    )
        port map (
      I0 => beat_valid,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.data_buf_reg[16]\,
      I3 => \^bus_wide_gen.split_cnt_buf_reg[0]\,
      I4 => \^bus_wide_gen.split_cnt_buf\,
      O => dout_valid_reg
    );
\bus_wide_gen.len_cnt[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000BB0FFFFFFFF"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      I2 => \bus_wide_gen.tail_split\,
      I3 => \^bus_wide_gen.split_cnt_buf_reg[0]\,
      I4 => \empty_n_i_2__3_n_1\,
      I5 => ap_rst_n,
      O => s_ready_t_reg(0)
    );
\bus_wide_gen.len_cnt[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6606"
    )
        port map (
      I0 => \^bus_wide_gen.split_cnt_buf_reg[0]\,
      I1 => \^q_reg[8]_0\,
      I2 => \bus_wide_gen.data_buf_reg[16]\,
      I3 => rdata_ack_t,
      O => \^bus_wide_gen.last_split\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \^bus_wide_gen.last_split\,
      I1 => \^bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \^bus_wide_gen.split_cnt_buf\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      I4 => ap_rst_n,
      O => \bus_wide_gen.split_cnt_buf_reg[0]_0\
    );
\could_multi_bursts.ARVALID_Dummy_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53500000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => m_axi_B_ARREADY,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I4 => ap_rst_n,
      O => invalid_len_event_reg2_reg
    );
\could_multi_bursts.araddr_buf[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I1 => m_axi_B_ARREADY,
      I2 => \^fifo_burst_ready\,
      I3 => \could_multi_bursts.loop_cnt_reg[0]\,
      I4 => fifo_rctl_ready,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.araddr_buf[31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_4\(1),
      I1 => \could_multi_bursts.sect_handling_reg_4\(0),
      I2 => \could_multi_bursts.sect_handling_reg_4\(2),
      I3 => \could_multi_bursts.sect_handling_reg_4\(3),
      I4 => \could_multi_bursts.sect_handling_reg_4\(4),
      I5 => \could_multi_bursts.sect_handling_reg_4\(5),
      O => \^could_multi_bursts.loop_cnt_reg[1]\
    );
\could_multi_bursts.arlen_buf[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__1_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__1_n_1\,
      I2 => \could_multi_bursts.sect_handling_reg_3\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__1_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__1_n_1\,
      I2 => \could_multi_bursts.sect_handling_reg_3\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__1_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__1_n_1\,
      I2 => \could_multi_bursts.sect_handling_reg_3\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__1_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__1_n_1\,
      I2 => \could_multi_bursts.sect_handling_reg_3\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_3\(7),
      I1 => \could_multi_bursts.sect_handling_reg_4\(3),
      I2 => \could_multi_bursts.sect_handling_reg_4\(4),
      I3 => \could_multi_bursts.sect_handling_reg_3\(8),
      I4 => \could_multi_bursts.sect_handling_reg_4\(5),
      I5 => \could_multi_bursts.sect_handling_reg_3\(9),
      O => \could_multi_bursts.arlen_buf[3]_i_2__1_n_1\
    );
\could_multi_bursts.arlen_buf[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_3\(4),
      I1 => \could_multi_bursts.sect_handling_reg_4\(0),
      I2 => \could_multi_bursts.sect_handling_reg_4\(1),
      I3 => \could_multi_bursts.sect_handling_reg_3\(5),
      I4 => \could_multi_bursts.sect_handling_reg_4\(2),
      I5 => \could_multi_bursts.sect_handling_reg_3\(6),
      O => \could_multi_bursts.arlen_buf[3]_i_3__1_n_1\
    );
\could_multi_bursts.loop_cnt[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFF0"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__1_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__1_n_1\,
      I2 => \could_multi_bursts.loop_cnt_reg[0]\,
      I3 => rreq_handling_reg_1,
      I4 => \^could_multi_bursts.next_loop\,
      O => \could_multi_bursts.sect_handling_reg_1\
    );
\data_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \pout[2]_i_2__1_n_1\,
      I5 => data_vld_reg_n_1,
      O => \data_vld_i_1__5_n_1\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_1\,
      Q => data_vld_reg_n_1,
      R => ap_rst_n_inv
    );
\dout_buf[34]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.tail_split\,
      I1 => \empty_n_i_2__3_n_1\,
      O => \^q_reg[8]_0\
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5775577555555775"
    )
        port map (
      I0 => burst_valid,
      I1 => \empty_n_i_2__3_n_1\,
      I2 => \^bus_wide_gen.split_cnt_buf_reg[0]\,
      I3 => \bus_wide_gen.tail_split\,
      I4 => \bus_wide_gen.data_buf_reg[16]\,
      I5 => rdata_ack_t,
      O => pop0
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => rreq_handling_reg_1,
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \^bus_wide_gen.len_cnt_reg[6]\,
      I1 => \empty_n_i_5__0_n_1\,
      I2 => \q_reg_n_1_[0]\,
      I3 => \bus_wide_gen.data_buf[15]_i_4__1\(0),
      I4 => \q_reg_n_1_[1]\,
      I5 => \bus_wide_gen.data_buf[15]_i_4__1\(1),
      O => \empty_n_i_2__3_n_1\
    );
\empty_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00FFFF"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__1_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__1_n_1\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.loop_cnt_reg[0]\,
      I4 => rreq_handling_reg_1,
      O => \^could_multi_bursts.sect_handling_reg\
    );
\empty_n_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      I1 => \^q_reg[9]_0\,
      O => \^bus_wide_gen.split_cnt_buf_reg[0]\
    );
\empty_n_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_4__1\(6),
      I1 => \bus_wide_gen.data_buf[15]_i_4__1\(5),
      I2 => \bus_wide_gen.data_buf[15]_i_4__1\(4),
      I3 => \bus_wide_gen.data_buf[15]_i_4__1\(7),
      I4 => burst_valid,
      I5 => beat_valid,
      O => \^bus_wide_gen.len_cnt_reg[6]\
    );
\empty_n_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \q_reg_n_1_[3]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__1\(3),
      I2 => \q_reg_n_1_[2]\,
      I3 => \bus_wide_gen.data_buf[15]_i_4__1\(2),
      O => \empty_n_i_5__0_n_1\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_1,
      Q => burst_valid,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_burst_ready\,
      I2 => \full_n_i_2__8_n_1\,
      I3 => data_vld_reg_n_1,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => \pout[2]_i_2__1_n_1\,
      O => \full_n_i_1__8_n_1\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_1_[2]\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      O => \full_n_i_2__8_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_1\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\invalid_len_event_reg2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_2\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_1\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_1\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_1\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_1\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_1\
    );
\mem_reg[4][8]_srl5_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__1_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__1_n_1\,
      I2 => \sect_end_buf_reg[1]_0\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_1\
    );
\mem_reg[4][9]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_2\(0),
      I1 => \^could_multi_bursts.loop_cnt_reg[1]\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55FF5555A800A8"
    )
        port map (
      I0 => \pout[2]_i_2__1_n_1\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[2]\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => data_vld_reg_n_1,
      I5 => \pout_reg_n_1_[0]\,
      O => \pout[0]_i_1__1_n_1\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC003077FF8800"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \pout_reg_n_1_[2]\,
      I3 => \pout_reg_n_1_[0]\,
      I4 => \pout_reg_n_1_[1]\,
      I5 => \pout[2]_i_2__1_n_1\,
      O => \pout[1]_i_1__1_n_1\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0C078F0F0F0"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \pout_reg_n_1_[2]\,
      I3 => \pout_reg_n_1_[0]\,
      I4 => \pout_reg_n_1_[1]\,
      I5 => \pout[2]_i_2__1_n_1\,
      O => \pout[2]_i_1__1_n_1\
    );
\pout[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000220AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => full_n_reg_0,
      I2 => \bus_wide_gen.tail_split\,
      I3 => \^bus_wide_gen.split_cnt_buf_reg[0]\,
      I4 => \empty_n_i_2__3_n_1\,
      I5 => burst_valid,
      O => \pout[2]_i_2__1_n_1\
    );
\pout[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEB0000"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => \^q_reg[8]_0\,
      I2 => \^bus_wide_gen.split_cnt_buf_reg[0]\,
      I3 => \pout_reg[3]\,
      I4 => \pout_reg[3]_0\,
      I5 => \pout_reg[3]_1\,
      O => empty_n_reg_0
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__1_n_1\,
      Q => \pout_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__1_n_1\,
      Q => \pout_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__1_n_1\,
      Q => \pout_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_1\,
      Q => \q_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_1\,
      Q => \q_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_1\,
      Q => \q_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_1\,
      Q => \q_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_1\,
      Q => \bus_wide_gen.tail_split\,
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_1\,
      Q => \^q_reg[9]_1\(0),
      R => ap_rst_n_inv
    );
\rreq_handling_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => rreq_handling_reg_2,
      I2 => invalid_len_event,
      I3 => \sect_end_buf_reg[1]\(0),
      I4 => \^could_multi_bursts.sect_handling_reg\,
      O => rreq_handling_reg_0
    );
\sect_addr_buf[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7775"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => rreq_handling_reg_1,
      I2 => fifo_rreq_valid,
      I3 => rreq_handling_reg_2,
      O => rreq_handling_reg(0)
    );
\sect_end_buf[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(0),
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => \sect_end_buf_reg[1]_0\,
      O => \end_addr_buf_reg[1]\
    );
\sect_len_buf[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => CO(0),
      I3 => Q(0),
      I4 => \sect_len_buf_reg[9]\(1),
      I5 => \sect_len_buf_reg[9]_0\(0),
      O => \start_addr_buf_reg[2]\
    );
\sect_len_buf[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(2),
      I4 => \sect_len_buf_reg[9]_0\(1),
      I5 => Q(1),
      O => \end_addr_buf_reg[3]\
    );
\sect_len_buf[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(3),
      I4 => \sect_len_buf_reg[9]_0\(2),
      I5 => Q(2),
      O => \end_addr_buf_reg[4]\
    );
\sect_len_buf[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => CO(0),
      I3 => Q(3),
      I4 => \sect_len_buf_reg[9]\(4),
      I5 => \sect_len_buf_reg[9]_0\(3),
      O => \start_addr_buf_reg[5]\
    );
\sect_len_buf[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(5),
      I4 => \sect_len_buf_reg[9]_0\(4),
      I5 => Q(4),
      O => \end_addr_buf_reg[6]\
    );
\sect_len_buf[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => CO(0),
      I3 => Q(5),
      I4 => \sect_len_buf_reg[9]\(6),
      I5 => \sect_len_buf_reg[9]_0\(5),
      O => \start_addr_buf_reg[7]\
    );
\sect_len_buf[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => CO(0),
      I3 => Q(6),
      I4 => \sect_len_buf_reg[9]\(7),
      I5 => \sect_len_buf_reg[9]_0\(6),
      O => \start_addr_buf_reg[8]\
    );
\sect_len_buf[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => CO(0),
      I3 => Q(7),
      I4 => \sect_len_buf_reg[9]\(8),
      I5 => \sect_len_buf_reg[9]_0\(7),
      O => \start_addr_buf_reg[9]\
    );
\sect_len_buf[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => CO(0),
      I3 => Q(8),
      I4 => \sect_len_buf_reg[9]\(9),
      I5 => \sect_len_buf_reg[9]_0\(8),
      O => \start_addr_buf_reg[10]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
\sect_len_buf[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(10),
      I4 => \sect_len_buf_reg[9]_0\(9),
      I5 => Q(9),
      O => \end_addr_buf_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_B_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    \q_reg[32]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_rreq_valid_buf_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \start_addr_reg[1]\ : in STD_LOGIC;
    \start_addr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_reg[1]_1\ : in STD_LOGIC;
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \last_sect_carry__0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \end_addr_buf_reg[31]_0\ : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \last_sect_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_B_m_axi_fifo__parameterized0\ : entity is "fc_B_m_axi_fifo";
end \system_fc_0_0_fc_B_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \system_fc_0_0_fc_B_m_axi_fifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \data_vld_i_1__6_n_1\ : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal fifo_rreq_valid_buf_i_2_n_1 : STD_LOGIC;
  signal \full_n_i_1__10_n_1\ : STD_LOGIC;
  signal \full_n_i_2__7_n_1\ : STD_LOGIC;
  signal \full_n_i_3__3_n_1\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_1\ : STD_LOGIC;
  signal \pout[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_2__2_n_1\ : STD_LOGIC;
  signal \pout_reg_n_1_[0]\ : STD_LOGIC;
  signal \pout_reg_n_1_[1]\ : STD_LOGIC;
  signal \pout_reg_n_1_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \fifo_rreq_valid_buf_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_2 : label is "soft_lutpair34";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__1\ : label is "soft_lutpair41";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(32),
      O => S(1)
    );
\align_len0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(31),
      O => S(0)
    );
\align_len[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \start_addr_reg[1]_1\,
      I2 => \start_addr_reg[1]_0\(0),
      I3 => \start_addr_reg[1]\,
      O => empty_n_reg_0(0)
    );
\data_vld_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \pout[2]_i_2__2_n_1\,
      I5 => data_vld_reg_n_1,
      O => \data_vld_i_1__6_n_1\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__6_n_1\,
      Q => data_vld_reg_n_1,
      R => ap_rst_n_inv
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => data_vld_reg_n_1,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_inv
    );
\fifo_rreq_valid_buf_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rreq_valid_buf_i_2_n_1,
      O => fifo_rreq_valid_buf_reg(0)
    );
fifo_rreq_valid_buf_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F111F1"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\,
      I1 => \^fifo_rreq_valid\,
      I2 => \start_addr_reg[1]_1\,
      I3 => \start_addr_reg[1]_0\(0),
      I4 => \start_addr_reg[1]\,
      O => fifo_rreq_valid_buf_i_2_n_1
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBBBFBFB"
    )
        port map (
      I0 => \pout[2]_i_2__2_n_1\,
      I1 => ap_rst_n,
      I2 => \^rs2f_rreq_ack\,
      I3 => \full_n_i_2__7_n_1\,
      I4 => \full_n_i_3__3_n_1\,
      I5 => \pout_reg_n_1_[2]\,
      O => \full_n_i_1__10_n_1\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FFFFFFFFFFFFFF"
    )
        port map (
      I0 => push,
      I1 => \start_addr_reg[1]\,
      I2 => \start_addr_reg[1]_0\(0),
      I3 => \start_addr_reg[1]_1\,
      I4 => \^fifo_rreq_valid\,
      I5 => data_vld_reg_n_1,
      O => \full_n_i_2__7_n_1\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_1_[0]\,
      I1 => \pout_reg_n_1_[1]\,
      O => \full_n_i_3__3_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_1\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^fifo_rreq_valid\,
      I2 => \^q\(32),
      O => \q_reg[32]_0\
    );
\last_sect_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(7),
      I1 => \last_sect_carry__0\(8),
      I2 => \last_sect_carry__0_0\(6),
      I3 => \last_sect_carry__0\(7),
      O => \end_addr_buf_reg[31]\(2)
    );
\last_sect_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(6),
      I1 => \last_sect_carry__0_0\(5),
      I2 => \last_sect_carry__0\(4),
      I3 => \last_sect_carry__0_0\(3),
      I4 => \last_sect_carry__0_0\(4),
      I5 => \last_sect_carry__0\(5),
      O => \end_addr_buf_reg[31]\(1)
    );
\last_sect_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(2),
      I1 => \last_sect_carry__0\(3),
      I2 => \last_sect_carry__0\(1),
      I3 => \last_sect_carry__0_0\(0),
      I4 => \last_sect_carry__0\(2),
      I5 => \last_sect_carry__0_0\(1),
      O => \end_addr_buf_reg[31]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(0),
      Q => \mem_reg[4][0]_srl5_n_1\
    );
\mem_reg[4][0]_srl5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => data_vld_reg_0(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(10),
      Q => \mem_reg[4][10]_srl5_n_1\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(11),
      Q => \mem_reg[4][11]_srl5_n_1\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(12),
      Q => \mem_reg[4][12]_srl5_n_1\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(13),
      Q => \mem_reg[4][13]_srl5_n_1\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(14),
      Q => \mem_reg[4][14]_srl5_n_1\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(15),
      Q => \mem_reg[4][15]_srl5_n_1\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(16),
      Q => \mem_reg[4][16]_srl5_n_1\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(17),
      Q => \mem_reg[4][17]_srl5_n_1\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(18),
      Q => \mem_reg[4][18]_srl5_n_1\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(19),
      Q => \mem_reg[4][19]_srl5_n_1\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(1),
      Q => \mem_reg[4][1]_srl5_n_1\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(20),
      Q => \mem_reg[4][20]_srl5_n_1\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(21),
      Q => \mem_reg[4][21]_srl5_n_1\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(22),
      Q => \mem_reg[4][22]_srl5_n_1\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(23),
      Q => \mem_reg[4][23]_srl5_n_1\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(24),
      Q => \mem_reg[4][24]_srl5_n_1\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(25),
      Q => \mem_reg[4][25]_srl5_n_1\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(26),
      Q => \mem_reg[4][26]_srl5_n_1\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(27),
      Q => \mem_reg[4][27]_srl5_n_1\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(28),
      Q => \mem_reg[4][28]_srl5_n_1\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(29),
      Q => \mem_reg[4][29]_srl5_n_1\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(2),
      Q => \mem_reg[4][2]_srl5_n_1\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(30),
      Q => \mem_reg[4][30]_srl5_n_1\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_1\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][34]_srl5_n_1\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(3),
      Q => \mem_reg[4][3]_srl5_n_1\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(4),
      Q => \mem_reg[4][4]_srl5_n_1\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(5),
      Q => \mem_reg[4][5]_srl5_n_1\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(6),
      Q => \mem_reg[4][6]_srl5_n_1\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(7),
      Q => \mem_reg[4][7]_srl5_n_1\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(8),
      Q => \mem_reg[4][8]_srl5_n_1\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(9),
      Q => \mem_reg[4][9]_srl5_n_1\
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF0FF0EF00E00"
    )
        port map (
      I0 => \pout_reg_n_1_[1]\,
      I1 => \pout_reg_n_1_[2]\,
      I2 => push,
      I3 => \pout[2]_i_2__2_n_1\,
      I4 => data_vld_reg_n_1,
      I5 => \pout_reg_n_1_[0]\,
      O => \pout[0]_i_1__1_n_1\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFF3F320200C00"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \pout[2]_i_2__2_n_1\,
      I2 => push,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \pout_reg_n_1_[0]\,
      I5 => \pout_reg_n_1_[1]\,
      O => \pout[1]_i_1__1_n_1\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00F300"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \pout[2]_i_2__2_n_1\,
      I2 => push,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \pout_reg_n_1_[0]\,
      I5 => \pout_reg_n_1_[1]\,
      O => \pout[2]_i_1__1_n_1\
    );
\pout[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \start_addr_reg[1]\,
      I2 => \start_addr_reg[1]_0\(0),
      I3 => \start_addr_reg[1]_1\,
      I4 => \^fifo_rreq_valid\,
      O => \pout[2]_i_2__2_n_1\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__1_n_1\,
      Q => \pout_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__1_n_1\,
      Q => \pout_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__1_n_1\,
      Q => \pout_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][0]_srl5_n_1\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][10]_srl5_n_1\,
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][11]_srl5_n_1\,
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][12]_srl5_n_1\,
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][13]_srl5_n_1\,
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][14]_srl5_n_1\,
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][15]_srl5_n_1\,
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][16]_srl5_n_1\,
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][17]_srl5_n_1\,
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][18]_srl5_n_1\,
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][19]_srl5_n_1\,
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][1]_srl5_n_1\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][20]_srl5_n_1\,
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][21]_srl5_n_1\,
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][22]_srl5_n_1\,
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][23]_srl5_n_1\,
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][24]_srl5_n_1\,
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][25]_srl5_n_1\,
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][26]_srl5_n_1\,
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][27]_srl5_n_1\,
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][28]_srl5_n_1\,
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][29]_srl5_n_1\,
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][2]_srl5_n_1\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][30]_srl5_n_1\,
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][32]_srl5_n_1\,
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][34]_srl5_n_1\,
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][3]_srl5_n_1\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][4]_srl5_n_1\,
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][5]_srl5_n_1\,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][6]_srl5_n_1\,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][7]_srl5_n_1\,
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][8]_srl5_n_1\,
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][9]_srl5_n_1\,
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(0),
      I1 => \last_sect_carry__0\(0),
      I2 => fifo_rreq_valid_buf_i_2_n_1,
      O => D(0)
    );
\sect_cnt[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(9),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(10),
      O => D(10)
    );
\sect_cnt[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(10),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(11),
      O => D(11)
    );
\sect_cnt[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(11),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(12),
      O => D(12)
    );
\sect_cnt[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(12),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(13),
      O => D(13)
    );
\sect_cnt[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(13),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(14),
      O => D(14)
    );
\sect_cnt[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(14),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(15),
      O => D(15)
    );
\sect_cnt[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(15),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(16),
      O => D(16)
    );
\sect_cnt[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(16),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(17),
      O => D(17)
    );
\sect_cnt[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(17),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(18),
      O => D(18)
    );
\sect_cnt[19]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(18),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(19),
      O => D(19)
    );
\sect_cnt[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(0),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(1),
      O => D(1)
    );
\sect_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(1),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(2),
      O => D(2)
    );
\sect_cnt[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(2),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(3),
      O => D(3)
    );
\sect_cnt[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(3),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(4),
      O => D(4)
    );
\sect_cnt[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(4),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(5),
      O => D(5)
    );
\sect_cnt[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(5),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(6),
      O => D(6)
    );
\sect_cnt[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(6),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(7),
      O => D(7)
    );
\sect_cnt[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(7),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(8),
      O => D(8)
    );
\sect_cnt[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(8),
      I1 => fifo_rreq_valid_buf_i_2_n_1,
      I2 => \sect_cnt_reg[19]\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_B_m_axi_fifo__parameterized1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \pout_reg[3]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    data_vld_reg_1 : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    \pout[3]_i_5__1\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    m_axi_B_ARREADY : in STD_LOGIC;
    \pout[3]_i_5__1_0\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_B_m_axi_fifo__parameterized1\ : entity is "fc_B_m_axi_fifo";
end \system_fc_0_0_fc_B_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \system_fc_0_0_fc_B_m_axi_fifo__parameterized1\ is
  signal \data_vld_i_1__7_n_1\ : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal \empty_n_i_1__5_n_1\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__9_n_1\ : STD_LOGIC;
  signal \full_n_i_2__9_n_1\ : STD_LOGIC;
  signal \pout[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \pout[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \pout[3]_i_2__1_n_1\ : STD_LOGIC;
  signal \pout[3]_i_3__1_n_1\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__9\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pout[0]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pout[1]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \pout[2]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \pout[3]_i_2__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pout[3]_i_3__1\ : label is "soft_lutpair31";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  fifo_rctl_ready <= \^fifo_rctl_ready\;
\data_vld_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FABA"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3__1_n_1\,
      I2 => data_vld_reg_n_1,
      I3 => data_vld_reg_1,
      O => \data_vld_i_1__7_n_1\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__7_n_1\,
      Q => data_vld_reg_n_1,
      R => ap_rst_n_inv
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => beat_valid,
      I2 => empty_n_reg_1(0),
      I3 => E(0),
      I4 => data_vld_reg_n_1,
      O => \empty_n_i_1__5_n_1\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_1\,
      Q => \^empty_n_reg_0\,
      R => ap_rst_n_inv
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFDDFFDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_rctl_ready\,
      I2 => \full_n_i_2__9_n_1\,
      I3 => data_vld_reg_1,
      I4 => \could_multi_bursts.next_loop\,
      I5 => data_vld_reg_n_1,
      O => \full_n_i_1__9_n_1\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => pout_reg(0),
      I3 => pout_reg(1),
      O => \full_n_i_2__9_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_1\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__1_n_1\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => data_vld_reg_1,
      I1 => \could_multi_bursts.next_loop\,
      I2 => pout_reg(0),
      I3 => pout_reg(1),
      O => \pout[1]_i_1__1_n_1\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80EA15"
    )
        port map (
      I0 => pout_reg(0),
      I1 => data_vld_reg_1,
      I2 => \could_multi_bursts.next_loop\,
      I3 => pout_reg(2),
      I4 => pout_reg(1),
      O => \pout[2]_i_1__1_n_1\
    );
\pout[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A010"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3__1_n_1\,
      I2 => data_vld_reg_n_1,
      I3 => data_vld_reg_1,
      O => \pout[3]_i_1__1_n_1\
    );
\pout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => \pout_reg[3]_0\,
      I3 => pout_reg(1),
      I4 => pout_reg(0),
      O => \pout[3]_i_2__1_n_1\
    );
\pout[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3__1_n_1\
    );
\pout[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF7FFF7FFF"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \^fifo_rctl_ready\,
      I2 => \pout[3]_i_5__1\,
      I3 => fifo_burst_ready,
      I4 => m_axi_B_ARREADY,
      I5 => \pout[3]_i_5__1_0\,
      O => data_vld_reg_0
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_1\,
      D => \pout[0]_i_1__1_n_1\,
      Q => pout_reg(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_1\,
      D => \pout[1]_i_1__1_n_1\,
      Q => pout_reg(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_1\,
      D => \pout[2]_i_1__1_n_1\,
      Q => pout_reg(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_1\,
      D => \pout[3]_i_2__1_n_1\,
      Q => pout_reg(3),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_B_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    W_ARREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rs2f_rreq_ack : in STD_LOGIC;
    \data_p2_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_B_m_axi_reg_slice : entity is "fc_B_m_axi_reg_slice";
end system_fc_0_0_fc_B_m_axi_reg_slice;

architecture STRUCTURE of system_fc_0_0_fc_B_m_axi_reg_slice is
  signal \data_p1[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[30]_i_2__1_n_1\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_1\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__3_n_1\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_1\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
begin
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000080FF00"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => W_ARREADY,
      I2 => Q(0),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FF80007F0080"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => W_ARREADY,
      I2 => Q(0),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => \^s_ready_t_reg_0\,
      I3 => W_ARREADY,
      I4 => Q(0),
      I5 => \ap_CS_fsm_reg[1]_1\(0),
      O => D(0)
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1__1_n_1\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1__1_n_1\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1__1_n_1\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1__1_n_1\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1__1_n_1\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1__1_n_1\
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1__2_n_1\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1__1_n_1\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1__1_n_1\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1__1_n_1\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1__1_n_1\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1__1_n_1\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1__1_n_1\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1__1_n_1\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1__1_n_1\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1__1_n_1\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1__1_n_1\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1__1_n_1\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1__1_n_1\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1__1_n_1\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1__1_n_1\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_1__1_n_1\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__1_n_1\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D40404040404040"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \^s_ready_t_reg_0\,
      I4 => W_ARREADY,
      I5 => Q(0),
      O => load_p1
    );
\data_p1[30]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(30),
      O => \data_p1[30]_i_2__1_n_1\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1__1_n_1\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1__1_n_1\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1__1_n_1\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1__1_n_1\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__1_n_1\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1__1_n_1\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1__1_n_1\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_2__1_n_1\,
      Q => \data_p1_reg[30]_0\(30),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_1\,
      Q => \data_p1_reg[30]_0\(9),
      R => '0'
    );
\data_p2[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => Q(0),
      I2 => W_ARREADY,
      O => E(0)
    );
\data_p2[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => W_ARREADY,
      I2 => Q(0),
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAAAAFF2AFF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => W_ARREADY,
      I2 => Q(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__3_n_1\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_1\,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC4C4C4C4C4C4C4C"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^state_reg[0]_0\(0),
      I2 => state(1),
      I3 => Q(0),
      I4 => W_ARREADY,
      I5 => \^s_ready_t_reg_0\,
      O => \state[0]_i_1__3_n_1\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => Q(0),
      I1 => W_ARREADY,
      I2 => \^s_ready_t_reg_0\,
      I3 => state(1),
      I4 => \^state_reg[0]_0\(0),
      I5 => rs2f_rreq_ack,
      O => \state[1]_i_1__3_n_1\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__3_n_1\,
      Q => \^state_reg[0]_0\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_1\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_B_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    \data_p1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_ready_t_reg_0 : in STD_LOGIC;
    \data_p2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_B_m_axi_reg_slice__parameterized0\ : entity is "fc_B_m_axi_reg_slice";
end \system_fc_0_0_fc_B_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \system_fc_0_0_fc_B_m_axi_reg_slice__parameterized0\ is
  signal B_RVALID : STD_LOGIC;
  signal \data_p1[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[10]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[13]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[14]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[15]_i_2_n_1\ : STD_LOGIC;
  signal \data_p1[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[9]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__4_n_1\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \state[1]_i_1__4_n_1\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1__4\ : label is "soft_lutpair45";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pout[2]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \state[0]_i_1__4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \state[1]_i_1__4\ : label is "soft_lutpair47";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002C2C2C"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => B_RVALID,
      I4 => Q(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF8030803080308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => B_RVALID,
      I5 => Q(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => B_RVALID,
      I1 => Q(1),
      I2 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => B_RVALID,
      O => D(1)
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[0]\,
      O => \data_p1[0]_i_1__2_n_1\
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[10]\,
      O => \data_p1[10]_i_1__2_n_1\
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[11]\,
      O => \data_p1[11]_i_1__2_n_1\
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[12]\,
      O => \data_p1[12]_i_1__2_n_1\
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[13]\,
      O => \data_p1[13]_i_1__2_n_1\
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[14]\,
      O => \data_p1[14]_i_1__2_n_1\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40D54000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => Q(1),
      I2 => B_RVALID,
      I3 => \state__0\(0),
      I4 => s_ready_t_reg_0,
      O => load_p1
    );
\data_p1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[15]\,
      O => \data_p1[15]_i_2_n_1\
    );
\data_p1[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[1]\,
      O => \data_p1[1]_i_1__2_n_1\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[2]\,
      O => \data_p1[2]_i_1__2_n_1\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[3]\,
      O => \data_p1[3]_i_1__2_n_1\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[4]\,
      O => \data_p1[4]_i_1__2_n_1\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[5]\,
      O => \data_p1[5]_i_1__2_n_1\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[6]\,
      O => \data_p1[6]_i_1__2_n_1\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[7]\,
      O => \data_p1[7]_i_1__2_n_1\
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[8]\,
      O => \data_p1[8]_i_1__2_n_1\
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[9]\,
      O => \data_p1[9]_i_1__2_n_1\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_2_n_1\,
      Q => \data_p1_reg[15]_0\(15),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__2_n_1\,
      Q => \data_p1_reg[15]_0\(9),
      R => '0'
    );
\data_p2[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(0),
      Q => \data_p2_reg_n_1_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(10),
      Q => \data_p2_reg_n_1_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(11),
      Q => \data_p2_reg_n_1_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(12),
      Q => \data_p2_reg_n_1_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(13),
      Q => \data_p2_reg_n_1_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(14),
      Q => \data_p2_reg_n_1_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(15),
      Q => \data_p2_reg_n_1_[15]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(1),
      Q => \data_p2_reg_n_1_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(2),
      Q => \data_p2_reg_n_1_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(3),
      Q => \data_p2_reg_n_1_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(4),
      Q => \data_p2_reg_n_1_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(5),
      Q => \data_p2_reg_n_1_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(6),
      Q => \data_p2_reg_n_1_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(7),
      Q => \data_p2_reg_n_1_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(8),
      Q => \data_p2_reg_n_1_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(9),
      Q => \data_p2_reg_n_1_[9]\,
      R => '0'
    );
\pout[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \^rdata_ack_t\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\s_ready_t_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF77730003333"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(1),
      I2 => B_RVALID,
      I3 => Q(1),
      I4 => \state__0\(0),
      I5 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__4_n_1\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__4_n_1\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => Q(1),
      I1 => B_RVALID,
      I2 => state(1),
      I3 => s_ready_t_reg_0,
      I4 => \^rdata_ack_t\,
      O => \state[0]_i_1__4_n_1\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => state(1),
      I2 => B_RVALID,
      I3 => Q(1),
      O => \state[1]_i_1__4_n_1\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__4_n_1\,
      Q => B_RVALID,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__4_n_1\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_CTRL_s_axi is
  port (
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_weight_V_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_out_V_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_bias_V_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_in_V_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_CTRL_s_axi : entity is "fc_CTRL_s_axi";
end system_fc_0_0_fc_CTRL_s_axi;

architecture STRUCTURE of system_fc_0_0_fc_CTRL_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_1\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_1\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_1\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_1\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_1\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_1 : STD_LOGIC;
  signal int_ap_done_i_2_n_1 : STD_LOGIC;
  signal int_ap_done_i_3_n_1 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_1 : STD_LOGIC;
  signal int_auto_restart : STD_LOGIC;
  signal int_auto_restart_i_1_n_1 : STD_LOGIC;
  signal int_bias_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_bias_V[31]_i_1_n_1\ : STD_LOGIC;
  signal \int_bias_V[31]_i_3_n_1\ : STD_LOGIC;
  signal \^int_bias_v_reg[31]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \int_bias_V_reg_n_1_[0]\ : STD_LOGIC;
  signal int_gie_i_1_n_1 : STD_LOGIC;
  signal int_gie_i_2_n_1 : STD_LOGIC;
  signal int_gie_reg_n_1 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_1\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_1\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_1\ : STD_LOGIC;
  signal \int_ier_reg_n_1_[0]\ : STD_LOGIC;
  signal int_in_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^int_in_v_reg[31]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \int_in_V_reg_n_1_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_1\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_1\ : STD_LOGIC;
  signal \int_isr_reg_n_1_[0]\ : STD_LOGIC;
  signal int_out_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_out_V[31]_i_1_n_1\ : STD_LOGIC;
  signal \^int_out_v_reg[31]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \int_out_V_reg_n_1_[0]\ : STD_LOGIC;
  signal int_weight_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_weight_V[31]_i_1_n_1\ : STD_LOGIC;
  signal \^int_weight_v_reg[31]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \int_weight_V_reg_n_1_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[0]_i_2_n_1\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_1\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_1\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_1\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_1\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_1\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_1\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_1\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_1\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_1\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_1\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_1\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_1\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_1\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_1_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair84";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \IN_addr_reg_672[30]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of int_ap_done_i_3 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_bias_V[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_bias_V[10]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_bias_V[11]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_bias_V[12]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_bias_V[13]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_bias_V[14]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_bias_V[15]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_bias_V[16]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_bias_V[17]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_bias_V[18]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_bias_V[19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_bias_V[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_bias_V[20]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_bias_V[21]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_bias_V[22]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_bias_V[23]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_bias_V[24]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_bias_V[25]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_bias_V[26]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_bias_V[27]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_bias_V[28]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_bias_V[29]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_bias_V[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_bias_V[30]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_bias_V[31]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_bias_V[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_bias_V[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_bias_V[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_bias_V[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_bias_V[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_bias_V[8]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_bias_V[9]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_in_V[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_in_V[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_in_V[11]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_in_V[12]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_in_V[13]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_in_V[14]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_in_V[15]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_in_V[16]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_in_V[17]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_in_V[18]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_in_V[19]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_in_V[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_in_V[20]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_in_V[21]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_in_V[22]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_in_V[23]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_in_V[24]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_in_V[25]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_in_V[26]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_in_V[27]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_in_V[28]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_in_V[29]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_in_V[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_in_V[30]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_in_V[31]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_in_V[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_in_V[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_in_V[5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_in_V[6]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_in_V[7]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_in_V[8]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_in_V[9]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_out_V[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_out_V[10]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_out_V[11]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_out_V[12]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_out_V[13]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_out_V[14]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_out_V[15]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_out_V[16]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_out_V[17]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_out_V[18]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_out_V[19]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_out_V[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_out_V[20]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_out_V[21]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_out_V[22]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_out_V[23]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_out_V[24]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_out_V[25]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_out_V[26]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_out_V[27]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_out_V[28]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_out_V[29]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_out_V[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_out_V[30]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_out_V[31]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_out_V[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_out_V[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_out_V[5]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_out_V[6]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_out_V[7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_out_V[8]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_out_V[9]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_weight_V[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_weight_V[10]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_weight_V[11]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_weight_V[12]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_weight_V[13]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_weight_V[14]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_weight_V[15]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_weight_V[16]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_weight_V[17]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_weight_V[18]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_weight_V[19]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_weight_V[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_weight_V[20]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_weight_V[21]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_weight_V[22]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_weight_V[23]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_weight_V[24]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_weight_V[25]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_weight_V[26]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_weight_V[27]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_weight_V[28]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_weight_V[29]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_weight_V[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_weight_V[30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_weight_V[31]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_weight_V[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_weight_V[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_weight_V[5]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_weight_V[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_weight_V[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_weight_V[8]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_weight_V[9]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rdata[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rdata[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rdata[7]_i_1\ : label is "soft_lutpair86";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  \int_bias_V_reg[31]_0\(30 downto 0) <= \^int_bias_v_reg[31]_0\(30 downto 0);
  \int_in_V_reg[31]_0\(30 downto 0) <= \^int_in_v_reg[31]_0\(30 downto 0);
  \int_out_V_reg[31]_0\(30 downto 0) <= \^int_out_v_reg[31]_0\(30 downto 0);
  \int_weight_V_reg[31]_0\(30 downto 0) <= \^int_weight_v_reg[31]_0\(30 downto 0);
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FDD"
    )
        port map (
      I0 => \^s_axi_ctrl_rvalid\,
      I1 => s_axi_CTRL_RREADY,
      I2 => s_axi_CTRL_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[1]_i_1_n_1\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_ARVALID,
      O => \FSM_onehot_rstate[2]_i_1_n_1\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_1\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_1\,
      Q => \^s_axi_ctrl_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF353035"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \^s_axi_ctrl_bvalid\,
      I4 => s_axi_CTRL_BREADY,
      O => \FSM_onehot_wstate[1]_i_1_n_1\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_AWVALID,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_1\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => s_axi_CTRL_BREADY,
      I3 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_1\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_1\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_1\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_1\,
      Q => \^s_axi_ctrl_bvalid\,
      R => ap_rst_n_inv
    );
\IN_addr_reg_672[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => E(0)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222272222222"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[0]\,
      I4 => \ap_CS_fsm_reg[0]_0\,
      I5 => \ap_CS_fsm_reg[0]_1\,
      O => D(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFF0000"
    )
        port map (
      I0 => int_ap_done_i_2_n_1,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => ar_hs,
      I3 => int_ap_done_i_3_n_1,
      I4 => ap_done,
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_1
    );
int_ap_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      O => int_ap_done_i_2_n_1
    );
int_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      O => int_ap_done_i_3_n_1
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_1,
      Q => int_ap_done,
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg[0]\,
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg[0]_1\,
      O => ap_done
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_done,
      Q => int_ap_ready,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => int_auto_restart,
      I1 => ap_done,
      I2 => int_ap_start3_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_1
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \int_ier[1]_i_2_n_1\,
      I2 => \waddr_reg_n_1_[4]\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => \waddr_reg_n_1_[3]\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_1,
      Q => ap_start,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \waddr_reg_n_1_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_1_[4]\,
      I4 => \int_ier[1]_i_2_n_1\,
      I5 => int_auto_restart,
      O => int_auto_restart_i_1_n_1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_1,
      Q => int_auto_restart,
      R => ap_rst_n_inv
    );
\int_bias_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_bias_V_reg_n_1_[0]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_bias_V0(0)
    );
\int_bias_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_bias_V0(10)
    );
\int_bias_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_bias_V0(11)
    );
\int_bias_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_bias_V0(12)
    );
\int_bias_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_bias_V0(13)
    );
\int_bias_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_bias_V0(14)
    );
\int_bias_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_bias_V0(15)
    );
\int_bias_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(15),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(16),
      O => int_bias_V0(16)
    );
\int_bias_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(17),
      O => int_bias_V0(17)
    );
\int_bias_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(18),
      O => int_bias_V0(18)
    );
\int_bias_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(19),
      O => int_bias_V0(19)
    );
\int_bias_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_bias_V0(1)
    );
\int_bias_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(20),
      O => int_bias_V0(20)
    );
\int_bias_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(21),
      O => int_bias_V0(21)
    );
\int_bias_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(22),
      O => int_bias_V0(22)
    );
\int_bias_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(23),
      O => int_bias_V0(23)
    );
\int_bias_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(23),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(24),
      O => int_bias_V0(24)
    );
\int_bias_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(25),
      O => int_bias_V0(25)
    );
\int_bias_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(26),
      O => int_bias_V0(26)
    );
\int_bias_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(27),
      O => int_bias_V0(27)
    );
\int_bias_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(28),
      O => int_bias_V0(28)
    );
\int_bias_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(29),
      O => int_bias_V0(29)
    );
\int_bias_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_bias_V0(2)
    );
\int_bias_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(30),
      O => int_bias_V0(30)
    );
\int_bias_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \int_bias_V[31]_i_3_n_1\,
      I1 => \waddr_reg_n_1_[4]\,
      I2 => \waddr_reg_n_1_[2]\,
      I3 => \waddr_reg_n_1_[5]\,
      I4 => \waddr_reg_n_1_[3]\,
      O => \int_bias_V[31]_i_1_n_1\
    );
\int_bias_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(31),
      O => int_bias_V0(31)
    );
\int_bias_V[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \waddr_reg_n_1_[1]\,
      I1 => \waddr_reg_n_1_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CTRL_WVALID,
      O => \int_bias_V[31]_i_3_n_1\
    );
\int_bias_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_bias_V0(3)
    );
\int_bias_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_bias_V0(4)
    );
\int_bias_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_bias_V0(5)
    );
\int_bias_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_bias_V0(6)
    );
\int_bias_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_bias_V0(7)
    );
\int_bias_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(7),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_bias_V0(8)
    );
\int_bias_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bias_v_reg[31]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_bias_V0(9)
    );
\int_bias_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(0),
      Q => \int_bias_V_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\int_bias_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(10),
      Q => \^int_bias_v_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(11),
      Q => \^int_bias_v_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(12),
      Q => \^int_bias_v_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(13),
      Q => \^int_bias_v_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(14),
      Q => \^int_bias_v_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(15),
      Q => \^int_bias_v_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(16),
      Q => \^int_bias_v_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(17),
      Q => \^int_bias_v_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(18),
      Q => \^int_bias_v_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(19),
      Q => \^int_bias_v_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(1),
      Q => \^int_bias_v_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(20),
      Q => \^int_bias_v_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(21),
      Q => \^int_bias_v_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(22),
      Q => \^int_bias_v_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(23),
      Q => \^int_bias_v_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(24),
      Q => \^int_bias_v_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(25),
      Q => \^int_bias_v_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(26),
      Q => \^int_bias_v_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(27),
      Q => \^int_bias_v_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(28),
      Q => \^int_bias_v_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(29),
      Q => \^int_bias_v_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(2),
      Q => \^int_bias_v_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(30),
      Q => \^int_bias_v_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(31),
      Q => \^int_bias_v_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(3),
      Q => \^int_bias_v_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(4),
      Q => \^int_bias_v_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(5),
      Q => \^int_bias_v_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(6),
      Q => \^int_bias_v_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(7),
      Q => \^int_bias_v_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(8),
      Q => \^int_bias_v_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_bias_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bias_V[31]_i_1_n_1\,
      D => int_bias_V0(9),
      Q => \^int_bias_v_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_1_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => int_gie_i_2_n_1,
      I4 => int_gie_reg_n_1,
      O => int_gie_i_1_n_1
    );
int_gie_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \waddr_reg_n_1_[2]\,
      I1 => \waddr_reg_n_1_[4]\,
      I2 => \waddr_reg_n_1_[5]\,
      I3 => \int_bias_V[31]_i_3_n_1\,
      O => int_gie_i_2_n_1
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_1,
      Q => int_gie_reg_n_1,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_1_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_1_[4]\,
      I4 => \int_ier[1]_i_2_n_1\,
      I5 => \int_ier_reg_n_1_[0]\,
      O => \int_ier[0]_i_1_n_1\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => \waddr_reg_n_1_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_1_[4]\,
      I4 => \int_ier[1]_i_2_n_1\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_1\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \waddr_reg_n_1_[1]\,
      I1 => \waddr_reg_n_1_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CTRL_WVALID,
      I4 => \waddr_reg_n_1_[5]\,
      I5 => \waddr_reg_n_1_[2]\,
      O => \int_ier[1]_i_2_n_1\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_1\,
      Q => \int_ier_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_1\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_in_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_in_V_reg_n_1_[0]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_in_V0(0)
    );
\int_in_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_in_V0(10)
    );
\int_in_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_in_V0(11)
    );
\int_in_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_in_V0(12)
    );
\int_in_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_in_V0(13)
    );
\int_in_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_in_V0(14)
    );
\int_in_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_in_V0(15)
    );
\int_in_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(15),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(16),
      O => int_in_V0(16)
    );
\int_in_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(17),
      O => int_in_V0(17)
    );
\int_in_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(18),
      O => int_in_V0(18)
    );
\int_in_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(19),
      O => int_in_V0(19)
    );
\int_in_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_in_V0(1)
    );
\int_in_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(20),
      O => int_in_V0(20)
    );
\int_in_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(21),
      O => int_in_V0(21)
    );
\int_in_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(22),
      O => int_in_V0(22)
    );
\int_in_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(23),
      O => int_in_V0(23)
    );
\int_in_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(23),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(24),
      O => int_in_V0(24)
    );
\int_in_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(25),
      O => int_in_V0(25)
    );
\int_in_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(26),
      O => int_in_V0(26)
    );
\int_in_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(27),
      O => int_in_V0(27)
    );
\int_in_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(28),
      O => int_in_V0(28)
    );
\int_in_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(29),
      O => int_in_V0(29)
    );
\int_in_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_in_V0(2)
    );
\int_in_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(30),
      O => int_in_V0(30)
    );
\int_in_V[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \waddr_reg_n_1_[3]\,
      I1 => \waddr_reg_n_1_[4]\,
      I2 => \int_ier[1]_i_2_n_1\,
      O => p_0_in0
    );
\int_in_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(31),
      O => int_in_V0(31)
    );
\int_in_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_in_V0(3)
    );
\int_in_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_in_V0(4)
    );
\int_in_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_in_V0(5)
    );
\int_in_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_in_V0(6)
    );
\int_in_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_in_V0(7)
    );
\int_in_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(7),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_in_V0(8)
    );
\int_in_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_in_V0(9)
    );
\int_in_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(0),
      Q => \int_in_V_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\int_in_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(10),
      Q => \^int_in_v_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
\int_in_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(11),
      Q => \^int_in_v_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_in_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(12),
      Q => \^int_in_v_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_in_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(13),
      Q => \^int_in_v_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_in_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(14),
      Q => \^int_in_v_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_in_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(15),
      Q => \^int_in_v_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_in_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(16),
      Q => \^int_in_v_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_in_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(17),
      Q => \^int_in_v_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_in_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(18),
      Q => \^int_in_v_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_in_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(19),
      Q => \^int_in_v_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_in_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(1),
      Q => \^int_in_v_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_in_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(20),
      Q => \^int_in_v_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_in_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(21),
      Q => \^int_in_v_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_in_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(22),
      Q => \^int_in_v_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_in_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(23),
      Q => \^int_in_v_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_in_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(24),
      Q => \^int_in_v_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_in_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(25),
      Q => \^int_in_v_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_in_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(26),
      Q => \^int_in_v_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_in_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(27),
      Q => \^int_in_v_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_in_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(28),
      Q => \^int_in_v_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_in_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(29),
      Q => \^int_in_v_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_in_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(2),
      Q => \^int_in_v_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_in_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(30),
      Q => \^int_in_v_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_in_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(31),
      Q => \^int_in_v_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_in_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(3),
      Q => \^int_in_v_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_in_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(4),
      Q => \^int_in_v_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_in_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(5),
      Q => \^int_in_v_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_in_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(6),
      Q => \^int_in_v_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_in_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(7),
      Q => \^int_in_v_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_in_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(8),
      Q => \^int_in_v_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_in_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_in_V0(9),
      Q => \^int_in_v_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr6_out,
      I2 => ap_done,
      I3 => \int_ier_reg_n_1_[0]\,
      I4 => \int_isr_reg_n_1_[0]\,
      O => \int_isr[0]_i_1_n_1\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => \waddr_reg_n_1_[3]\,
      I2 => \int_bias_V[31]_i_3_n_1\,
      I3 => \waddr_reg_n_1_[5]\,
      I4 => \waddr_reg_n_1_[4]\,
      I5 => \waddr_reg_n_1_[2]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr6_out,
      I2 => ap_done,
      I3 => p_0_in,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_1\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_1\,
      Q => \int_isr_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_1\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
\int_out_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_out_V_reg_n_1_[0]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_out_V0(0)
    );
\int_out_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_out_V0(10)
    );
\int_out_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_out_V0(11)
    );
\int_out_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_out_V0(12)
    );
\int_out_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_out_V0(13)
    );
\int_out_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_out_V0(14)
    );
\int_out_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_out_V0(15)
    );
\int_out_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(15),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(16),
      O => int_out_V0(16)
    );
\int_out_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(17),
      O => int_out_V0(17)
    );
\int_out_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(18),
      O => int_out_V0(18)
    );
\int_out_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(19),
      O => int_out_V0(19)
    );
\int_out_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_out_V0(1)
    );
\int_out_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(20),
      O => int_out_V0(20)
    );
\int_out_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(21),
      O => int_out_V0(21)
    );
\int_out_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(22),
      O => int_out_V0(22)
    );
\int_out_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(23),
      O => int_out_V0(23)
    );
\int_out_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(23),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(24),
      O => int_out_V0(24)
    );
\int_out_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(25),
      O => int_out_V0(25)
    );
\int_out_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(26),
      O => int_out_V0(26)
    );
\int_out_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(27),
      O => int_out_V0(27)
    );
\int_out_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(28),
      O => int_out_V0(28)
    );
\int_out_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(29),
      O => int_out_V0(29)
    );
\int_out_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_out_V0(2)
    );
\int_out_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(30),
      O => int_out_V0(30)
    );
\int_out_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \waddr_reg_n_1_[3]\,
      I1 => \int_bias_V[31]_i_3_n_1\,
      I2 => \waddr_reg_n_1_[4]\,
      I3 => \waddr_reg_n_1_[2]\,
      I4 => \waddr_reg_n_1_[5]\,
      O => \int_out_V[31]_i_1_n_1\
    );
\int_out_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(31),
      O => int_out_V0(31)
    );
\int_out_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_out_V0(3)
    );
\int_out_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_out_V0(4)
    );
\int_out_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_out_V0(5)
    );
\int_out_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_out_V0(6)
    );
\int_out_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_out_V0(7)
    );
\int_out_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(7),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_out_V0(8)
    );
\int_out_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_out_v_reg[31]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_out_V0(9)
    );
\int_out_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(0),
      Q => \int_out_V_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\int_out_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(10),
      Q => \^int_out_v_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
\int_out_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(11),
      Q => \^int_out_v_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_out_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(12),
      Q => \^int_out_v_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_out_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(13),
      Q => \^int_out_v_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_out_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(14),
      Q => \^int_out_v_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_out_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(15),
      Q => \^int_out_v_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_out_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(16),
      Q => \^int_out_v_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_out_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(17),
      Q => \^int_out_v_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_out_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(18),
      Q => \^int_out_v_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_out_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(19),
      Q => \^int_out_v_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_out_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(1),
      Q => \^int_out_v_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_out_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(20),
      Q => \^int_out_v_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_out_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(21),
      Q => \^int_out_v_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_out_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(22),
      Q => \^int_out_v_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_out_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(23),
      Q => \^int_out_v_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_out_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(24),
      Q => \^int_out_v_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_out_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(25),
      Q => \^int_out_v_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_out_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(26),
      Q => \^int_out_v_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_out_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(27),
      Q => \^int_out_v_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_out_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(28),
      Q => \^int_out_v_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_out_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(29),
      Q => \^int_out_v_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_out_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(2),
      Q => \^int_out_v_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_out_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(30),
      Q => \^int_out_v_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_out_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(31),
      Q => \^int_out_v_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_out_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(3),
      Q => \^int_out_v_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_out_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(4),
      Q => \^int_out_v_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_out_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(5),
      Q => \^int_out_v_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_out_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(6),
      Q => \^int_out_v_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_out_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(7),
      Q => \^int_out_v_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_out_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(8),
      Q => \^int_out_v_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_out_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_V[31]_i_1_n_1\,
      D => int_out_V0(9),
      Q => \^int_out_v_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
\int_weight_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_weight_V_reg_n_1_[0]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_weight_V0(0)
    );
\int_weight_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_weight_V0(10)
    );
\int_weight_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_weight_V0(11)
    );
\int_weight_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_weight_V0(12)
    );
\int_weight_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_weight_V0(13)
    );
\int_weight_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_weight_V0(14)
    );
\int_weight_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_weight_V0(15)
    );
\int_weight_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(15),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(16),
      O => int_weight_V0(16)
    );
\int_weight_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(17),
      O => int_weight_V0(17)
    );
\int_weight_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(18),
      O => int_weight_V0(18)
    );
\int_weight_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(19),
      O => int_weight_V0(19)
    );
\int_weight_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_weight_V0(1)
    );
\int_weight_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(20),
      O => int_weight_V0(20)
    );
\int_weight_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(21),
      O => int_weight_V0(21)
    );
\int_weight_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(22),
      O => int_weight_V0(22)
    );
\int_weight_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(23),
      O => int_weight_V0(23)
    );
\int_weight_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(23),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(24),
      O => int_weight_V0(24)
    );
\int_weight_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(25),
      O => int_weight_V0(25)
    );
\int_weight_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(26),
      O => int_weight_V0(26)
    );
\int_weight_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(27),
      O => int_weight_V0(27)
    );
\int_weight_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(28),
      O => int_weight_V0(28)
    );
\int_weight_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(29),
      O => int_weight_V0(29)
    );
\int_weight_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_weight_V0(2)
    );
\int_weight_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(30),
      O => int_weight_V0(30)
    );
\int_weight_V[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_1_[4]\,
      I1 => \waddr_reg_n_1_[3]\,
      I2 => \int_ier[1]_i_2_n_1\,
      O => \int_weight_V[31]_i_1_n_1\
    );
\int_weight_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(31),
      O => int_weight_V0(31)
    );
\int_weight_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_weight_V0(3)
    );
\int_weight_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_weight_V0(4)
    );
\int_weight_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_weight_V0(5)
    );
\int_weight_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_weight_V0(6)
    );
\int_weight_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_weight_V0(7)
    );
\int_weight_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(7),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_weight_V0(8)
    );
\int_weight_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_weight_v_reg[31]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_weight_V0(9)
    );
\int_weight_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(0),
      Q => \int_weight_V_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\int_weight_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(10),
      Q => \^int_weight_v_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(11),
      Q => \^int_weight_v_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(12),
      Q => \^int_weight_v_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(13),
      Q => \^int_weight_v_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(14),
      Q => \^int_weight_v_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(15),
      Q => \^int_weight_v_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(16),
      Q => \^int_weight_v_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(17),
      Q => \^int_weight_v_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(18),
      Q => \^int_weight_v_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(19),
      Q => \^int_weight_v_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(1),
      Q => \^int_weight_v_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(20),
      Q => \^int_weight_v_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(21),
      Q => \^int_weight_v_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(22),
      Q => \^int_weight_v_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(23),
      Q => \^int_weight_v_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(24),
      Q => \^int_weight_v_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(25),
      Q => \^int_weight_v_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(26),
      Q => \^int_weight_v_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(27),
      Q => \^int_weight_v_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(28),
      Q => \^int_weight_v_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(29),
      Q => \^int_weight_v_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(2),
      Q => \^int_weight_v_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(30),
      Q => \^int_weight_v_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(31),
      Q => \^int_weight_v_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(3),
      Q => \^int_weight_v_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(4),
      Q => \^int_weight_v_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(5),
      Q => \^int_weight_v_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(6),
      Q => \^int_weight_v_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(7),
      Q => \^int_weight_v_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(8),
      Q => \^int_weight_v_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_weight_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_weight_V[31]_i_1_n_1\,
      D => int_weight_V0(9),
      Q => \^int_weight_v_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_1_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_1,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \rdata[0]_i_2_n_1\,
      I3 => \rdata[0]_i_3_n_1\,
      I4 => s_axi_CTRL_ARADDR(1),
      I5 => s_axi_CTRL_ARADDR(0),
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \int_ier_reg_n_1_[0]\,
      I1 => \int_weight_V_reg_n_1_[0]\,
      I2 => \int_out_V_reg_n_1_[0]\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata[0]_i_2_n_1\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A000008888FF00"
    )
        port map (
      I0 => int_ap_done_i_3_n_1,
      I1 => int_gie_reg_n_1,
      I2 => \int_isr_reg_n_1_[0]\,
      I3 => \rdata[0]_i_4_n_1\,
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[0]_i_3_n_1\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => ap_start,
      I1 => \int_in_V_reg_n_1_[0]\,
      I2 => \int_bias_V_reg_n_1_[0]\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata[0]_i_4_n_1\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(9),
      I1 => \^int_weight_v_reg[31]_0\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(9),
      I5 => \^int_out_v_reg[31]_0\(9),
      O => \rdata[10]_i_1_n_1\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(10),
      I1 => \^int_weight_v_reg[31]_0\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(10),
      I5 => \^int_out_v_reg[31]_0\(10),
      O => \rdata[11]_i_1_n_1\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(11),
      I1 => \^int_weight_v_reg[31]_0\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(11),
      I5 => \^int_out_v_reg[31]_0\(11),
      O => \rdata[12]_i_1_n_1\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(12),
      I1 => \^int_weight_v_reg[31]_0\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(12),
      I5 => \^int_out_v_reg[31]_0\(12),
      O => \rdata[13]_i_1_n_1\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(13),
      I1 => \^int_weight_v_reg[31]_0\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(13),
      I5 => \^int_out_v_reg[31]_0\(13),
      O => \rdata[14]_i_1_n_1\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(14),
      I1 => \^int_weight_v_reg[31]_0\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(14),
      I5 => \^int_out_v_reg[31]_0\(14),
      O => \rdata[15]_i_1_n_1\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(15),
      I1 => \^int_weight_v_reg[31]_0\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(15),
      I5 => \^int_out_v_reg[31]_0\(15),
      O => \rdata[16]_i_1_n_1\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(16),
      I1 => \^int_weight_v_reg[31]_0\(16),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(16),
      I5 => \^int_out_v_reg[31]_0\(16),
      O => \rdata[17]_i_1_n_1\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(17),
      I1 => \^int_weight_v_reg[31]_0\(17),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(17),
      I5 => \^int_out_v_reg[31]_0\(17),
      O => \rdata[18]_i_1_n_1\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(18),
      I1 => \^int_weight_v_reg[31]_0\(18),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(18),
      I5 => \^int_out_v_reg[31]_0\(18),
      O => \rdata[19]_i_1_n_1\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rdata[1]_i_2_n_1\,
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000CCCCAAAA"
    )
        port map (
      I0 => \rdata[1]_i_3_n_1\,
      I1 => \rdata[1]_i_4_n_1\,
      I2 => int_ap_done_i_3_n_1,
      I3 => p_1_in,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => s_axi_CTRL_ARADDR(2),
      O => \rdata[1]_i_2_n_1\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => int_ap_done,
      I1 => \^int_in_v_reg[31]_0\(0),
      I2 => \^int_bias_v_reg[31]_0\(0),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata[1]_i_3_n_1\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => p_0_in,
      I1 => \^int_weight_v_reg[31]_0\(0),
      I2 => \^int_out_v_reg[31]_0\(0),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata[1]_i_4_n_1\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(19),
      I1 => \^int_weight_v_reg[31]_0\(19),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(19),
      I5 => \^int_out_v_reg[31]_0\(19),
      O => \rdata[20]_i_1_n_1\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(20),
      I1 => \^int_weight_v_reg[31]_0\(20),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(20),
      I5 => \^int_out_v_reg[31]_0\(20),
      O => \rdata[21]_i_1_n_1\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(21),
      I1 => \^int_weight_v_reg[31]_0\(21),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(21),
      I5 => \^int_out_v_reg[31]_0\(21),
      O => \rdata[22]_i_1_n_1\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(22),
      I1 => \^int_weight_v_reg[31]_0\(22),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(22),
      I5 => \^int_out_v_reg[31]_0\(22),
      O => \rdata[23]_i_1_n_1\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(23),
      I1 => \^int_weight_v_reg[31]_0\(23),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(23),
      I5 => \^int_out_v_reg[31]_0\(23),
      O => \rdata[24]_i_1_n_1\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(24),
      I1 => \^int_weight_v_reg[31]_0\(24),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(24),
      I5 => \^int_out_v_reg[31]_0\(24),
      O => \rdata[25]_i_1_n_1\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(25),
      I1 => \^int_weight_v_reg[31]_0\(25),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(25),
      I5 => \^int_out_v_reg[31]_0\(25),
      O => \rdata[26]_i_1_n_1\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(26),
      I1 => \^int_weight_v_reg[31]_0\(26),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(26),
      I5 => \^int_out_v_reg[31]_0\(26),
      O => \rdata[27]_i_1_n_1\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(27),
      I1 => \^int_weight_v_reg[31]_0\(27),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(27),
      I5 => \^int_out_v_reg[31]_0\(27),
      O => \rdata[28]_i_1_n_1\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(28),
      I1 => \^int_weight_v_reg[31]_0\(28),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(28),
      I5 => \^int_out_v_reg[31]_0\(28),
      O => \rdata[29]_i_1_n_1\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \rdata[2]_i_2_n_1\,
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(2),
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[2]_i_3_n_1\,
      I1 => \^int_weight_v_reg[31]_0\(1),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \^int_out_v_reg[31]_0\(1),
      O => \rdata[2]_i_2_n_1\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^int_bias_v_reg[31]_0\(1),
      I3 => \^int_in_v_reg[31]_0\(1),
      I4 => int_ap_idle,
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[2]_i_3_n_1\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(29),
      I1 => \^int_weight_v_reg[31]_0\(29),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(29),
      I5 => \^int_out_v_reg[31]_0\(29),
      O => \rdata[30]_i_1_n_1\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFF00000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => ar_hs,
      O => \rdata[31]_i_1_n_1\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(30),
      I1 => \^int_weight_v_reg[31]_0\(30),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(30),
      I5 => \^int_out_v_reg[31]_0\(30),
      O => \rdata[31]_i_3_n_1\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \rdata[3]_i_2_n_1\,
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(2),
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[3]_i_3_n_1\,
      I1 => \^int_weight_v_reg[31]_0\(2),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \^int_out_v_reg[31]_0\(2),
      O => \rdata[3]_i_2_n_1\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^int_bias_v_reg[31]_0\(2),
      I3 => \^int_in_v_reg[31]_0\(2),
      I4 => int_ap_ready,
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[3]_i_3_n_1\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(3),
      I1 => \^int_weight_v_reg[31]_0\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(3),
      I5 => \^int_out_v_reg[31]_0\(3),
      O => \rdata[4]_i_1_n_1\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(4),
      I1 => \^int_weight_v_reg[31]_0\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(4),
      I5 => \^int_out_v_reg[31]_0\(4),
      O => \rdata[5]_i_1_n_1\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(5),
      I1 => \^int_weight_v_reg[31]_0\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(5),
      I5 => \^int_out_v_reg[31]_0\(5),
      O => \rdata[6]_i_1_n_1\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \rdata[7]_i_2_n_1\,
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(2),
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[7]_i_3_n_1\,
      I1 => \^int_weight_v_reg[31]_0\(6),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \^int_out_v_reg[31]_0\(6),
      O => \rdata[7]_i_2_n_1\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^int_bias_v_reg[31]_0\(6),
      I3 => \^int_in_v_reg[31]_0\(6),
      I4 => int_auto_restart,
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[7]_i_3_n_1\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(7),
      I1 => \^int_weight_v_reg[31]_0\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(7),
      I5 => \^int_out_v_reg[31]_0\(7),
      O => \rdata[8]_i_1_n_1\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_in_v_reg[31]_0\(8),
      I1 => \^int_weight_v_reg[31]_0\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_bias_v_reg[31]_0\(8),
      I5 => \^int_out_v_reg[31]_0\(8),
      O => \rdata[9]_i_1_n_1\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(10),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(11),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(12),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(13),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(14),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(15),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(16),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(17),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(18),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(19),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(20),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(21),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(22),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(23),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(24),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(25),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(26),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(27),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(28),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(29),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_CTRL_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(30),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_1\,
      Q => s_axi_CTRL_RDATA(31),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_CTRL_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(4),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(5),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(6),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_CTRL_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(8),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_1\,
      Q => s_axi_CTRL_RDATA(9),
      R => \rdata[31]_i_1_n_1\
    );
\waddr[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_1_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_1_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_1_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_1_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_1_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_1_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_IN_r_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dout_buf_reg[34]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_IN_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    pop : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[0]_1\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[2]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[3]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[4]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[5]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[6]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[9]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[10]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[11]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[12]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[13]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[14]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]_1\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]_2\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \usedw_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_IN_r_m_axi_buffer__parameterized0\ : entity is "fc_IN_r_m_axi_buffer";
end \system_fc_0_0_fc_IN_r_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \system_fc_0_0_fc_IN_r_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \bus_wide_gen.first_split\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_1\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_1\ : STD_LOGIC;
  signal \^dout_buf_reg[34]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \dout_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[12]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[13]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[14]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[15]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \dout_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal dout_valid_i_1_n_1 : STD_LOGIC;
  signal empty_n_i_1_n_1 : STD_LOGIC;
  signal \empty_n_i_2__0_n_1\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_1\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal full_n_i_1_n_1 : STD_LOGIC;
  signal \full_n_i_3__1_n_1\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal mem_reg_i_9_n_1 : STD_LOGIC;
  signal mem_reg_n_33 : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1_n_1\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_1\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_1\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_1\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_1\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_1\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_1\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_1\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_1\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_1\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_1\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_1\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of dout_valid_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair153";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_read/buff_rdata/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair171";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  \dout_buf_reg[34]_0\(16 downto 0) <= \^dout_buf_reg[34]_0\(16 downto 0);
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(0),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[0]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[0]_1\,
      O => D(0)
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(10),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[10]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[10]\,
      O => D(10)
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(11),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[11]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[11]\,
      O => D(11)
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(12),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[12]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[12]\,
      O => D(12)
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(13),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[13]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[13]\,
      O => D(13)
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(14),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[14]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[14]\,
      O => D(14)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(15),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[15]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[15]\,
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.data_buf_reg[15]_0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]_2\,
      I4 => rdata_ack_t,
      O => \bus_wide_gen.first_split\
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(1),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[1]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[1]\,
      O => D(1)
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(2),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[2]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[2]\,
      O => D(2)
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(3),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[3]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[3]\,
      O => D(3)
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(4),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[4]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[4]\,
      O => D(4)
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(5),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[5]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[5]\,
      O => D(5)
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(6),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[6]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[6]\,
      O => D(6)
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(7),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[7]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[7]\,
      O => D(7)
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(8),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[8]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[8]\,
      O => D(8)
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(9),
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf_reg[0]_0\,
      I3 => \dout_buf_reg_n_1_[9]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[9]\,
      O => D(9)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_1\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_1\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_1\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_1\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_1\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_1\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_1\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_1\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_1\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_1\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_1\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_1\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_1\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_1\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_1\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_1\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_1\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_1\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_1\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_1\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_1\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_1\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_1\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_1\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_1\
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_1\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_1\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_1\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_1\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_1\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_1\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_1\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_1\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[13]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[14]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[15]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(9),
      R => ap_rst_n_inv
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_0\(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_1\,
      Q => \^dout_buf_reg[34]_0\(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_1\,
      Q => \dout_buf_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.last_split\,
      I2 => \^empty_n_reg_0\,
      O => dout_valid_i_1_n_1
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_1,
      Q => \^beat_valid\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFDF0FD0D0D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \empty_n_i_2__0_n_1\,
      I2 => pop,
      I3 => m_axi_IN_r_RVALID,
      I4 => \^full_n_reg_0\,
      I5 => \^empty_n_reg_0\,
      O => empty_n_i_1_n_1
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \empty_n_i_3__0_n_1\,
      O => \empty_n_i_2__0_n_1\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => \empty_n_i_3__0_n_1\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_1,
      Q => \^empty_n_reg_0\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => \^full_n_reg_0\,
      I3 => m_axi_IN_r_RVALID,
      I4 => pop,
      O => full_n_i_1_n_1
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \full_n_i_3__1_n_1\,
      O => p_1_in
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_3__1_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_1,
      Q => \^full_n_reg_0\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => mem_reg_0(15 downto 0),
      DIBDI(15 downto 0) => mem_reg_0(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_IN_r_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => mem_reg_0(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_33,
      DOPADOP(0) => mem_reg_n_34,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_IN_r_RVALID,
      WEBWE(2) => m_axi_IN_r_RVALID,
      WEBWE(1) => m_axi_IN_r_RVALID,
      WEBWE(0) => m_axi_IN_r_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(5),
      I2 => raddr(6),
      I3 => pop,
      I4 => mem_reg_i_9_n_1,
      O => rnext(7)
    );
mem_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => mem_reg_i_9_n_1,
      I1 => raddr(5),
      I2 => pop,
      I3 => raddr(6),
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(5),
      I1 => mem_reg_i_9_n_1,
      I2 => pop,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      I5 => pop,
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(2),
      I4 => pop,
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      I2 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(2),
      I4 => raddr(4),
      O => mem_reg_i_9_n_1
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => usedw_reg(6),
      O => \usedw_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[6]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => m_axi_IN_r_RVALID,
      I3 => \^full_n_reg_0\,
      O => S(0)
    );
\pout[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \^dout_buf_reg[34]_0\(16),
      O => dout_valid_reg_0
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(0),
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(10),
      Q => q_tmp(10),
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(11),
      Q => q_tmp(11),
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(12),
      Q => q_tmp(12),
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(13),
      Q => q_tmp(13),
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(14),
      Q => q_tmp(14),
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(15),
      Q => q_tmp(15),
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(16),
      Q => q_tmp(16),
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(17),
      Q => q_tmp(17),
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(18),
      Q => q_tmp(18),
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(19),
      Q => q_tmp(19),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(1),
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(20),
      Q => q_tmp(20),
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(21),
      Q => q_tmp(21),
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(22),
      Q => q_tmp(22),
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(23),
      Q => q_tmp(23),
      R => ap_rst_n_inv
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(24),
      Q => q_tmp(24),
      R => ap_rst_n_inv
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(25),
      Q => q_tmp(25),
      R => ap_rst_n_inv
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(26),
      Q => q_tmp(26),
      R => ap_rst_n_inv
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(27),
      Q => q_tmp(27),
      R => ap_rst_n_inv
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(28),
      Q => q_tmp(28),
      R => ap_rst_n_inv
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(29),
      Q => q_tmp(29),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(2),
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(30),
      Q => q_tmp(30),
      R => ap_rst_n_inv
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(31),
      Q => q_tmp(31),
      R => ap_rst_n_inv
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(32),
      Q => q_tmp(34),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(3),
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(4),
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(5),
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(6),
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(7),
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(8),
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(9),
      Q => q_tmp(9),
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => ap_rst_n_inv
    );
show_ahead_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pop,
      I2 => \empty_n_i_2__0_n_1\,
      I3 => \^full_n_reg_0\,
      I4 => m_axi_IN_r_RVALID,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1_n_1\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw[0]_i_1_n_1\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[7]_0\(0),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[7]_0\(1),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[7]_0\(2),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[7]_0\(3),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[7]_0\(4),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[7]_0\(5),
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \usedw_reg[7]_0\(6),
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_1\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_1\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_1\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_1\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_1\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_1\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_1\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_1\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_1\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_IN_r_RVALID,
      I1 => \^full_n_reg_0\,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_1\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_1\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_1\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_1\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_1\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_1\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_1\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_1\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_1\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_1\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_1\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_1\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_1\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_IN_r_m_axi_fifo is
  port (
    fifo_burst_ready : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[2]\ : out STD_LOGIC;
    \start_addr_buf_reg[3]\ : out STD_LOGIC;
    \start_addr_buf_reg[4]\ : out STD_LOGIC;
    \start_addr_buf_reg[5]\ : out STD_LOGIC;
    \start_addr_buf_reg[6]\ : out STD_LOGIC;
    \start_addr_buf_reg[7]\ : out STD_LOGIC;
    \end_addr_buf_reg[8]\ : out STD_LOGIC;
    \start_addr_buf_reg[9]\ : out STD_LOGIC;
    \start_addr_buf_reg[10]\ : out STD_LOGIC;
    \end_addr_buf_reg[11]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_1\ : out STD_LOGIC;
    dout_valid_reg : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf\ : out STD_LOGIC;
    \end_addr_buf_reg[1]\ : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.last_split\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[9]_1\ : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_rreq : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[1]\ : out STD_LOGIC;
    rreq_handling_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    \sect_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_3\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.loop_cnt_reg[0]\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    m_axi_IN_r_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \dout_buf_reg[0]\ : in STD_LOGIC;
    \usedw_reg[7]\ : in STD_LOGIC;
    m_axi_IN_r_RVALID : in STD_LOGIC;
    \dout_buf_reg[0]_0\ : in STD_LOGIC;
    \pout_reg[2]_0\ : in STD_LOGIC;
    \pout_reg[2]_1\ : in STD_LOGIC;
    \pout_reg[2]_2\ : in STD_LOGIC;
    empty_n_i_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_2 : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[9]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_IN_r_m_axi_fifo : entity is "fc_IN_r_m_axi_fifo";
end system_fc_0_0_fc_IN_r_m_axi_fifo;

architecture STRUCTURE of system_fc_0_0_fc_IN_r_m_axi_fifo is
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_6_n_1\ : STD_LOGIC;
  signal \^bus_wide_gen.last_split\ : STD_LOGIC;
  signal \^bus_wide_gen.split_cnt_buf\ : STD_LOGIC;
  signal \bus_wide_gen.tail_split\ : STD_LOGIC;
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \could_multi_bursts.arlen_buf[3]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_3_n_1\ : STD_LOGIC;
  signal \^could_multi_bursts.loop_cnt_reg[1]\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg\ : STD_LOGIC;
  signal data_vld_i_1_n_1 : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal empty_n_i_2_n_1 : STD_LOGIC;
  signal empty_n_i_3_n_1 : STD_LOGIC;
  signal empty_n_i_4_n_1 : STD_LOGIC;
  signal empty_n_i_5_n_1 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__0_n_1\ : STD_LOGIC;
  signal \full_n_i_2__0_n_1\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_1\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_2_n_1\ : STD_LOGIC;
  signal \pout[3]_i_6_n_1\ : STD_LOGIC;
  signal \pout_reg_n_1_[0]\ : STD_LOGIC;
  signal \pout_reg_n_1_[1]\ : STD_LOGIC;
  signal \pout_reg_n_1_[2]\ : STD_LOGIC;
  signal \^q_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[9]_1\ : STD_LOGIC;
  signal \q_reg_n_1_[0]\ : STD_LOGIC;
  signal \q_reg_n_1_[1]\ : STD_LOGIC;
  signal \q_reg_n_1_[2]\ : STD_LOGIC;
  signal \q_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \empty_n_i_2__7\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of invalid_len_event_reg2_i_1 : label is "soft_lutpair178";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1__0\ : label is "soft_lutpair180";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[3]_i_6\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair174";
begin
  \bus_wide_gen.last_split\ <= \^bus_wide_gen.last_split\;
  \bus_wide_gen.split_cnt_buf\ <= \^bus_wide_gen.split_cnt_buf\;
  \could_multi_bursts.loop_cnt_reg[1]\ <= \^could_multi_bursts.loop_cnt_reg[1]\;
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  \could_multi_bursts.sect_handling_reg\ <= \^could_multi_bursts.sect_handling_reg\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  next_rreq <= \^next_rreq\;
  pop <= \^pop\;
  \q_reg[9]_0\(0) <= \^q_reg[9]_0\(0);
  \q_reg[9]_1\ <= \^q_reg[9]_1\;
\align_len[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F200F2F2"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \^q_reg[9]_1\,
      I2 => beat_valid,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.data_buf_reg[16]\,
      O => \^bus_wide_gen.split_cnt_buf\
    );
\bus_wide_gen.data_buf[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^q_reg[9]_0\(0),
      I1 => empty_n_i_2_0(1),
      I2 => empty_n_i_2_0(0),
      I3 => empty_n_i_2_0(3),
      I4 => empty_n_i_2_0(2),
      I5 => empty_n_i_4_n_1,
      O => \^q_reg[9]_1\
    );
\bus_wide_gen.data_buf[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D0DD"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[16]\,
      I1 => rdata_ack_t,
      I2 => \^q_reg[9]_0\(0),
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.data_buf[15]_i_6_n_1\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.data_buf[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => empty_n_i_4_n_1,
      I1 => empty_n_i_2_0(2),
      I2 => empty_n_i_2_0(3),
      I3 => empty_n_i_2_0(0),
      I4 => empty_n_i_2_0(1),
      O => \bus_wide_gen.data_buf[15]_i_6_n_1\
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75FF0000"
    )
        port map (
      I0 => beat_valid,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.data_buf_reg[16]\,
      I3 => empty_n_i_3_n_1,
      I4 => \^bus_wide_gen.split_cnt_buf\,
      O => dout_valid_reg
    );
\bus_wide_gen.len_cnt[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006606FFFFFFFF"
    )
        port map (
      I0 => empty_n_i_3_n_1,
      I1 => \bus_wide_gen.tail_split\,
      I2 => \bus_wide_gen.data_buf_reg[16]\,
      I3 => rdata_ack_t,
      I4 => empty_n_i_2_n_1,
      I5 => ap_rst_n,
      O => \q_reg[8]_0\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000BBBB0"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      I2 => \bus_wide_gen.tail_split\,
      I3 => empty_n_i_2_n_1,
      I4 => empty_n_i_3_n_1,
      O => \^bus_wide_gen.last_split\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \^bus_wide_gen.last_split\,
      I1 => empty_n_i_3_n_1,
      I2 => \^bus_wide_gen.split_cnt_buf\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => ap_rst_n,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53500000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => m_axi_IN_r_ARREADY,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I4 => ap_rst_n,
      O => invalid_len_event_reg2_reg
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I1 => m_axi_IN_r_ARREADY,
      I2 => \^fifo_burst_ready\,
      I3 => \could_multi_bursts.loop_cnt_reg[0]\,
      I4 => fifo_rctl_ready,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.araddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_4\(1),
      I1 => \could_multi_bursts.sect_handling_reg_4\(0),
      I2 => \could_multi_bursts.sect_handling_reg_4\(2),
      I3 => \could_multi_bursts.sect_handling_reg_4\(3),
      I4 => \could_multi_bursts.sect_handling_reg_4\(4),
      I5 => \could_multi_bursts.sect_handling_reg_4\(5),
      O => \^could_multi_bursts.loop_cnt_reg[1]\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_1\,
      I2 => \could_multi_bursts.sect_handling_reg_3\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_1\,
      I2 => \could_multi_bursts.sect_handling_reg_3\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_1\,
      I2 => \could_multi_bursts.sect_handling_reg_3\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_1\,
      I2 => \could_multi_bursts.sect_handling_reg_3\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_3\(7),
      I1 => \could_multi_bursts.sect_handling_reg_4\(3),
      I2 => \could_multi_bursts.sect_handling_reg_4\(5),
      I3 => \could_multi_bursts.sect_handling_reg_3\(9),
      I4 => \could_multi_bursts.sect_handling_reg_4\(4),
      I5 => \could_multi_bursts.sect_handling_reg_3\(8),
      O => \could_multi_bursts.arlen_buf[3]_i_2_n_1\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_3\(4),
      I1 => \could_multi_bursts.sect_handling_reg_4\(0),
      I2 => \could_multi_bursts.sect_handling_reg_4\(1),
      I3 => \could_multi_bursts.sect_handling_reg_3\(5),
      I4 => \could_multi_bursts.sect_handling_reg_4\(2),
      I5 => \could_multi_bursts.sect_handling_reg_3\(6),
      O => \could_multi_bursts.arlen_buf[3]_i_3_n_1\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFF0"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_1\,
      I2 => \could_multi_bursts.loop_cnt_reg[0]\,
      I3 => rreq_handling_reg_1,
      I4 => \^could_multi_bursts.next_loop\,
      O => \could_multi_bursts.sect_handling_reg_1\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \pout[2]_i_2_n_1\,
      I5 => data_vld_reg_n_1,
      O => data_vld_i_1_n_1
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_1,
      Q => data_vld_reg_n_1,
      R => ap_rst_n_inv
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00022220AAAAAAAA"
    )
        port map (
      I0 => \dout_buf_reg[0]_0\,
      I1 => \dout_buf_reg[0]\,
      I2 => \bus_wide_gen.tail_split\,
      I3 => empty_n_i_2_n_1,
      I4 => empty_n_i_3_n_1,
      I5 => beat_valid,
      O => \^pop\
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => rreq_handling_reg_1,
      I3 => fifo_rreq_valid,
      O => rreq_handling_reg(0)
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555757775775555"
    )
        port map (
      I0 => burst_valid,
      I1 => empty_n_i_2_n_1,
      I2 => rdata_ack_t,
      I3 => \bus_wide_gen.data_buf_reg[16]\,
      I4 => \bus_wide_gen.tail_split\,
      I5 => empty_n_i_3_n_1,
      O => pop0
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => empty_n_i_4_n_1,
      I1 => empty_n_i_5_n_1,
      I2 => \q_reg_n_1_[0]\,
      I3 => empty_n_i_2_0(0),
      I4 => \q_reg_n_1_[1]\,
      I5 => empty_n_i_2_0(1),
      O => empty_n_i_2_n_1
    );
\empty_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00FFFF"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_1\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.loop_cnt_reg[0]\,
      I4 => rreq_handling_reg_1,
      O => \^could_multi_bursts.sect_handling_reg\
    );
empty_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \^q_reg[9]_1\,
      O => empty_n_i_3_n_1
    );
empty_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_n_i_2_0(6),
      I1 => empty_n_i_2_0(5),
      I2 => empty_n_i_2_0(4),
      I3 => empty_n_i_2_0(7),
      I4 => burst_valid,
      I5 => beat_valid,
      O => empty_n_i_4_n_1
    );
empty_n_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \q_reg_n_1_[3]\,
      I1 => empty_n_i_2_0(3),
      I2 => \q_reg_n_1_[2]\,
      I3 => empty_n_i_2_0(2),
      O => empty_n_i_5_n_1
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_1,
      Q => burst_valid,
      R => ap_rst_n_inv
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D00"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => rreq_handling_reg_2,
      I4 => fifo_rreq_valid,
      O => \^next_rreq\
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_burst_ready\,
      I2 => \full_n_i_2__0_n_1\,
      I3 => data_vld_reg_n_1,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => \pout[2]_i_2_n_1\,
      O => \full_n_i_1__0_n_1\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_1_[2]\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      O => \full_n_i_2__0_n_1\
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8A8A8AA"
    )
        port map (
      I0 => \pout_reg[2]_1\,
      I1 => \pout_reg[2]_0\,
      I2 => \dout_buf_reg[0]\,
      I3 => \bus_wide_gen.tail_split\,
      I4 => empty_n_i_2_n_1,
      I5 => empty_n_i_3_n_1,
      O => empty_n_reg_1
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_1\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
invalid_len_event_reg2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_2\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_1\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_1\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_1\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_1\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_1\
    );
\mem_reg[4][8]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_1\,
      I2 => \sect_end_buf_reg[1]\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_1\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_2\(0),
      I1 => \^could_multi_bursts.loop_cnt_reg[1]\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55FF5555A800A8"
    )
        port map (
      I0 => \pout[2]_i_2_n_1\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[2]\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => data_vld_reg_n_1,
      I5 => \pout_reg_n_1_[0]\,
      O => \pout[0]_i_1_n_1\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC003077FF8800"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \pout_reg_n_1_[2]\,
      I3 => \pout_reg_n_1_[0]\,
      I4 => \pout_reg_n_1_[1]\,
      I5 => \pout[2]_i_2_n_1\,
      O => \pout[1]_i_1_n_1\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0C078F0F0F0"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \pout_reg_n_1_[2]\,
      I3 => \pout_reg_n_1_[0]\,
      I4 => \pout_reg_n_1_[1]\,
      I5 => \pout[2]_i_2_n_1\,
      O => \pout[2]_i_1_n_1\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000028AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => empty_n_i_3_n_1,
      I2 => \bus_wide_gen.tail_split\,
      I3 => \dout_buf_reg[0]\,
      I4 => empty_n_i_2_n_1,
      I5 => burst_valid,
      O => \pout[2]_i_2_n_1\
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF60000"
    )
        port map (
      I0 => empty_n_i_3_n_1,
      I1 => \pout[3]_i_6_n_1\,
      I2 => \dout_buf_reg[0]\,
      I3 => \pout_reg[2]_0\,
      I4 => \pout_reg[2]_1\,
      I5 => \pout_reg[2]_2\,
      O => empty_n_reg_0
    );
\pout[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.tail_split\,
      I1 => empty_n_i_2_n_1,
      O => \pout[3]_i_6_n_1\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_1\,
      Q => \pout_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_1\,
      Q => \pout_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_1\,
      Q => \pout_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_1\,
      Q => \q_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_1\,
      Q => \q_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_1\,
      Q => \q_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_1\,
      Q => \q_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_1\,
      Q => \bus_wide_gen.tail_split\,
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_1\,
      Q => \^q_reg[9]_0\(0),
      R => ap_rst_n_inv
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => rreq_handling_reg_2,
      I2 => invalid_len_event,
      I3 => CO(0),
      I4 => \^could_multi_bursts.sect_handling_reg\,
      O => rreq_handling_reg_0
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[1]\(0),
      I2 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => \sect_end_buf_reg[1]\,
      O => \end_addr_buf_reg[1]\
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC1FFF10F013F31"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => Q(1),
      I4 => \sect_len_buf_reg[9]\(0),
      I5 => \sect_len_buf_reg[9]_0\(0),
      O => \end_addr_buf_reg[2]\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]\(1),
      I4 => Q(2),
      I5 => \sect_len_buf_reg[9]_0\(1),
      O => \start_addr_buf_reg[3]\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]\(2),
      I4 => Q(3),
      I5 => \sect_len_buf_reg[9]_0\(2),
      O => \start_addr_buf_reg[4]\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]\(3),
      I4 => Q(4),
      I5 => \sect_len_buf_reg[9]_0\(3),
      O => \start_addr_buf_reg[5]\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]\(4),
      I4 => Q(5),
      I5 => \sect_len_buf_reg[9]_0\(4),
      O => \start_addr_buf_reg[6]\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]\(5),
      I4 => Q(6),
      I5 => \sect_len_buf_reg[9]_0\(5),
      O => \start_addr_buf_reg[7]\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => Q(7),
      I4 => \sect_len_buf_reg[9]_0\(6),
      I5 => \sect_len_buf_reg[9]\(6),
      O => \end_addr_buf_reg[8]\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]\(7),
      I4 => Q(8),
      I5 => \sect_len_buf_reg[9]_0\(7),
      O => \start_addr_buf_reg[9]\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]\(8),
      I4 => Q(9),
      I5 => \sect_len_buf_reg[9]_0\(8),
      O => \start_addr_buf_reg[10]\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => Q(10),
      I4 => \sect_len_buf_reg[9]_0\(9),
      I5 => \sect_len_buf_reg[9]\(9),
      O => \end_addr_buf_reg[11]\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^pop\,
      I1 => \usedw_reg[7]\,
      I2 => m_axi_IN_r_RVALID,
      O => full_n_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[44]_0\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \q_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \sect_cnt_reg[19]\ : in STD_LOGIC;
    \sect_cnt_reg[19]_0\ : in STD_LOGIC;
    \sect_cnt_reg[19]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \last_sect_carry__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \last_sect_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized0\ : entity is "fc_IN_r_m_axi_fifo";
end \system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__0_n_1\ : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__2_n_1\ : STD_LOGIC;
  signal full_n_i_2_n_1 : STD_LOGIC;
  signal \full_n_i_3__0_n_1\ : STD_LOGIC;
  signal full_n_i_4_n_1 : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][44]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_1\ : STD_LOGIC;
  signal \pout[0]_i_1_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_2__0_n_1\ : STD_LOGIC;
  signal \pout_reg_n_1_[0]\ : STD_LOGIC;
  signal \pout_reg_n_1_[1]\ : STD_LOGIC;
  signal \pout_reg_n_1_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[44]_0\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair195";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][44]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][44]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_2__0\ : label is "soft_lutpair195";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  \q_reg[44]_0\(34 downto 0) <= \^q_reg[44]_0\(34 downto 0);
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[44]_0\(34),
      O => S(1)
    );
\align_len0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[44]_0\(33),
      O => S(0)
    );
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[44]_0\(32),
      O => \q_reg[39]_0\(1)
    );
align_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[44]_0\(31),
      O => \q_reg[39]_0\(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout_reg_n_1_[2]\,
      I4 => full_n_i_2_n_1,
      I5 => data_vld_reg_n_1,
      O => \data_vld_i_1__0_n_1\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_1\,
      Q => data_vld_reg_n_1,
      R => ap_rst_n_inv
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => data_vld_reg_n_1,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => full_n_i_2_n_1,
      I1 => ap_rst_n,
      I2 => \^rs2f_rreq_ack\,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \full_n_i_3__0_n_1\,
      I5 => full_n_i_4_n_1,
      O => \full_n_i_1__2_n_1\
    );
full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \sect_cnt_reg[19]_1\,
      I2 => CO(0),
      I3 => \sect_cnt_reg[19]_0\,
      I4 => \^fifo_rreq_valid\,
      O => full_n_i_2_n_1
    );
\full_n_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_1_[0]\,
      I1 => \pout_reg_n_1_[1]\,
      O => \full_n_i_3__0_n_1\
    );
full_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000000000000000"
    )
        port map (
      I0 => \sect_cnt_reg[19]_1\,
      I1 => CO(0),
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \^fifo_rreq_valid\,
      I4 => push,
      I5 => data_vld_reg_n_1,
      O => full_n_i_4_n_1
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_1\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q_reg[44]_0\(32),
      I1 => \^fifo_rreq_valid\,
      I2 => \^q_reg[44]_0\(33),
      I3 => \^q_reg[44]_0\(31),
      I4 => \^q_reg[44]_0\(34),
      O => invalid_len_event0
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(7),
      I1 => \last_sect_carry__0\(7),
      I2 => \last_sect_carry__0_0\(6),
      I3 => \last_sect_carry__0\(6),
      O => \end_addr_buf_reg[31]\(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(5),
      I1 => \last_sect_carry__0\(5),
      I2 => \last_sect_carry__0\(4),
      I3 => \last_sect_carry__0_0\(4),
      I4 => \last_sect_carry__0\(3),
      I5 => \last_sect_carry__0_0\(3),
      O => \end_addr_buf_reg[31]\(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(0),
      I1 => \last_sect_carry__0_0\(0),
      I2 => \last_sect_carry__0\(1),
      I3 => \last_sect_carry__0_0\(1),
      I4 => \last_sect_carry__0_0\(2),
      I5 => \last_sect_carry__0\(2),
      O => \end_addr_buf_reg[31]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(0),
      Q => \mem_reg[4][0]_srl5_n_1\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(10),
      Q => \mem_reg[4][10]_srl5_n_1\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(11),
      Q => \mem_reg[4][11]_srl5_n_1\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(12),
      Q => \mem_reg[4][12]_srl5_n_1\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(13),
      Q => \mem_reg[4][13]_srl5_n_1\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(14),
      Q => \mem_reg[4][14]_srl5_n_1\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(15),
      Q => \mem_reg[4][15]_srl5_n_1\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(16),
      Q => \mem_reg[4][16]_srl5_n_1\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(17),
      Q => \mem_reg[4][17]_srl5_n_1\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(18),
      Q => \mem_reg[4][18]_srl5_n_1\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(19),
      Q => \mem_reg[4][19]_srl5_n_1\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(1),
      Q => \mem_reg[4][1]_srl5_n_1\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(20),
      Q => \mem_reg[4][20]_srl5_n_1\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(21),
      Q => \mem_reg[4][21]_srl5_n_1\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(22),
      Q => \mem_reg[4][22]_srl5_n_1\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(23),
      Q => \mem_reg[4][23]_srl5_n_1\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(24),
      Q => \mem_reg[4][24]_srl5_n_1\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(25),
      Q => \mem_reg[4][25]_srl5_n_1\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(26),
      Q => \mem_reg[4][26]_srl5_n_1\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(27),
      Q => \mem_reg[4][27]_srl5_n_1\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(28),
      Q => \mem_reg[4][28]_srl5_n_1\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(29),
      Q => \mem_reg[4][29]_srl5_n_1\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(2),
      Q => \mem_reg[4][2]_srl5_n_1\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(30),
      Q => \mem_reg[4][30]_srl5_n_1\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][38]_srl5_n_1\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][39]_srl5_n_1\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(3),
      Q => \mem_reg[4][3]_srl5_n_1\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][41]_srl5_n_1\
    );
\mem_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][44]_srl5_n_1\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(4),
      Q => \mem_reg[4][4]_srl5_n_1\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(5),
      Q => \mem_reg[4][5]_srl5_n_1\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(6),
      Q => \mem_reg[4][6]_srl5_n_1\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(7),
      Q => \mem_reg[4][7]_srl5_n_1\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(8),
      Q => \mem_reg[4][8]_srl5_n_1\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(9),
      Q => \mem_reg[4][9]_srl5_n_1\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777BBBB88884440"
    )
        port map (
      I0 => \pout[2]_i_2__0_n_1\,
      I1 => data_vld_reg_n_1,
      I2 => \pout_reg_n_1_[1]\,
      I3 => \pout_reg_n_1_[2]\,
      I4 => push,
      I5 => \pout_reg_n_1_[0]\,
      O => \pout[0]_i_1_n_1\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA0FF00FA04FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_1_[2]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout_reg_n_1_[1]\,
      I4 => data_vld_reg_n_1,
      I5 => \pout[2]_i_2__0_n_1\,
      O => \pout[1]_i_1_n_1\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCC8CCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_1_[2]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout_reg_n_1_[1]\,
      I4 => data_vld_reg_n_1,
      I5 => \pout[2]_i_2__0_n_1\,
      O => \pout[2]_i_1_n_1\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \sect_cnt_reg[19]_0\,
      I2 => CO(0),
      I3 => \sect_cnt_reg[19]_1\,
      O => \pout[2]_i_2__0_n_1\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_1\,
      Q => \pout_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_1\,
      Q => \pout_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_1\,
      Q => \pout_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][0]_srl5_n_1\,
      Q => \^q_reg[44]_0\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][10]_srl5_n_1\,
      Q => \^q_reg[44]_0\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][11]_srl5_n_1\,
      Q => \^q_reg[44]_0\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][12]_srl5_n_1\,
      Q => \^q_reg[44]_0\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][13]_srl5_n_1\,
      Q => \^q_reg[44]_0\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][14]_srl5_n_1\,
      Q => \^q_reg[44]_0\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][15]_srl5_n_1\,
      Q => \^q_reg[44]_0\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][16]_srl5_n_1\,
      Q => \^q_reg[44]_0\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][17]_srl5_n_1\,
      Q => \^q_reg[44]_0\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][18]_srl5_n_1\,
      Q => \^q_reg[44]_0\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][19]_srl5_n_1\,
      Q => \^q_reg[44]_0\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][1]_srl5_n_1\,
      Q => \^q_reg[44]_0\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][20]_srl5_n_1\,
      Q => \^q_reg[44]_0\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][21]_srl5_n_1\,
      Q => \^q_reg[44]_0\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][22]_srl5_n_1\,
      Q => \^q_reg[44]_0\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][23]_srl5_n_1\,
      Q => \^q_reg[44]_0\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][24]_srl5_n_1\,
      Q => \^q_reg[44]_0\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][25]_srl5_n_1\,
      Q => \^q_reg[44]_0\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][26]_srl5_n_1\,
      Q => \^q_reg[44]_0\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][27]_srl5_n_1\,
      Q => \^q_reg[44]_0\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][28]_srl5_n_1\,
      Q => \^q_reg[44]_0\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][29]_srl5_n_1\,
      Q => \^q_reg[44]_0\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][2]_srl5_n_1\,
      Q => \^q_reg[44]_0\(2),
      R => ap_rst_n_inv
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][30]_srl5_n_1\,
      Q => \^q_reg[44]_0\(30),
      R => ap_rst_n_inv
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][38]_srl5_n_1\,
      Q => \^q_reg[44]_0\(31),
      R => ap_rst_n_inv
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][39]_srl5_n_1\,
      Q => \^q_reg[44]_0\(32),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][3]_srl5_n_1\,
      Q => \^q_reg[44]_0\(3),
      R => ap_rst_n_inv
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][41]_srl5_n_1\,
      Q => \^q_reg[44]_0\(33),
      R => ap_rst_n_inv
    );
\q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][44]_srl5_n_1\,
      Q => \^q_reg[44]_0\(34),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][4]_srl5_n_1\,
      Q => \^q_reg[44]_0\(4),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][5]_srl5_n_1\,
      Q => \^q_reg[44]_0\(5),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][6]_srl5_n_1\,
      Q => \^q_reg[44]_0\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][7]_srl5_n_1\,
      Q => \^q_reg[44]_0\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][8]_srl5_n_1\,
      Q => \^q_reg[44]_0\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][9]_srl5_n_1\,
      Q => \^q_reg[44]_0\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \sect_cnt_reg[19]\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      O => empty_n_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \pout_reg[2]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    data_vld_reg_1 : in STD_LOGIC;
    \pout[3]_i_5\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    m_axi_IN_r_ARREADY : in STD_LOGIC;
    \pout[3]_i_5_0\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized1\ : entity is "fc_IN_r_m_axi_fifo";
end \system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized1\ is
  signal \data_vld_i_1__1_n_1\ : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal \empty_n_i_1__0_n_1\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__1_n_1\ : STD_LOGIC;
  signal \full_n_i_2__1_n_1\ : STD_LOGIC;
  signal \pout[0]_i_1_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1_n_1\ : STD_LOGIC;
  signal \pout[3]_i_1_n_1\ : STD_LOGIC;
  signal \pout[3]_i_2_n_1\ : STD_LOGIC;
  signal \pout[3]_i_3_n_1\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \pout[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair193";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  fifo_rctl_ready <= \^fifo_rctl_ready\;
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFABAFABABABABA"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3_n_1\,
      I2 => data_vld_reg_n_1,
      I3 => \bus_wide_gen.last_split\,
      I4 => data_vld_reg_1,
      I5 => \^empty_n_reg_0\,
      O => \data_vld_i_1__1_n_1\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_1\,
      Q => data_vld_reg_n_1,
      R => ap_rst_n_inv
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => beat_valid,
      I2 => empty_n_reg_1(0),
      I3 => \bus_wide_gen.last_split\,
      I4 => data_vld_reg_n_1,
      O => \empty_n_i_1__0_n_1\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_1\,
      Q => \^empty_n_reg_0\,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFDDFFDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_rctl_ready\,
      I2 => \full_n_i_2__1_n_1\,
      I3 => full_n_reg_0,
      I4 => \could_multi_bursts.next_loop\,
      I5 => data_vld_reg_n_1,
      O => \full_n_i_1__1_n_1\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => pout_reg(0),
      I3 => pout_reg(1),
      O => \full_n_i_2__1_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_1\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1_n_1\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pout_reg[2]_0\,
      I1 => pout_reg(0),
      I2 => pout_reg(1),
      O => \pout[1]_i_1_n_1\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => pout_reg(0),
      I1 => \pout_reg[2]_0\,
      I2 => pout_reg(2),
      I3 => pout_reg(1),
      O => \pout[2]_i_1_n_1\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A010A010101010"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3_n_1\,
      I2 => data_vld_reg_n_1,
      I3 => \bus_wide_gen.last_split\,
      I4 => data_vld_reg_1,
      I5 => \^empty_n_reg_0\,
      O => \pout[3]_i_1_n_1\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => \pout_reg[2]_0\,
      I3 => pout_reg(1),
      I4 => pout_reg(0),
      O => \pout[3]_i_2_n_1\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3_n_1\
    );
\pout[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF7FFF7FFF"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \^fifo_rctl_ready\,
      I2 => \pout[3]_i_5\,
      I3 => fifo_burst_ready,
      I4 => m_axi_IN_r_ARREADY,
      I5 => \pout[3]_i_5_0\,
      O => data_vld_reg_0
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_1\,
      D => \pout[0]_i_1_n_1\,
      Q => pout_reg(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_1\,
      D => \pout[1]_i_1_n_1\,
      Q => pout_reg(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_1\,
      D => \pout[2]_i_1_n_1\,
      Q => pout_reg(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_1\,
      D => \pout[3]_i_2_n_1\,
      Q => pout_reg(3),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_IN_r_m_axi_reg_slice is
  port (
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    \data_p2_reg[0]_1\ : in STD_LOGIC;
    \data_p2_reg[0]_2\ : in STD_LOGIC;
    i_reg_686 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rs2f_rreq_ack : in STD_LOGIC;
    \data_p2_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_IN_r_m_axi_reg_slice : entity is "fc_IN_r_m_axi_reg_slice";
end system_fc_0_0_fc_IN_r_m_axi_reg_slice;

architecture STRUCTURE of system_fc_0_0_fc_IN_r_m_axi_reg_slice is
  signal IN_r_ARREADY : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[8]_2\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[30]_i_2_n_1\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_1\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_1\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_1 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_1\ : STD_LOGIC;
  signal \state[1]_i_1_n_1\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair198";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair198";
begin
  \ap_CS_fsm_reg[8]_2\ <= \^ap_cs_fsm_reg[8]_2\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[8]_2\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => IN_r_ARREADY,
      I1 => \^ap_cs_fsm_reg[8]_2\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \ap_CS_fsm[8]_i_2_n_1\,
      I3 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => IN_r_ARREADY,
      I1 => \data_p2_reg[0]_2\,
      I2 => \data_p2_reg[0]_1\,
      I3 => \data_p2_reg[0]_0\,
      O => \ap_CS_fsm[8]_i_2_n_1\
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA0000"
    )
        port map (
      I0 => Q(1),
      I1 => \data_p2_reg[0]_0\,
      I2 => \data_p2_reg[0]_1\,
      I3 => \data_p2_reg[0]_2\,
      I4 => IN_r_ARREADY,
      O => \^ap_cs_fsm_reg[8]_2\
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1_n_1\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1_n_1\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1_n_1\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1_n_1\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1_n_1\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1_n_1\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1_n_1\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1_n_1\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1_n_1\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1_n_1\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1_n_1\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1_n_1\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1_n_1\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1_n_1\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1_n_1\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1_n_1\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1_n_1\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1_n_1\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1_n_1\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1_n_1\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1_n_1\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_1_n_1\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1_n_1\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \^ap_cs_fsm_reg[8]_2\,
      O => load_p1
    );
\data_p1[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(30),
      O => \data_p1[30]_i_2_n_1\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1_n_1\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1_n_1\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1_n_1\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1_n_1\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1_n_1\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1_n_1\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1_n_1\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_2_n_1\,
      Q => \data_p1_reg[30]_0\(30),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_1\,
      Q => \data_p1_reg[30]_0\(9),
      R => '0'
    );
\data_p2[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0000"
    )
        port map (
      I0 => IN_r_ARREADY,
      I1 => \data_p2_reg[0]_2\,
      I2 => \data_p2_reg[0]_1\,
      I3 => \data_p2_reg[0]_0\,
      I4 => Q(1),
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
\i_reg_686[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FFDFFF00AA0000"
    )
        port map (
      I0 => Q(1),
      I1 => \data_p2_reg[0]_0\,
      I2 => \data_p2_reg[0]_1\,
      I3 => \data_p2_reg[0]_2\,
      I4 => IN_r_ARREADY,
      I5 => i_reg_686(0),
      O => \ap_CS_fsm_reg[8]_1\
    );
\i_reg_686[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77DDFFFF22882000"
    )
        port map (
      I0 => Q(1),
      I1 => \data_p2_reg[0]_0\,
      I2 => \data_p2_reg[0]_1\,
      I3 => \data_p2_reg[0]_2\,
      I4 => IN_r_ARREADY,
      I5 => i_reg_686(1),
      O => \ap_CS_fsm_reg[8]_0\
    );
\i_reg_686[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DF5FFFF28A02000"
    )
        port map (
      I0 => Q(1),
      I1 => \data_p2_reg[0]_0\,
      I2 => \data_p2_reg[0]_1\,
      I3 => \data_p2_reg[0]_2\,
      I4 => IN_r_ARREADY,
      I5 => i_reg_686(2),
      O => \ap_CS_fsm_reg[8]\
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[8]_2\,
      I1 => \state__0\(1),
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(0),
      I4 => IN_r_ARREADY,
      O => s_ready_t_i_1_n_1
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_1,
      Q => IN_r_ARREADY,
      R => ap_rst_n_inv
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^state_reg[0]_0\(0),
      I2 => state(1),
      I3 => \^ap_cs_fsm_reg[8]_2\,
      I4 => IN_r_ARREADY,
      O => \state[0]_i_1_n_1\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[8]_2\,
      I1 => state(1),
      I2 => \^state_reg[0]_0\(0),
      I3 => rs2f_rreq_ack,
      O => \state[1]_i_1_n_1\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_1\,
      Q => \^state_reg[0]_0\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_1\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_IN_r_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \icmp_ln12_reg_702_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    load_p1 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_ready_t_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mem_reg_i_12__0\ : in STD_LOGIC;
    \mem_reg_i_12__0_0\ : in STD_LOGIC;
    \mem_reg_i_12__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg_1 : in STD_LOGIC;
    IN_r_RREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_1\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_IN_r_m_axi_reg_slice__parameterized0\ : entity is "fc_IN_r_m_axi_reg_slice";
end \system_fc_0_0_fc_IN_r_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \system_fc_0_0_fc_IN_r_m_axi_reg_slice__parameterized0\ is
  signal IN_r_RVALID : STD_LOGIC;
  signal \data_p2_reg_n_1_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[9]\ : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_1\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair197";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair196";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => IN_r_RREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_1,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => IN_r_RREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFF4C44"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_1,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \bus_wide_gen.rdata_valid_t_reg_1\,
      I4 => beat_valid,
      O => s_ready_t_reg_0
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_1,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(0),
      Q => \data_p2_reg_n_1_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(10),
      Q => \data_p2_reg_n_1_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(11),
      Q => \data_p2_reg_n_1_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(12),
      Q => \data_p2_reg_n_1_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(13),
      Q => \data_p2_reg_n_1_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(14),
      Q => \data_p2_reg_n_1_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(15),
      Q => \data_p2_reg_n_1_[15]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(1),
      Q => \data_p2_reg_n_1_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(2),
      Q => \data_p2_reg_n_1_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(3),
      Q => \data_p2_reg_n_1_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(4),
      Q => \data_p2_reg_n_1_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(5),
      Q => \data_p2_reg_n_1_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(6),
      Q => \data_p2_reg_n_1_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(7),
      Q => \data_p2_reg_n_1_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(8),
      Q => \data_p2_reg_n_1_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(9),
      Q => \data_p2_reg_n_1_[9]\,
      R => '0'
    );
\dout_buf[34]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \^rdata_ack_t\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\mem_reg_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \mem_reg_i_12__0\,
      I1 => \mem_reg_i_12__0_0\,
      I2 => IN_r_RVALID,
      I3 => \mem_reg_i_12__0_1\(0),
      O => \icmp_ln12_reg_702_reg[0]\
    );
p_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => IN_r_RREADY,
      I2 => \state__0\(0),
      I3 => s_ready_t_reg_1,
      O => load_p1
    );
p_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[15]\,
      O => A(15)
    );
p_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[14]\,
      O => A(14)
    );
p_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[13]\,
      O => A(13)
    );
p_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[12]\,
      O => A(12)
    );
p_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[11]\,
      O => A(11)
    );
p_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[10]\,
      O => A(10)
    );
p_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[9]\,
      O => A(9)
    );
p_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[8]\,
      O => A(8)
    );
p_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[7]\,
      O => A(7)
    );
p_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[6]\,
      O => A(6)
    );
p_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[5]\,
      O => A(5)
    );
p_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[4]\,
      O => A(4)
    );
p_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[3]\,
      O => A(3)
    );
p_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[2]\,
      O => A(2)
    );
p_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[1]\,
      O => A(1)
    );
p_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_1_[0]\,
      O => A(0)
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \state__0\(1),
      I2 => IN_r_RREADY,
      I3 => \state__0\(0),
      I4 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__0_n_1\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_1\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => IN_r_RREADY,
      I1 => IN_r_RVALID,
      I2 => state(1),
      I3 => s_ready_t_reg_1,
      I4 => \^rdata_ack_t\,
      O => \state[0]_i_1__0_n_1\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => state(1),
      I2 => IN_r_RVALID,
      I3 => IN_r_RREADY,
      O => \state[1]_i_1__0_n_1\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_1\,
      Q => IN_r_RVALID,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_1\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_OUT_r_m_axi_buffer is
  port (
    OUT_r_WREADY : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[3]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[2]\ : out STD_LOGIC;
    \dout_buf_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    push : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_OUT_r_WREADY : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]_1\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]_0\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    m_axi_OUT_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.strb_buf_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \usedw_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_OUT_r_m_axi_buffer : entity is "fc_OUT_r_m_axi_buffer";
end system_fc_0_0_fc_OUT_r_m_axi_buffer;

architecture STRUCTURE of system_fc_0_0_fc_OUT_r_m_axi_buffer is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out_r_wready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^bus_wide_gen.pad_oh_reg_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_1\ : STD_LOGIC;
  signal \dout_valid_i_1__2_n_1\ : STD_LOGIC;
  signal \^dout_valid_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_1 : STD_LOGIC;
  signal \empty_n_i_2__5_n_1\ : STD_LOGIC;
  signal \empty_n_i_3__5_n_1\ : STD_LOGIC;
  signal empty_n_reg_n_1 : STD_LOGIC;
  signal \full_n_i_1__11_n_1\ : STD_LOGIC;
  signal \full_n_i_3__7_n_1\ : STD_LOGIC;
  signal \mem_reg_i_10__1_n_1\ : STD_LOGIC;
  signal \mem_reg_i_11__0_n_1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr[1]_i_1_n_1\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_1\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_1\ : STD_LOGIC;
  signal \raddr[7]_i_2_n_1\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \usedw[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \usedw[7]_i_1__2_n_1\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \waddr[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \waddr[2]_i_1__2_n_1\ : STD_LOGIC;
  signal \waddr[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \waddr[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \waddr[5]_i_1__2_n_1\ : STD_LOGIC;
  signal \waddr[6]_i_1__2_n_1\ : STD_LOGIC;
  signal \waddr[6]_i_2__2_n_1\ : STD_LOGIC;
  signal \waddr[7]_i_2__2_n_1\ : STD_LOGIC;
  signal \waddr[7]_i_3__2_n_1\ : STD_LOGIC;
  signal \waddr[7]_i_4__2_n_1\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \empty_n_i_3__5\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \full_n_i_3__7\ : label is "soft_lutpair243";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_write/buff_wdata/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 17;
  attribute SOFT_HLUTNM of \mem_reg_i_11__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \raddr[4]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \show_ahead_i_1__2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__2\ : label is "soft_lutpair253";
begin
  E(0) <= \^e\(0);
  OUT_r_WREADY <= \^out_r_wready\;
  Q(5 downto 0) <= \^q\(5 downto 0);
  \bus_wide_gen.pad_oh_reg_reg[1]\(0) <= \^bus_wide_gen.pad_oh_reg_reg[1]\(0);
  data_valid <= \^data_valid\;
  dout_valid_reg_0 <= \^dout_valid_reg_0\;
\bus_wide_gen.data_buf[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^dout_valid_reg_0\,
      I1 => m_axi_OUT_r_WREADY,
      I2 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      O => \^e\(0)
    );
\bus_wide_gen.data_buf[15]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_valid\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \^dout_valid_reg_0\
    );
\bus_wide_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000000E000E000"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[1]_1\,
      I1 => \bus_wide_gen.data_buf_reg[16]_0\,
      I2 => \^data_valid\,
      I3 => \bus_wide_gen.data_buf_reg[16]\,
      I4 => m_axi_OUT_r_WREADY,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      O => \^bus_wide_gen.pad_oh_reg_reg[1]\(0)
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFFFFFA2000000"
    )
        port map (
      I0 => \^dout_valid_reg_0\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I2 => m_axi_OUT_r_WREADY,
      I3 => burst_valid,
      I4 => \^data_valid\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]_1\,
      O => \bus_wide_gen.WVALID_Dummy_reg\
    );
\bus_wide_gen.strb_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_OUT_r_WSTRB(0),
      I1 => \^e\(0),
      I2 => tmp_strb(0),
      I3 => ap_rst_n,
      I4 => SR(0),
      O => \bus_wide_gen.strb_buf_reg[0]\
    );
\bus_wide_gen.strb_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_OUT_r_WSTRB(1),
      I1 => \^e\(0),
      I2 => tmp_strb(1),
      I3 => ap_rst_n,
      I4 => SR(0),
      O => \bus_wide_gen.strb_buf_reg[1]\
    );
\bus_wide_gen.strb_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_OUT_r_WSTRB(2),
      I1 => \^bus_wide_gen.pad_oh_reg_reg[1]\(0),
      I2 => tmp_strb(0),
      I3 => ap_rst_n,
      I4 => \bus_wide_gen.strb_buf_reg[3]_0\(0),
      O => \bus_wide_gen.strb_buf_reg[2]\
    );
\bus_wide_gen.strb_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_OUT_r_WSTRB(3),
      I1 => \^bus_wide_gen.pad_oh_reg_reg[1]\(0),
      I2 => tmp_strb(1),
      I3 => ap_rst_n,
      I4 => \bus_wide_gen.strb_buf_reg[3]_0\(0),
      O => \bus_wide_gen.strb_buf_reg[3]\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_1\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_1\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_1\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_1\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_1\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_1\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_1\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_1\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_1\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_1\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_1\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_1\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_1\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_1\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_1\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_1\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_1\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_1\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_1\,
      Q => tmp_strb(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_1\,
      Q => tmp_strb(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_1\,
      Q => \dout_buf_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\dout_valid_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF08AA"
    )
        port map (
      I0 => \^data_valid\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I2 => m_axi_OUT_r_WREADY,
      I3 => burst_valid,
      I4 => empty_n_reg_n_1,
      O => \dout_valid_i_1__2_n_1\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__2_n_1\,
      Q => \^data_valid\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FD0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \empty_n_i_2__5_n_1\,
      I2 => pop,
      I3 => push,
      I4 => empty_n_reg_n_1,
      O => empty_n_i_1_n_1
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \empty_n_i_3__5_n_1\,
      O => \empty_n_i_2__5_n_1\
    );
\empty_n_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => \empty_n_i_3__5_n_1\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_1,
      Q => empty_n_reg_n_1,
      R => ap_rst_n_inv
    );
\full_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => push,
      I3 => pop,
      I4 => \^out_r_wready\,
      O => \full_n_i_1__11_n_1\
    );
\full_n_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \full_n_i_3__7_n_1\,
      O => p_1_in
    );
\full_n_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_3__7_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_1\,
      Q => \^out_r_wready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => waddr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => rnext(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => q_buf(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => q_buf(17 downto 16),
      ENARDEN => \^out_r_wready\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(5),
      O => \mem_reg_i_10__1_n_1\
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => raddr(4),
      O => \mem_reg_i_11__0_n_1\
    );
\mem_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \mem_reg_i_10__1_n_1\,
      I1 => raddr(6),
      I2 => pop,
      I3 => raddr(7),
      O => rnext(7)
    );
\mem_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_i_10__1_n_1\,
      I2 => pop,
      O => rnext(6)
    );
\mem_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_i_11__0_n_1\,
      I2 => pop,
      O => rnext(5)
    );
\mem_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => pop,
      I5 => raddr(4),
      O => rnext(4)
    );
\mem_reg_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(2),
      I3 => pop,
      I4 => raddr(3),
      O => rnext(3)
    );
\mem_reg_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      O => rnext(2)
    );
\mem_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      I2 => raddr(1),
      O => rnext(1)
    );
\mem_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959999AAAAAAAA"
    )
        port map (
      I0 => raddr(0),
      I1 => \^data_valid\,
      I2 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I3 => m_axi_OUT_r_WREADY,
      I4 => burst_valid,
      I5 => empty_n_reg_n_1,
      O => rnext(0)
    );
\p_0_out_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => usedw_reg(6),
      O => \usedw_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[6]_0\(0)
    );
\p_0_out_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => push,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(11),
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(12),
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(13),
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(14),
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => q_tmp(15),
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(17),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => ap_rst_n_inv
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      O => \raddr[1]_i_1_n_1\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => \raddr[3]_i_1_n_1\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(3),
      O => \raddr[4]_i_1_n_1\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088AAAA"
    )
        port map (
      I0 => empty_n_reg_n_1,
      I1 => burst_valid,
      I2 => m_axi_OUT_r_WREADY,
      I3 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I4 => \^data_valid\,
      O => pop
    );
\raddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(7),
      I1 => \mem_reg_i_10__1_n_1\,
      I2 => raddr(6),
      O => \raddr[7]_i_2_n_1\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_1\,
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_1\,
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_1\,
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2_n_1\,
      Q => raddr(7),
      R => ap_rst_n_inv
    );
\show_ahead_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0900"
    )
        port map (
      I0 => \^q\(0),
      I1 => pop,
      I2 => \empty_n_i_2__5_n_1\,
      I3 => push,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__2_n_1\
    );
\usedw[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAFFFFF7550000"
    )
        port map (
      I0 => \^data_valid\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I2 => m_axi_OUT_r_WREADY,
      I3 => burst_valid,
      I4 => empty_n_reg_n_1,
      I5 => push,
      O => \usedw[7]_i_1__2_n_1\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_1\,
      D => \usedw[0]_i_1__2_n_1\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_1\,
      D => \usedw_reg[7]_0\(0),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_1\,
      D => \usedw_reg[7]_0\(1),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_1\,
      D => \usedw_reg[7]_0\(2),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_1\,
      D => \usedw_reg[7]_0\(3),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_1\,
      D => \usedw_reg[7]_0\(4),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_1\,
      D => \usedw_reg[7]_0\(5),
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__2_n_1\,
      D => \usedw_reg[7]_0\(6),
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__2_n_1\
    );
\waddr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__2_n_1\
    );
\waddr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__2_n_1\
    );
\waddr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__2_n_1\
    );
\waddr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__2_n_1\
    );
\waddr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__2_n_1\
    );
\waddr[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__2_n_1\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__2_n_1\
    );
\waddr[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__2_n_1\
    );
\waddr[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__2_n_1\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__2_n_1\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__2_n_1\
    );
\waddr[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__2_n_1\
    );
\waddr[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__2_n_1\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__2_n_1\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__2_n_1\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__2_n_1\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__2_n_1\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__2_n_1\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__2_n_1\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__2_n_1\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__2_n_1\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_OUT_r_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_OUT_r_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dout_valid_reg_1 : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    dout_valid_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_OUT_r_m_axi_buffer__parameterized0\ : entity is "fc_OUT_r_m_axi_buffer";
end \system_fc_0_0_fc_OUT_r_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \system_fc_0_0_fc_OUT_r_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal beat_valid : STD_LOGIC;
  signal \dout_valid_i_1__3_n_1\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_1\ : STD_LOGIC;
  signal \empty_n_i_2__6_n_1\ : STD_LOGIC;
  signal \empty_n_i_3__6_n_1\ : STD_LOGIC;
  signal empty_n_reg_n_1 : STD_LOGIC;
  signal \full_n_i_1__12_n_1\ : STD_LOGIC;
  signal \full_n_i_2__15_n_1\ : STD_LOGIC;
  signal \full_n_i_3__8_n_1\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \usedw[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \usedw[7]_i_1__3_n_1\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_1__2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[0]_i_1__2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \dout_valid_i_1__3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \empty_n_i_3__6\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \full_n_i_4__2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__3\ : label is "soft_lutpair237";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_wide_gen.rdata_valid_t_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF22"
    )
        port map (
      I0 => beat_valid,
      I1 => dout_valid_reg_2,
      I2 => rdata_ack_t,
      I3 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\bus_wide_gen.split_cnt_buf[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A08808"
    )
        port map (
      I0 => ap_rst_n,
      I1 => beat_valid,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => dout_valid_reg_2,
      O => ap_rst_n_0
    );
\dout_valid_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF08AA"
    )
        port map (
      I0 => beat_valid,
      I1 => dout_valid_reg_1,
      I2 => rdata_ack_t,
      I3 => dout_valid_reg_2,
      I4 => empty_n_reg_n_1,
      O => \dout_valid_i_1__3_n_1\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__3_n_1\,
      Q => beat_valid,
      R => ap_rst_n_inv
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0FE0E0E0"
    )
        port map (
      I0 => \empty_n_i_2__6_n_1\,
      I1 => \empty_n_i_3__6_n_1\,
      I2 => pop,
      I3 => m_axi_OUT_r_RVALID,
      I4 => \^full_n_reg_0\,
      I5 => empty_n_reg_n_1,
      O => \empty_n_i_1__2_n_1\
    );
\empty_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \empty_n_i_2__6_n_1\
    );
\empty_n_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(1),
      O => \empty_n_i_3__6_n_1\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_1\,
      Q => empty_n_reg_n_1,
      R => ap_rst_n_inv
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__15_n_1\,
      I2 => \full_n_i_3__8_n_1\,
      I3 => \^full_n_reg_0\,
      I4 => m_axi_OUT_r_RVALID,
      I5 => pop,
      O => \full_n_i_1__12_n_1\
    );
\full_n_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(3),
      O => \full_n_i_2__15_n_1\
    );
\full_n_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \full_n_i_3__8_n_1\
    );
\full_n_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088AAAA"
    )
        port map (
      I0 => empty_n_reg_n_1,
      I1 => dout_valid_reg_2,
      I2 => rdata_ack_t,
      I3 => dout_valid_reg_1,
      I4 => beat_valid,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_1\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\p_0_out_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => usedw_reg(6),
      O => \usedw_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[6]_0\(0)
    );
\p_0_out_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => m_axi_OUT_r_RVALID,
      I3 => \^full_n_reg_0\,
      O => S(0)
    );
\usedw[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__3_n_1\
    );
\usedw[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => m_axi_OUT_r_RVALID,
      O => \usedw[7]_i_1__3_n_1\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_1\,
      D => \usedw[0]_i_1__3_n_1\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_1\,
      D => D(0),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_1\,
      D => D(1),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_1\,
      D => D(2),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_1\,
      D => D(3),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_1\,
      D => D(4),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_1\,
      D => D(5),
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__3_n_1\,
      D => D(6),
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_OUT_r_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    \end_addr_buf_reg[2]\ : out STD_LOGIC;
    \end_addr_buf_reg[3]\ : out STD_LOGIC;
    \start_addr_buf_reg[4]\ : out STD_LOGIC;
    \start_addr_buf_reg[5]\ : out STD_LOGIC;
    \start_addr_buf_reg[6]\ : out STD_LOGIC;
    \start_addr_buf_reg[7]\ : out STD_LOGIC;
    \start_addr_buf_reg[8]\ : out STD_LOGIC;
    \start_addr_buf_reg[9]\ : out STD_LOGIC;
    \start_addr_buf_reg[10]\ : out STD_LOGIC;
    \start_addr_buf_reg[11]\ : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    m_axi_OUT_r_WREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.len_cnt_reg[7]\ : out STD_LOGIC;
    m_axi_OUT_r_WREADY_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_wreq : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.loop_cnt_reg[1]\ : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_2\ : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    \end_addr_buf_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_1\ : in STD_LOGIC;
    m_axi_OUT_r_WREADY : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_3\ : in STD_LOGIC;
    wreq_handling_reg_0 : in STD_LOGIC;
    \sect_end_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    invalid_len_event_reg2 : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_1 : in STD_LOGIC;
    fifo_wreq_valid : in STD_LOGIC;
    m_axi_OUT_r_AWREADY : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_1\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    \could_multi_bursts.awlen_buf[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC;
    \could_multi_bursts.awaddr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUT_r_WLAST : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_OUT_r_m_axi_fifo : entity is "fc_OUT_r_m_axi_fifo";
end system_fc_0_0_fc_OUT_r_m_axi_fifo;

architecture STRUCTURE of system_fc_0_0_fc_OUT_r_m_axi_fifo is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_wide_gen.WLAST_Dummy_i_3_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.burst_pack\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \bus_wide_gen.data_buf[15]_i_3__2_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_3_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_5_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_6_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_7_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_8_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_9_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4__2_n_1\ : STD_LOGIC;
  signal \^bus_wide_gen.len_cnt_reg[7]\ : STD_LOGIC;
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \could_multi_bursts.awaddr_buf[31]_i_4_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_3_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_4_n_1\ : STD_LOGIC;
  signal \^could_multi_bursts.loop_cnt_reg[1]\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg\ : STD_LOGIC;
  signal \data_vld_i_1__8_n_1\ : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal \full_n_i_1__13_n_1\ : STD_LOGIC;
  signal \full_n_i_2__13_n_1\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_1\ : STD_LOGIC;
  signal next_burst : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \pout[0]_i_2_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1__2_n_1\ : STD_LOGIC;
  signal \pout[2]_i_2__3_n_1\ : STD_LOGIC;
  signal \pout_reg_n_1_[0]\ : STD_LOGIC;
  signal \pout_reg_n_1_[1]\ : STD_LOGIC;
  signal \pout_reg_n_1_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sect_len_buf_reg[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \bus_wide_gen.WLAST_Dummy_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \bus_wide_gen.WVALID_Dummy_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_3__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_1__1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_8\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_4__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_1 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_2 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \full_n_i_2__13\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \invalid_len_event_reg2_i_1__1\ : label is "soft_lutpair276";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[0]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair256";
begin
  E(0) <= \^e\(0);
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.len_cnt_reg[7]\ <= \^bus_wide_gen.len_cnt_reg[7]\;
  \could_multi_bursts.loop_cnt_reg[1]\ <= \^could_multi_bursts.loop_cnt_reg[1]\;
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  \could_multi_bursts.sect_handling_reg\ <= \^could_multi_bursts.sect_handling_reg\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  next_wreq <= \^next_wreq\;
  \sect_len_buf_reg[7]\ <= \^sect_len_buf_reg[7]\;
\bus_wide_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => m_axi_OUT_r_WLAST,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_1\,
      I2 => m_axi_OUT_r_WREADY,
      I3 => next_burst,
      O => \bus_wide_gen.WLAST_Dummy_reg\
    );
\bus_wide_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A808"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_4__2_n_1\,
      I1 => full_n_reg_0,
      I2 => \bus_wide_gen.burst_pack\(8),
      I3 => \bus_wide_gen.WLAST_Dummy_i_3_n_1\,
      I4 => \bus_wide_gen.data_buf[31]_i_5_n_1\,
      O => next_burst
    );
\bus_wide_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^bus_wide_gen.len_cnt_reg[7]\,
      I1 => data_valid,
      I2 => \bus_wide_gen.first_pad_reg\,
      I3 => \bus_wide_gen.len_cnt_reg[0]\,
      O => \bus_wide_gen.WLAST_Dummy_i_3_n_1\
    );
\bus_wide_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_1\,
      I1 => m_axi_OUT_r_WREADY,
      I2 => \^e\(0),
      O => \bus_wide_gen.WVALID_Dummy_reg\
    );
\bus_wide_gen.data_buf[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_3__2_n_1\,
      I1 => m_axi_OUT_r_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_1\,
      O => m_axi_OUT_r_WREADY_1(0)
    );
\bus_wide_gen.data_buf[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[0]_0\(4),
      I1 => \bus_wide_gen.len_cnt_reg[0]_0\(5),
      I2 => \bus_wide_gen.len_cnt_reg[0]_0\(6),
      I3 => \bus_wide_gen.len_cnt_reg[0]_0\(7),
      I4 => \bus_wide_gen.data_buf[31]_i_6_n_1\,
      O => \bus_wide_gen.data_buf[15]_i_3__2_n_1\
    );
\bus_wide_gen.data_buf[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_3_n_1\,
      I1 => m_axi_OUT_r_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_1\,
      O => m_axi_OUT_r_WREADY_0(0)
    );
\bus_wide_gen.data_buf[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.burst_pack\(8),
      I1 => \bus_wide_gen.data_buf[31]_i_5_n_1\,
      O => \bus_wide_gen.data_buf[31]_i_3_n_1\
    );
\bus_wide_gen.data_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_6_n_1\,
      I1 => \bus_wide_gen.len_cnt_reg[0]_0\(7),
      I2 => \bus_wide_gen.len_cnt_reg[0]_0\(6),
      I3 => \bus_wide_gen.len_cnt_reg[0]_0\(5),
      I4 => \bus_wide_gen.len_cnt_reg[0]_0\(4),
      I5 => \bus_wide_gen.first_pad_reg\,
      O => \^bus_wide_gen.len_cnt_reg[7]\
    );
\bus_wide_gen.data_buf[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBFBFFFF"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_7_n_1\,
      I1 => \bus_wide_gen.data_buf[31]_i_8_n_1\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.len_cnt_reg[0]_0\(0),
      I4 => \^burst_valid\,
      I5 => \bus_wide_gen.data_buf[31]_i_9_n_1\,
      O => \bus_wide_gen.data_buf[31]_i_5_n_1\
    );
\bus_wide_gen.data_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[0]_0\(1),
      I1 => \bus_wide_gen.len_cnt_reg[0]_0\(0),
      I2 => \^burst_valid\,
      I3 => \bus_wide_gen.burst_pack\(9),
      I4 => \bus_wide_gen.len_cnt_reg[0]_0\(2),
      I5 => \bus_wide_gen.len_cnt_reg[0]_0\(3),
      O => \bus_wide_gen.data_buf[31]_i_6_n_1\
    );
\bus_wide_gen.data_buf[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FF2"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[0]_0\(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \bus_wide_gen.len_cnt_reg[0]_0\(2),
      O => \bus_wide_gen.data_buf[31]_i_7_n_1\
    );
\bus_wide_gen.data_buf[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[0]_0\(7),
      I1 => \bus_wide_gen.len_cnt_reg[0]_0\(6),
      I2 => \bus_wide_gen.len_cnt_reg[0]_0\(5),
      I3 => \bus_wide_gen.len_cnt_reg[0]_0\(4),
      O => \bus_wide_gen.data_buf[31]_i_8_n_1\
    );
\bus_wide_gen.data_buf[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \bus_wide_gen.len_cnt_reg[0]_0\(3),
      I2 => \^q\(1),
      I3 => \bus_wide_gen.len_cnt_reg[0]_0\(1),
      I4 => \bus_wide_gen.len_cnt_reg[0]_0\(0),
      I5 => \^q\(0),
      O => \bus_wide_gen.data_buf[31]_i_9_n_1\
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFFFFFA2000000"
    )
        port map (
      I0 => \^e\(0),
      I1 => \bus_wide_gen.WVALID_Dummy_reg_1\,
      I2 => m_axi_OUT_r_WREADY,
      I3 => \^burst_valid\,
      I4 => data_valid,
      I5 => \bus_wide_gen.first_pad_reg\,
      O => \bus_wide_gen.WVALID_Dummy_reg_0\
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => ap_rst_n,
      O => SR(0)
    );
\bus_wide_gen.len_cnt[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0E00000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[0]\,
      I1 => \bus_wide_gen.first_pad_reg\,
      I2 => data_valid,
      I3 => \^bus_wide_gen.len_cnt_reg[7]\,
      I4 => \bus_wide_gen.data_buf[31]_i_3_n_1\,
      I5 => \bus_wide_gen.len_cnt[7]_i_4__2_n_1\,
      O => \^e\(0)
    );
\bus_wide_gen.len_cnt[7]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_1\,
      I1 => m_axi_OUT_r_WREADY,
      I2 => \^burst_valid\,
      I3 => data_valid,
      O => \bus_wide_gen.len_cnt[7]_i_4__2_n_1\
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53500000"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => \could_multi_bursts.AWVALID_Dummy_reg\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.loop_cnt_reg[0]\,
      I4 => ap_rst_n,
      O => invalid_len_event_reg2_reg
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000555D"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[0]\,
      I1 => m_axi_OUT_r_AWREADY,
      I2 => \could_multi_bursts.loop_cnt_reg[0]_0\,
      I3 => \could_multi_bursts.loop_cnt_reg[0]_1\,
      I4 => \could_multi_bursts.awaddr_buf[31]_i_4_n_1\,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => fifo_burst_ready,
      I1 => \could_multi_bursts.sect_handling_reg_3\,
      I2 => fifo_resp_ready,
      O => \could_multi_bursts.awaddr_buf[31]_i_4_n_1\
    );
\could_multi_bursts.awaddr_buf[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf_reg[31]\(1),
      I1 => \could_multi_bursts.awaddr_buf_reg[31]\(0),
      I2 => \could_multi_bursts.awaddr_buf_reg[31]\(2),
      I3 => \could_multi_bursts.awaddr_buf_reg[31]\(3),
      I4 => \could_multi_bursts.awaddr_buf_reg[31]\(4),
      I5 => \could_multi_bursts.awaddr_buf_reg[31]\(5),
      O => \^could_multi_bursts.loop_cnt_reg[1]\
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(0),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(1),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(2),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(3),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_3_n_1\,
      I1 => \could_multi_bursts.awlen_buf[3]_i_4_n_1\,
      O => \^sect_len_buf_reg[7]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(7),
      I1 => \could_multi_bursts.awaddr_buf_reg[31]\(3),
      I2 => \could_multi_bursts.awaddr_buf_reg[31]\(5),
      I3 => \could_multi_bursts.awlen_buf[3]_i_2_0\(9),
      I4 => \could_multi_bursts.awaddr_buf_reg[31]\(4),
      I5 => \could_multi_bursts.awlen_buf[3]_i_2_0\(8),
      O => \could_multi_bursts.awlen_buf[3]_i_3_n_1\
    );
\could_multi_bursts.awlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(4),
      I1 => \could_multi_bursts.awaddr_buf_reg[31]\(0),
      I2 => \could_multi_bursts.awaddr_buf_reg[31]\(1),
      I3 => \could_multi_bursts.awlen_buf[3]_i_2_0\(5),
      I4 => \could_multi_bursts.awaddr_buf_reg[31]\(2),
      I5 => \could_multi_bursts.awlen_buf[3]_i_2_0\(6),
      O => \could_multi_bursts.awlen_buf[3]_i_4_n_1\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \could_multi_bursts.last_sect_buf_reg_0\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \sect_end_buf_reg[1]\(0),
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_3\,
      I1 => wreq_handling_reg_0,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^sect_len_buf_reg[7]\,
      O => \could_multi_bursts.sect_handling_reg_2\
    );
\data_vld_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FF444F444F44"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \pout[0]_i_2_n_1\,
      I3 => data_vld_reg_n_1,
      I4 => next_burst,
      I5 => \^burst_valid\,
      O => \data_vld_i_1__8_n_1\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__8_n_1\,
      Q => data_vld_reg_n_1,
      R => ap_rst_n_inv
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => \^burst_valid\,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_1,
      Q => \^burst_valid\,
      R => ap_rst_n_inv
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D00"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \sect_end_buf_reg[1]\(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => wreq_handling_reg_1,
      I4 => fifo_wreq_valid,
      O => \^next_wreq\
    );
fifo_wreq_valid_buf_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \^sect_len_buf_reg[7]\,
      I2 => \could_multi_bursts.sect_handling_reg_3\,
      I3 => wreq_handling_reg_0,
      O => \^could_multi_bursts.sect_handling_reg\
    );
\full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDDDDDFFFFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_burst_ready,
      I2 => \full_n_i_2__13_n_1\,
      I3 => push,
      I4 => data_vld_reg_n_1,
      I5 => \pout[2]_i_2__3_n_1\,
      O => \full_n_i_1__13_n_1\
    );
\full_n_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_1_[2]\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      O => \full_n_i_2__13_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_1\,
      Q => fifo_burst_ready,
      R => '0'
    );
\invalid_len_event_reg2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_1\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_1\
    );
\mem_reg[4][0]_srl5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => invalid_len_event_reg2,
      O => push
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_1\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_1\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_1\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_1\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_end_buf_reg[1]_0\,
      I1 => \^sect_len_buf_reg[7]\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_1\
    );
\mem_reg[4][9]_srl5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_0\(0),
      I1 => \^could_multi_bursts.loop_cnt_reg[1]\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF2F202000D0"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => next_burst,
      I2 => data_vld_reg_n_1,
      I3 => \pout[0]_i_2_n_1\,
      I4 => push,
      I5 => \pout_reg_n_1_[0]\,
      O => \pout[0]_i_1__2_n_1\
    );
\pout[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \pout_reg_n_1_[1]\,
      I1 => \pout_reg_n_1_[0]\,
      I2 => \pout_reg_n_1_[2]\,
      O => \pout[0]_i_2_n_1\
    );
\pout[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA0FF00FA04FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_1_[2]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout_reg_n_1_[1]\,
      I4 => data_vld_reg_n_1,
      I5 => \pout[2]_i_2__3_n_1\,
      O => \pout[1]_i_1__2_n_1\
    );
\pout[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCC8CCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_1_[2]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout_reg_n_1_[1]\,
      I4 => data_vld_reg_n_1,
      I5 => \pout[2]_i_2__3_n_1\,
      O => \pout[2]_i_1__2_n_1\
    );
\pout[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888AAAAAAAAAAA"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => \bus_wide_gen.data_buf[31]_i_5_n_1\,
      I2 => \bus_wide_gen.WLAST_Dummy_i_3_n_1\,
      I3 => \bus_wide_gen.burst_pack\(8),
      I4 => full_n_reg_0,
      I5 => \bus_wide_gen.len_cnt[7]_i_4__2_n_1\,
      O => \pout[2]_i_2__3_n_1\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__2_n_1\,
      Q => \pout_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__2_n_1\,
      Q => \pout_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__2_n_1\,
      Q => \pout_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_1\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_1\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_1\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_1\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_1\,
      Q => \bus_wide_gen.burst_pack\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_1\,
      Q => \bus_wide_gen.burst_pack\(9),
      R => ap_rst_n_inv
    );
\sect_addr_buf[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_cnt[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(0),
      I1 => \^next_wreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(11),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(12),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(14),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(15),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(17),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(19),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(2),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(3),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(5),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(6),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(8),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(9),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_end_buf[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF23"
    )
        port map (
      I0 => Q(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \sect_end_buf_reg[1]\(0),
      I3 => \sect_end_buf_reg[1]_0\,
      O => \end_addr_buf_reg[1]\
    );
\sect_len_buf[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A15501FFAB5F0B"
    )
        port map (
      I0 => CO(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \sect_end_buf_reg[1]\(0),
      I3 => Q(1),
      I4 => \sect_len_buf_reg[9]\(0),
      I5 => \sect_len_buf_reg[9]_0\(0),
      O => \end_addr_buf_reg[2]\
    );
\sect_len_buf[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A15501FFAB5F0B"
    )
        port map (
      I0 => CO(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \sect_end_buf_reg[1]\(0),
      I3 => Q(2),
      I4 => \sect_len_buf_reg[9]\(1),
      I5 => \sect_len_buf_reg[9]_0\(1),
      O => \end_addr_buf_reg[3]\
    );
\sect_len_buf[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => CO(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \sect_end_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_0\(2),
      I4 => Q(3),
      I5 => \sect_len_buf_reg[9]\(2),
      O => \start_addr_buf_reg[4]\
    );
\sect_len_buf[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => CO(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \sect_end_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_0\(3),
      I4 => Q(4),
      I5 => \sect_len_buf_reg[9]\(3),
      O => \start_addr_buf_reg[5]\
    );
\sect_len_buf[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => CO(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \sect_end_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_0\(4),
      I4 => Q(5),
      I5 => \sect_len_buf_reg[9]\(4),
      O => \start_addr_buf_reg[6]\
    );
\sect_len_buf[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => CO(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \sect_end_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_0\(5),
      I4 => Q(6),
      I5 => \sect_len_buf_reg[9]\(5),
      O => \start_addr_buf_reg[7]\
    );
\sect_len_buf[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => CO(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \sect_end_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_0\(6),
      I4 => Q(7),
      I5 => \sect_len_buf_reg[9]\(6),
      O => \start_addr_buf_reg[8]\
    );
\sect_len_buf[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => CO(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \sect_end_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_0\(7),
      I4 => Q(8),
      I5 => \sect_len_buf_reg[9]\(7),
      O => \start_addr_buf_reg[9]\
    );
\sect_len_buf[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => CO(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \sect_end_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_0\(8),
      I4 => Q(9),
      I5 => \sect_len_buf_reg[9]\(8),
      O => \start_addr_buf_reg[10]\
    );
\sect_len_buf[9]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
\sect_len_buf[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => CO(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => \sect_end_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_0\(9),
      I4 => Q(10),
      I5 => \sect_len_buf_reg[9]\(9),
      O => \start_addr_buf_reg[11]\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => wreq_handling_reg_1,
      I2 => \sect_end_buf_reg[1]\(0),
      I3 => \^could_multi_bursts.sect_handling_reg\,
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \sect_cnt_reg[19]\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    \align_len_reg[31]\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \pout_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    \q_reg[0]_3\ : in STD_LOGIC;
    \last_sect_carry__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \last_sect_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized0\ : entity is "fc_OUT_r_m_axi_fifo";
end \system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_vld_i_1__9_n_1\ : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__14_n_1\ : STD_LOGIC;
  signal \full_n_i_2__11_n_1\ : STD_LOGIC;
  signal \full_n_i_3__5_n_1\ : STD_LOGIC;
  signal \full_n_i_4__0_n_1\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_1\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_2__4_n_1\ : STD_LOGIC;
  signal \pout[2]_i_3__0_n_1\ : STD_LOGIC;
  signal \pout[2]_i_4_n_1\ : STD_LOGIC;
  signal \pout_reg_n_1_[0]\ : STD_LOGIC;
  signal \pout_reg_n_1_[1]\ : STD_LOGIC;
  signal \pout_reg_n_1_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \full_n_i_2__11\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \full_n_i_3__5\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \invalid_len_event_i_1__1\ : label is "soft_lutpair288";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__2\ : label is "soft_lutpair288";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000020AAFFFFFFFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \align_len_reg[31]\,
      I2 => \q_reg[0]_1\(0),
      I3 => \q_reg[0]_0\,
      I4 => \^q\(31),
      I5 => ap_rst_n,
      O => SR(0)
    );
\align_len[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20AA"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \align_len_reg[31]\,
      I2 => \q_reg[0]_1\(0),
      I3 => \q_reg[0]_0\,
      O => empty_n_reg_0(0)
    );
\data_vld_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \full_n_i_2__11_n_1\,
      I5 => data_vld_reg_n_1,
      O => \data_vld_i_1__9_n_1\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__9_n_1\,
      Q => data_vld_reg_n_1,
      R => ap_rst_n_inv
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFF5555FFFFFFFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \could_multi_bursts.next_loop\,
      I2 => \q_reg[0]_2\,
      I3 => \q_reg[0]_3\,
      I4 => \q_reg[0]_1\(0),
      I5 => \q_reg[0]_0\,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_1,
      Q => \^fifo_wreq_valid\,
      R => ap_rst_n_inv
    );
\full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__11_n_1\,
      I1 => ap_rst_n,
      I2 => \^rs2f_wreq_ack\,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \full_n_i_3__5_n_1\,
      I5 => \full_n_i_4__0_n_1\,
      O => \full_n_i_1__14_n_1\
    );
\full_n_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \align_len_reg[31]\,
      I2 => \q_reg[0]_1\(0),
      I3 => \q_reg[0]_0\,
      I4 => \^fifo_wreq_valid\,
      O => \full_n_i_2__11_n_1\
    );
\full_n_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_1_[0]\,
      I1 => \pout_reg_n_1_[1]\,
      O => \full_n_i_3__5_n_1\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000000000000000"
    )
        port map (
      I0 => \align_len_reg[31]\,
      I1 => \q_reg[0]_1\(0),
      I2 => \q_reg[0]_0\,
      I3 => \^fifo_wreq_valid\,
      I4 => push,
      I5 => data_vld_reg_n_1,
      O => \full_n_i_4__0_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__14_n_1\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(31),
      O => \q_reg[32]_0\(0)
    );
\invalid_len_event_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \^q\(31),
      O => empty_n_reg_1
    );
\last_sect_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \last_sect_carry__0\(7),
      I1 => \last_sect_carry__0_0\(7),
      I2 => \last_sect_carry__0\(6),
      I3 => \last_sect_carry__0_0\(6),
      O => S(2)
    );
\last_sect_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(5),
      I1 => \last_sect_carry__0_0\(5),
      I2 => \last_sect_carry__0_0\(3),
      I3 => \last_sect_carry__0\(3),
      I4 => \last_sect_carry__0_0\(4),
      I5 => \last_sect_carry__0\(4),
      O => S(1)
    );
\last_sect_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(2),
      I1 => \last_sect_carry__0_0\(2),
      I2 => \last_sect_carry__0_0\(1),
      I3 => \last_sect_carry__0\(1),
      I4 => \last_sect_carry__0_0\(0),
      I5 => \last_sect_carry__0\(0),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(0),
      Q => \mem_reg[4][0]_srl5_n_1\
    );
\mem_reg[4][0]_srl5_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => \pout_reg[2]_0\(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(10),
      Q => \mem_reg[4][10]_srl5_n_1\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(11),
      Q => \mem_reg[4][11]_srl5_n_1\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(12),
      Q => \mem_reg[4][12]_srl5_n_1\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(13),
      Q => \mem_reg[4][13]_srl5_n_1\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(14),
      Q => \mem_reg[4][14]_srl5_n_1\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(15),
      Q => \mem_reg[4][15]_srl5_n_1\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(16),
      Q => \mem_reg[4][16]_srl5_n_1\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(17),
      Q => \mem_reg[4][17]_srl5_n_1\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(18),
      Q => \mem_reg[4][18]_srl5_n_1\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(19),
      Q => \mem_reg[4][19]_srl5_n_1\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(1),
      Q => \mem_reg[4][1]_srl5_n_1\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(20),
      Q => \mem_reg[4][20]_srl5_n_1\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(21),
      Q => \mem_reg[4][21]_srl5_n_1\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(22),
      Q => \mem_reg[4][22]_srl5_n_1\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(23),
      Q => \mem_reg[4][23]_srl5_n_1\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(24),
      Q => \mem_reg[4][24]_srl5_n_1\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(25),
      Q => \mem_reg[4][25]_srl5_n_1\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(26),
      Q => \mem_reg[4][26]_srl5_n_1\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(27),
      Q => \mem_reg[4][27]_srl5_n_1\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(28),
      Q => \mem_reg[4][28]_srl5_n_1\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(29),
      Q => \mem_reg[4][29]_srl5_n_1\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(2),
      Q => \mem_reg[4][2]_srl5_n_1\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(30),
      Q => \mem_reg[4][30]_srl5_n_1\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_1\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(3),
      Q => \mem_reg[4][3]_srl5_n_1\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(4),
      Q => \mem_reg[4][4]_srl5_n_1\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(5),
      Q => \mem_reg[4][5]_srl5_n_1\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(6),
      Q => \mem_reg[4][6]_srl5_n_1\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(7),
      Q => \mem_reg[4][7]_srl5_n_1\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(8),
      Q => \mem_reg[4][8]_srl5_n_1\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(9),
      Q => \mem_reg[4][9]_srl5_n_1\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pout[2]_i_3__0_n_1\,
      I1 => \pout_reg_n_1_[0]\,
      O => \pout[0]_i_1_n_1\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708FFFF08F70000"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => push,
      I2 => pop0,
      I3 => \pout_reg_n_1_[0]\,
      I4 => \pout[2]_i_3__0_n_1\,
      I5 => \pout_reg_n_1_[1]\,
      O => \pout[1]_i_1_n_1\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDFF4200"
    )
        port map (
      I0 => \pout[2]_i_2__4_n_1\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout[2]_i_3__0_n_1\,
      I4 => \pout_reg_n_1_[2]\,
      O => \pout[2]_i_1_n_1\
    );
\pout[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => pop0,
      I1 => \^rs2f_wreq_ack\,
      I2 => \pout_reg[2]_0\(0),
      I3 => data_vld_reg_n_1,
      O => \pout[2]_i_2__4_n_1\
    );
\pout[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000055540000"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_1_[2]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout_reg_n_1_[1]\,
      I4 => data_vld_reg_n_1,
      I5 => \pout[2]_i_4_n_1\,
      O => \pout[2]_i_3__0_n_1\
    );
\pout[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080888088808"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \q_reg[0]_0\,
      I2 => \q_reg[0]_1\(0),
      I3 => \q_reg[0]_3\,
      I4 => \q_reg[0]_2\,
      I5 => \could_multi_bursts.next_loop\,
      O => \pout[2]_i_4_n_1\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_1\,
      Q => \pout_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_1\,
      Q => \pout_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_1\,
      Q => \pout_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_1\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_1\,
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_1\,
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_1\,
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_1\,
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_1\,
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_1\,
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_1\,
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_1\,
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_1\,
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_1\,
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_1\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_1\,
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_1\,
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_1\,
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_1\,
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_1\,
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_1\,
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_1\,
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_1\,
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_1\,
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_1\,
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_1\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_1\,
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_1\,
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_1\,
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_1\,
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_1\,
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_1\,
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_1\,
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_1\,
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_1\,
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \sect_cnt_reg[19]\,
      I2 => \q_reg[0]_0\,
      I3 => \align_len_reg[31]\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized1\ is
  port (
    fifo_resp_ready : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[1]_1\ : in STD_LOGIC;
    m_axi_OUT_r_BVALID : in STD_LOGIC;
    next_resp_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized1\ : entity is "fc_OUT_r_m_axi_fifo";
end \system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__10_n_1\ : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal \empty_n_i_1__9_n_1\ : STD_LOGIC;
  signal \^fifo_resp_ready\ : STD_LOGIC;
  signal \full_n_i_1__15_n_1\ : STD_LOGIC;
  signal \full_n_i_2__16_n_1\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_1\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_1\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1__2_n_1\ : STD_LOGIC;
  signal \pout[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \pout[3]_i_2__2_n_1\ : STD_LOGIC;
  signal \pout[3]_i_3__2_n_1\ : STD_LOGIC;
  signal \pout[3]_i_4__2_n_1\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_vld_i_1__10\ : label is "soft_lutpair279";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \pout[1]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \pout[3]_i_2__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \pout[3]_i_3__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \pout[3]_i_4__2\ : label is "soft_lutpair279";
begin
  fifo_resp_ready <= \^fifo_resp_ready\;
\data_vld_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFABA"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3__2_n_1\,
      I2 => data_vld_reg_n_1,
      I3 => need_wrsp,
      I4 => next_resp,
      O => \data_vld_i_1__10_n_1\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__10_n_1\,
      Q => data_vld_reg_n_1,
      R => ap_rst_n_inv
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__9_n_1\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_1\,
      Q => need_wrsp,
      R => ap_rst_n_inv
    );
\full_n_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0FF"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => data_vld_reg_n_1,
      I3 => ap_rst_n,
      I4 => \full_n_i_2__16_n_1\,
      O => \full_n_i_1__15_n_1\
    );
\full_n_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^fifo_resp_ready\,
      I1 => \pout[3]_i_4__2_n_1\,
      I2 => pout_reg(0),
      I3 => pout_reg(1),
      I4 => pout_reg(3),
      I5 => pout_reg(2),
      O => \full_n_i_2__16_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__15_n_1\,
      Q => \^fifo_resp_ready\,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => pout_reg(0),
      A1 => pout_reg(1),
      A2 => pout_reg(2),
      A3 => pout_reg(3),
      CE => \could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_1\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => pout_reg(0),
      A1 => pout_reg(1),
      A2 => pout_reg(2),
      A3 => pout_reg(3),
      CE => \could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_1\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[1]_0\,
      I1 => \q_reg[1]_1\,
      O => aw2b_awdata(1)
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => m_axi_OUT_r_BVALID,
      I4 => next_resp_reg,
      O => next_resp0
    );
\pout[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__2_n_1\
    );
\pout[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF2020DF"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      I2 => \could_multi_bursts.next_loop\,
      I3 => pout_reg(0),
      I4 => pout_reg(1),
      O => \pout[1]_i_1__2_n_1\
    );
\pout[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F0F04BF0F0F00F"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => pout_reg(2),
      I3 => pout_reg(1),
      I4 => pout_reg(0),
      I5 => \could_multi_bursts.next_loop\,
      O => \pout[2]_i_1__2_n_1\
    );
\pout[2]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => aw2b_bdata(1),
      I1 => aw2b_bdata(0),
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => next_resp_reg,
      O => push
    );
\pout[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20006500"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_1,
      I4 => \pout[3]_i_3__2_n_1\,
      O => \pout[3]_i_1__2_n_1\
    );
\pout[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAA6"
    )
        port map (
      I0 => pout_reg(3),
      I1 => \pout[3]_i_4__2_n_1\,
      I2 => pout_reg(0),
      I3 => pout_reg(1),
      I4 => pout_reg(2),
      O => \pout[3]_i_2__2_n_1\
    );
\pout[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(1),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3__2_n_1\
    );
\pout[3]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_1,
      O => \pout[3]_i_4__2_n_1\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__2_n_1\,
      D => \pout[0]_i_1__2_n_1\,
      Q => pout_reg(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__2_n_1\,
      D => \pout[1]_i_1__2_n_1\,
      Q => pout_reg(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__2_n_1\,
      D => \pout[2]_i_1__2_n_1\,
      Q => pout_reg(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__2_n_1\,
      D => \pout[3]_i_2__2_n_1\,
      Q => pout_reg(3),
      R => ap_rst_n_inv
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][0]_srl15_n_1\,
      Q => aw2b_bdata(0),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][1]_srl15_n_1\,
      Q => aw2b_bdata(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized2\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln340_1_reg_7360 : out STD_LOGIC;
    r_V_2_reg_7260 : out STD_LOGIC;
    OUT_r_AWVALID : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    IN_r_RREADY : out STD_LOGIC;
    ap_block_pp0_stage0_subdone5_in : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    j_reg_7060 : out STD_LOGIC;
    IN_addr_read_reg_7120 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_3\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    icmp_ln12_reg_702_pp0_iter2_reg : in STD_LOGIC;
    \select_ln340_1_reg_736_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    icmp_ln12_1_reg_722_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln12_reg_702_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln12_1_reg_722_pp0_iter2_reg : in STD_LOGIC;
    \j_0_reg_253_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_4\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_5\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    OUT_r_WREADY : in STD_LOGIC;
    icmp_ln12_1_reg_722_pp0_iter8_reg : in STD_LOGIC;
    OUT_r_AWREADY : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    icmp_ln12_reg_702_pp0_iter3_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_Val2_s_reg_243_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln12_1_reg_722_reg[0]\ : in STD_LOGIC;
    \icmp_ln12_1_reg_722_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized2\ : entity is "fc_OUT_r_m_axi_fifo";
end \system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized2\ is
  signal \^in_r_rready\ : STD_LOGIC;
  signal OUT_r_BVALID : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter4_reg\ : STD_LOGIC;
  signal \data_vld_i_1__11_n_1\ : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal \empty_n_i_1__8_n_1\ : STD_LOGIC;
  signal \full_n_i_1__16_n_1\ : STD_LOGIC;
  signal \full_n_i_2__12_n_1\ : STD_LOGIC;
  signal \full_n_i_3__6_n_1\ : STD_LOGIC;
  signal \full_n_i_4__1_n_1\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mem_reg_i_13__0_n_1\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1_n_1\ : STD_LOGIC;
  signal \pout_reg_n_1_[0]\ : STD_LOGIC;
  signal \pout_reg_n_1_[1]\ : STD_LOGIC;
  signal \pout_reg_n_1_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \empty_n_i_1__8\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \full_n_i_2__12\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \icmp_ln12_reg_702[0]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \icmp_ln12_reg_702_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \j_0_reg_253[12]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \j_0_reg_253[12]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \j_reg_706[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_243[15]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_243[1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[15]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[15]_i_4\ : label is "soft_lutpair283";
begin
  IN_r_RREADY <= \^in_r_rready\;
  ap_enable_reg_pp0_iter4_reg <= \^ap_enable_reg_pp0_iter4_reg\;
  full_n_reg_0 <= \^full_n_reg_0\;
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln12_1_reg_722_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      O => OUT_r_AWVALID
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0FB0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \ap_CS_fsm_reg[15]_4\,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => \ap_CS_fsm_reg[15]_5\,
      I4 => Q(1),
      I5 => Q(0),
      O => \ap_CS_fsm_reg[15]\(0)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808080A0808"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg[15]_5\,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_enable_reg_pp0_iter1_reg_0,
      O => \ap_CS_fsm_reg[15]\(1)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F000D0D0D000"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter4_reg\,
      I2 => ap_rst_n,
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_enable_reg_pp0_iter1_reg_0,
      O => \ap_CS_fsm_reg[15]_0\
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => \^ap_enable_reg_pp0_iter4_reg\,
      O => ap_rst_n_0
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter4_reg\,
      O => ap_block_pp0_stage0_subdone5_in
    );
ap_enable_reg_pp0_iter9_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => empty_n_reg_0,
      I2 => ap_enable_reg_pp0_iter8,
      I3 => \^ap_enable_reg_pp0_iter4_reg\,
      I4 => Q(0),
      O => ap_rst_n_1
    );
\data_vld_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \full_n_i_2__12_n_1\,
      I5 => data_vld_reg_n_1,
      O => \data_vld_i_1__11_n_1\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__11_n_1\,
      Q => data_vld_reg_n_1,
      R => ap_rst_n_inv
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFAAAA"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \^ap_enable_reg_pp0_iter4_reg\,
      I2 => empty_n_reg_0,
      I3 => icmp_ln12_1_reg_722_pp0_iter8_reg,
      I4 => OUT_r_BVALID,
      O => \empty_n_i_1__8_n_1\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_1\,
      Q => OUT_r_BVALID,
      R => ap_rst_n_inv
    );
\full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__12_n_1\,
      I1 => ap_rst_n,
      I2 => \^full_n_reg_0\,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \full_n_i_3__6_n_1\,
      I5 => \full_n_i_4__1_n_1\,
      O => \full_n_i_1__16_n_1\
    );
\full_n_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222A222"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => OUT_r_BVALID,
      I2 => icmp_ln12_1_reg_722_pp0_iter8_reg,
      I3 => empty_n_reg_0,
      I4 => \^ap_enable_reg_pp0_iter4_reg\,
      O => \full_n_i_2__12_n_1\
    );
\full_n_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_1_[0]\,
      I1 => \pout_reg_n_1_[1]\,
      O => \full_n_i_3__6_n_1\
    );
\full_n_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA000000000000"
    )
        port map (
      I0 => push_0,
      I1 => \^ap_enable_reg_pp0_iter4_reg\,
      I2 => empty_n_reg_0,
      I3 => icmp_ln12_1_reg_722_pp0_iter8_reg,
      I4 => OUT_r_BVALID,
      I5 => data_vld_reg_n_1,
      O => \full_n_i_4__1_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__16_n_1\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\icmp_ln12_1_reg_722[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2020"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter4_reg\,
      I2 => \icmp_ln12_1_reg_722_reg[0]\,
      I3 => \j_0_reg_253_reg[0]\,
      I4 => \icmp_ln12_1_reg_722_reg[0]_0\,
      O => \ap_CS_fsm_reg[15]_1\
    );
\icmp_ln12_reg_702[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF02"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter4_reg\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \j_0_reg_253_reg[0]\,
      O => \ap_CS_fsm_reg[15]_2\
    );
\icmp_ln12_reg_702_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter4_reg\,
      I2 => \j_0_reg_253_reg[0]\,
      I3 => icmp_ln12_reg_702_pp0_iter1_reg,
      O => \ap_CS_fsm_reg[15]_3\
    );
\j_0_reg_253[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^in_r_rready\,
      O => SR(0)
    );
\j_0_reg_253[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \j_0_reg_253_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(1),
      I3 => \^ap_enable_reg_pp0_iter4_reg\,
      O => \^in_r_rready\
    );
\j_reg_706[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter4_reg\,
      I2 => ap_enable_reg_pp0_iter0,
      O => j_reg_7060
    );
\mem_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
        port map (
      I0 => \mem_reg_i_13__0_n_1\,
      I1 => empty_n_reg_1,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => icmp_ln12_1_reg_722_pp0_iter3_reg,
      I4 => OUT_r_WREADY,
      O => \^ap_enable_reg_pp0_iter4_reg\
    );
\mem_reg_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => OUT_r_BVALID,
      I1 => empty_n_reg_0,
      I2 => icmp_ln12_1_reg_722_pp0_iter8_reg,
      I3 => OUT_r_AWREADY,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => icmp_ln12_1_reg_722_pp0_iter2_reg,
      O => \mem_reg_i_13__0_n_1\
    );
\mem_reg_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => icmp_ln12_1_reg_722_pp0_iter3_reg,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      O => WEA(0)
    );
\p_Val2_s_reg_243[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(0),
      I4 => \p_Val2_s_reg_243_reg[15]\(0),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(0)
    );
\p_Val2_s_reg_243[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(10),
      I4 => \p_Val2_s_reg_243_reg[15]\(10),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(10)
    );
\p_Val2_s_reg_243[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(11),
      I4 => \p_Val2_s_reg_243_reg[15]\(11),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(11)
    );
\p_Val2_s_reg_243[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(12),
      I4 => \p_Val2_s_reg_243_reg[15]\(12),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(12)
    );
\p_Val2_s_reg_243[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(13),
      I4 => \p_Val2_s_reg_243_reg[15]\(13),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(13)
    );
\p_Val2_s_reg_243[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(14),
      I4 => \p_Val2_s_reg_243_reg[15]\(14),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(14)
    );
\p_Val2_s_reg_243[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => Q(0),
      O => E(0)
    );
\p_Val2_s_reg_243[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(15),
      I4 => \p_Val2_s_reg_243_reg[15]\(15),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(15)
    );
\p_Val2_s_reg_243[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(1),
      I4 => \p_Val2_s_reg_243_reg[15]\(1),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(1)
    );
\p_Val2_s_reg_243[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(2),
      I4 => \p_Val2_s_reg_243_reg[15]\(2),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(2)
    );
\p_Val2_s_reg_243[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(3),
      I4 => \p_Val2_s_reg_243_reg[15]\(3),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(3)
    );
\p_Val2_s_reg_243[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(4),
      I4 => \p_Val2_s_reg_243_reg[15]\(4),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(4)
    );
\p_Val2_s_reg_243[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(5),
      I4 => \p_Val2_s_reg_243_reg[15]\(5),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(5)
    );
\p_Val2_s_reg_243[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(6),
      I4 => \p_Val2_s_reg_243_reg[15]\(6),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(6)
    );
\p_Val2_s_reg_243[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(7),
      I4 => \p_Val2_s_reg_243_reg[15]\(7),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(7)
    );
\p_Val2_s_reg_243[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(8),
      I4 => \p_Val2_s_reg_243_reg[15]\(8),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(8)
    );
\p_Val2_s_reg_243[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      I3 => D(9),
      I4 => \p_Val2_s_reg_243_reg[15]\(9),
      O => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(9)
    );
p_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter4_reg\,
      I2 => \j_0_reg_253_reg[0]\,
      O => IN_addr_read_reg_7120
    );
p_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter1_reg,
      I1 => \^ap_enable_reg_pp0_iter4_reg\,
      O => r_V_2_reg_7260
    );
\pout[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F60609F9F6020"
    )
        port map (
      I0 => push_0,
      I1 => pop0,
      I2 => data_vld_reg_n_1,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \pout_reg_n_1_[0]\,
      I5 => \pout_reg_n_1_[1]\,
      O => \pout[0]_i_1__3_n_1\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFBFBF20204000"
    )
        port map (
      I0 => push_0,
      I1 => pop0,
      I2 => data_vld_reg_n_1,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \pout_reg_n_1_[0]\,
      I5 => \pout_reg_n_1_[1]\,
      O => \pout[1]_i_1_n_1\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00BF00"
    )
        port map (
      I0 => push_0,
      I1 => pop0,
      I2 => data_vld_reg_n_1,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \pout_reg_n_1_[0]\,
      I5 => \pout_reg_n_1_[1]\,
      O => \pout[2]_i_1_n_1\
    );
\pout[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter4_reg\,
      I1 => empty_n_reg_0,
      I2 => icmp_ln12_1_reg_722_pp0_iter8_reg,
      I3 => OUT_r_BVALID,
      O => pop0
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__3_n_1\,
      Q => \pout_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_1\,
      Q => \pout_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_1\,
      Q => \pout_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\select_ln340_1_reg_736[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter4_reg\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln12_reg_702_pp0_iter2_reg,
      I3 => \select_ln340_1_reg_736_reg[0]\,
      O => ap_enable_reg_pp0_iter3_reg
    );
\select_ln340_1_reg_736[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln12_reg_702_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^ap_enable_reg_pp0_iter4_reg\,
      O => select_ln340_1_reg_7360
    );
\waddr[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter4_reg\,
      I1 => icmp_ln12_1_reg_722_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => OUT_r_WREADY,
      O => push
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_OUT_r_m_axi_reg_slice is
  port (
    OUT_r_AWREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    OUT_r_AWVALID : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    icmp_ln12_1_reg_722_pp0_iter2_reg : in STD_LOGIC;
    \data_p2_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_OUT_r_m_axi_reg_slice : entity is "fc_OUT_r_m_axi_reg_slice";
end system_fc_0_0_fc_OUT_r_m_axi_reg_slice;

architecture STRUCTURE of system_fc_0_0_fc_OUT_r_m_axi_reg_slice is
  signal \^out_r_awready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[10]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[13]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[14]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[15]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[17]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[18]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[19]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[1]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[21]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[22]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[25]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[26]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[27]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[29]_i_1__2_n_1\ : STD_LOGIC;
  signal \data_p1[2]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[30]_i_2__2_n_1\ : STD_LOGIC;
  signal \data_p1[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[5]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[6]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \data_p1[9]_i_1__3_n_1\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__5_n_1\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \state[1]_i_1__5_n_1\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__5\ : label is "soft_lutpair289";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__5\ : label is "soft_lutpair289";
begin
  OUT_r_AWREADY <= \^out_r_awready\;
  Q(0) <= \^q\(0);
\FSM_sequential_state[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => OUT_r_AWVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_wreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^out_r_awready\,
      I1 => OUT_r_AWVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_wreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1__3_n_1\
    );
\data_p1[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1__3_n_1\
    );
\data_p1[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1__3_n_1\
    );
\data_p1[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1__3_n_1\
    );
\data_p1[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1__3_n_1\
    );
\data_p1[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1__3_n_1\
    );
\data_p1[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1__3_n_1\
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1__2_n_1\
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1__2_n_1\
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1__2_n_1\
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1__2_n_1\
    );
\data_p1[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1__3_n_1\
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1__2_n_1\
    );
\data_p1[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1__2_n_1\
    );
\data_p1[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1__2_n_1\
    );
\data_p1[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1__2_n_1\
    );
\data_p1[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1__2_n_1\
    );
\data_p1[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1__2_n_1\
    );
\data_p1[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1__2_n_1\
    );
\data_p1[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1__2_n_1\
    );
\data_p1[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1__2_n_1\
    );
\data_p1[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_1__2_n_1\
    );
\data_p1[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__3_n_1\
    );
\data_p1[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404D404040404040"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_wreq_ack,
      I2 => \state__0\(0),
      I3 => \data_p2_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => icmp_ln12_1_reg_722_pp0_iter2_reg,
      O => load_p1
    );
\data_p1[30]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(30),
      O => \data_p1[30]_i_2__2_n_1\
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1__3_n_1\
    );
\data_p1[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1__3_n_1\
    );
\data_p1[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1__3_n_1\
    );
\data_p1[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1__3_n_1\
    );
\data_p1[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__3_n_1\
    );
\data_p1[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1__3_n_1\
    );
\data_p1[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1__3_n_1\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__2_n_1\,
      Q => \data_p1_reg[30]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_2__2_n_1\,
      Q => \data_p1_reg[30]_0\(30),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__3_n_1\,
      Q => \data_p1_reg[30]_0\(9),
      R => '0'
    );
\data_p2[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^out_r_awready\,
      I1 => \data_p2_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => icmp_ln12_1_reg_722_pp0_iter2_reg,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[30]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => OUT_r_AWVALID,
      I1 => \state__0\(1),
      I2 => rs2f_wreq_ack,
      I3 => \state__0\(0),
      I4 => \^out_r_awready\,
      O => \s_ready_t_i_1__5_n_1\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__5_n_1\,
      Q => \^out_r_awready\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => OUT_r_AWVALID,
      I4 => \^out_r_awready\,
      O => \state[0]_i_1__5_n_1\
    );
\state[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700FFFF"
    )
        port map (
      I0 => icmp_ln12_1_reg_722_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \data_p2_reg[0]_0\,
      I3 => state(1),
      I4 => \^q\(0),
      I5 => rs2f_wreq_ack,
      O => \state[1]_i_1__5_n_1\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__5_n_1\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__5_n_1\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_OUT_r_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_OUT_r_m_axi_reg_slice__parameterized0\ : entity is "fc_OUT_r_m_axi_reg_slice";
end \system_fc_0_0_fc_OUT_r_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \system_fc_0_0_fc_OUT_r_m_axi_reg_slice__parameterized0\ is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__6_n_1\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__6\ : label is "soft_lutpair238";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__6\ : label is "soft_lutpair238";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1140"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_ready_t_reg_0,
      I2 => \^rdata_ack_t\,
      I3 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\s_ready_t_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF05"
    )
        port map (
      I0 => \state__0\(0),
      I1 => s_ready_t_reg_0,
      I2 => \state__0\(1),
      I3 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__6_n_1\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__6_n_1\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_OUT_r_m_axi_throttl is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_AWVALID : out STD_LOGIC;
    \throttl_cnt_reg[1]_0\ : out STD_LOGIC;
    m_axi_OUT_r_AWREADY_0 : out STD_LOGIC;
    \throttl_cnt_reg[4]_0\ : out STD_LOGIC;
    \throttl_cnt_reg[6]_0\ : out STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AWLEN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \throttl_cnt_reg[2]_0\ : in STD_LOGIC;
    m_axi_OUT_r_AWREADY : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_OUT_r_m_axi_throttl : entity is "fc_OUT_r_m_axi_throttl";
end system_fc_0_0_fc_OUT_r_m_axi_throttl;

architecture STRUCTURE of system_fc_0_0_fc_OUT_r_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \throttl_cnt[7]_i_5_n_1\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \^throttl_cnt_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of m_axi_OUT_r_AWVALID_INST_0_i_1 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_5\ : label is "soft_lutpair328";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \throttl_cnt_reg[1]_0\ <= \^throttl_cnt_reg[1]_0\;
\could_multi_bursts.AWVALID_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => m_axi_OUT_r_AWREADY,
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(5),
      I3 => throttl_cnt_reg(7),
      I4 => throttl_cnt_reg(4),
      I5 => \^throttl_cnt_reg[1]_0\,
      O => m_axi_OUT_r_AWREADY_0
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => throttl_cnt_reg(6),
      I1 => throttl_cnt_reg(5),
      I2 => throttl_cnt_reg(7),
      I3 => throttl_cnt_reg(4),
      O => \throttl_cnt_reg[6]_0\
    );
m_axi_OUT_r_AWVALID_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(5),
      I3 => throttl_cnt_reg(7),
      I4 => throttl_cnt_reg(4),
      I5 => \^throttl_cnt_reg[1]_0\,
      O => m_axi_OUT_r_AWVALID
    );
m_axi_OUT_r_AWVALID_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(3),
      I3 => throttl_cnt_reg(2),
      O => \^throttl_cnt_reg[1]_0\
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => AWLEN(0),
      I1 => \throttl_cnt_reg[2]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => throttl_cnt_reg(2),
      O => \p_0_in__1\(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => AWLEN(1),
      I1 => \throttl_cnt_reg[2]_0\,
      I2 => throttl_cnt_reg(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => throttl_cnt_reg(2),
      O => \p_0_in__1\(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(3),
      I3 => throttl_cnt_reg(2),
      I4 => throttl_cnt_reg(4),
      I5 => \throttl_cnt_reg[2]_0\,
      O => \p_0_in__1\(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \throttl_cnt[7]_i_5_n_1\,
      I1 => throttl_cnt_reg(5),
      I2 => \throttl_cnt_reg[2]_0\,
      O => \p_0_in__1\(5)
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \throttl_cnt[7]_i_5_n_1\,
      I1 => throttl_cnt_reg(5),
      I2 => throttl_cnt_reg(6),
      I3 => \throttl_cnt_reg[2]_0\,
      O => \p_0_in__1\(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD02"
    )
        port map (
      I0 => \throttl_cnt[7]_i_5_n_1\,
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(5),
      I3 => throttl_cnt_reg(7),
      I4 => \throttl_cnt_reg[2]_0\,
      O => \p_0_in__1\(7)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^throttl_cnt_reg[1]_0\,
      I1 => throttl_cnt_reg(4),
      I2 => throttl_cnt_reg(7),
      I3 => throttl_cnt_reg(5),
      I4 => throttl_cnt_reg(6),
      O => \throttl_cnt_reg[4]_0\
    );
\throttl_cnt[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => throttl_cnt_reg(4),
      I1 => throttl_cnt_reg(2),
      I2 => throttl_cnt_reg(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \throttl_cnt[7]_i_5_n_1\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => throttl_cnt_reg(2),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => throttl_cnt_reg(3),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => throttl_cnt_reg(4),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => throttl_cnt_reg(5),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => throttl_cnt_reg(6),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => throttl_cnt_reg(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_W_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_buf_reg[34]_0\ : out STD_LOGIC;
    \dout_buf_reg[34]_1\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \usedw_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_W_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \dout_buf_reg[34]_2\ : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt__2\ : in STD_LOGIC;
    \dout_buf_reg[34]_3\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]\ : in STD_LOGIC;
    p_28_in : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    \usedw_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_W_m_axi_buffer__parameterized0\ : entity is "fc_W_m_axi_buffer";
end \system_fc_0_0_fc_W_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \system_fc_0_0_fc_W_m_axi_buffer__parameterized0\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_1\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_1\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_1\ : STD_LOGIC;
  signal \^dout_buf_reg[34]_1\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \dout_valid_i_1__0_n_1\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_1\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_1\ : STD_LOGIC;
  signal \empty_n_i_3__2_n_1\ : STD_LOGIC;
  signal empty_n_reg_n_1 : STD_LOGIC;
  signal \full_n_i_1__3_n_1\ : STD_LOGIC;
  signal \full_n_i_3__2_n_1\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal mem_reg_i_10_n_1 : STD_LOGIC;
  signal mem_reg_i_11_n_1 : STD_LOGIC;
  signal mem_reg_i_12_n_1 : STD_LOGIC;
  signal mem_reg_i_13_n_1 : STD_LOGIC;
  signal mem_reg_i_15_n_1 : STD_LOGIC;
  signal \mem_reg_i_9__0_n_1\ : STD_LOGIC;
  signal mem_reg_n_33 : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_1 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_1\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_1\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_1\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_1\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \empty_n_i_3__2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair332";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_read/buff_rdata/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_11 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of mem_reg_i_12 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \pout[3]_i_6__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair350";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  SR(0) <= \^sr\(0);
  beat_valid <= \^beat_valid\;
  \dout_buf_reg[34]_1\(32 downto 0) <= \^dout_buf_reg[34]_1\(32 downto 0);
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_wide_gen.data_buf[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFCF8A"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => \dout_buf_reg[34]_3\,
      I3 => \bus_wide_gen.data_buf_reg[16]\,
      I4 => p_28_in,
      O => dout_valid_reg_0
    );
\could_multi_bursts.araddr_buf[31]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_1\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_1\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_1\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_1\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_1\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_1\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_1\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_1\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_1\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_1\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_1\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_1\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_1\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_1\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_1\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_1\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_1\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_1\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_1\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_1\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_1\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_1\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_1\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_1\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_1\
    );
\dout_buf[34]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5D775700000000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.split_cnt__2\,
      I2 => \dout_buf_reg[34]_3\,
      I3 => rdata_ack_t,
      I4 => \dout_buf_reg[34]_2\,
      I5 => empty_n_reg_n_1,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_1\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_1\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_1\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_1\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_1\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_1\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_1\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_1\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(10),
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(11),
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(12),
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(13),
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(14),
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(15),
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(16),
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(17),
      R => \^sr\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(18),
      R => \^sr\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(19),
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(1),
      R => \^sr\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(20),
      R => \^sr\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(21),
      R => \^sr\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(22),
      R => \^sr\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(23),
      R => \^sr\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(24),
      R => \^sr\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(25),
      R => \^sr\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(26),
      R => \^sr\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(27),
      R => \^sr\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(28),
      R => \^sr\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(29),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(2),
      R => \^sr\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(30),
      R => \^sr\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(31),
      R => \^sr\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_1\,
      Q => \^dout_buf_reg[34]_1\(32),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(3),
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(4),
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(5),
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(6),
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(7),
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(8),
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_1\,
      Q => \^dout_buf_reg[34]_1\(9),
      R => \^sr\(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_1,
      I1 => \^beat_valid\,
      I2 => \bus_wide_gen.last_split\,
      O => \dout_valid_i_1__0_n_1\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_1\,
      Q => \^beat_valid\,
      R => \^sr\(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FFFE00"
    )
        port map (
      I0 => \empty_n_i_2__2_n_1\,
      I1 => \^q\(1),
      I2 => \empty_n_i_3__2_n_1\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_1,
      O => \empty_n_i_1__0_n_1\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => \empty_n_i_2__2_n_1\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^di\(1),
      O => \empty_n_i_3__2_n_1\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_1\,
      Q => empty_n_reg_n_1,
      R => \^sr\(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => m_axi_W_RVALID,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => \full_n_i_1__3_n_1\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => usedw_reg(7),
      I3 => usedw_reg(6),
      I4 => \full_n_i_3__2_n_1\,
      O => p_1_in
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^di\(1),
      I3 => \^q\(0),
      O => \full_n_i_3__2_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_1\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_W_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => D(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_33,
      DOPADOP(0) => mem_reg_n_34,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_W_RVALID,
      WEBWE(2) => m_axi_W_RVALID,
      WEBWE(1) => m_axi_W_RVALID,
      WEBWE(0) => m_axi_W_RVALID
    );
mem_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_10_n_1
    );
mem_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_11_n_1
    );
mem_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_12_n_1
    );
mem_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(4),
      I2 => raddr(3),
      I3 => raddr(2),
      I4 => mem_reg_i_15_n_1,
      O => mem_reg_i_13_n_1
    );
mem_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_15_n_1
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_1\,
      I2 => mem_reg_i_10_n_1,
      I3 => raddr(6),
      I4 => raddr(7),
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_1\,
      I2 => raddr(6),
      I3 => mem_reg_i_10_n_1,
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_1\,
      I2 => raddr(5),
      I3 => mem_reg_i_11_n_1,
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070537070707070"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_1\,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => mem_reg_i_12_n_1,
      I5 => raddr(3),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_1\,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_1\,
      I2 => raddr(2),
      I3 => raddr(0),
      I4 => raddr(1),
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"447C"
    )
        port map (
      I0 => pop,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => \mem_reg_i_9__0_n_1\,
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => pop,
      I1 => raddr(0),
      I2 => \mem_reg_i_9__0_n_1\,
      O => rnext(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFF7FF77777777"
    )
        port map (
      I0 => mem_reg_i_13_n_1,
      I1 => empty_n_reg_n_1,
      I2 => \dout_buf_reg[34]_2\,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => \bus_wide_gen.split_cnt__2\,
      I5 => \^beat_valid\,
      O => \mem_reg_i_9__0_n_1\
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => usedw_reg(6),
      O => \usedw_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \usedw_reg[6]_0\(0)
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_W_RVALID,
      I1 => \^full_n_reg_0\,
      I2 => pop,
      O => \^di\(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^q\(1),
      O => S(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^di\(1),
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => m_axi_W_RVALID,
      O => S(0)
    );
\pout[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dout_buf_reg[34]_1\(32),
      I1 => \^beat_valid\,
      O => \dout_buf_reg[34]_0\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => \^sr\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => q_tmp(16),
      R => \^sr\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => q_tmp(17),
      R => \^sr\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => q_tmp(18),
      R => \^sr\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => q_tmp(19),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => q_tmp(20),
      R => \^sr\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => q_tmp(21),
      R => \^sr\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => q_tmp(22),
      R => \^sr\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => q_tmp(23),
      R => \^sr\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => q_tmp(24),
      R => \^sr\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => q_tmp(25),
      R => \^sr\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => q_tmp(26),
      R => \^sr\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => q_tmp(27),
      R => \^sr\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => q_tmp(28),
      R => \^sr\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => q_tmp(29),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => q_tmp(30),
      R => \^sr\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => q_tmp(31),
      R => \^sr\(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => q_tmp(34),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000100"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^di\(1),
      I3 => show_ahead_i_2_n_1,
      I4 => \^q\(0),
      I5 => pop,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^full_n_reg_0\,
      I3 => m_axi_W_RVALID,
      I4 => usedw_reg(6),
      I5 => usedw_reg(7),
      O => show_ahead_i_2_n_1
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__0_n_1\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => m_axi_W_RVALID,
      I2 => pop,
      O => \usedw[7]_i_1__0_n_1\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_1\,
      D => \usedw[0]_i_1__0_n_1\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_1\,
      D => \usedw_reg[7]_0\(0),
      Q => \^di\(1),
      R => \^sr\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_1\,
      D => \usedw_reg[7]_0\(1),
      Q => \^di\(2),
      R => \^sr\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_1\,
      D => \usedw_reg[7]_0\(2),
      Q => \^di\(3),
      R => \^sr\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_1\,
      D => \usedw_reg[7]_0\(3),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_1\,
      D => \usedw_reg[7]_0\(4),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_1\,
      D => \usedw_reg[7]_0\(5),
      Q => usedw_reg(6),
      R => \^sr\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_1\,
      D => \usedw_reg[7]_0\(6),
      Q => usedw_reg(7),
      R => \^sr\(0)
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_1\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_1\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_1\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_1\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_1\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_1\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_1\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_1\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_1\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => m_axi_W_RVALID,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_1\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_1\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_1\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_1\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_1\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_1\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_1\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_1\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_1\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_1\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_1\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_1\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_1\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_W_m_axi_fifo is
  port (
    fifo_burst_ready : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \bus_wide_gen.split_cnt__2\ : out STD_LOGIC;
    \bus_wide_gen.last_split\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_28_in : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[2]\ : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    dout_valid_reg : out STD_LOGIC;
    \end_addr_buf_reg[1]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_W_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.data_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_wide_gen.data_buf_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[2]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[3]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[4]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[5]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[6]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[9]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[10]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[11]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[12]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[13]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[14]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.sect_handling_reg_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    push : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    \sect_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]\ : in STD_LOGIC;
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_W_m_axi_fifo : entity is "fc_W_m_axi_fifo";
end system_fc_0_0_fc_W_m_axi_fifo;

architecture STRUCTURE of system_fc_0_0_fc_W_m_axi_fifo is
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_4__0_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_5__0_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_6__0_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_7_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.first_split\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat__0\ : STD_LOGIC;
  signal \^bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.next_split__0\ : STD_LOGIC;
  signal \^bus_wide_gen.split_cnt__2\ : STD_LOGIC;
  signal \bus_wide_gen.tail_split\ : STD_LOGIC;
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \could_multi_bursts.arlen_buf[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_3__0_n_1\ : STD_LOGIC;
  signal \^could_multi_bursts.loop_cnt_reg[2]\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \data_vld_i_1__2_n_1\ : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal \empty_n_i_4__0_n_1\ : STD_LOGIC;
  signal \empty_n_i_5__1_n_1\ : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__4_n_1\ : STD_LOGIC;
  signal \full_n_i_2__3_n_1\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_1\ : STD_LOGIC;
  signal \^p_21_in\ : STD_LOGIC;
  signal \^p_28_in\ : STD_LOGIC;
  signal pop0_0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \pout_reg_n_1_[0]\ : STD_LOGIC;
  signal \pout_reg_n_1_[1]\ : STD_LOGIC;
  signal \pout_reg_n_1_[2]\ : STD_LOGIC;
  signal \^q_reg[8]_0\ : STD_LOGIC;
  signal \q_reg_n_1_[0]\ : STD_LOGIC;
  signal \q_reg_n_1_[1]\ : STD_LOGIC;
  signal \q_reg_n_1_[2]\ : STD_LOGIC;
  signal \q_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_6__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[0]_i_3\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \empty_n_i_1__2\ : label is "soft_lutpair354";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1__1\ : label is "soft_lutpair355";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__2\ : label is "soft_lutpair352";
begin
  \bus_wide_gen.last_split\ <= \^bus_wide_gen.last_split\;
  \bus_wide_gen.split_cnt__2\ <= \^bus_wide_gen.split_cnt__2\;
  \could_multi_bursts.loop_cnt_reg[2]\ <= \^could_multi_bursts.loop_cnt_reg[2]\;
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  p_21_in <= \^p_21_in\;
  p_28_in <= \^p_28_in\;
  \q_reg[8]_0\ <= \^q_reg[8]_0\;
\bus_wide_gen.data_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[0]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(0),
      I4 => \bus_wide_gen.data_buf_reg[15]\(16),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(0)
    );
\bus_wide_gen.data_buf[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[10]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(10),
      I4 => \bus_wide_gen.data_buf_reg[15]\(26),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(10)
    );
\bus_wide_gen.data_buf[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[11]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(11),
      I4 => \bus_wide_gen.data_buf_reg[15]\(27),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(11)
    );
\bus_wide_gen.data_buf[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[12]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(12),
      I4 => \bus_wide_gen.data_buf_reg[15]\(28),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(12)
    );
\bus_wide_gen.data_buf[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[13]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(13),
      I4 => \bus_wide_gen.data_buf_reg[15]\(29),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(13)
    );
\bus_wide_gen.data_buf[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[14]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(14),
      I4 => \bus_wide_gen.data_buf_reg[15]\(30),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(14)
    );
\bus_wide_gen.data_buf[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[15]_0\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(15),
      I4 => \bus_wide_gen.data_buf_reg[15]\(31),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_7_n_1\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \^p_28_in\
    );
\bus_wide_gen.data_buf[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD00DD00D000D0"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I1 => rdata_ack_t,
      I2 => beat_valid,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I4 => \bus_wide_gen.data_buf1\,
      I5 => \^p_28_in\,
      O => \bus_wide_gen.data_buf[15]_i_4__0_n_1\
    );
\bus_wide_gen.data_buf[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000DD00D000D0"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I1 => rdata_ack_t,
      I2 => beat_valid,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I4 => \bus_wide_gen.data_buf1\,
      I5 => \^p_28_in\,
      O => \bus_wide_gen.data_buf[15]_i_5__0_n_1\
    );
\bus_wide_gen.data_buf[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => \^p_28_in\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \bus_wide_gen.data_buf1\,
      O => \bus_wide_gen.data_buf[15]_i_6__0_n_1\
    );
\bus_wide_gen.data_buf[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => burst_valid,
      I5 => beat_valid,
      O => \bus_wide_gen.data_buf[15]_i_7_n_1\
    );
\bus_wide_gen.data_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[1]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(1),
      I4 => \bus_wide_gen.data_buf_reg[15]\(17),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(1)
    );
\bus_wide_gen.data_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[2]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(2),
      I4 => \bus_wide_gen.data_buf_reg[15]\(18),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(2)
    );
\bus_wide_gen.data_buf[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCFCF8A"
    )
        port map (
      I0 => beat_valid,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I4 => \^p_28_in\,
      I5 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      O => dout_valid_reg
    );
\bus_wide_gen.data_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[3]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(3),
      I4 => \bus_wide_gen.data_buf_reg[15]\(19),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(3)
    );
\bus_wide_gen.data_buf[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[4]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(4),
      I4 => \bus_wide_gen.data_buf_reg[15]\(20),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(4)
    );
\bus_wide_gen.data_buf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[5]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(5),
      I4 => \bus_wide_gen.data_buf_reg[15]\(21),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(5)
    );
\bus_wide_gen.data_buf[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[6]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(6),
      I4 => \bus_wide_gen.data_buf_reg[15]\(22),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(6)
    );
\bus_wide_gen.data_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[7]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(7),
      I4 => \bus_wide_gen.data_buf_reg[15]\(23),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(7)
    );
\bus_wide_gen.data_buf[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[8]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(8),
      I4 => \bus_wide_gen.data_buf_reg[15]\(24),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(8)
    );
\bus_wide_gen.data_buf[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[9]\,
      I1 => \bus_wide_gen.data_buf[15]_i_4__0_n_1\,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_1\,
      I3 => \bus_wide_gen.data_buf_reg[15]\(9),
      I4 => \bus_wide_gen.data_buf_reg[15]\(25),
      I5 => \bus_wide_gen.data_buf[15]_i_6__0_n_1\,
      O => D(9)
    );
\bus_wide_gen.len_cnt[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A450000FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.tail_split\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \^bus_wide_gen.split_cnt__2\,
      I4 => \bus_wide_gen.last_beat__0\,
      I5 => ap_rst_n,
      O => \q_reg[8]_1\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A251"
    )
        port map (
      I0 => \^bus_wide_gen.split_cnt__2\,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      I3 => \^q_reg[8]_0\,
      O => \^bus_wide_gen.last_split\
    );
\bus_wide_gen.rdata_valid_t_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFFAAF2AAF2"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I1 => rdata_ack_t,
      I2 => beat_valid,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I4 => \bus_wide_gen.data_buf1\,
      I5 => \^p_28_in\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222A2220"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^bus_wide_gen.split_cnt__2\,
      I2 => \bus_wide_gen.first_split\,
      I3 => \bus_wide_gen.next_split__0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I5 => \^bus_wide_gen.last_split\,
      O => ap_rst_n_0
    );
\bus_wide_gen.split_cnt_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8A00008F8A8F8A"
    )
        port map (
      I0 => \^p_28_in\,
      I1 => \bus_wide_gen.data_buf1\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I3 => beat_valid,
      I4 => rdata_ack_t,
      I5 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \bus_wide_gen.first_split\
    );
\bus_wide_gen.split_cnt_buf[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70700070"
    )
        port map (
      I0 => \^p_28_in\,
      I1 => \bus_wide_gen.data_buf1\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I3 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I4 => rdata_ack_t,
      O => \bus_wide_gen.next_split__0\
    );
\could_multi_bursts.ARVALID_Dummy_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F02020"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_W_ARREADY,
      I2 => ap_rst_n,
      I3 => invalid_len_event_reg2,
      I4 => \^could_multi_bursts.next_loop\,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \^fifo_burst_ready\,
      I1 => \could_multi_bursts.loop_cnt_reg[5]\,
      I2 => fifo_rctl_ready,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => m_axi_W_ARREADY,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.araddr_buf[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\(2),
      I1 => \could_multi_bursts.sect_handling_reg_1\(3),
      I2 => \could_multi_bursts.sect_handling_reg_1\(0),
      I3 => \could_multi_bursts.sect_handling_reg_1\(1),
      I4 => \could_multi_bursts.sect_handling_reg_1\(5),
      I5 => \could_multi_bursts.sect_handling_reg_1\(4),
      O => \^could_multi_bursts.loop_cnt_reg[2]\
    );
\could_multi_bursts.arlen_buf[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__0_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__0_n_1\,
      I2 => \could_multi_bursts.sect_handling_reg_0\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__0_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__0_n_1\,
      I2 => \could_multi_bursts.sect_handling_reg_0\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__0_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__0_n_1\,
      I2 => \could_multi_bursts.sect_handling_reg_0\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__0_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__0_n_1\,
      I2 => \could_multi_bursts.sect_handling_reg_0\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\(8),
      I1 => \could_multi_bursts.sect_handling_reg_1\(4),
      I2 => \could_multi_bursts.sect_handling_reg_0\(7),
      I3 => \could_multi_bursts.sect_handling_reg_1\(3),
      I4 => \could_multi_bursts.sect_handling_reg_1\(5),
      I5 => \could_multi_bursts.sect_handling_reg_0\(9),
      O => \could_multi_bursts.arlen_buf[3]_i_2__0_n_1\
    );
\could_multi_bursts.arlen_buf[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\(5),
      I1 => \could_multi_bursts.sect_handling_reg_1\(1),
      I2 => \could_multi_bursts.sect_handling_reg_0\(4),
      I3 => \could_multi_bursts.sect_handling_reg_1\(0),
      I4 => \could_multi_bursts.sect_handling_reg_1\(2),
      I5 => \could_multi_bursts.sect_handling_reg_0\(6),
      O => \could_multi_bursts.arlen_buf[3]_i_3__0_n_1\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\could_multi_bursts.sect_handling_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__0_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__0_n_1\,
      I2 => \could_multi_bursts.loop_cnt_reg[5]\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => rreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_1_[0]\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[2]\,
      I3 => data_vld_reg_n_1,
      I4 => pop0_0,
      I5 => push,
      O => \data_vld_i_1__2_n_1\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_1\,
      Q => data_vld_reg_n_1,
      R => SR(0)
    );
\dout_buf[34]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bus_wide_gen.tail_split\,
      I1 => \bus_wide_gen.last_beat__0\,
      O => \^q_reg[8]_0\
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88082202FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.last_beat__0\,
      I1 => \^bus_wide_gen.split_cnt__2\,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.tail_split\,
      I5 => burst_valid,
      O => pop0_0
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => fifo_rreq_valid,
      O => pop0
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => beat_valid,
      I1 => burst_valid,
      I2 => Q(6),
      I3 => Q(7),
      I4 => \empty_n_i_4__0_n_1\,
      I5 => \empty_n_i_5__1_n_1\,
      O => \bus_wide_gen.last_beat__0\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^p_28_in\,
      I1 => \bus_wide_gen.data_buf1\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      O => \^bus_wide_gen.split_cnt__2\
    );
\empty_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Q(2),
      I1 => \q_reg_n_1_[2]\,
      I2 => Q(1),
      I3 => \q_reg_n_1_[1]\,
      O => \empty_n_i_4__0_n_1\
    );
\empty_n_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_1_[3]\,
      I1 => Q(3),
      I2 => \q_reg_n_1_[0]\,
      I3 => Q(0),
      I4 => Q(5),
      I5 => Q(4),
      O => \empty_n_i_5__1_n_1\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => data_vld_reg_n_1,
      Q => burst_valid,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__3_n_1\,
      I2 => pop0_0,
      I3 => data_vld_reg_n_1,
      I4 => \^fifo_burst_ready\,
      O => \full_n_i_1__4_n_1\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \pout_reg_n_1_[2]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => \pout_reg_n_1_[1]\,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => \^fifo_burst_ready\,
      O => \full_n_i_2__3_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_1\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_1\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_1\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_1\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_1\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_1\
    );
\mem_reg[4][8]_srl5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__0_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__0_n_1\,
      I2 => \sect_end_buf_reg[1]\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_1\
    );
\mem_reg[4][9]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_0\(0),
      I1 => \^could_multi_bursts.loop_cnt_reg[2]\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0_0,
      I2 => data_vld_reg_n_1,
      I3 => \pout_reg_n_1_[1]\,
      I4 => \pout_reg_n_1_[2]\,
      I5 => \pout_reg_n_1_[0]\,
      O => \pout[0]_i_1__0_n_1\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_1_[2]\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => data_vld_reg_n_1,
      I4 => pop0_0,
      I5 => push,
      O => \pout[1]_i_1__0_n_1\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_1_[2]\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => data_vld_reg_n_1,
      I4 => pop0_0,
      I5 => push,
      O => \pout[2]_i_1__0_n_1\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_1\,
      Q => \pout_reg_n_1_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_1\,
      Q => \pout_reg_n_1_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_1\,
      Q => \pout_reg_n_1_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][0]_srl5_n_1\,
      Q => \q_reg_n_1_[0]\,
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][1]_srl5_n_1\,
      Q => \q_reg_n_1_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][2]_srl5_n_1\,
      Q => \q_reg_n_1_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][3]_srl5_n_1\,
      Q => \q_reg_n_1_[3]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][8]_srl5_n_1\,
      Q => \bus_wide_gen.tail_split\,
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][9]_srl5_n_1\,
      Q => \bus_wide_gen.data_buf1\,
      R => SR(0)
    );
\rreq_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => CO(0),
      I2 => rreq_handling_reg_0,
      I3 => invalid_len_event,
      I4 => rreq_handling_reg_1,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^p_21_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_2(0)
    );
\sect_end_buf[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_end_buf_reg[1]_0\(0),
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => \sect_end_buf_reg[1]\,
      O => \end_addr_buf_reg[1]\
    );
\sect_len_buf[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2__0_n_1\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3__0_n_1\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.loop_cnt_reg[5]\,
      I4 => rreq_handling_reg_0,
      O => \^p_21_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_W_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_rreq : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[46]_0\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \q_reg[43]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_cnt_reg[18]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \start_addr_reg[1]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_21_in : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \last_sect_carry__0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \last_sect_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_W_m_axi_fifo__parameterized0\ : entity is "fc_W_m_axi_fifo";
end \system_fc_0_0_fc_W_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \system_fc_0_0_fc_W_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__3_n_1\ : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__6_n_1\ : STD_LOGIC;
  signal \full_n_i_2__4_n_1\ : STD_LOGIC;
  signal invalid_len_event_i_2_n_1 : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][43]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][44]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][46]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_1\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_1\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \pout_reg_n_1_[0]\ : STD_LOGIC;
  signal \pout_reg_n_1_[1]\ : STD_LOGIC;
  signal \pout_reg_n_1_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[46]_0\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \fifo_rreq_valid_buf_i_1__0\ : label is "soft_lutpair358";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][43]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][43]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][44]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][44]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][46]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][46]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair361";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  next_rreq <= \^next_rreq\;
  \q_reg[46]_0\(37 downto 0) <= \^q_reg[46]_0\(37 downto 0);
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[46]_0\(35),
      O => \q_reg[43]_0\(2)
    );
\align_len0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[46]_0\(34),
      O => \q_reg[43]_0\(1)
    );
\align_len0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[46]_0\(33),
      O => \q_reg[43]_0\(0)
    );
\align_len0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[46]_0\(37),
      O => S(1)
    );
\align_len0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[46]_0\(36),
      O => S(0)
    );
\align_len0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[46]_0\(32),
      O => \q_reg[39]_0\(1)
    );
\align_len0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[46]_0\(31),
      O => \q_reg[39]_0\(0)
    );
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \start_addr_reg[1]\,
      I2 => CO(0),
      I3 => p_21_in,
      O => E(0)
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_1_[0]\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[2]\,
      I3 => data_vld_reg_n_1,
      I4 => pop0,
      I5 => push,
      O => \data_vld_i_1__3_n_1\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_1\,
      Q => data_vld_reg_n_1,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_1,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
\fifo_rreq_valid_buf_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \end_addr_buf_reg[31]\,
      I2 => p_21_in,
      I3 => CO(0),
      I4 => \start_addr_reg[1]\,
      O => \^next_rreq\
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF7777F5FF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__4_n_1\,
      I2 => \^next_rreq\,
      I3 => \^fifo_rreq_valid\,
      I4 => data_vld_reg_n_1,
      I5 => \^rs2f_rreq_ack\,
      O => \full_n_i_1__6_n_1\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => full_n_reg_0(0),
      I2 => data_vld_reg_n_1,
      I3 => \pout_reg_n_1_[2]\,
      I4 => \pout_reg_n_1_[0]\,
      I5 => \pout_reg_n_1_[1]\,
      O => \full_n_i_2__4_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_1\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^q_reg[46]_0\(35),
      I1 => \^q_reg[46]_0\(36),
      I2 => \^fifo_rreq_valid\,
      I3 => \^q_reg[46]_0\(37),
      I4 => invalid_len_event_i_2_n_1,
      O => invalid_len_event0
    );
invalid_len_event_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q_reg[46]_0\(32),
      I1 => \^q_reg[46]_0\(31),
      I2 => \^q_reg[46]_0\(34),
      I3 => \^q_reg[46]_0\(33),
      O => invalid_len_event_i_2_n_1
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \last_sect_carry__0\(7),
      I1 => \last_sect_carry__0_0\(6),
      I2 => \last_sect_carry__0_0\(7),
      I3 => \last_sect_carry__0\(8),
      O => \sect_cnt_reg[18]\(2)
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(5),
      I1 => \last_sect_carry__0_0\(4),
      I2 => \last_sect_carry__0\(4),
      I3 => \last_sect_carry__0_0\(3),
      I4 => \last_sect_carry__0_0\(5),
      I5 => \last_sect_carry__0\(6),
      O => \sect_cnt_reg[18]\(1)
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(2),
      I1 => \last_sect_carry__0_0\(1),
      I2 => \last_sect_carry__0\(1),
      I3 => \last_sect_carry__0_0\(0),
      I4 => \last_sect_carry__0_0\(2),
      I5 => \last_sect_carry__0\(3),
      O => \sect_cnt_reg[18]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(0),
      Q => \mem_reg[4][0]_srl5_n_1\
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => full_n_reg_0(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(10),
      Q => \mem_reg[4][10]_srl5_n_1\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(11),
      Q => \mem_reg[4][11]_srl5_n_1\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(12),
      Q => \mem_reg[4][12]_srl5_n_1\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(13),
      Q => \mem_reg[4][13]_srl5_n_1\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(14),
      Q => \mem_reg[4][14]_srl5_n_1\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(15),
      Q => \mem_reg[4][15]_srl5_n_1\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(16),
      Q => \mem_reg[4][16]_srl5_n_1\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(17),
      Q => \mem_reg[4][17]_srl5_n_1\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(18),
      Q => \mem_reg[4][18]_srl5_n_1\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(19),
      Q => \mem_reg[4][19]_srl5_n_1\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(1),
      Q => \mem_reg[4][1]_srl5_n_1\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(20),
      Q => \mem_reg[4][20]_srl5_n_1\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(21),
      Q => \mem_reg[4][21]_srl5_n_1\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(22),
      Q => \mem_reg[4][22]_srl5_n_1\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(23),
      Q => \mem_reg[4][23]_srl5_n_1\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(24),
      Q => \mem_reg[4][24]_srl5_n_1\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(25),
      Q => \mem_reg[4][25]_srl5_n_1\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(26),
      Q => \mem_reg[4][26]_srl5_n_1\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(27),
      Q => \mem_reg[4][27]_srl5_n_1\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(28),
      Q => \mem_reg[4][28]_srl5_n_1\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(29),
      Q => \mem_reg[4][29]_srl5_n_1\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(2),
      Q => \mem_reg[4][2]_srl5_n_1\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(30),
      Q => \mem_reg[4][30]_srl5_n_1\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][38]_srl5_n_1\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][39]_srl5_n_1\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(3),
      Q => \mem_reg[4][3]_srl5_n_1\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][40]_srl5_n_1\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][42]_srl5_n_1\
    );
\mem_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][43]_srl5_n_1\
    );
\mem_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][44]_srl5_n_1\
    );
\mem_reg[4][46]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][46]_srl5_n_1\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(4),
      Q => \mem_reg[4][4]_srl5_n_1\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(5),
      Q => \mem_reg[4][5]_srl5_n_1\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(6),
      Q => \mem_reg[4][6]_srl5_n_1\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(7),
      Q => \mem_reg[4][7]_srl5_n_1\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(8),
      Q => \mem_reg[4][8]_srl5_n_1\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_1_[0]\,
      A1 => \pout_reg_n_1_[1]\,
      A2 => \pout_reg_n_1_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(9),
      Q => \mem_reg[4][9]_srl5_n_1\
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_1,
      I3 => \pout_reg_n_1_[1]\,
      I4 => \pout_reg_n_1_[2]\,
      I5 => \pout_reg_n_1_[0]\,
      O => \pout[0]_i_1__0_n_1\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_1_[2]\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => data_vld_reg_n_1,
      I4 => pop0,
      I5 => push,
      O => \pout[1]_i_1__0_n_1\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_1_[2]\,
      I1 => \pout_reg_n_1_[1]\,
      I2 => \pout_reg_n_1_[0]\,
      I3 => data_vld_reg_n_1,
      I4 => pop0,
      I5 => push,
      O => \pout[2]_i_1__0_n_1\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_1\,
      Q => \pout_reg_n_1_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_1\,
      Q => \pout_reg_n_1_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_1\,
      Q => \pout_reg_n_1_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_1\,
      Q => \^q_reg[46]_0\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_1\,
      Q => \^q_reg[46]_0\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_1\,
      Q => \^q_reg[46]_0\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_1\,
      Q => \^q_reg[46]_0\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_1\,
      Q => \^q_reg[46]_0\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_1\,
      Q => \^q_reg[46]_0\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_1\,
      Q => \^q_reg[46]_0\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_1\,
      Q => \^q_reg[46]_0\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_1\,
      Q => \^q_reg[46]_0\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_1\,
      Q => \^q_reg[46]_0\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_1\,
      Q => \^q_reg[46]_0\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_1\,
      Q => \^q_reg[46]_0\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_1\,
      Q => \^q_reg[46]_0\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_1\,
      Q => \^q_reg[46]_0\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_1\,
      Q => \^q_reg[46]_0\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_1\,
      Q => \^q_reg[46]_0\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_1\,
      Q => \^q_reg[46]_0\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_1\,
      Q => \^q_reg[46]_0\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_1\,
      Q => \^q_reg[46]_0\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_1\,
      Q => \^q_reg[46]_0\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_1\,
      Q => \^q_reg[46]_0\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_1\,
      Q => \^q_reg[46]_0\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_1\,
      Q => \^q_reg[46]_0\(2),
      R => SR(0)
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_1\,
      Q => \^q_reg[46]_0\(30),
      R => SR(0)
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][38]_srl5_n_1\,
      Q => \^q_reg[46]_0\(31),
      R => SR(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][39]_srl5_n_1\,
      Q => \^q_reg[46]_0\(32),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_1\,
      Q => \^q_reg[46]_0\(3),
      R => SR(0)
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][40]_srl5_n_1\,
      Q => \^q_reg[46]_0\(33),
      R => SR(0)
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][42]_srl5_n_1\,
      Q => \^q_reg[46]_0\(34),
      R => SR(0)
    );
\q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][43]_srl5_n_1\,
      Q => \^q_reg[46]_0\(35),
      R => SR(0)
    );
\q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][44]_srl5_n_1\,
      Q => \^q_reg[46]_0\(36),
      R => SR(0)
    );
\q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][46]_srl5_n_1\,
      Q => \^q_reg[46]_0\(37),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_1\,
      Q => \^q_reg[46]_0\(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_1\,
      Q => \^q_reg[46]_0\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_1\,
      Q => \^q_reg[46]_0\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_1\,
      Q => \^q_reg[46]_0\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_1\,
      Q => \^q_reg[46]_0\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_1\,
      Q => \^q_reg[46]_0\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => \last_sect_carry__0\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => \start_addr_reg[1]\,
      I1 => \end_addr_buf_reg[31]\,
      I2 => \^fifo_rreq_valid\,
      I3 => p_21_in,
      O => rreq_handling_reg(0)
    );
\sect_cnt[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_W_m_axi_fifo__parameterized1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    \pout_reg[3]_0\ : in STD_LOGIC;
    \pout_reg[3]_1\ : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt__2\ : in STD_LOGIC;
    m_axi_W_ARREADY : in STD_LOGIC;
    \pout_reg[2]_0\ : in STD_LOGIC;
    \pout_reg[2]_1\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_W_m_axi_fifo__parameterized1\ : entity is "fc_W_m_axi_fifo";
end \system_fc_0_0_fc_W_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \system_fc_0_0_fc_W_m_axi_fifo__parameterized1\ is
  signal \data_vld1__0\ : STD_LOGIC;
  signal \data_vld_i_1__4_n_1\ : STD_LOGIC;
  signal data_vld_reg_n_1 : STD_LOGIC;
  signal \empty_n_i_1__3_n_1\ : STD_LOGIC;
  signal empty_n_reg_n_1 : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__5_n_1\ : STD_LOGIC;
  signal \full_n_i_2__5_n_1\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \pout[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \pout[3]_i_5__0_n_1\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair357";
begin
  fifo_rctl_ready <= \^fifo_rctl_ready\;
  push <= \^push\;
\data_vld_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => \data_vld1__0\,
      I1 => p_10_in,
      I2 => \could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => data_vld_reg_n_1,
      O => \data_vld_i_1__4_n_1\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_1\,
      Q => data_vld_reg_n_1,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => E(0),
      I2 => empty_n_reg_0(0),
      I3 => beat_valid,
      I4 => empty_n_reg_n_1,
      O => \empty_n_i_1__3_n_1\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_1\,
      Q => empty_n_reg_n_1,
      R => SR(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_rctl_ready\,
      I2 => \could_multi_bursts.next_loop\,
      I3 => \full_n_i_2__5_n_1\,
      I4 => p_10_in,
      O => \full_n_i_1__5_n_1\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(3),
      I2 => data_vld_reg_n_1,
      I3 => pout_reg(2),
      I4 => pout_reg(1),
      O => \full_n_i_2__5_n_1\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_1\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => m_axi_W_ARREADY,
      I1 => \pout_reg[2]_0\,
      I2 => \^fifo_rctl_ready\,
      I3 => \pout_reg[2]_1\,
      I4 => fifo_burst_ready,
      O => \^push\
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__0_n_1\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => pout_reg(0),
      I1 => p_10_in,
      I2 => \could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => data_vld_reg_n_1,
      I5 => pout_reg(1),
      O => \pout[1]_i_1__0_n_1\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => \^push\,
      I2 => p_10_in,
      I3 => pout_reg(0),
      I4 => pout_reg(2),
      I5 => pout_reg(1),
      O => \pout[2]_i_1__0_n_1\
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34440444"
    )
        port map (
      I0 => \data_vld1__0\,
      I1 => p_10_in,
      I2 => \could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => data_vld_reg_n_1,
      O => \pout[3]_i_1__0_n_1\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFAE0051"
    )
        port map (
      I0 => pout_reg(1),
      I1 => \pout[3]_i_5__0_n_1\,
      I2 => p_10_in,
      I3 => pout_reg(0),
      I4 => pout_reg(3),
      I5 => pout_reg(2),
      O => \pout[3]_i_2__0_n_1\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(0),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \data_vld1__0\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222222222A22222"
    )
        port map (
      I0 => data_vld_reg_n_1,
      I1 => empty_n_reg_n_1,
      I2 => \pout_reg[3]_0\,
      I3 => \pout_reg[3]_1\,
      I4 => \bus_wide_gen.ready_for_data__0\,
      I5 => \bus_wide_gen.split_cnt__2\,
      O => p_10_in
    );
\pout[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008000000000"
    )
        port map (
      I0 => fifo_burst_ready,
      I1 => \pout_reg[2]_1\,
      I2 => \^fifo_rctl_ready\,
      I3 => \pout_reg[2]_0\,
      I4 => m_axi_W_ARREADY,
      I5 => data_vld_reg_n_1,
      O => \pout[3]_i_5__0_n_1\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_1\,
      D => \pout[0]_i_1__0_n_1\,
      Q => pout_reg(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_1\,
      D => \pout[1]_i_1__0_n_1\,
      Q => pout_reg(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_1\,
      D => \pout[2]_i_1__0_n_1\,
      Q => pout_reg(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_1\,
      D => \pout[3]_i_2__0_n_1\,
      Q => pout_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_W_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_ARREADY : in STD_LOGIC;
    \data_p2_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_W_m_axi_reg_slice : entity is "fc_W_m_axi_reg_slice";
end system_fc_0_0_fc_W_m_axi_reg_slice;

architecture STRUCTURE of system_fc_0_0_fc_W_m_axi_reg_slice is
  signal \data_p1[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[30]_i_2__0_n_1\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_1\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_1\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
begin
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000FF0000"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_ready_t_reg_0\,
      I2 => B_ARREADY,
      I3 => rs2f_rreq_ack,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7142424242424242"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => rs2f_rreq_ack,
      I3 => Q(0),
      I4 => \^s_ready_t_reg_0\,
      I5 => B_ARREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_ready_t_reg_0\,
      I2 => B_ARREADY,
      O => \ap_CS_fsm_reg[1]\(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(0),
      O => \data_p1[0]_i_1__0_n_1\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(10),
      O => \data_p1[10]_i_1__0_n_1\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(11),
      O => \data_p1[11]_i_1__0_n_1\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(12),
      O => \data_p1[12]_i_1__0_n_1\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(13),
      O => \data_p1[13]_i_1__0_n_1\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(14),
      O => \data_p1[14]_i_1__0_n_1\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(15),
      O => \data_p1[15]_i_1__0_n_1\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(16),
      O => \data_p1[16]_i_1__0_n_1\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(17),
      O => \data_p1[17]_i_1__0_n_1\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(18),
      O => \data_p1[18]_i_1__0_n_1\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(19),
      O => \data_p1[19]_i_1__0_n_1\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(1),
      O => \data_p1[1]_i_1__0_n_1\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(20),
      O => \data_p1[20]_i_1__0_n_1\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(21),
      O => \data_p1[21]_i_1__0_n_1\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(22),
      O => \data_p1[22]_i_1__0_n_1\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(23),
      O => \data_p1[23]_i_1__0_n_1\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(24),
      O => \data_p1[24]_i_1__0_n_1\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(25),
      O => \data_p1[25]_i_1__0_n_1\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(26),
      O => \data_p1[26]_i_1__0_n_1\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(27),
      O => \data_p1[27]_i_1__0_n_1\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(28),
      O => \data_p1[28]_i_1__0_n_1\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(29),
      O => \data_p1[29]_i_1__0_n_1\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(2),
      O => \data_p1[2]_i_1__0_n_1\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000FF008080"
    )
        port map (
      I0 => B_ARREADY,
      I1 => \^s_ready_t_reg_0\,
      I2 => Q(0),
      I3 => rs2f_rreq_ack,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => load_p1
    );
\data_p1[30]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(30),
      O => \data_p1[30]_i_2__0_n_1\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(3),
      O => \data_p1[3]_i_1__0_n_1\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(4),
      O => \data_p1[4]_i_1__0_n_1\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(5),
      O => \data_p1[5]_i_1__0_n_1\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(6),
      O => \data_p1[6]_i_1__0_n_1\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(7),
      O => \data_p1[7]_i_1__0_n_1\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(8),
      O => \data_p1[8]_i_1__0_n_1\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[30]_0\(9),
      O => \data_p1[9]_i_1__0_n_1\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_2__0_n_1\,
      Q => \data_p1_reg[30]_0\(30),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_1\,
      Q => \data_p1_reg[30]_0\(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[30]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFCCCC4CFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_ready_t_reg_0\,
      I2 => B_ARREADY,
      I3 => rs2f_rreq_ack,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__1_n_1\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_1\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80800000"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => Q(0),
      I2 => B_ARREADY,
      I3 => rs2f_rreq_ack,
      I4 => state(1),
      I5 => \^state_reg[0]_0\(0),
      O => \state[0]_i_1__1_n_1\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FDFDFDFDFDFDFD"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => state(1),
      I2 => rs2f_rreq_ack,
      I3 => Q(0),
      I4 => \^s_ready_t_reg_0\,
      I5 => B_ARREADY,
      O => \state[1]_i_1__1_n_1\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_1\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_1\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_fc_0_0_fc_W_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p1 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    IN_r_RREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_fc_0_0_fc_W_m_axi_reg_slice__parameterized0\ : entity is "fc_W_m_axi_reg_slice";
end \system_fc_0_0_fc_W_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \system_fc_0_0_fc_W_m_axi_reg_slice__parameterized0\ is
  signal \data_p2_reg_n_1_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_1_[9]\ : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_1\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair369";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of mem_reg_i_14 : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \state[0]_i_1__2\ : label is "soft_lutpair370";
begin
  rdata_ack_t <= \^rdata_ack_t\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => IN_r_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => IN_r_RREADY,
      I4 => s_ready_t_reg_0,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p2[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \^rdata_ack_t\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(0),
      Q => \data_p2_reg_n_1_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(10),
      Q => \data_p2_reg_n_1_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(11),
      Q => \data_p2_reg_n_1_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(12),
      Q => \data_p2_reg_n_1_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(13),
      Q => \data_p2_reg_n_1_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(14),
      Q => \data_p2_reg_n_1_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(15),
      Q => \data_p2_reg_n_1_[15]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(1),
      Q => \data_p2_reg_n_1_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(2),
      Q => \data_p2_reg_n_1_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(3),
      Q => \data_p2_reg_n_1_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(4),
      Q => \data_p2_reg_n_1_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(5),
      Q => \data_p2_reg_n_1_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(6),
      Q => \data_p2_reg_n_1_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(7),
      Q => \data_p2_reg_n_1_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(8),
      Q => \data_p2_reg_n_1_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => Q(9),
      Q => \data_p2_reg_n_1_[9]\,
      R => '0'
    );
mem_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      O => \bus_wide_gen.ready_for_data__0\
    );
p_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(10),
      O => B(10)
    );
p_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(9),
      O => B(9)
    );
p_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(8),
      O => B(8)
    );
p_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(7),
      O => B(7)
    );
p_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(6),
      O => B(6)
    );
p_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(5),
      O => B(5)
    );
p_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(4),
      O => B(4)
    );
p_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(3),
      O => B(3)
    );
p_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(2),
      O => B(2)
    );
p_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(1),
      O => B(1)
    );
p_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(0),
      O => B(0)
    );
p_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => IN_r_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
p_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(15),
      O => B(15)
    );
p_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(14),
      O => B(14)
    );
p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(13),
      O => B(13)
    );
p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(12),
      O => B(12)
    );
p_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_1_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(11),
      O => B(11)
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => IN_r_RREADY,
      I2 => \^rdata_ack_t\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__2_n_1\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_1\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      I2 => IN_r_RREADY,
      I3 => state(1),
      I4 => \^state_reg[0]_0\(0),
      O => \state[0]_i_1__2_n_1\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => state(1),
      I2 => IN_r_RREADY,
      I3 => s_ready_t_reg_0,
      O => \state[1]_i_1__2_n_1\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_1\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_1\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_mul_mul_16s_16bkb_DSP48_0 is
  port (
    \select_ln340_1_reg_736[15]_i_8_0\ : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    select_ln340_1_reg_736 : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_1\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_2\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_3\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_4\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_5\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_6\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_7\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_8\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_9\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_10\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_11\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_12\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_13\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_14\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_15\ : out STD_LOGIC;
    load_p1 : in STD_LOGIC;
    IN_addr_read_reg_7120 : in STD_LOGIC;
    load_p1_0 : in STD_LOGIC;
    r_V_2_reg_7260 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln340_1_reg_7360 : in STD_LOGIC;
    \select_ln340_1_reg_736_reg[15]\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln12_reg_702_pp0_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    I_WDATA : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \select_ln340_1_reg_736_reg[15]_i_9_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_mul_mul_16s_16bkb_DSP48_0 : entity is "fc_mul_mul_16s_16bkb_DSP48_0";
end system_fc_0_0_fc_mul_mul_16s_16bkb_DSP48_0;

architecture STRUCTURE of system_fc_0_0_fc_mul_mul_16s_16bkb_DSP48_0 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_0\ : STD_LOGIC;
  signal p_Result_2_fu_470_p3 : STD_LOGIC;
  signal p_Result_s_fu_415_p3 : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal r_V_2_reg_726 : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal \select_ln340_1_reg_736[11]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[11]_i_5_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[11]_i_6_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[11]_i_7_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_10_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_11_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_12_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_14_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_17_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_18_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_19_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_20_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_21_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_22_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_23_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_24_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[3]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[3]_i_5_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[3]_i_6_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[3]_i_7_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[7]_i_4_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[7]_i_5_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[7]_i_6_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[7]_i_7_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[11]_i_2_n_8\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_13_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_13_n_2\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_13_n_3\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_13_n_4\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_5_n_8\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_7_n_4\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_7_n_6\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_7_n_7\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_7_n_8\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_9_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_9_n_2\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_9_n_3\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[15]_i_9_n_4\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal tmp_6_reg_731 : STD_LOGIC;
  signal \tmp_V_3_fu_423_p4__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_select_ln340_1_reg_736_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_select_ln340_1_reg_736_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_select_ln340_1_reg_736_reg[15]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_select_ln340_1_reg_736_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[0]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[10]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[11]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[12]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[13]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[15]_i_14\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[15]_i_3\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[1]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[2]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[3]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[4]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[5]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[6]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[7]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[8]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \select_ln340_1_reg_736[9]_i_1\ : label is "soft_lutpair411";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  p_0 <= \^p_0\;
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => load_p1,
      CEA2 => IN_addr_read_reg_7120,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => load_p1_0,
      CEB2 => IN_addr_read_reg_7120,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => r_V_2_reg_7260,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31 downto 10) => r_V_2_reg_726(31 downto 10),
      P(9) => tmp_6_reg_731,
      P(8) => p_n_98,
      P(7) => p_n_99,
      P(6) => p_n_100,
      P(5) => p_n_101,
      P(4) => p_n_102,
      P(3) => p_n_103,
      P(2) => p_n_104,
      P(1) => p_n_105,
      P(0) => p_n_106,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\select_ln340_1_reg_736[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[3]_i_2_n_8\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_1\
    );
\select_ln340_1_reg_736[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[11]_i_2_n_6\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_11\
    );
\select_ln340_1_reg_736[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[11]_i_2_n_5\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_12\
    );
\select_ln340_1_reg_736[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(20),
      I1 => Q(10),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(10),
      O => \select_ln340_1_reg_736[11]_i_4_n_1\
    );
\select_ln340_1_reg_736[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(19),
      I1 => Q(9),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(9),
      O => \select_ln340_1_reg_736[11]_i_5_n_1\
    );
\select_ln340_1_reg_736[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(18),
      I1 => Q(8),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(8),
      O => \select_ln340_1_reg_736[11]_i_6_n_1\
    );
\select_ln340_1_reg_736[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(17),
      I1 => Q(7),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(7),
      O => \select_ln340_1_reg_736[11]_i_7_n_1\
    );
\select_ln340_1_reg_736[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[15]_i_7_n_8\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_13\
    );
\select_ln340_1_reg_736[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[15]_i_7_n_7\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_14\
    );
\select_ln340_1_reg_736[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[15]_i_7_n_6\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_15\
    );
\select_ln340_1_reg_736[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222222202"
    )
        port map (
      I0 => select_ln340_1_reg_7360,
      I1 => p_Result_s_fu_415_p3,
      I2 => \select_ln340_1_reg_736_reg[15]\,
      I3 => \select_ln340_1_reg_736_reg[15]_i_5_n_8\,
      I4 => \select_ln340_1_reg_736_reg[15]_i_5_n_7\,
      I5 => p_Result_2_fu_470_p3,
      O => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_V_2_reg_726(30),
      I1 => r_V_2_reg_726(31),
      O => \select_ln340_1_reg_736[15]_i_10_n_1\
    );
\select_ln340_1_reg_736[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_V_2_reg_726(29),
      I1 => r_V_2_reg_726(30),
      O => \select_ln340_1_reg_736[15]_i_11_n_1\
    );
\select_ln340_1_reg_736[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_V_2_reg_726(28),
      I1 => r_V_2_reg_726(29),
      O => \select_ln340_1_reg_736[15]_i_12_n_1\
    );
\select_ln340_1_reg_736[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[15]_i_5_n_8\,
      I1 => \^o\(3),
      I2 => \^o\(0),
      I3 => p_Result_2_fu_470_p3,
      O => \select_ln340_1_reg_736[15]_i_14_n_1\
    );
\select_ln340_1_reg_736[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_V_2_reg_726(27),
      I1 => r_V_2_reg_726(28),
      O => \select_ln340_1_reg_736[15]_i_17_n_1\
    );
\select_ln340_1_reg_736[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_V_2_reg_726(26),
      I1 => r_V_2_reg_726(27),
      O => \select_ln340_1_reg_736[15]_i_18_n_1\
    );
\select_ln340_1_reg_736[15]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => Q(15),
      I1 => icmp_ln12_reg_702_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => \select_ln340_1_reg_736_reg[15]_i_9_0\,
      I4 => r_V_2_reg_726(26),
      O => \select_ln340_1_reg_736[15]_i_19_n_1\
    );
\select_ln340_1_reg_736[15]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => Q(15),
      I1 => icmp_ln12_reg_702_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => \select_ln340_1_reg_736_reg[15]_i_9_0\,
      I4 => r_V_2_reg_726(25),
      O => \select_ln340_1_reg_736[15]_i_20_n_1\
    );
\select_ln340_1_reg_736[15]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(24),
      I1 => Q(14),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(14),
      O => \select_ln340_1_reg_736[15]_i_21_n_1\
    );
\select_ln340_1_reg_736[15]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(23),
      I1 => Q(13),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(13),
      O => \select_ln340_1_reg_736[15]_i_22_n_1\
    );
\select_ln340_1_reg_736[15]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(22),
      I1 => Q(12),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(12),
      O => \select_ln340_1_reg_736[15]_i_23_n_1\
    );
\select_ln340_1_reg_736[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(21),
      I1 => Q(11),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(11),
      O => \select_ln340_1_reg_736[15]_i_24_n_1\
    );
\select_ln340_1_reg_736[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_Result_2_fu_470_p3,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_0\
    );
\select_ln340_1_reg_736[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00000000"
    )
        port map (
      I0 => p_Result_s_fu_415_p3,
      I1 => \^o\(2),
      I2 => \select_ln340_1_reg_736_reg[15]_i_5_n_7\,
      I3 => \^o\(1),
      I4 => \select_ln340_1_reg_736[15]_i_14_n_1\,
      I5 => select_ln340_1_reg_7360,
      O => \^p_0\
    );
\select_ln340_1_reg_736[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[3]_i_2_n_7\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_2\
    );
\select_ln340_1_reg_736[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[3]_i_2_n_6\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_3\
    );
\select_ln340_1_reg_736[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[3]_i_2_n_5\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_4\
    );
\select_ln340_1_reg_736[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_V_3_fu_423_p4__0\(0),
      I1 => tmp_6_reg_731,
      O => \select_ln340_1_reg_736[3]_i_4_n_1\
    );
\select_ln340_1_reg_736[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(12),
      I1 => Q(2),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(2),
      O => \select_ln340_1_reg_736[3]_i_5_n_1\
    );
\select_ln340_1_reg_736[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(11),
      I1 => Q(1),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(1),
      O => \select_ln340_1_reg_736[3]_i_6_n_1\
    );
\select_ln340_1_reg_736[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(10),
      I1 => Q(0),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(0),
      O => \select_ln340_1_reg_736[3]_i_7_n_1\
    );
\select_ln340_1_reg_736[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[7]_i_2_n_8\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_5\
    );
\select_ln340_1_reg_736[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[7]_i_2_n_7\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_6\
    );
\select_ln340_1_reg_736[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[7]_i_2_n_6\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_7\
    );
\select_ln340_1_reg_736[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[7]_i_2_n_5\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_8\
    );
\select_ln340_1_reg_736[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(16),
      I1 => Q(6),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(6),
      O => \select_ln340_1_reg_736[7]_i_4_n_1\
    );
\select_ln340_1_reg_736[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(15),
      I1 => Q(5),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(5),
      O => \select_ln340_1_reg_736[7]_i_5_n_1\
    );
\select_ln340_1_reg_736[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(14),
      I1 => Q(4),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(4),
      O => \select_ln340_1_reg_736[7]_i_6_n_1\
    );
\select_ln340_1_reg_736[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => r_V_2_reg_726(13),
      I1 => Q(3),
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => I_WDATA(3),
      O => \select_ln340_1_reg_736[7]_i_7_n_1\
    );
\select_ln340_1_reg_736[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[11]_i_2_n_8\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_9\
    );
\select_ln340_1_reg_736[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg[11]_i_2_n_7\,
      I1 => \^p_0\,
      O => \select_ln340_1_reg_736[15]_i_8_10\
    );
\select_ln340_1_reg_736_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln340_1_reg_736_reg[7]_i_2_n_1\,
      CO(3) => \select_ln340_1_reg_736_reg[11]_i_2_n_1\,
      CO(2) => \select_ln340_1_reg_736_reg[11]_i_2_n_2\,
      CO(1) => \select_ln340_1_reg_736_reg[11]_i_2_n_3\,
      CO(0) => \select_ln340_1_reg_736_reg[11]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \select_ln340_1_reg_736_reg[11]_i_2_n_5\,
      O(2) => \select_ln340_1_reg_736_reg[11]_i_2_n_6\,
      O(1) => \select_ln340_1_reg_736_reg[11]_i_2_n_7\,
      O(0) => \select_ln340_1_reg_736_reg[11]_i_2_n_8\,
      S(3 downto 0) => \tmp_V_3_fu_423_p4__0\(11 downto 8)
    );
\select_ln340_1_reg_736_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln340_1_reg_736_reg[7]_i_3_n_1\,
      CO(3) => \select_ln340_1_reg_736_reg[11]_i_3_n_1\,
      CO(2) => \select_ln340_1_reg_736_reg[11]_i_3_n_2\,
      CO(1) => \select_ln340_1_reg_736_reg[11]_i_3_n_3\,
      CO(0) => \select_ln340_1_reg_736_reg[11]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => r_V_2_reg_726(20 downto 17),
      O(3 downto 0) => \tmp_V_3_fu_423_p4__0\(10 downto 7),
      S(3) => \select_ln340_1_reg_736[11]_i_4_n_1\,
      S(2) => \select_ln340_1_reg_736[11]_i_5_n_1\,
      S(1) => \select_ln340_1_reg_736[11]_i_6_n_1\,
      S(0) => \select_ln340_1_reg_736[11]_i_7_n_1\
    );
\select_ln340_1_reg_736_reg[15]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln340_1_reg_736_reg[11]_i_3_n_1\,
      CO(3) => \select_ln340_1_reg_736_reg[15]_i_13_n_1\,
      CO(2) => \select_ln340_1_reg_736_reg[15]_i_13_n_2\,
      CO(1) => \select_ln340_1_reg_736_reg[15]_i_13_n_3\,
      CO(0) => \select_ln340_1_reg_736_reg[15]_i_13_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => r_V_2_reg_726(24 downto 21),
      O(3 downto 0) => \tmp_V_3_fu_423_p4__0\(14 downto 11),
      S(3) => \select_ln340_1_reg_736[15]_i_21_n_1\,
      S(2) => \select_ln340_1_reg_736[15]_i_22_n_1\,
      S(1) => \select_ln340_1_reg_736[15]_i_23_n_1\,
      S(0) => \select_ln340_1_reg_736[15]_i_24_n_1\
    );
\select_ln340_1_reg_736_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln340_1_reg_736_reg[15]_i_9_n_1\,
      CO(3 downto 2) => \NLW_select_ln340_1_reg_736_reg[15]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \select_ln340_1_reg_736_reg[15]_i_5_n_3\,
      CO(0) => \select_ln340_1_reg_736_reg[15]_i_5_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => r_V_2_reg_726(29 downto 28),
      O(3) => \NLW_select_ln340_1_reg_736_reg[15]_i_5_O_UNCONNECTED\(3),
      O(2) => p_Result_s_fu_415_p3,
      O(1) => \select_ln340_1_reg_736_reg[15]_i_5_n_7\,
      O(0) => \select_ln340_1_reg_736_reg[15]_i_5_n_8\,
      S(3) => '0',
      S(2) => \select_ln340_1_reg_736[15]_i_10_n_1\,
      S(1) => \select_ln340_1_reg_736[15]_i_11_n_1\,
      S(0) => \select_ln340_1_reg_736[15]_i_12_n_1\
    );
\select_ln340_1_reg_736_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln340_1_reg_736_reg[11]_i_2_n_1\,
      CO(3) => \NLW_select_ln340_1_reg_736_reg[15]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \select_ln340_1_reg_736_reg[15]_i_7_n_2\,
      CO(1) => \select_ln340_1_reg_736_reg[15]_i_7_n_3\,
      CO(0) => \select_ln340_1_reg_736_reg[15]_i_7_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => p_Result_2_fu_470_p3,
      O(2) => \select_ln340_1_reg_736_reg[15]_i_7_n_6\,
      O(1) => \select_ln340_1_reg_736_reg[15]_i_7_n_7\,
      O(0) => \select_ln340_1_reg_736_reg[15]_i_7_n_8\,
      S(3) => \^o\(0),
      S(2 downto 0) => \tmp_V_3_fu_423_p4__0\(14 downto 12)
    );
\select_ln340_1_reg_736_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln340_1_reg_736_reg[15]_i_13_n_1\,
      CO(3) => \select_ln340_1_reg_736_reg[15]_i_9_n_1\,
      CO(2) => \select_ln340_1_reg_736_reg[15]_i_9_n_2\,
      CO(1) => \select_ln340_1_reg_736_reg[15]_i_9_n_3\,
      CO(0) => \select_ln340_1_reg_736_reg[15]_i_9_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => r_V_2_reg_726(27 downto 26),
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \select_ln340_1_reg_736[15]_i_17_n_1\,
      S(2) => \select_ln340_1_reg_736[15]_i_18_n_1\,
      S(1) => \select_ln340_1_reg_736[15]_i_19_n_1\,
      S(0) => \select_ln340_1_reg_736[15]_i_20_n_1\
    );
\select_ln340_1_reg_736_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln340_1_reg_736_reg[3]_i_2_n_1\,
      CO(2) => \select_ln340_1_reg_736_reg[3]_i_2_n_2\,
      CO(1) => \select_ln340_1_reg_736_reg[3]_i_2_n_3\,
      CO(0) => \select_ln340_1_reg_736_reg[3]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_V_3_fu_423_p4__0\(0),
      O(3) => \select_ln340_1_reg_736_reg[3]_i_2_n_5\,
      O(2) => \select_ln340_1_reg_736_reg[3]_i_2_n_6\,
      O(1) => \select_ln340_1_reg_736_reg[3]_i_2_n_7\,
      O(0) => \select_ln340_1_reg_736_reg[3]_i_2_n_8\,
      S(3 downto 1) => \tmp_V_3_fu_423_p4__0\(3 downto 1),
      S(0) => \select_ln340_1_reg_736[3]_i_4_n_1\
    );
\select_ln340_1_reg_736_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln340_1_reg_736_reg[3]_i_3_n_1\,
      CO(2) => \select_ln340_1_reg_736_reg[3]_i_3_n_2\,
      CO(1) => \select_ln340_1_reg_736_reg[3]_i_3_n_3\,
      CO(0) => \select_ln340_1_reg_736_reg[3]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => r_V_2_reg_726(12 downto 10),
      DI(0) => '0',
      O(3 downto 1) => \tmp_V_3_fu_423_p4__0\(2 downto 0),
      O(0) => \NLW_select_ln340_1_reg_736_reg[3]_i_3_O_UNCONNECTED\(0),
      S(3) => \select_ln340_1_reg_736[3]_i_5_n_1\,
      S(2) => \select_ln340_1_reg_736[3]_i_6_n_1\,
      S(1) => \select_ln340_1_reg_736[3]_i_7_n_1\,
      S(0) => tmp_6_reg_731
    );
\select_ln340_1_reg_736_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln340_1_reg_736_reg[3]_i_2_n_1\,
      CO(3) => \select_ln340_1_reg_736_reg[7]_i_2_n_1\,
      CO(2) => \select_ln340_1_reg_736_reg[7]_i_2_n_2\,
      CO(1) => \select_ln340_1_reg_736_reg[7]_i_2_n_3\,
      CO(0) => \select_ln340_1_reg_736_reg[7]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \select_ln340_1_reg_736_reg[7]_i_2_n_5\,
      O(2) => \select_ln340_1_reg_736_reg[7]_i_2_n_6\,
      O(1) => \select_ln340_1_reg_736_reg[7]_i_2_n_7\,
      O(0) => \select_ln340_1_reg_736_reg[7]_i_2_n_8\,
      S(3 downto 0) => \tmp_V_3_fu_423_p4__0\(7 downto 4)
    );
\select_ln340_1_reg_736_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln340_1_reg_736_reg[3]_i_3_n_1\,
      CO(3) => \select_ln340_1_reg_736_reg[7]_i_3_n_1\,
      CO(2) => \select_ln340_1_reg_736_reg[7]_i_3_n_2\,
      CO(1) => \select_ln340_1_reg_736_reg[7]_i_3_n_3\,
      CO(0) => \select_ln340_1_reg_736_reg[7]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => r_V_2_reg_726(16 downto 13),
      O(3 downto 0) => \tmp_V_3_fu_423_p4__0\(6 downto 3),
      S(3) => \select_ln340_1_reg_736[7]_i_4_n_1\,
      S(2) => \select_ln340_1_reg_736[7]_i_5_n_1\,
      S(1) => \select_ln340_1_reg_736[7]_i_6_n_1\,
      S(0) => \select_ln340_1_reg_736[7]_i_7_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_B_m_axi_read is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    full_n_reg : out STD_LOGIC;
    m_axi_B_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    W_ARREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_B_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_B_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    m_axi_B_ARREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_B_m_axi_read : entity is "fc_B_m_axi_read";
end system_fc_0_0_fc_B_m_axi_read;

architecture STRUCTURE of system_fc_0_0_fc_B_m_axi_read is
  signal \^arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal align_len0_carry_n_1 : STD_LOGIC;
  signal align_len0_carry_n_2 : STD_LOGIC;
  signal align_len0_carry_n_3 : STD_LOGIC;
  signal align_len0_carry_n_4 : STD_LOGIC;
  signal \align_len_reg_n_1_[1]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[3]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[2]_i_2__1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__1_n_4\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_3 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal \bus_wide_gen.data_buf1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4__1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_1\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \end_addr_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_1__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry_i_2__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry_i_3__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry_i_4__1_n_1\ : STD_LOGIC;
  signal end_addr_carry_n_1 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_n_2 : STD_LOGIC;
  signal fifo_rctl_n_3 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 34 downto 32 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_1 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__1_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__1_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__1_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_1__1_n_1\ : STD_LOGIC;
  signal \first_sect_carry_i_2__1_n_1\ : STD_LOGIC;
  signal \first_sect_carry_i_3__1_n_1\ : STD_LOGIC;
  signal \first_sect_carry_i_4__1_n_1\ : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry_i_1__1_n_1\ : STD_LOGIC;
  signal \last_sect_carry_i_2__1_n_1\ : STD_LOGIC;
  signal \last_sect_carry_i_3__1_n_1\ : STD_LOGIC;
  signal \last_sect_carry_i_4__1_n_1\ : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal \^m_axi_b_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_1 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal rs_rdata_n_4 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \sect_addr_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[9]\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_align_len0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_beat_len_buf_reg[2]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_beat_len_buf_reg[9]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[2]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[6]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1__1\ : label is "soft_lutpair61";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__1\ : label is "soft_lutpair48";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__1\ : label is "soft_lutpair80";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  ARLEN(3 downto 0) <= \^arlen\(3 downto 0);
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  m_axi_B_ARADDR(29 downto 0) <= \^m_axi_b_araddr\(29 downto 0);
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => align_len0_carry_n_1,
      CO(2) => align_len0_carry_n_2,
      CO(1) => align_len0_carry_n_3,
      CO(0) => align_len0_carry_n_4,
      CYINIT => '0',
      DI(3) => fifo_rreq_data(34),
      DI(2) => '0',
      DI(1) => fifo_rreq_data(32),
      DI(0) => '0',
      O(3 downto 1) => align_len0(3 downto 1),
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3) => fifo_rreq_n_59,
      S(2) => '1',
      S(1) => fifo_rreq_n_60,
      S(0) => '1'
    );
\align_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => align_len0_carry_n_1,
      CO(3 downto 0) => \NLW_align_len0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_align_len0_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => align_len0(31),
      S(3 downto 0) => B"0001"
    );
\align_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(1),
      Q => \align_len_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(2),
      Q => \align_len_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_1_[31]\,
      R => ap_rst_n_inv
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(3),
      Q => \align_len_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\beat_len_buf[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_1_[1]\,
      I1 => \start_addr_reg_n_1_[1]\,
      O => \beat_len_buf[2]_i_2__1_n_1\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[2]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[2]_i_1__1_n_1\,
      CO(2) => \beat_len_buf_reg[2]_i_1__1_n_2\,
      CO(1) => \beat_len_buf_reg[2]_i_1__1_n_3\,
      CO(0) => \beat_len_buf_reg[2]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \align_len_reg_n_1_[1]\,
      O(3 downto 1) => beat_len_buf1(4 downto 2),
      O(0) => \NLW_beat_len_buf_reg[2]_i_1__1_O_UNCONNECTED\(0),
      S(3) => \align_len_reg_n_1_[31]\,
      S(2) => \align_len_reg_n_1_[3]\,
      S(1) => \align_len_reg_n_1_[2]\,
      S(0) => \beat_len_buf[2]_i_2__1_n_1\
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[6]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[2]_i_1__1_n_1\,
      CO(3) => \beat_len_buf_reg[6]_i_1__1_n_1\,
      CO(2) => \beat_len_buf_reg[6]_i_1__1_n_2\,
      CO(1) => \beat_len_buf_reg[6]_i_1__1_n_3\,
      CO(0) => \beat_len_buf_reg[6]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(8 downto 5),
      S(3) => \align_len_reg_n_1_[31]\,
      S(2) => \align_len_reg_n_1_[31]\,
      S(1) => \align_len_reg_n_1_[31]\,
      S(0) => \align_len_reg_n_1_[31]\
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[6]_i_1__1_n_1\,
      CO(3 downto 2) => \NLW_beat_len_buf_reg[9]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \beat_len_buf_reg[9]_i_1__1_n_3\,
      CO(0) => \beat_len_buf_reg[9]_i_1__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_beat_len_buf_reg[9]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => beat_len_buf1(11 downto 9),
      S(3) => '0',
      S(2) => \align_len_reg_n_1_[31]\,
      S(1) => \align_len_reg_n_1_[31]\,
      S(0) => \align_len_reg_n_1_[31]\
    );
buff_rdata: entity work.\system_fc_0_0_fc_B_m_axi_buffer__parameterized0\
     port map (
      D(15) => buff_rdata_n_34,
      D(14) => buff_rdata_n_35,
      D(13) => buff_rdata_n_36,
      D(12) => buff_rdata_n_37,
      D(11) => buff_rdata_n_38,
      D(10) => buff_rdata_n_39,
      D(9) => buff_rdata_n_40,
      D(8) => buff_rdata_n_41,
      D(7) => buff_rdata_n_42,
      D(6) => buff_rdata_n_43,
      D(5) => buff_rdata_n_44,
      D(4) => buff_rdata_n_45,
      D(3) => buff_rdata_n_46,
      D(2) => buff_rdata_n_47,
      D(1) => buff_rdata_n_48,
      D(0) => buff_rdata_n_49,
      DI(0) => buff_rdata_n_51,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_rdata_n_3,
      S(2) => buff_rdata_n_4,
      S(1) => buff_rdata_n_5,
      S(0) => buff_rdata_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[0]\(0) => \bus_wide_gen.data_buf1\,
      \bus_wide_gen.data_buf_reg[0]_0\ => \bus_wide_gen.data_buf_reg_n_1_[16]\,
      \bus_wide_gen.data_buf_reg[10]\ => \bus_wide_gen.data_buf_reg_n_1_[26]\,
      \bus_wide_gen.data_buf_reg[11]\ => \bus_wide_gen.data_buf_reg_n_1_[27]\,
      \bus_wide_gen.data_buf_reg[12]\ => \bus_wide_gen.data_buf_reg_n_1_[28]\,
      \bus_wide_gen.data_buf_reg[13]\ => \bus_wide_gen.data_buf_reg_n_1_[29]\,
      \bus_wide_gen.data_buf_reg[14]\ => \bus_wide_gen.data_buf_reg_n_1_[30]\,
      \bus_wide_gen.data_buf_reg[15]\ => \bus_wide_gen.data_buf_reg_n_1_[31]\,
      \bus_wide_gen.data_buf_reg[15]_0\(3 downto 0) => \bus_wide_gen.len_cnt_reg\(3 downto 0),
      \bus_wide_gen.data_buf_reg[15]_1\ => \bus_wide_gen.fifo_burst_n_32\,
      \bus_wide_gen.data_buf_reg[1]\ => \bus_wide_gen.data_buf_reg_n_1_[17]\,
      \bus_wide_gen.data_buf_reg[2]\ => \bus_wide_gen.data_buf_reg_n_1_[18]\,
      \bus_wide_gen.data_buf_reg[3]\ => \bus_wide_gen.data_buf_reg_n_1_[19]\,
      \bus_wide_gen.data_buf_reg[4]\ => \bus_wide_gen.data_buf_reg_n_1_[20]\,
      \bus_wide_gen.data_buf_reg[5]\ => \bus_wide_gen.data_buf_reg_n_1_[21]\,
      \bus_wide_gen.data_buf_reg[6]\ => \bus_wide_gen.data_buf_reg_n_1_[22]\,
      \bus_wide_gen.data_buf_reg[7]\ => \bus_wide_gen.data_buf_reg_n_1_[23]\,
      \bus_wide_gen.data_buf_reg[8]\ => \bus_wide_gen.data_buf_reg_n_1_[24]\,
      \bus_wide_gen.data_buf_reg[9]\ => \bus_wide_gen.data_buf_reg_n_1_[25]\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_1\,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\,
      \bus_wide_gen.rdata_valid_t_reg_1\ => \bus_wide_gen.fifo_burst_n_33\,
      data_vld_reg => fifo_rctl_n_2,
      data_vld_reg_0 => rs_rdata_n_4,
      \dout_buf_reg[34]_0\(16) => data_pack(34),
      \dout_buf_reg[34]_0\(15) => buff_rdata_n_18,
      \dout_buf_reg[34]_0\(14) => buff_rdata_n_19,
      \dout_buf_reg[34]_0\(13) => buff_rdata_n_20,
      \dout_buf_reg[34]_0\(12) => buff_rdata_n_21,
      \dout_buf_reg[34]_0\(11) => buff_rdata_n_22,
      \dout_buf_reg[34]_0\(10) => buff_rdata_n_23,
      \dout_buf_reg[34]_0\(9) => buff_rdata_n_24,
      \dout_buf_reg[34]_0\(8) => buff_rdata_n_25,
      \dout_buf_reg[34]_0\(7) => buff_rdata_n_26,
      \dout_buf_reg[34]_0\(6) => buff_rdata_n_27,
      \dout_buf_reg[34]_0\(5) => buff_rdata_n_28,
      \dout_buf_reg[34]_0\(4) => buff_rdata_n_29,
      \dout_buf_reg[34]_0\(3) => buff_rdata_n_30,
      \dout_buf_reg[34]_0\(2) => buff_rdata_n_31,
      \dout_buf_reg[34]_0\(1) => buff_rdata_n_32,
      \dout_buf_reg[34]_0\(0) => buff_rdata_n_33,
      \dout_buf_reg[34]_1\ => \bus_wide_gen.fifo_burst_n_6\,
      \dout_buf_reg[34]_2\ => \bus_wide_gen.fifo_burst_n_31\,
      dout_valid_reg_0 => buff_rdata_n_50,
      dout_valid_reg_1 => buff_rdata_n_52,
      empty_n_reg_0 => buff_rdata_n_16,
      full_n_reg_0 => full_n_reg,
      m_axi_B_RRESP(1 downto 0) => m_axi_B_RRESP(1 downto 0),
      m_axi_B_RVALID => m_axi_B_RVALID,
      mem_reg_0(32 downto 0) => mem_reg(32 downto 0),
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[6]_0\(2) => buff_rdata_n_13,
      \usedw_reg[6]_0\(1) => buff_rdata_n_14,
      \usedw_reg[6]_0\(0) => buff_rdata_n_15,
      \usedw_reg[7]_0\(6) => \p_0_out_carry__0_n_6\,
      \usedw_reg[7]_0\(5) => \p_0_out_carry__0_n_7\,
      \usedw_reg[7]_0\(4) => \p_0_out_carry__0_n_8\,
      \usedw_reg[7]_0\(3) => p_0_out_carry_n_5,
      \usedw_reg[7]_0\(2) => p_0_out_carry_n_6,
      \usedw_reg[7]_0\(1) => p_0_out_carry_n_7,
      \usedw_reg[7]_0\(0) => p_0_out_carry_n_8
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_49,
      Q => \bus_wide_gen.data_buf_reg_n_1_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_39,
      Q => \bus_wide_gen.data_buf_reg_n_1_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_38,
      Q => \bus_wide_gen.data_buf_reg_n_1_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_37,
      Q => \bus_wide_gen.data_buf_reg_n_1_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_36,
      Q => \bus_wide_gen.data_buf_reg_n_1_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_35,
      Q => \bus_wide_gen.data_buf_reg_n_1_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_34,
      Q => \bus_wide_gen.data_buf_reg_n_1_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_33,
      Q => \bus_wide_gen.data_buf_reg_n_1_[16]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_32,
      Q => \bus_wide_gen.data_buf_reg_n_1_[17]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_31,
      Q => \bus_wide_gen.data_buf_reg_n_1_[18]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_30,
      Q => \bus_wide_gen.data_buf_reg_n_1_[19]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_48,
      Q => \bus_wide_gen.data_buf_reg_n_1_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_29,
      Q => \bus_wide_gen.data_buf_reg_n_1_[20]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_28,
      Q => \bus_wide_gen.data_buf_reg_n_1_[21]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_27,
      Q => \bus_wide_gen.data_buf_reg_n_1_[22]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_26,
      Q => \bus_wide_gen.data_buf_reg_n_1_[23]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_1_[24]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_1_[25]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_23,
      Q => \bus_wide_gen.data_buf_reg_n_1_[26]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_1_[27]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.data_buf_reg_n_1_[28]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_1_[29]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_47,
      Q => \bus_wide_gen.data_buf_reg_n_1_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_19,
      Q => \bus_wide_gen.data_buf_reg_n_1_[30]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_18,
      Q => \bus_wide_gen.data_buf_reg_n_1_[31]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_46,
      Q => \bus_wide_gen.data_buf_reg_n_1_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_45,
      Q => \bus_wide_gen.data_buf_reg_n_1_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_44,
      Q => \bus_wide_gen.data_buf_reg_n_1_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_43,
      Q => \bus_wide_gen.data_buf_reg_n_1_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_42,
      Q => \bus_wide_gen.data_buf_reg_n_1_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_41,
      Q => \bus_wide_gen.data_buf_reg_n_1_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_40,
      Q => \bus_wide_gen.data_buf_reg_n_1_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.system_fc_0_0_fc_B_m_axi_fifo
     port map (
      CO(0) => first_sect,
      E(0) => pop0,
      Q(9) => \start_addr_buf_reg_n_1_[11]\,
      Q(8) => \start_addr_buf_reg_n_1_[10]\,
      Q(7) => \start_addr_buf_reg_n_1_[9]\,
      Q(6) => \start_addr_buf_reg_n_1_[8]\,
      Q(5) => \start_addr_buf_reg_n_1_[7]\,
      Q(4) => \start_addr_buf_reg_n_1_[6]\,
      Q(3) => \start_addr_buf_reg_n_1_[5]\,
      Q(2) => \start_addr_buf_reg_n_1_[4]\,
      Q(1) => \start_addr_buf_reg_n_1_[3]\,
      Q(0) => \start_addr_buf_reg_n_1_[2]\,
      SR(0) => \bus_wide_gen.fifo_burst_n_2\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => \bus_wide_gen.fifo_burst_n_4\,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf[15]_i_4__1\(7 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 0),
      \bus_wide_gen.data_buf_reg[16]\ => \bus_wide_gen.rdata_valid_t_reg_n_1\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[6]\ => \bus_wide_gen.fifo_burst_n_32\,
      \bus_wide_gen.split_cnt_buf\ => \bus_wide_gen.split_cnt_buf\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_6\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.fifo_burst_n_28\,
      \bus_wide_gen.split_cnt_buf_reg[0]_1\ => \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.loop_cnt_reg[0]\ => \could_multi_bursts.sect_handling_reg_n_1\,
      \could_multi_bursts.loop_cnt_reg[1]\ => \bus_wide_gen.fifo_burst_n_37\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_3\,
      \could_multi_bursts.sect_handling_reg_0\ => \bus_wide_gen.fifo_burst_n_5\,
      \could_multi_bursts.sect_handling_reg_1\ => \bus_wide_gen.fifo_burst_n_23\,
      \could_multi_bursts.sect_handling_reg_2\(0) => p_21_in,
      \could_multi_bursts.sect_handling_reg_3\(9) => \sect_len_buf_reg_n_1_[9]\,
      \could_multi_bursts.sect_handling_reg_3\(8) => \sect_len_buf_reg_n_1_[8]\,
      \could_multi_bursts.sect_handling_reg_3\(7) => \sect_len_buf_reg_n_1_[7]\,
      \could_multi_bursts.sect_handling_reg_3\(6) => \sect_len_buf_reg_n_1_[6]\,
      \could_multi_bursts.sect_handling_reg_3\(5) => \sect_len_buf_reg_n_1_[5]\,
      \could_multi_bursts.sect_handling_reg_3\(4) => \sect_len_buf_reg_n_1_[4]\,
      \could_multi_bursts.sect_handling_reg_3\(3) => \sect_len_buf_reg_n_1_[3]\,
      \could_multi_bursts.sect_handling_reg_3\(2) => \sect_len_buf_reg_n_1_[2]\,
      \could_multi_bursts.sect_handling_reg_3\(1) => \sect_len_buf_reg_n_1_[1]\,
      \could_multi_bursts.sect_handling_reg_3\(0) => \sect_len_buf_reg_n_1_[0]\,
      \could_multi_bursts.sect_handling_reg_4\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      dout_valid_reg => \bus_wide_gen.fifo_burst_n_24\,
      empty_n_reg_0 => \bus_wide_gen.fifo_burst_n_30\,
      \end_addr_buf_reg[11]\ => \bus_wide_gen.fifo_burst_n_17\,
      \end_addr_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_26\,
      \end_addr_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_9\,
      \end_addr_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_10\,
      \end_addr_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_12\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      full_n_reg_0 => rs_rdata_n_4,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => \bus_wide_gen.fifo_burst_n_27\,
      m_axi_B_ARREADY => m_axi_B_ARREADY,
      \pout_reg[3]\ => buff_rdata_n_50,
      \pout_reg[3]_0\ => fifo_rctl_n_2,
      \pout_reg[3]_1\ => fifo_rctl_n_3,
      \q_reg[8]_0\ => \bus_wide_gen.fifo_burst_n_31\,
      \q_reg[9]_0\ => \bus_wide_gen.fifo_burst_n_33\,
      \q_reg[9]_1\(0) => \bus_wide_gen.data_buf1\,
      \q_reg[9]_2\(0) => \sect_addr_buf_reg_n_1_[1]\,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg(0) => \bus_wide_gen.fifo_burst_n_38\,
      rreq_handling_reg_0 => \bus_wide_gen.fifo_burst_n_39\,
      rreq_handling_reg_1 => rreq_handling_reg_n_1,
      rreq_handling_reg_2 => fifo_rreq_valid_buf_reg_n_1,
      s_ready_t_reg(0) => \bus_wide_gen.fifo_burst_n_7\,
      \sect_end_buf_reg[1]\(0) => last_sect,
      \sect_end_buf_reg[1]_0\ => \sect_end_buf_reg_n_1_[1]\,
      \sect_len_buf_reg[9]\(10) => \end_addr_buf_reg_n_1_[11]\,
      \sect_len_buf_reg[9]\(9) => \end_addr_buf_reg_n_1_[10]\,
      \sect_len_buf_reg[9]\(8) => \end_addr_buf_reg_n_1_[9]\,
      \sect_len_buf_reg[9]\(7) => \end_addr_buf_reg_n_1_[8]\,
      \sect_len_buf_reg[9]\(6) => \end_addr_buf_reg_n_1_[7]\,
      \sect_len_buf_reg[9]\(5) => \end_addr_buf_reg_n_1_[6]\,
      \sect_len_buf_reg[9]\(4) => \end_addr_buf_reg_n_1_[5]\,
      \sect_len_buf_reg[9]\(3) => \end_addr_buf_reg_n_1_[4]\,
      \sect_len_buf_reg[9]\(2) => \end_addr_buf_reg_n_1_[3]\,
      \sect_len_buf_reg[9]\(1) => \end_addr_buf_reg_n_1_[2]\,
      \sect_len_buf_reg[9]\(0) => \end_addr_buf_reg_n_1_[1]\,
      \sect_len_buf_reg[9]_0\(9 downto 0) => beat_len_buf(9 downto 0),
      \start_addr_buf_reg[10]\ => \bus_wide_gen.fifo_burst_n_16\,
      \start_addr_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_8\,
      \start_addr_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_11\,
      \start_addr_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_13\,
      \start_addr_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_14\,
      \start_addr_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_15\
    );
\bus_wide_gen.len_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(4),
      I1 => \bus_wide_gen.len_cnt_reg\(2),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(3),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_4__1_n_1\,
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(7),
      I1 => \bus_wide_gen.len_cnt[7]_i_4__1_n_1\,
      I2 => \bus_wide_gen.len_cnt_reg\(6),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \bus_wide_gen.len_cnt[7]_i_4__1_n_1\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_52,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_1\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_b_araddr\(2),
      I1 => \^arlen\(0),
      I2 => \^arlen\(1),
      I3 => \^arlen\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3__1_n_1\
    );
\could_multi_bursts.araddr_buf[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_b_araddr\(1),
      I1 => \^arlen\(1),
      I2 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4__1_n_1\
    );
\could_multi_bursts.araddr_buf[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_b_araddr\(0),
      I1 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5__1_n_1\
    );
\could_multi_bursts.araddr_buf[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_b_araddr\(4),
      I1 => \^arlen\(2),
      I2 => \^arlen\(1),
      I3 => \^arlen\(0),
      I4 => \^arlen\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3__1_n_1\
    );
\could_multi_bursts.araddr_buf[8]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_b_araddr\(3),
      I1 => \^arlen\(2),
      I2 => \^arlen\(1),
      I3 => \^arlen\(0),
      I4 => \^arlen\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4__1_n_1\
    );
\could_multi_bursts.araddr_buf[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(10),
      Q => \^m_axi_b_araddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(11),
      Q => \^m_axi_b_araddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(12),
      Q => \^m_axi_b_araddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_b_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_b_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(13),
      Q => \^m_axi_b_araddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(14),
      Q => \^m_axi_b_araddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(15),
      Q => \^m_axi_b_araddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(16),
      Q => \^m_axi_b_araddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_b_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(17),
      Q => \^m_axi_b_araddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(18),
      Q => \^m_axi_b_araddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(19),
      Q => \^m_axi_b_araddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(20),
      Q => \^m_axi_b_araddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_b_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(21),
      Q => \^m_axi_b_araddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(22),
      Q => \^m_axi_b_araddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(23),
      Q => \^m_axi_b_araddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(24),
      Q => \^m_axi_b_araddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_b_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(25),
      Q => \^m_axi_b_araddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(26),
      Q => \^m_axi_b_araddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(27),
      Q => \^m_axi_b_araddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(28),
      Q => \^m_axi_b_araddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_b_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(29),
      Q => \^m_axi_b_araddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(2),
      Q => \^m_axi_b_araddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(30),
      Q => \^m_axi_b_araddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(31),
      Q => \^m_axi_b_araddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_1\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_b_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(3),
      Q => \^m_axi_b_araddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(4),
      Q => \^m_axi_b_araddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_b_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__1_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3__1_n_1\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4__1_n_1\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5__1_n_1\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(5),
      Q => \^m_axi_b_araddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(6),
      Q => \^m_axi_b_araddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(7),
      Q => \^m_axi_b_araddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(8),
      Q => \^m_axi_b_araddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_b_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_b_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3__1_n_1\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4__1_n_1\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(9),
      Q => \^m_axi_b_araddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(0),
      Q => \^arlen\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(1),
      Q => \^arlen\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(2),
      Q => \^arlen\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(3),
      Q => \^arlen\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \could_multi_bursts.sect_handling_reg_n_1\,
      R => ap_rst_n_inv
    );
\end_addr_buf[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[1]\,
      I1 => \align_len_reg_n_1_[1]\,
      O => end_addr(1)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_1,
      CO(2) => end_addr_carry_n_2,
      CO(1) => end_addr_carry_n_3,
      CO(0) => end_addr_carry_n_4,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[4]\,
      DI(2) => \start_addr_reg_n_1_[3]\,
      DI(1) => \start_addr_reg_n_1_[2]\,
      DI(0) => \start_addr_reg_n_1_[1]\,
      O(3 downto 1) => end_addr(4 downto 2),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__1_n_1\,
      S(2) => \end_addr_carry_i_2__1_n_1\,
      S(1) => \end_addr_carry_i_3__1_n_1\,
      S(0) => \end_addr_carry_i_4__1_n_1\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_1,
      CO(3) => \end_addr_carry__0_n_1\,
      CO(2) => \end_addr_carry__0_n_2\,
      CO(1) => \end_addr_carry__0_n_3\,
      CO(0) => \end_addr_carry__0_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[8]\,
      DI(2) => \start_addr_reg_n_1_[7]\,
      DI(1) => \start_addr_reg_n_1_[6]\,
      DI(0) => \start_addr_reg_n_1_[5]\,
      O(3 downto 0) => end_addr(8 downto 5),
      S(3) => \end_addr_carry__0_i_1__1_n_1\,
      S(2) => \end_addr_carry__0_i_2__1_n_1\,
      S(1) => \end_addr_carry__0_i_3__1_n_1\,
      S(0) => \end_addr_carry__0_i_4__1_n_1\
    );
\end_addr_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[8]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__0_i_1__1_n_1\
    );
\end_addr_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[7]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__0_i_2__1_n_1\
    );
\end_addr_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[6]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__0_i_3__1_n_1\
    );
\end_addr_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[5]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__0_i_4__1_n_1\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_1\,
      CO(3) => \end_addr_carry__1_n_1\,
      CO(2) => \end_addr_carry__1_n_2\,
      CO(1) => \end_addr_carry__1_n_3\,
      CO(0) => \end_addr_carry__1_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[12]\,
      DI(2) => \start_addr_reg_n_1_[11]\,
      DI(1) => \start_addr_reg_n_1_[10]\,
      DI(0) => \start_addr_reg_n_1_[9]\,
      O(3 downto 0) => end_addr(12 downto 9),
      S(3) => \end_addr_carry__1_i_1__1_n_1\,
      S(2) => \end_addr_carry__1_i_2__1_n_1\,
      S(1) => \end_addr_carry__1_i_3__1_n_1\,
      S(0) => \end_addr_carry__1_i_4__1_n_1\
    );
\end_addr_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[12]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__1_i_1__1_n_1\
    );
\end_addr_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[11]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__1_i_2__1_n_1\
    );
\end_addr_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[10]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__1_i_3__1_n_1\
    );
\end_addr_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[9]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__1_i_4__1_n_1\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_1\,
      CO(3) => \end_addr_carry__2_n_1\,
      CO(2) => \end_addr_carry__2_n_2\,
      CO(1) => \end_addr_carry__2_n_3\,
      CO(0) => \end_addr_carry__2_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[16]\,
      DI(2) => \start_addr_reg_n_1_[15]\,
      DI(1) => \start_addr_reg_n_1_[14]\,
      DI(0) => \start_addr_reg_n_1_[13]\,
      O(3 downto 0) => end_addr(16 downto 13),
      S(3) => \end_addr_carry__2_i_1__1_n_1\,
      S(2) => \end_addr_carry__2_i_2__1_n_1\,
      S(1) => \end_addr_carry__2_i_3__1_n_1\,
      S(0) => \end_addr_carry__2_i_4__1_n_1\
    );
\end_addr_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[16]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__2_i_1__1_n_1\
    );
\end_addr_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[15]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__2_i_2__1_n_1\
    );
\end_addr_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[14]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__2_i_3__1_n_1\
    );
\end_addr_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[13]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__2_i_4__1_n_1\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_1\,
      CO(3) => \end_addr_carry__3_n_1\,
      CO(2) => \end_addr_carry__3_n_2\,
      CO(1) => \end_addr_carry__3_n_3\,
      CO(0) => \end_addr_carry__3_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[20]\,
      DI(2) => \start_addr_reg_n_1_[19]\,
      DI(1) => \start_addr_reg_n_1_[18]\,
      DI(0) => \start_addr_reg_n_1_[17]\,
      O(3 downto 0) => end_addr(20 downto 17),
      S(3) => \end_addr_carry__3_i_1__1_n_1\,
      S(2) => \end_addr_carry__3_i_2__1_n_1\,
      S(1) => \end_addr_carry__3_i_3__1_n_1\,
      S(0) => \end_addr_carry__3_i_4__1_n_1\
    );
\end_addr_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[20]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_1__1_n_1\
    );
\end_addr_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[19]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_2__1_n_1\
    );
\end_addr_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[18]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_3__1_n_1\
    );
\end_addr_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[17]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_4__1_n_1\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_1\,
      CO(3) => \end_addr_carry__4_n_1\,
      CO(2) => \end_addr_carry__4_n_2\,
      CO(1) => \end_addr_carry__4_n_3\,
      CO(0) => \end_addr_carry__4_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[24]\,
      DI(2) => \start_addr_reg_n_1_[23]\,
      DI(1) => \start_addr_reg_n_1_[22]\,
      DI(0) => \start_addr_reg_n_1_[21]\,
      O(3 downto 0) => end_addr(24 downto 21),
      S(3) => \end_addr_carry__4_i_1__1_n_1\,
      S(2) => \end_addr_carry__4_i_2__1_n_1\,
      S(1) => \end_addr_carry__4_i_3__1_n_1\,
      S(0) => \end_addr_carry__4_i_4__1_n_1\
    );
\end_addr_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[24]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_1__1_n_1\
    );
\end_addr_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[23]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_2__1_n_1\
    );
\end_addr_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[22]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_3__1_n_1\
    );
\end_addr_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[21]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_4__1_n_1\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_1\,
      CO(3) => \end_addr_carry__5_n_1\,
      CO(2) => \end_addr_carry__5_n_2\,
      CO(1) => \end_addr_carry__5_n_3\,
      CO(0) => \end_addr_carry__5_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[28]\,
      DI(2) => \start_addr_reg_n_1_[27]\,
      DI(1) => \start_addr_reg_n_1_[26]\,
      DI(0) => \start_addr_reg_n_1_[25]\,
      O(3 downto 0) => end_addr(28 downto 25),
      S(3) => \end_addr_carry__5_i_1__1_n_1\,
      S(2) => \end_addr_carry__5_i_2__1_n_1\,
      S(1) => \end_addr_carry__5_i_3__1_n_1\,
      S(0) => \end_addr_carry__5_i_4__1_n_1\
    );
\end_addr_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[28]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_1__1_n_1\
    );
\end_addr_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[27]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_2__1_n_1\
    );
\end_addr_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[26]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_3__1_n_1\
    );
\end_addr_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[25]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_4__1_n_1\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_1\,
      CO(3 downto 2) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \end_addr_carry__6_n_3\,
      CO(0) => \end_addr_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \start_addr_reg_n_1_[30]\,
      DI(0) => \start_addr_reg_n_1_[29]\,
      O(3) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => end_addr(31 downto 29),
      S(3) => '0',
      S(2) => \end_addr_carry__6_i_1__1_n_1\,
      S(1) => \end_addr_carry__6_i_2__1_n_1\,
      S(0) => \end_addr_carry__6_i_3__1_n_1\
    );
\end_addr_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_1_[31]\,
      I1 => \start_addr_reg_n_1_[31]\,
      O => \end_addr_carry__6_i_1__1_n_1\
    );
\end_addr_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[30]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__6_i_2__1_n_1\
    );
\end_addr_carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[29]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__6_i_3__1_n_1\
    );
\end_addr_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[4]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry_i_1__1_n_1\
    );
\end_addr_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[3]\,
      I1 => \align_len_reg_n_1_[3]\,
      O => \end_addr_carry_i_2__1_n_1\
    );
\end_addr_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[2]\,
      I1 => \align_len_reg_n_1_[2]\,
      O => \end_addr_carry_i_3__1_n_1\
    );
\end_addr_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[1]\,
      I1 => \align_len_reg_n_1_[1]\,
      O => \end_addr_carry_i_4__1_n_1\
    );
fifo_rctl: entity work.\system_fc_0_0_fc_B_m_axi_fifo__parameterized1\
     port map (
      E(0) => \bus_wide_gen.last_split\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      data_vld_reg_0 => fifo_rctl_n_3,
      data_vld_reg_1 => buff_rdata_n_16,
      empty_n_reg_0 => fifo_rctl_n_2,
      empty_n_reg_1(0) => data_pack(34),
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_B_ARREADY => m_axi_B_ARREADY,
      \pout[3]_i_5__1\ => \could_multi_bursts.sect_handling_reg_n_1\,
      \pout[3]_i_5__1_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \pout_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_30\
    );
fifo_rreq: entity work.\system_fc_0_0_fc_B_m_axi_fifo__parameterized0\
     port map (
      D(19) => fifo_rreq_n_37,
      D(18) => fifo_rreq_n_38,
      D(17) => fifo_rreq_n_39,
      D(16) => fifo_rreq_n_40,
      D(15) => fifo_rreq_n_41,
      D(14) => fifo_rreq_n_42,
      D(13) => fifo_rreq_n_43,
      D(12) => fifo_rreq_n_44,
      D(11) => fifo_rreq_n_45,
      D(10) => fifo_rreq_n_46,
      D(9) => fifo_rreq_n_47,
      D(8) => fifo_rreq_n_48,
      D(7) => fifo_rreq_n_49,
      D(6) => fifo_rreq_n_50,
      D(5) => fifo_rreq_n_51,
      D(4) => fifo_rreq_n_52,
      D(3) => fifo_rreq_n_53,
      D(2) => fifo_rreq_n_54,
      D(1) => fifo_rreq_n_55,
      D(0) => fifo_rreq_n_56,
      E(0) => pop0,
      Q(32) => fifo_rreq_data(34),
      Q(31) => fifo_rreq_data(32),
      Q(30) => fifo_rreq_n_6,
      Q(29) => fifo_rreq_n_7,
      Q(28) => fifo_rreq_n_8,
      Q(27) => fifo_rreq_n_9,
      Q(26) => fifo_rreq_n_10,
      Q(25) => fifo_rreq_n_11,
      Q(24) => fifo_rreq_n_12,
      Q(23) => fifo_rreq_n_13,
      Q(22) => fifo_rreq_n_14,
      Q(21) => fifo_rreq_n_15,
      Q(20) => fifo_rreq_n_16,
      Q(19) => fifo_rreq_n_17,
      Q(18) => fifo_rreq_n_18,
      Q(17) => fifo_rreq_n_19,
      Q(16) => fifo_rreq_n_20,
      Q(15) => fifo_rreq_n_21,
      Q(14) => fifo_rreq_n_22,
      Q(13) => fifo_rreq_n_23,
      Q(12) => fifo_rreq_n_24,
      Q(11) => fifo_rreq_n_25,
      Q(10) => fifo_rreq_n_26,
      Q(9) => fifo_rreq_n_27,
      Q(8) => fifo_rreq_n_28,
      Q(7) => fifo_rreq_n_29,
      Q(6) => fifo_rreq_n_30,
      Q(5) => fifo_rreq_n_31,
      Q(4) => fifo_rreq_n_32,
      Q(3) => fifo_rreq_n_33,
      Q(2) => fifo_rreq_n_34,
      Q(1) => fifo_rreq_n_35,
      Q(0) => fifo_rreq_n_36,
      S(1) => fifo_rreq_n_59,
      S(0) => fifo_rreq_n_60,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_vld_reg_0(0) => rs2f_rreq_valid,
      empty_n_reg_0(0) => align_len,
      \end_addr_buf_reg[31]\(2) => fifo_rreq_n_61,
      \end_addr_buf_reg[31]\(1) => fifo_rreq_n_62,
      \end_addr_buf_reg[31]\(0) => fifo_rreq_n_63,
      \end_addr_buf_reg[31]_0\ => fifo_rreq_valid_buf_reg_n_1,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg(0) => next_rreq,
      \last_sect_carry__0\(8) => \sect_cnt_reg_n_1_[19]\,
      \last_sect_carry__0\(7) => \sect_cnt_reg_n_1_[18]\,
      \last_sect_carry__0\(6) => \sect_cnt_reg_n_1_[17]\,
      \last_sect_carry__0\(5) => \sect_cnt_reg_n_1_[16]\,
      \last_sect_carry__0\(4) => \sect_cnt_reg_n_1_[15]\,
      \last_sect_carry__0\(3) => \sect_cnt_reg_n_1_[14]\,
      \last_sect_carry__0\(2) => \sect_cnt_reg_n_1_[13]\,
      \last_sect_carry__0\(1) => \sect_cnt_reg_n_1_[12]\,
      \last_sect_carry__0\(0) => \sect_cnt_reg_n_1_[0]\,
      \last_sect_carry__0_0\(7 downto 0) => p_0_in0_in(19 downto 12),
      \q_reg[30]_0\(30 downto 0) => rs2f_rreq_data(30 downto 0),
      \q_reg[32]_0\ => fifo_rreq_n_3,
      rs2f_rreq_ack => rs2f_rreq_ack,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[19]\(19) => \start_addr_reg_n_1_[31]\,
      \sect_cnt_reg[19]\(18) => \start_addr_reg_n_1_[30]\,
      \sect_cnt_reg[19]\(17) => \start_addr_reg_n_1_[29]\,
      \sect_cnt_reg[19]\(16) => \start_addr_reg_n_1_[28]\,
      \sect_cnt_reg[19]\(15) => \start_addr_reg_n_1_[27]\,
      \sect_cnt_reg[19]\(14) => \start_addr_reg_n_1_[26]\,
      \sect_cnt_reg[19]\(13) => \start_addr_reg_n_1_[25]\,
      \sect_cnt_reg[19]\(12) => \start_addr_reg_n_1_[24]\,
      \sect_cnt_reg[19]\(11) => \start_addr_reg_n_1_[23]\,
      \sect_cnt_reg[19]\(10) => \start_addr_reg_n_1_[22]\,
      \sect_cnt_reg[19]\(9) => \start_addr_reg_n_1_[21]\,
      \sect_cnt_reg[19]\(8) => \start_addr_reg_n_1_[20]\,
      \sect_cnt_reg[19]\(7) => \start_addr_reg_n_1_[19]\,
      \sect_cnt_reg[19]\(6) => \start_addr_reg_n_1_[18]\,
      \sect_cnt_reg[19]\(5) => \start_addr_reg_n_1_[17]\,
      \sect_cnt_reg[19]\(4) => \start_addr_reg_n_1_[16]\,
      \sect_cnt_reg[19]\(3) => \start_addr_reg_n_1_[15]\,
      \sect_cnt_reg[19]\(2) => \start_addr_reg_n_1_[14]\,
      \sect_cnt_reg[19]\(1) => \start_addr_reg_n_1_[13]\,
      \sect_cnt_reg[19]\(0) => \start_addr_reg_n_1_[12]\,
      \start_addr_reg[1]\ => \bus_wide_gen.fifo_burst_n_3\,
      \start_addr_reg[1]_0\(0) => last_sect,
      \start_addr_reg[1]_1\ => rreq_handling_reg_n_1
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_1,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_1,
      CO(2) => first_sect_carry_n_2,
      CO(1) => first_sect_carry_n_3,
      CO(0) => first_sect_carry_n_4,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__1_n_1\,
      S(2) => \first_sect_carry_i_2__1_n_1\,
      S(1) => \first_sect_carry_i_3__1_n_1\,
      S(0) => \first_sect_carry_i_4__1_n_1\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_1,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_3\,
      CO(0) => \first_sect_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__1_n_1\,
      S(1) => \first_sect_carry__0_i_2__1_n_1\,
      S(0) => \first_sect_carry__0_i_3__1_n_1\
    );
\first_sect_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => \sect_cnt_reg_n_1_[19]\,
      I2 => p_0_in_0(18),
      I3 => \sect_cnt_reg_n_1_[18]\,
      O => \first_sect_carry__0_i_1__1_n_1\
    );
\first_sect_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[15]\,
      I1 => p_0_in_0(15),
      I2 => \sect_cnt_reg_n_1_[16]\,
      I3 => p_0_in_0(16),
      I4 => p_0_in_0(17),
      I5 => \sect_cnt_reg_n_1_[17]\,
      O => \first_sect_carry__0_i_2__1_n_1\
    );
\first_sect_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => \sect_cnt_reg_n_1_[14]\,
      I2 => \sect_cnt_reg_n_1_[12]\,
      I3 => p_0_in_0(12),
      I4 => \sect_cnt_reg_n_1_[13]\,
      I5 => p_0_in_0(13),
      O => \first_sect_carry__0_i_3__1_n_1\
    );
\first_sect_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => \sect_cnt_reg_n_1_[11]\,
      I2 => \sect_cnt_reg_n_1_[10]\,
      I3 => p_0_in_0(10),
      I4 => \sect_cnt_reg_n_1_[9]\,
      I5 => p_0_in_0(9),
      O => \first_sect_carry_i_1__1_n_1\
    );
\first_sect_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[8]\,
      I1 => p_0_in_0(8),
      I2 => \sect_cnt_reg_n_1_[6]\,
      I3 => p_0_in_0(6),
      I4 => p_0_in_0(7),
      I5 => \sect_cnt_reg_n_1_[7]\,
      O => \first_sect_carry_i_2__1_n_1\
    );
\first_sect_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => \sect_cnt_reg_n_1_[5]\,
      I2 => \sect_cnt_reg_n_1_[3]\,
      I3 => p_0_in_0(3),
      I4 => \sect_cnt_reg_n_1_[4]\,
      I5 => p_0_in_0(4),
      O => \first_sect_carry_i_3__1_n_1\
    );
\first_sect_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[2]\,
      I1 => p_0_in_0(2),
      I2 => \sect_cnt_reg_n_1_[0]\,
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => \sect_cnt_reg_n_1_[1]\,
      O => \first_sect_carry_i_4__1_n_1\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_3,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_1,
      CO(2) => last_sect_carry_n_2,
      CO(1) => last_sect_carry_n_3,
      CO(0) => last_sect_carry_n_4,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \last_sect_carry_i_1__1_n_1\,
      S(2) => \last_sect_carry_i_2__1_n_1\,
      S(1) => \last_sect_carry_i_3__1_n_1\,
      S(0) => \last_sect_carry_i_4__1_n_1\
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_1,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_3\,
      CO(0) => \last_sect_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_61,
      S(1) => fifo_rreq_n_62,
      S(0) => fifo_rreq_n_63
    );
\last_sect_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(11),
      I1 => \sect_cnt_reg_n_1_[11]\,
      I2 => \sect_cnt_reg_n_1_[9]\,
      I3 => p_0_in0_in(9),
      I4 => \sect_cnt_reg_n_1_[10]\,
      I5 => p_0_in0_in(10),
      O => \last_sect_carry_i_1__1_n_1\
    );
\last_sect_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[6]\,
      I1 => p_0_in0_in(6),
      I2 => \sect_cnt_reg_n_1_[7]\,
      I3 => p_0_in0_in(7),
      I4 => p_0_in0_in(8),
      I5 => \sect_cnt_reg_n_1_[8]\,
      O => \last_sect_carry_i_2__1_n_1\
    );
\last_sect_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => \sect_cnt_reg_n_1_[5]\,
      I2 => \sect_cnt_reg_n_1_[3]\,
      I3 => p_0_in0_in(3),
      I4 => \sect_cnt_reg_n_1_[4]\,
      I5 => p_0_in0_in(4),
      O => \last_sect_carry_i_3__1_n_1\
    );
\last_sect_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[0]\,
      I1 => p_0_in0_in(0),
      I2 => \sect_cnt_reg_n_1_[1]\,
      I3 => p_0_in0_in(1),
      I4 => p_0_in0_in(2),
      I5 => \sect_cnt_reg_n_1_[2]\,
      O => \last_sect_carry_i_4__1_n_1\
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_1,
      CO(2) => p_0_out_carry_n_2,
      CO(1) => p_0_out_carry_n_3,
      CO(0) => p_0_out_carry_n_4,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_51,
      O(3) => p_0_out_carry_n_5,
      O(2) => p_0_out_carry_n_6,
      O(1) => p_0_out_carry_n_7,
      O(0) => p_0_out_carry_n_8,
      S(3) => buff_rdata_n_3,
      S(2) => buff_rdata_n_4,
      S(1) => buff_rdata_n_5,
      S(0) => buff_rdata_n_6
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_1,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_3\,
      CO(0) => \p_0_out_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_6\,
      O(1) => \p_0_out_carry__0_n_7\,
      O(0) => \p_0_out_carry__0_n_8\,
      S(3) => '0',
      S(2) => buff_rdata_n_13,
      S(1) => buff_rdata_n_14,
      S(0) => buff_rdata_n_15
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => rreq_handling_reg_n_1,
      R => ap_rst_n_inv
    );
rs_rdata: entity work.\system_fc_0_0_fc_B_m_axi_reg_slice__parameterized0\
     port map (
      D(1 downto 0) => D(2 downto 1),
      Q(1 downto 0) => Q(2 downto 1),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.rdata_valid_t_reg\ => rs_rdata_n_4,
      \data_p1_reg[15]_0\(15 downto 0) => \data_p1_reg[15]\(15 downto 0),
      \data_p2_reg[15]_0\(15) => \bus_wide_gen.data_buf_reg_n_1_[15]\,
      \data_p2_reg[15]_0\(14) => \bus_wide_gen.data_buf_reg_n_1_[14]\,
      \data_p2_reg[15]_0\(13) => \bus_wide_gen.data_buf_reg_n_1_[13]\,
      \data_p2_reg[15]_0\(12) => \bus_wide_gen.data_buf_reg_n_1_[12]\,
      \data_p2_reg[15]_0\(11) => \bus_wide_gen.data_buf_reg_n_1_[11]\,
      \data_p2_reg[15]_0\(10) => \bus_wide_gen.data_buf_reg_n_1_[10]\,
      \data_p2_reg[15]_0\(9) => \bus_wide_gen.data_buf_reg_n_1_[9]\,
      \data_p2_reg[15]_0\(8) => \bus_wide_gen.data_buf_reg_n_1_[8]\,
      \data_p2_reg[15]_0\(7) => \bus_wide_gen.data_buf_reg_n_1_[7]\,
      \data_p2_reg[15]_0\(6) => \bus_wide_gen.data_buf_reg_n_1_[6]\,
      \data_p2_reg[15]_0\(5) => \bus_wide_gen.data_buf_reg_n_1_[5]\,
      \data_p2_reg[15]_0\(4) => \bus_wide_gen.data_buf_reg_n_1_[4]\,
      \data_p2_reg[15]_0\(3) => \bus_wide_gen.data_buf_reg_n_1_[3]\,
      \data_p2_reg[15]_0\(2) => \bus_wide_gen.data_buf_reg_n_1_[2]\,
      \data_p2_reg[15]_0\(1) => \bus_wide_gen.data_buf_reg_n_1_[1]\,
      \data_p2_reg[15]_0\(0) => \bus_wide_gen.data_buf_reg_n_1_[0]\,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => \bus_wide_gen.rdata_valid_t_reg_n_1\
    );
rs_rreq: entity work.system_fc_0_0_fc_B_m_axi_reg_slice
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(0) => Q(0),
      W_ARREADY => W_ARREADY,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\(0) => \ap_CS_fsm_reg[1]_1\(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[30]_0\(30 downto 0) => rs2f_rreq_data(30 downto 0),
      \data_p2_reg[30]_0\(30 downto 0) => \data_p2_reg[30]\(30 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg,
      \state_reg[0]_0\(0) => rs2f_rreq_valid
    );
\sect_addr_buf[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_1_[10]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_1_[11]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_1_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_1_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_1_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_1_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_1_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_1_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_1_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_1_[1]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_1_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_1_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_1_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_1_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_1_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_1_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_1_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_1_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_1_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_1_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_1_[2]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_1_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_1_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_1_[3]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_1_[4]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_1_[5]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_1_[6]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_1_[7]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_1_[8]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_1_[9]\,
      R => \bus_wide_gen.fifo_burst_n_4\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_1,
      CO(2) => sect_cnt0_carry_n_2,
      CO(1) => sect_cnt0_carry_n_3,
      CO(0) => sect_cnt0_carry_n_4,
      CYINIT => \sect_cnt_reg_n_1_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_1_[4]\,
      S(2) => \sect_cnt_reg_n_1_[3]\,
      S(1) => \sect_cnt_reg_n_1_[2]\,
      S(0) => \sect_cnt_reg_n_1_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_1,
      CO(3) => \sect_cnt0_carry__0_n_1\,
      CO(2) => \sect_cnt0_carry__0_n_2\,
      CO(1) => \sect_cnt0_carry__0_n_3\,
      CO(0) => \sect_cnt0_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_1_[8]\,
      S(2) => \sect_cnt_reg_n_1_[7]\,
      S(1) => \sect_cnt_reg_n_1_[6]\,
      S(0) => \sect_cnt_reg_n_1_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_1\,
      CO(3) => \sect_cnt0_carry__1_n_1\,
      CO(2) => \sect_cnt0_carry__1_n_2\,
      CO(1) => \sect_cnt0_carry__1_n_3\,
      CO(0) => \sect_cnt0_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_1_[12]\,
      S(2) => \sect_cnt_reg_n_1_[11]\,
      S(1) => \sect_cnt_reg_n_1_[10]\,
      S(0) => \sect_cnt_reg_n_1_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_1\,
      CO(3) => \sect_cnt0_carry__2_n_1\,
      CO(2) => \sect_cnt0_carry__2_n_2\,
      CO(1) => \sect_cnt0_carry__2_n_3\,
      CO(0) => \sect_cnt0_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_1_[16]\,
      S(2) => \sect_cnt_reg_n_1_[15]\,
      S(1) => \sect_cnt_reg_n_1_[14]\,
      S(0) => \sect_cnt_reg_n_1_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_1\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_3\,
      CO(0) => \sect_cnt0_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_1_[19]\,
      S(1) => \sect_cnt_reg_n_1_[18]\,
      S(0) => \sect_cnt_reg_n_1_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_56,
      Q => \sect_cnt_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_46,
      Q => \sect_cnt_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_45,
      Q => \sect_cnt_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_44,
      Q => \sect_cnt_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_43,
      Q => \sect_cnt_reg_n_1_[13]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_42,
      Q => \sect_cnt_reg_n_1_[14]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_41,
      Q => \sect_cnt_reg_n_1_[15]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_40,
      Q => \sect_cnt_reg_n_1_[16]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_39,
      Q => \sect_cnt_reg_n_1_[17]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_38,
      Q => \sect_cnt_reg_n_1_[18]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_37,
      Q => \sect_cnt_reg_n_1_[19]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_55,
      Q => \sect_cnt_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_54,
      Q => \sect_cnt_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_53,
      Q => \sect_cnt_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_52,
      Q => \sect_cnt_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_51,
      Q => \sect_cnt_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_50,
      Q => \sect_cnt_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_49,
      Q => \sect_cnt_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_48,
      Q => \sect_cnt_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => fifo_rreq_n_47,
      Q => \sect_cnt_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \sect_end_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => \bus_wide_gen.fifo_burst_n_8\,
      Q => \sect_len_buf_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => \bus_wide_gen.fifo_burst_n_9\,
      Q => \sect_len_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \sect_len_buf_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \sect_len_buf_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \sect_len_buf_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \sect_len_buf_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \sect_len_buf_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \sect_len_buf_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \sect_len_buf_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \sect_len_buf_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[10]\,
      Q => \start_addr_buf_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[11]\,
      Q => \start_addr_buf_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[12]\,
      Q => p_0_in_0(0),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[13]\,
      Q => p_0_in_0(1),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[14]\,
      Q => p_0_in_0(2),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[15]\,
      Q => p_0_in_0(3),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[16]\,
      Q => p_0_in_0(4),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[17]\,
      Q => p_0_in_0(5),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[18]\,
      Q => p_0_in_0(6),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[19]\,
      Q => p_0_in_0(7),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[1]\,
      Q => \start_addr_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[20]\,
      Q => p_0_in_0(8),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[21]\,
      Q => p_0_in_0(9),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[22]\,
      Q => p_0_in_0(10),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[23]\,
      Q => p_0_in_0(11),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[24]\,
      Q => p_0_in_0(12),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[25]\,
      Q => p_0_in_0(13),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[26]\,
      Q => p_0_in_0(14),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[27]\,
      Q => p_0_in_0(15),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[28]\,
      Q => p_0_in_0(16),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[29]\,
      Q => p_0_in_0(17),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[2]\,
      Q => \start_addr_buf_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[30]\,
      Q => p_0_in_0(18),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[31]\,
      Q => p_0_in_0(19),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[3]\,
      Q => \start_addr_buf_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[4]\,
      Q => \start_addr_buf_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[5]\,
      Q => \start_addr_buf_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[6]\,
      Q => \start_addr_buf_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[7]\,
      Q => \start_addr_buf_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[8]\,
      Q => \start_addr_buf_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[9]\,
      Q => \start_addr_buf_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_27,
      Q => \start_addr_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_26,
      Q => \start_addr_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_25,
      Q => \start_addr_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_24,
      Q => \start_addr_reg_n_1_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_23,
      Q => \start_addr_reg_n_1_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_22,
      Q => \start_addr_reg_n_1_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_21,
      Q => \start_addr_reg_n_1_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_20,
      Q => \start_addr_reg_n_1_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_19,
      Q => \start_addr_reg_n_1_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_18,
      Q => \start_addr_reg_n_1_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_17,
      Q => \start_addr_reg_n_1_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_16,
      Q => \start_addr_reg_n_1_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_15,
      Q => \start_addr_reg_n_1_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_14,
      Q => \start_addr_reg_n_1_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_13,
      Q => \start_addr_reg_n_1_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_12,
      Q => \start_addr_reg_n_1_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_11,
      Q => \start_addr_reg_n_1_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_10,
      Q => \start_addr_reg_n_1_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_9,
      Q => \start_addr_reg_n_1_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_8,
      Q => \start_addr_reg_n_1_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_7,
      Q => \start_addr_reg_n_1_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_6,
      Q => \start_addr_reg_n_1_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_32,
      Q => \start_addr_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_31,
      Q => \start_addr_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_30,
      Q => \start_addr_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_29,
      Q => \start_addr_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_28,
      Q => \start_addr_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_IN_r_m_axi_read is
  port (
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln12_reg_702_reg[0]\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    m_axi_IN_r_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    load_p1 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    \data_p2_reg[0]_1\ : in STD_LOGIC;
    i_reg_686 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_reg_i_12__0\ : in STD_LOGIC;
    \mem_reg_i_12__0_0\ : in STD_LOGIC;
    \mem_reg_i_12__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IN_r_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_IN_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    m_axi_IN_r_ARREADY : in STD_LOGIC;
    IN_r_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_IN_r_m_axi_read : entity is "fc_IN_r_m_axi_read";
end system_fc_0_0_fc_IN_r_m_axi_read;

architecture STRUCTURE of system_fc_0_0_fc_IN_r_m_axi_read is
  signal \^arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \align_len0_carry__0_n_1\ : STD_LOGIC;
  signal \align_len0_carry__0_n_2\ : STD_LOGIC;
  signal \align_len0_carry__0_n_3\ : STD_LOGIC;
  signal \align_len0_carry__0_n_4\ : STD_LOGIC;
  signal align_len0_carry_n_1 : STD_LOGIC;
  signal align_len0_carry_n_2 : STD_LOGIC;
  signal align_len0_carry_n_3 : STD_LOGIC;
  signal align_len0_carry_n_4 : STD_LOGIC;
  signal \align_len_reg_n_1_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[12]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[13]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[6]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[7]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[9]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[2]_i_2_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_3 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal \bus_wide_gen.data_buf1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_48\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_49\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_50\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_51\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_52\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_53\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_54\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_55\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_56\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_57\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_60\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_61\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_1\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \end_addr_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_n_4\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_1 : STD_LOGIC;
  signal end_addr_carry_i_2_n_1 : STD_LOGIC;
  signal end_addr_carry_i_3_n_1 : STD_LOGIC;
  signal end_addr_carry_i_4_n_1 : STD_LOGIC;
  signal end_addr_carry_n_1 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_n_2 : STD_LOGIC;
  signal fifo_rctl_n_3 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 44 downto 38 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_4 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_1 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_1 : STD_LOGIC;
  signal first_sect_carry_i_2_n_1 : STD_LOGIC;
  signal first_sect_carry_i_3_n_1 : STD_LOGIC;
  signal first_sect_carry_i_4_n_1 : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal last_sect_carry_i_1_n_1 : STD_LOGIC;
  signal last_sect_carry_i_2_n_1 : STD_LOGIC;
  signal last_sect_carry_i_3_n_1 : STD_LOGIC;
  signal last_sect_carry_i_4_n_1 : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal \^m_axi_in_r_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_1 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal rs_rdata_n_21 : STD_LOGIC;
  signal rs_rdata_n_3 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \sect_addr_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[9]\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_align_len0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair213";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair200";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair232";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  ARLEN(3 downto 0) <= \^arlen\(3 downto 0);
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  full_n_reg <= \^full_n_reg\;
  m_axi_IN_r_ARADDR(29 downto 0) <= \^m_axi_in_r_araddr\(29 downto 0);
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => align_len0_carry_n_1,
      CO(2) => align_len0_carry_n_2,
      CO(1) => align_len0_carry_n_3,
      CO(0) => align_len0_carry_n_4,
      CYINIT => '0',
      DI(3 downto 2) => fifo_rreq_data(39 downto 38),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => align_len0(8 downto 6),
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3) => fifo_rreq_n_41,
      S(2) => fifo_rreq_n_42,
      S(1 downto 0) => B"11"
    );
\align_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => align_len0_carry_n_1,
      CO(3) => \align_len0_carry__0_n_1\,
      CO(2) => \align_len0_carry__0_n_2\,
      CO(1) => \align_len0_carry__0_n_3\,
      CO(0) => \align_len0_carry__0_n_4\,
      CYINIT => '0',
      DI(3) => fifo_rreq_data(44),
      DI(2) => '0',
      DI(1) => fifo_rreq_data(41),
      DI(0) => '0',
      O(3 downto 2) => align_len0(13 downto 12),
      O(1 downto 0) => align_len0(10 downto 9),
      S(3) => fifo_rreq_n_4,
      S(2) => '1',
      S(1) => fifo_rreq_n_5,
      S(0) => '1'
    );
\align_len0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__0_n_1\,
      CO(3 downto 0) => \NLW_align_len0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_align_len0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => align_len0(31),
      S(3 downto 0) => B"0001"
    );
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => align_len0(10),
      Q => \align_len_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\align_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => align_len0(12),
      Q => \align_len_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\align_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => align_len0(13),
      Q => \align_len_reg_n_1_[13]\,
      R => ap_rst_n_inv
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => align_len0(31),
      Q => \align_len_reg_n_1_[31]\,
      R => ap_rst_n_inv
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => align_len0(6),
      Q => \align_len_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => align_len0(7),
      Q => \align_len_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => align_len0(8),
      Q => \align_len_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => align_len0(9),
      Q => \align_len_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
\beat_len_buf[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_1_[6]\,
      I1 => \start_addr_reg_n_1_[1]\,
      O => \beat_len_buf[2]_i_2_n_1\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[2]_i_1_n_1\,
      CO(2) => \beat_len_buf_reg[2]_i_1_n_2\,
      CO(1) => \beat_len_buf_reg[2]_i_1_n_3\,
      CO(0) => \beat_len_buf_reg[2]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \align_len_reg_n_1_[6]\,
      O(3 downto 1) => beat_len_buf1(4 downto 2),
      O(0) => \NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \align_len_reg_n_1_[6]\,
      S(2) => \align_len_reg_n_1_[6]\,
      S(1) => \align_len_reg_n_1_[6]\,
      S(0) => \beat_len_buf[2]_i_2_n_1\
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[2]_i_1_n_1\,
      CO(3) => \beat_len_buf_reg[6]_i_1_n_1\,
      CO(2) => \beat_len_buf_reg[6]_i_1_n_2\,
      CO(1) => \beat_len_buf_reg[6]_i_1_n_3\,
      CO(0) => \beat_len_buf_reg[6]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(8 downto 5),
      S(3) => \align_len_reg_n_1_[8]\,
      S(2) => \align_len_reg_n_1_[7]\,
      S(1) => \align_len_reg_n_1_[6]\,
      S(0) => \align_len_reg_n_1_[6]\
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[6]_i_1_n_1\,
      CO(3 downto 2) => \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \beat_len_buf_reg[9]_i_1_n_3\,
      CO(0) => \beat_len_buf_reg[9]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => beat_len_buf1(11 downto 9),
      S(3) => '0',
      S(2) => \align_len_reg_n_1_[12]\,
      S(1) => \align_len_reg_n_1_[10]\,
      S(0) => \align_len_reg_n_1_[9]\
    );
buff_rdata: entity work.\system_fc_0_0_fc_IN_r_m_axi_buffer__parameterized0\
     port map (
      D(15) => buff_rdata_n_16,
      D(14) => buff_rdata_n_17,
      D(13) => buff_rdata_n_18,
      D(12) => buff_rdata_n_19,
      D(11) => buff_rdata_n_20,
      D(10) => buff_rdata_n_21,
      D(9) => buff_rdata_n_22,
      D(8) => buff_rdata_n_23,
      D(7) => buff_rdata_n_24,
      D(6) => buff_rdata_n_25,
      D(5) => buff_rdata_n_26,
      D(4) => buff_rdata_n_27,
      D(3) => buff_rdata_n_28,
      D(2) => buff_rdata_n_29,
      D(1) => buff_rdata_n_30,
      D(0) => buff_rdata_n_31,
      DI(0) => buff_rdata_n_50,
      E(0) => \bus_wide_gen.fifo_burst_n_30\,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_rdata_n_3,
      S(2) => buff_rdata_n_4,
      S(1) => buff_rdata_n_5,
      S(0) => buff_rdata_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[0]\(0) => \bus_wide_gen.data_buf1\,
      \bus_wide_gen.data_buf_reg[0]_0\ => \bus_wide_gen.fifo_burst_n_34\,
      \bus_wide_gen.data_buf_reg[0]_1\ => \bus_wide_gen.data_buf_reg_n_1_[16]\,
      \bus_wide_gen.data_buf_reg[10]\ => \bus_wide_gen.data_buf_reg_n_1_[26]\,
      \bus_wide_gen.data_buf_reg[11]\ => \bus_wide_gen.data_buf_reg_n_1_[27]\,
      \bus_wide_gen.data_buf_reg[12]\ => \bus_wide_gen.data_buf_reg_n_1_[28]\,
      \bus_wide_gen.data_buf_reg[13]\ => \bus_wide_gen.data_buf_reg_n_1_[29]\,
      \bus_wide_gen.data_buf_reg[14]\ => \bus_wide_gen.data_buf_reg_n_1_[30]\,
      \bus_wide_gen.data_buf_reg[15]\ => \bus_wide_gen.data_buf_reg_n_1_[31]\,
      \bus_wide_gen.data_buf_reg[15]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\,
      \bus_wide_gen.data_buf_reg[15]_1\ => \bus_wide_gen.fifo_burst_n_36\,
      \bus_wide_gen.data_buf_reg[15]_2\ => \bus_wide_gen.rdata_valid_t_reg_n_1\,
      \bus_wide_gen.data_buf_reg[1]\ => \bus_wide_gen.data_buf_reg_n_1_[17]\,
      \bus_wide_gen.data_buf_reg[2]\ => \bus_wide_gen.data_buf_reg_n_1_[18]\,
      \bus_wide_gen.data_buf_reg[3]\ => \bus_wide_gen.data_buf_reg_n_1_[19]\,
      \bus_wide_gen.data_buf_reg[4]\ => \bus_wide_gen.data_buf_reg_n_1_[20]\,
      \bus_wide_gen.data_buf_reg[5]\ => \bus_wide_gen.data_buf_reg_n_1_[21]\,
      \bus_wide_gen.data_buf_reg[6]\ => \bus_wide_gen.data_buf_reg_n_1_[22]\,
      \bus_wide_gen.data_buf_reg[7]\ => \bus_wide_gen.data_buf_reg_n_1_[23]\,
      \bus_wide_gen.data_buf_reg[8]\ => \bus_wide_gen.data_buf_reg_n_1_[24]\,
      \bus_wide_gen.data_buf_reg[9]\ => \bus_wide_gen.data_buf_reg_n_1_[25]\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \dout_buf_reg[34]_0\(16) => data_pack(34),
      \dout_buf_reg[34]_0\(15) => buff_rdata_n_33,
      \dout_buf_reg[34]_0\(14) => buff_rdata_n_34,
      \dout_buf_reg[34]_0\(13) => buff_rdata_n_35,
      \dout_buf_reg[34]_0\(12) => buff_rdata_n_36,
      \dout_buf_reg[34]_0\(11) => buff_rdata_n_37,
      \dout_buf_reg[34]_0\(10) => buff_rdata_n_38,
      \dout_buf_reg[34]_0\(9) => buff_rdata_n_39,
      \dout_buf_reg[34]_0\(8) => buff_rdata_n_40,
      \dout_buf_reg[34]_0\(7) => buff_rdata_n_41,
      \dout_buf_reg[34]_0\(6) => buff_rdata_n_42,
      \dout_buf_reg[34]_0\(5) => buff_rdata_n_43,
      \dout_buf_reg[34]_0\(4) => buff_rdata_n_44,
      \dout_buf_reg[34]_0\(3) => buff_rdata_n_45,
      \dout_buf_reg[34]_0\(2) => buff_rdata_n_46,
      \dout_buf_reg[34]_0\(1) => buff_rdata_n_47,
      \dout_buf_reg[34]_0\(0) => buff_rdata_n_48,
      dout_valid_reg_0 => buff_rdata_n_49,
      empty_n_reg_0 => buff_rdata_n_51,
      full_n_reg_0 => \^full_n_reg\,
      m_axi_IN_r_RRESP(1 downto 0) => m_axi_IN_r_RRESP(1 downto 0),
      m_axi_IN_r_RVALID => m_axi_IN_r_RVALID,
      mem_reg_0(32 downto 0) => mem_reg(32 downto 0),
      pop => pop,
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[6]_0\(2) => buff_rdata_n_13,
      \usedw_reg[6]_0\(1) => buff_rdata_n_14,
      \usedw_reg[6]_0\(0) => buff_rdata_n_15,
      \usedw_reg[7]_0\(6) => \p_0_out_carry__0_n_6\,
      \usedw_reg[7]_0\(5) => \p_0_out_carry__0_n_7\,
      \usedw_reg[7]_0\(4) => \p_0_out_carry__0_n_8\,
      \usedw_reg[7]_0\(3) => p_0_out_carry_n_5,
      \usedw_reg[7]_0\(2) => p_0_out_carry_n_6,
      \usedw_reg[7]_0\(1) => p_0_out_carry_n_7,
      \usedw_reg[7]_0\(0) => p_0_out_carry_n_8
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_31,
      Q => \bus_wide_gen.data_buf_reg_n_1_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.data_buf_reg_n_1_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_1_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_19,
      Q => \bus_wide_gen.data_buf_reg_n_1_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_18,
      Q => \bus_wide_gen.data_buf_reg_n_1_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_17,
      Q => \bus_wide_gen.data_buf_reg_n_1_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_16,
      Q => \bus_wide_gen.data_buf_reg_n_1_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_48,
      Q => \bus_wide_gen.data_buf_reg_n_1_[16]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_47,
      Q => \bus_wide_gen.data_buf_reg_n_1_[17]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_46,
      Q => \bus_wide_gen.data_buf_reg_n_1_[18]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_45,
      Q => \bus_wide_gen.data_buf_reg_n_1_[19]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_30,
      Q => \bus_wide_gen.data_buf_reg_n_1_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_44,
      Q => \bus_wide_gen.data_buf_reg_n_1_[20]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_43,
      Q => \bus_wide_gen.data_buf_reg_n_1_[21]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_42,
      Q => \bus_wide_gen.data_buf_reg_n_1_[22]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_41,
      Q => \bus_wide_gen.data_buf_reg_n_1_[23]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_40,
      Q => \bus_wide_gen.data_buf_reg_n_1_[24]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_39,
      Q => \bus_wide_gen.data_buf_reg_n_1_[25]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_38,
      Q => \bus_wide_gen.data_buf_reg_n_1_[26]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_37,
      Q => \bus_wide_gen.data_buf_reg_n_1_[27]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_36,
      Q => \bus_wide_gen.data_buf_reg_n_1_[28]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_35,
      Q => \bus_wide_gen.data_buf_reg_n_1_[29]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_29,
      Q => \bus_wide_gen.data_buf_reg_n_1_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_34,
      Q => \bus_wide_gen.data_buf_reg_n_1_[30]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_33,
      Q => \bus_wide_gen.data_buf_reg_n_1_[31]\,
      R => \bus_wide_gen.fifo_burst_n_24\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_28,
      Q => \bus_wide_gen.data_buf_reg_n_1_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_27,
      Q => \bus_wide_gen.data_buf_reg_n_1_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_26,
      Q => \bus_wide_gen.data_buf_reg_n_1_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_1_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_1_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_23,
      Q => \bus_wide_gen.data_buf_reg_n_1_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_1_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.system_fc_0_0_fc_IN_r_m_axi_fifo
     port map (
      CO(0) => last_sect,
      D(19) => \bus_wide_gen.fifo_burst_n_38\,
      D(18) => \bus_wide_gen.fifo_burst_n_39\,
      D(17) => \bus_wide_gen.fifo_burst_n_40\,
      D(16) => \bus_wide_gen.fifo_burst_n_41\,
      D(15) => \bus_wide_gen.fifo_burst_n_42\,
      D(14) => \bus_wide_gen.fifo_burst_n_43\,
      D(13) => \bus_wide_gen.fifo_burst_n_44\,
      D(12) => \bus_wide_gen.fifo_burst_n_45\,
      D(11) => \bus_wide_gen.fifo_burst_n_46\,
      D(10) => \bus_wide_gen.fifo_burst_n_47\,
      D(9) => \bus_wide_gen.fifo_burst_n_48\,
      D(8) => \bus_wide_gen.fifo_burst_n_49\,
      D(7) => \bus_wide_gen.fifo_burst_n_50\,
      D(6) => \bus_wide_gen.fifo_burst_n_51\,
      D(5) => \bus_wide_gen.fifo_burst_n_52\,
      D(4) => \bus_wide_gen.fifo_burst_n_53\,
      D(3) => \bus_wide_gen.fifo_burst_n_54\,
      D(2) => \bus_wide_gen.fifo_burst_n_55\,
      D(1) => \bus_wide_gen.fifo_burst_n_56\,
      D(0) => \bus_wide_gen.fifo_burst_n_57\,
      E(0) => \bus_wide_gen.fifo_burst_n_4\,
      Q(10) => \end_addr_buf_reg_n_1_[11]\,
      Q(9) => \end_addr_buf_reg_n_1_[10]\,
      Q(8) => \end_addr_buf_reg_n_1_[9]\,
      Q(7) => \end_addr_buf_reg_n_1_[8]\,
      Q(6) => \end_addr_buf_reg_n_1_[7]\,
      Q(5) => \end_addr_buf_reg_n_1_[6]\,
      Q(4) => \end_addr_buf_reg_n_1_[5]\,
      Q(3) => \end_addr_buf_reg_n_1_[4]\,
      Q(2) => \end_addr_buf_reg_n_1_[3]\,
      Q(1) => \end_addr_buf_reg_n_1_[2]\,
      Q(0) => \end_addr_buf_reg_n_1_[1]\,
      SR(0) => \bus_wide_gen.fifo_burst_n_2\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => \bus_wide_gen.fifo_burst_n_5\,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[16]\ => \bus_wide_gen.rdata_valid_t_reg_n_1\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.fifo_burst_n_34\,
      \bus_wide_gen.split_cnt_buf\ => \bus_wide_gen.split_cnt_buf\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_28\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.loop_cnt_reg[0]\ => \could_multi_bursts.sect_handling_reg_n_1\,
      \could_multi_bursts.loop_cnt_reg[1]\ => \bus_wide_gen.fifo_burst_n_60\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_3\,
      \could_multi_bursts.sect_handling_reg_0\ => \bus_wide_gen.fifo_burst_n_6\,
      \could_multi_bursts.sect_handling_reg_1\ => \bus_wide_gen.fifo_burst_n_23\,
      \could_multi_bursts.sect_handling_reg_2\(0) => p_21_in,
      \could_multi_bursts.sect_handling_reg_3\(9) => \sect_len_buf_reg_n_1_[9]\,
      \could_multi_bursts.sect_handling_reg_3\(8) => \sect_len_buf_reg_n_1_[8]\,
      \could_multi_bursts.sect_handling_reg_3\(7) => \sect_len_buf_reg_n_1_[7]\,
      \could_multi_bursts.sect_handling_reg_3\(6) => \sect_len_buf_reg_n_1_[6]\,
      \could_multi_bursts.sect_handling_reg_3\(5) => \sect_len_buf_reg_n_1_[5]\,
      \could_multi_bursts.sect_handling_reg_3\(4) => \sect_len_buf_reg_n_1_[4]\,
      \could_multi_bursts.sect_handling_reg_3\(3) => \sect_len_buf_reg_n_1_[3]\,
      \could_multi_bursts.sect_handling_reg_3\(2) => \sect_len_buf_reg_n_1_[2]\,
      \could_multi_bursts.sect_handling_reg_3\(1) => \sect_len_buf_reg_n_1_[1]\,
      \could_multi_bursts.sect_handling_reg_3\(0) => \sect_len_buf_reg_n_1_[0]\,
      \could_multi_bursts.sect_handling_reg_4\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \dout_buf_reg[0]\ => rs_rdata_n_3,
      \dout_buf_reg[0]_0\ => buff_rdata_n_51,
      dout_valid_reg => \bus_wide_gen.fifo_burst_n_24\,
      empty_n_i_2_0(7 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 0),
      empty_n_reg_0 => \bus_wide_gen.fifo_burst_n_32\,
      empty_n_reg_1 => \bus_wide_gen.fifo_burst_n_33\,
      \end_addr_buf_reg[11]\ => \bus_wide_gen.fifo_burst_n_17\,
      \end_addr_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_26\,
      \end_addr_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_8\,
      \end_addr_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_14\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      full_n_reg_0(0) => \bus_wide_gen.fifo_burst_n_30\,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => \bus_wide_gen.fifo_burst_n_27\,
      m_axi_IN_r_ARREADY => m_axi_IN_r_ARREADY,
      m_axi_IN_r_RVALID => m_axi_IN_r_RVALID,
      next_rreq => next_rreq,
      pop => pop,
      \pout_reg[2]_0\ => buff_rdata_n_49,
      \pout_reg[2]_1\ => fifo_rctl_n_2,
      \pout_reg[2]_2\ => fifo_rctl_n_3,
      \q_reg[8]_0\(0) => \bus_wide_gen.fifo_burst_n_7\,
      \q_reg[9]_0\(0) => \bus_wide_gen.data_buf1\,
      \q_reg[9]_1\ => \bus_wide_gen.fifo_burst_n_36\,
      \q_reg[9]_2\(0) => \sect_addr_buf_reg_n_1_[1]\,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg(0) => pop0,
      rreq_handling_reg_0 => \bus_wide_gen.fifo_burst_n_61\,
      rreq_handling_reg_1 => rreq_handling_reg_n_1,
      rreq_handling_reg_2 => fifo_rreq_valid_buf_reg_n_1,
      \sect_addr_buf_reg[1]\(0) => first_sect,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[0]\(0) => \sect_cnt_reg_n_1_[0]\,
      \sect_cnt_reg[19]\(19) => \start_addr_reg_n_1_[31]\,
      \sect_cnt_reg[19]\(18) => \start_addr_reg_n_1_[30]\,
      \sect_cnt_reg[19]\(17) => \start_addr_reg_n_1_[29]\,
      \sect_cnt_reg[19]\(16) => \start_addr_reg_n_1_[28]\,
      \sect_cnt_reg[19]\(15) => \start_addr_reg_n_1_[27]\,
      \sect_cnt_reg[19]\(14) => \start_addr_reg_n_1_[26]\,
      \sect_cnt_reg[19]\(13) => \start_addr_reg_n_1_[25]\,
      \sect_cnt_reg[19]\(12) => \start_addr_reg_n_1_[24]\,
      \sect_cnt_reg[19]\(11) => \start_addr_reg_n_1_[23]\,
      \sect_cnt_reg[19]\(10) => \start_addr_reg_n_1_[22]\,
      \sect_cnt_reg[19]\(9) => \start_addr_reg_n_1_[21]\,
      \sect_cnt_reg[19]\(8) => \start_addr_reg_n_1_[20]\,
      \sect_cnt_reg[19]\(7) => \start_addr_reg_n_1_[19]\,
      \sect_cnt_reg[19]\(6) => \start_addr_reg_n_1_[18]\,
      \sect_cnt_reg[19]\(5) => \start_addr_reg_n_1_[17]\,
      \sect_cnt_reg[19]\(4) => \start_addr_reg_n_1_[16]\,
      \sect_cnt_reg[19]\(3) => \start_addr_reg_n_1_[15]\,
      \sect_cnt_reg[19]\(2) => \start_addr_reg_n_1_[14]\,
      \sect_cnt_reg[19]\(1) => \start_addr_reg_n_1_[13]\,
      \sect_cnt_reg[19]\(0) => \start_addr_reg_n_1_[12]\,
      \sect_end_buf_reg[1]\ => \sect_end_buf_reg_n_1_[1]\,
      \sect_len_buf_reg[9]\(9) => \start_addr_buf_reg_n_1_[11]\,
      \sect_len_buf_reg[9]\(8) => \start_addr_buf_reg_n_1_[10]\,
      \sect_len_buf_reg[9]\(7) => \start_addr_buf_reg_n_1_[9]\,
      \sect_len_buf_reg[9]\(6) => \start_addr_buf_reg_n_1_[8]\,
      \sect_len_buf_reg[9]\(5) => \start_addr_buf_reg_n_1_[7]\,
      \sect_len_buf_reg[9]\(4) => \start_addr_buf_reg_n_1_[6]\,
      \sect_len_buf_reg[9]\(3) => \start_addr_buf_reg_n_1_[5]\,
      \sect_len_buf_reg[9]\(2) => \start_addr_buf_reg_n_1_[4]\,
      \sect_len_buf_reg[9]\(1) => \start_addr_buf_reg_n_1_[3]\,
      \sect_len_buf_reg[9]\(0) => \start_addr_buf_reg_n_1_[2]\,
      \sect_len_buf_reg[9]_0\(9 downto 0) => beat_len_buf(9 downto 0),
      \start_addr_buf_reg[10]\ => \bus_wide_gen.fifo_burst_n_16\,
      \start_addr_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_9\,
      \start_addr_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_10\,
      \start_addr_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_11\,
      \start_addr_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_12\,
      \start_addr_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_13\,
      \start_addr_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_15\,
      \usedw_reg[7]\ => \^full_n_reg\
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(4),
      I1 => \bus_wide_gen.len_cnt_reg\(2),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(3),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_4_n_1\,
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(7),
      I1 => \bus_wide_gen.len_cnt[7]_i_4_n_1\,
      I2 => \bus_wide_gen.len_cnt_reg\(6),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \bus_wide_gen.len_cnt[7]_i_4_n_1\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_rdata_n_21,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_1\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_in_r_araddr\(2),
      I1 => \^arlen\(0),
      I2 => \^arlen\(1),
      I3 => \^arlen\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_1\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_in_r_araddr\(1),
      I1 => \^arlen\(1),
      I2 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_1\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_in_r_araddr\(0),
      I1 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_1\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_in_r_araddr\(4),
      I1 => \^arlen\(2),
      I2 => \^arlen\(1),
      I3 => \^arlen\(0),
      I4 => \^arlen\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_1\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_in_r_araddr\(3),
      I1 => \^arlen\(2),
      I2 => \^arlen\(1),
      I3 => \^arlen\(0),
      I4 => \^arlen\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_1\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_60\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(10),
      Q => \^m_axi_in_r_araddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(11),
      Q => \^m_axi_in_r_araddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(12),
      Q => \^m_axi_in_r_araddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_in_r_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_in_r_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(13),
      Q => \^m_axi_in_r_araddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(14),
      Q => \^m_axi_in_r_araddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(15),
      Q => \^m_axi_in_r_araddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(16),
      Q => \^m_axi_in_r_araddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_in_r_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(17),
      Q => \^m_axi_in_r_araddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(18),
      Q => \^m_axi_in_r_araddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(19),
      Q => \^m_axi_in_r_araddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(20),
      Q => \^m_axi_in_r_araddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_in_r_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(21),
      Q => \^m_axi_in_r_araddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(22),
      Q => \^m_axi_in_r_araddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(23),
      Q => \^m_axi_in_r_araddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(24),
      Q => \^m_axi_in_r_araddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_in_r_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(25),
      Q => \^m_axi_in_r_araddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(26),
      Q => \^m_axi_in_r_araddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(27),
      Q => \^m_axi_in_r_araddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(28),
      Q => \^m_axi_in_r_araddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_in_r_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(29),
      Q => \^m_axi_in_r_araddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(2),
      Q => \^m_axi_in_r_araddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(30),
      Q => \^m_axi_in_r_araddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(31),
      Q => \^m_axi_in_r_araddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_in_r_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(3),
      Q => \^m_axi_in_r_araddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(4),
      Q => \^m_axi_in_r_araddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_in_r_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_1\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_1\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_1\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(5),
      Q => \^m_axi_in_r_araddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(6),
      Q => \^m_axi_in_r_araddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(7),
      Q => \^m_axi_in_r_araddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(8),
      Q => \^m_axi_in_r_araddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_in_r_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_in_r_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_1\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_1\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(9),
      Q => \^m_axi_in_r_araddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(0),
      Q => \^arlen\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(1),
      Q => \^arlen\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(2),
      Q => \^arlen\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(3),
      Q => \^arlen\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \could_multi_bursts.sect_handling_reg_n_1\,
      R => ap_rst_n_inv
    );
\end_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[1]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => end_addr(1)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_1,
      CO(2) => end_addr_carry_n_2,
      CO(1) => end_addr_carry_n_3,
      CO(0) => end_addr_carry_n_4,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[4]\,
      DI(2) => \start_addr_reg_n_1_[3]\,
      DI(1) => \start_addr_reg_n_1_[2]\,
      DI(0) => \start_addr_reg_n_1_[1]\,
      O(3 downto 1) => end_addr(4 downto 2),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => end_addr_carry_i_1_n_1,
      S(2) => end_addr_carry_i_2_n_1,
      S(1) => end_addr_carry_i_3_n_1,
      S(0) => end_addr_carry_i_4_n_1
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_1,
      CO(3) => \end_addr_carry__0_n_1\,
      CO(2) => \end_addr_carry__0_n_2\,
      CO(1) => \end_addr_carry__0_n_3\,
      CO(0) => \end_addr_carry__0_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[8]\,
      DI(2) => \start_addr_reg_n_1_[7]\,
      DI(1) => \start_addr_reg_n_1_[6]\,
      DI(0) => \start_addr_reg_n_1_[5]\,
      O(3 downto 0) => end_addr(8 downto 5),
      S(3) => \end_addr_carry__0_i_1_n_1\,
      S(2) => \end_addr_carry__0_i_2_n_1\,
      S(1) => \end_addr_carry__0_i_3_n_1\,
      S(0) => \end_addr_carry__0_i_4_n_1\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[8]\,
      I1 => \align_len_reg_n_1_[8]\,
      O => \end_addr_carry__0_i_1_n_1\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[7]\,
      I1 => \align_len_reg_n_1_[7]\,
      O => \end_addr_carry__0_i_2_n_1\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[6]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => \end_addr_carry__0_i_3_n_1\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[5]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => \end_addr_carry__0_i_4_n_1\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_1\,
      CO(3) => \end_addr_carry__1_n_1\,
      CO(2) => \end_addr_carry__1_n_2\,
      CO(1) => \end_addr_carry__1_n_3\,
      CO(0) => \end_addr_carry__1_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[12]\,
      DI(2) => \start_addr_reg_n_1_[11]\,
      DI(1) => \start_addr_reg_n_1_[10]\,
      DI(0) => \start_addr_reg_n_1_[9]\,
      O(3 downto 0) => end_addr(12 downto 9),
      S(3) => \end_addr_carry__1_i_1_n_1\,
      S(2) => \end_addr_carry__1_i_2_n_1\,
      S(1) => \end_addr_carry__1_i_3_n_1\,
      S(0) => \end_addr_carry__1_i_4_n_1\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[12]\,
      I1 => \align_len_reg_n_1_[12]\,
      O => \end_addr_carry__1_i_1_n_1\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[11]\,
      I1 => \align_len_reg_n_1_[12]\,
      O => \end_addr_carry__1_i_2_n_1\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[10]\,
      I1 => \align_len_reg_n_1_[10]\,
      O => \end_addr_carry__1_i_3_n_1\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[9]\,
      I1 => \align_len_reg_n_1_[9]\,
      O => \end_addr_carry__1_i_4_n_1\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_1\,
      CO(3) => \end_addr_carry__2_n_1\,
      CO(2) => \end_addr_carry__2_n_2\,
      CO(1) => \end_addr_carry__2_n_3\,
      CO(0) => \end_addr_carry__2_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[16]\,
      DI(2) => \start_addr_reg_n_1_[15]\,
      DI(1) => \start_addr_reg_n_1_[14]\,
      DI(0) => \start_addr_reg_n_1_[13]\,
      O(3 downto 0) => end_addr(16 downto 13),
      S(3) => \end_addr_carry__2_i_1_n_1\,
      S(2) => \end_addr_carry__2_i_2_n_1\,
      S(1) => \end_addr_carry__2_i_3_n_1\,
      S(0) => \end_addr_carry__2_i_4_n_1\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[16]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__2_i_1_n_1\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[15]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__2_i_2_n_1\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[14]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__2_i_3_n_1\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[13]\,
      I1 => \align_len_reg_n_1_[13]\,
      O => \end_addr_carry__2_i_4_n_1\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_1\,
      CO(3) => \end_addr_carry__3_n_1\,
      CO(2) => \end_addr_carry__3_n_2\,
      CO(1) => \end_addr_carry__3_n_3\,
      CO(0) => \end_addr_carry__3_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[20]\,
      DI(2) => \start_addr_reg_n_1_[19]\,
      DI(1) => \start_addr_reg_n_1_[18]\,
      DI(0) => \start_addr_reg_n_1_[17]\,
      O(3 downto 0) => end_addr(20 downto 17),
      S(3) => \end_addr_carry__3_i_1_n_1\,
      S(2) => \end_addr_carry__3_i_2_n_1\,
      S(1) => \end_addr_carry__3_i_3_n_1\,
      S(0) => \end_addr_carry__3_i_4_n_1\
    );
\end_addr_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[20]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_1_n_1\
    );
\end_addr_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[19]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_2_n_1\
    );
\end_addr_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[18]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_3_n_1\
    );
\end_addr_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[17]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_4_n_1\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_1\,
      CO(3) => \end_addr_carry__4_n_1\,
      CO(2) => \end_addr_carry__4_n_2\,
      CO(1) => \end_addr_carry__4_n_3\,
      CO(0) => \end_addr_carry__4_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[24]\,
      DI(2) => \start_addr_reg_n_1_[23]\,
      DI(1) => \start_addr_reg_n_1_[22]\,
      DI(0) => \start_addr_reg_n_1_[21]\,
      O(3 downto 0) => end_addr(24 downto 21),
      S(3) => \end_addr_carry__4_i_1_n_1\,
      S(2) => \end_addr_carry__4_i_2_n_1\,
      S(1) => \end_addr_carry__4_i_3_n_1\,
      S(0) => \end_addr_carry__4_i_4_n_1\
    );
\end_addr_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[24]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_1_n_1\
    );
\end_addr_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[23]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_2_n_1\
    );
\end_addr_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[22]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_3_n_1\
    );
\end_addr_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[21]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_4_n_1\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_1\,
      CO(3) => \end_addr_carry__5_n_1\,
      CO(2) => \end_addr_carry__5_n_2\,
      CO(1) => \end_addr_carry__5_n_3\,
      CO(0) => \end_addr_carry__5_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[28]\,
      DI(2) => \start_addr_reg_n_1_[27]\,
      DI(1) => \start_addr_reg_n_1_[26]\,
      DI(0) => \start_addr_reg_n_1_[25]\,
      O(3 downto 0) => end_addr(28 downto 25),
      S(3) => \end_addr_carry__5_i_1_n_1\,
      S(2) => \end_addr_carry__5_i_2_n_1\,
      S(1) => \end_addr_carry__5_i_3_n_1\,
      S(0) => \end_addr_carry__5_i_4_n_1\
    );
\end_addr_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[28]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_1_n_1\
    );
\end_addr_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[27]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_2_n_1\
    );
\end_addr_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[26]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_3_n_1\
    );
\end_addr_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[25]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_4_n_1\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_1\,
      CO(3 downto 2) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \end_addr_carry__6_n_3\,
      CO(0) => \end_addr_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \start_addr_reg_n_1_[30]\,
      DI(0) => \start_addr_reg_n_1_[29]\,
      O(3) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => end_addr(31 downto 29),
      S(3) => '0',
      S(2) => \end_addr_carry__6_i_1_n_1\,
      S(1) => \end_addr_carry__6_i_2_n_1\,
      S(0) => \end_addr_carry__6_i_3_n_1\
    );
\end_addr_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_1_[31]\,
      I1 => \start_addr_reg_n_1_[31]\,
      O => \end_addr_carry__6_i_1_n_1\
    );
\end_addr_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[30]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__6_i_2_n_1\
    );
\end_addr_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[29]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__6_i_3_n_1\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[4]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => end_addr_carry_i_1_n_1
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[3]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => end_addr_carry_i_2_n_1
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[2]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => end_addr_carry_i_3_n_1
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[1]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => end_addr_carry_i_4_n_1
    );
fifo_rctl: entity work.\system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      data_vld_reg_0 => fifo_rctl_n_3,
      data_vld_reg_1 => buff_rdata_n_49,
      empty_n_reg_0 => fifo_rctl_n_2,
      empty_n_reg_1(0) => data_pack(34),
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      full_n_reg_0 => \bus_wide_gen.fifo_burst_n_33\,
      m_axi_IN_r_ARREADY => m_axi_IN_r_ARREADY,
      \pout[3]_i_5\ => \could_multi_bursts.sect_handling_reg_n_1\,
      \pout[3]_i_5_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \pout_reg[2]_0\ => \bus_wide_gen.fifo_burst_n_32\
    );
fifo_rreq: entity work.\system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      E(0) => pop0,
      Q(0) => rs2f_rreq_valid,
      S(1) => fifo_rreq_n_4,
      S(0) => fifo_rreq_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg_0(0) => fifo_rreq_n_3,
      \end_addr_buf_reg[31]\(2) => fifo_rreq_n_43,
      \end_addr_buf_reg[31]\(1) => fifo_rreq_n_44,
      \end_addr_buf_reg[31]\(0) => fifo_rreq_n_45,
      fifo_rreq_valid => fifo_rreq_valid,
      invalid_len_event0 => invalid_len_event0,
      \last_sect_carry__0\(7) => \sect_cnt_reg_n_1_[19]\,
      \last_sect_carry__0\(6) => \sect_cnt_reg_n_1_[18]\,
      \last_sect_carry__0\(5) => \sect_cnt_reg_n_1_[17]\,
      \last_sect_carry__0\(4) => \sect_cnt_reg_n_1_[16]\,
      \last_sect_carry__0\(3) => \sect_cnt_reg_n_1_[15]\,
      \last_sect_carry__0\(2) => \sect_cnt_reg_n_1_[14]\,
      \last_sect_carry__0\(1) => \sect_cnt_reg_n_1_[13]\,
      \last_sect_carry__0\(0) => \sect_cnt_reg_n_1_[12]\,
      \last_sect_carry__0_0\(7 downto 0) => p_0_in0_in(19 downto 12),
      \q_reg[30]_0\(30 downto 0) => rs2f_rreq_data(30 downto 0),
      \q_reg[39]_0\(1) => fifo_rreq_n_41,
      \q_reg[39]_0\(0) => fifo_rreq_n_42,
      \q_reg[44]_0\(34) => fifo_rreq_data(44),
      \q_reg[44]_0\(33) => fifo_rreq_data(41),
      \q_reg[44]_0\(32 downto 31) => fifo_rreq_data(39 downto 38),
      \q_reg[44]_0\(30) => fifo_rreq_n_10,
      \q_reg[44]_0\(29) => fifo_rreq_n_11,
      \q_reg[44]_0\(28) => fifo_rreq_n_12,
      \q_reg[44]_0\(27) => fifo_rreq_n_13,
      \q_reg[44]_0\(26) => fifo_rreq_n_14,
      \q_reg[44]_0\(25) => fifo_rreq_n_15,
      \q_reg[44]_0\(24) => fifo_rreq_n_16,
      \q_reg[44]_0\(23) => fifo_rreq_n_17,
      \q_reg[44]_0\(22) => fifo_rreq_n_18,
      \q_reg[44]_0\(21) => fifo_rreq_n_19,
      \q_reg[44]_0\(20) => fifo_rreq_n_20,
      \q_reg[44]_0\(19) => fifo_rreq_n_21,
      \q_reg[44]_0\(18) => fifo_rreq_n_22,
      \q_reg[44]_0\(17) => fifo_rreq_n_23,
      \q_reg[44]_0\(16) => fifo_rreq_n_24,
      \q_reg[44]_0\(15) => fifo_rreq_n_25,
      \q_reg[44]_0\(14) => fifo_rreq_n_26,
      \q_reg[44]_0\(13) => fifo_rreq_n_27,
      \q_reg[44]_0\(12) => fifo_rreq_n_28,
      \q_reg[44]_0\(11) => fifo_rreq_n_29,
      \q_reg[44]_0\(10) => fifo_rreq_n_30,
      \q_reg[44]_0\(9) => fifo_rreq_n_31,
      \q_reg[44]_0\(8) => fifo_rreq_n_32,
      \q_reg[44]_0\(7) => fifo_rreq_n_33,
      \q_reg[44]_0\(6) => fifo_rreq_n_34,
      \q_reg[44]_0\(5) => fifo_rreq_n_35,
      \q_reg[44]_0\(4) => fifo_rreq_n_36,
      \q_reg[44]_0\(3) => fifo_rreq_n_37,
      \q_reg[44]_0\(2) => fifo_rreq_n_38,
      \q_reg[44]_0\(1) => fifo_rreq_n_39,
      \q_reg[44]_0\(0) => fifo_rreq_n_40,
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[19]\ => fifo_rreq_valid_buf_reg_n_1,
      \sect_cnt_reg[19]_0\ => rreq_handling_reg_n_1,
      \sect_cnt_reg[19]_1\ => \bus_wide_gen.fifo_burst_n_3\
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_1,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_1,
      CO(2) => first_sect_carry_n_2,
      CO(1) => first_sect_carry_n_3,
      CO(0) => first_sect_carry_n_4,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_1,
      S(2) => first_sect_carry_i_2_n_1,
      S(1) => first_sect_carry_i_3_n_1,
      S(0) => first_sect_carry_i_4_n_1
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_1,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_3\,
      CO(0) => \first_sect_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_1\,
      S(1) => \first_sect_carry__0_i_2_n_1\,
      S(0) => \first_sect_carry__0_i_3_n_1\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => \sect_cnt_reg_n_1_[19]\,
      I2 => p_0_in_0(18),
      I3 => \sect_cnt_reg_n_1_[18]\,
      O => \first_sect_carry__0_i_1_n_1\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => \sect_cnt_reg_n_1_[17]\,
      I2 => \sect_cnt_reg_n_1_[15]\,
      I3 => p_0_in_0(15),
      I4 => \sect_cnt_reg_n_1_[16]\,
      I5 => p_0_in_0(16),
      O => \first_sect_carry__0_i_2_n_1\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[14]\,
      I1 => p_0_in_0(14),
      I2 => \sect_cnt_reg_n_1_[12]\,
      I3 => p_0_in_0(12),
      I4 => p_0_in_0(13),
      I5 => \sect_cnt_reg_n_1_[13]\,
      O => \first_sect_carry__0_i_3_n_1\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => \sect_cnt_reg_n_1_[11]\,
      I2 => \sect_cnt_reg_n_1_[9]\,
      I3 => p_0_in_0(9),
      I4 => \sect_cnt_reg_n_1_[10]\,
      I5 => p_0_in_0(10),
      O => first_sect_carry_i_1_n_1
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[8]\,
      I1 => p_0_in_0(8),
      I2 => \sect_cnt_reg_n_1_[6]\,
      I3 => p_0_in_0(6),
      I4 => p_0_in_0(7),
      I5 => \sect_cnt_reg_n_1_[7]\,
      O => first_sect_carry_i_2_n_1
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[3]\,
      I1 => p_0_in_0(3),
      I2 => \sect_cnt_reg_n_1_[4]\,
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(5),
      I5 => \sect_cnt_reg_n_1_[5]\,
      O => first_sect_carry_i_3_n_1
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => \sect_cnt_reg_n_1_[2]\,
      I2 => \sect_cnt_reg_n_1_[0]\,
      I3 => p_0_in_0(0),
      I4 => \sect_cnt_reg_n_1_[1]\,
      I5 => p_0_in_0(1),
      O => first_sect_carry_i_4_n_1
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_1,
      CO(2) => last_sect_carry_n_2,
      CO(1) => last_sect_carry_n_3,
      CO(0) => last_sect_carry_n_4,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => last_sect_carry_i_1_n_1,
      S(2) => last_sect_carry_i_2_n_1,
      S(1) => last_sect_carry_i_3_n_1,
      S(0) => last_sect_carry_i_4_n_1
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_1,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_3\,
      CO(0) => \last_sect_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_43,
      S(1) => fifo_rreq_n_44,
      S(0) => fifo_rreq_n_45
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(11),
      I1 => \sect_cnt_reg_n_1_[11]\,
      I2 => \sect_cnt_reg_n_1_[9]\,
      I3 => p_0_in0_in(9),
      I4 => \sect_cnt_reg_n_1_[10]\,
      I5 => p_0_in0_in(10),
      O => last_sect_carry_i_1_n_1
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[6]\,
      I1 => p_0_in0_in(6),
      I2 => \sect_cnt_reg_n_1_[7]\,
      I3 => p_0_in0_in(7),
      I4 => p_0_in0_in(8),
      I5 => \sect_cnt_reg_n_1_[8]\,
      O => last_sect_carry_i_2_n_1
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[5]\,
      I1 => p_0_in0_in(5),
      I2 => \sect_cnt_reg_n_1_[3]\,
      I3 => p_0_in0_in(3),
      I4 => p_0_in0_in(4),
      I5 => \sect_cnt_reg_n_1_[4]\,
      O => last_sect_carry_i_3_n_1
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(2),
      I1 => \sect_cnt_reg_n_1_[2]\,
      I2 => \sect_cnt_reg_n_1_[1]\,
      I3 => p_0_in0_in(1),
      I4 => \sect_cnt_reg_n_1_[0]\,
      I5 => p_0_in0_in(0),
      O => last_sect_carry_i_4_n_1
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_1,
      CO(2) => p_0_out_carry_n_2,
      CO(1) => p_0_out_carry_n_3,
      CO(0) => p_0_out_carry_n_4,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_50,
      O(3) => p_0_out_carry_n_5,
      O(2) => p_0_out_carry_n_6,
      O(1) => p_0_out_carry_n_7,
      O(0) => p_0_out_carry_n_8,
      S(3) => buff_rdata_n_3,
      S(2) => buff_rdata_n_4,
      S(1) => buff_rdata_n_5,
      S(0) => buff_rdata_n_6
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_1,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_3\,
      CO(0) => \p_0_out_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_6\,
      O(1) => \p_0_out_carry__0_n_7\,
      O(0) => \p_0_out_carry__0_n_8\,
      S(3) => '0',
      S(2) => buff_rdata_n_13,
      S(1) => buff_rdata_n_14,
      S(0) => buff_rdata_n_15
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_61\,
      Q => rreq_handling_reg_n_1,
      R => ap_rst_n_inv
    );
rs_rdata: entity work.\system_fc_0_0_fc_IN_r_m_axi_reg_slice__parameterized0\
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15) => \bus_wide_gen.data_buf_reg_n_1_[15]\,
      D(14) => \bus_wide_gen.data_buf_reg_n_1_[14]\,
      D(13) => \bus_wide_gen.data_buf_reg_n_1_[13]\,
      D(12) => \bus_wide_gen.data_buf_reg_n_1_[12]\,
      D(11) => \bus_wide_gen.data_buf_reg_n_1_[11]\,
      D(10) => \bus_wide_gen.data_buf_reg_n_1_[10]\,
      D(9) => \bus_wide_gen.data_buf_reg_n_1_[9]\,
      D(8) => \bus_wide_gen.data_buf_reg_n_1_[8]\,
      D(7) => \bus_wide_gen.data_buf_reg_n_1_[7]\,
      D(6) => \bus_wide_gen.data_buf_reg_n_1_[6]\,
      D(5) => \bus_wide_gen.data_buf_reg_n_1_[5]\,
      D(4) => \bus_wide_gen.data_buf_reg_n_1_[4]\,
      D(3) => \bus_wide_gen.data_buf_reg_n_1_[3]\,
      D(2) => \bus_wide_gen.data_buf_reg_n_1_[2]\,
      D(1) => \bus_wide_gen.data_buf_reg_n_1_[1]\,
      D(0) => \bus_wide_gen.data_buf_reg_n_1_[0]\,
      IN_r_RREADY => IN_r_RREADY,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.rdata_valid_t_reg\ => rs_rdata_n_3,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.fifo_burst_n_36\,
      \bus_wide_gen.rdata_valid_t_reg_1\ => \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\,
      \icmp_ln12_reg_702_reg[0]\ => \icmp_ln12_reg_702_reg[0]\,
      load_p1 => load_p1,
      \mem_reg_i_12__0\ => \mem_reg_i_12__0\,
      \mem_reg_i_12__0_0\ => \mem_reg_i_12__0_0\,
      \mem_reg_i_12__0_1\(0) => \mem_reg_i_12__0_1\(0),
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => rs_rdata_n_21,
      s_ready_t_reg_1 => \bus_wide_gen.rdata_valid_t_reg_n_1\
    );
rs_rreq: entity work.system_fc_0_0_fc_IN_r_m_axi_reg_slice
     port map (
      D(0) => D(0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      \ap_CS_fsm_reg[8]_0\ => \ap_CS_fsm_reg[8]_0\,
      \ap_CS_fsm_reg[8]_1\ => \ap_CS_fsm_reg[8]_1\,
      \ap_CS_fsm_reg[8]_2\ => \ap_CS_fsm_reg[8]_2\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[30]_0\(30 downto 0) => rs2f_rreq_data(30 downto 0),
      \data_p2_reg[0]_0\ => \data_p2_reg[0]\,
      \data_p2_reg[0]_1\ => \data_p2_reg[0]_0\,
      \data_p2_reg[0]_2\ => \data_p2_reg[0]_1\,
      \data_p2_reg[30]_0\(30 downto 0) => \data_p2_reg[30]\(30 downto 0),
      i_reg_686(2 downto 0) => i_reg_686(2 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      \state_reg[0]_0\(0) => rs2f_rreq_valid
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_1_[10]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_1_[11]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_1_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_1_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_1_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_1_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_1_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_1_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_1_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_1_[1]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_1_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_1_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_1_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_1_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_1_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_1_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_1_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_1_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_1_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_1_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_1_[2]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_1_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_1_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_1_[3]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_1_[4]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_1_[5]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_1_[6]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_1_[7]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_1_[8]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_1_[9]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_1,
      CO(2) => sect_cnt0_carry_n_2,
      CO(1) => sect_cnt0_carry_n_3,
      CO(0) => sect_cnt0_carry_n_4,
      CYINIT => \sect_cnt_reg_n_1_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_1_[4]\,
      S(2) => \sect_cnt_reg_n_1_[3]\,
      S(1) => \sect_cnt_reg_n_1_[2]\,
      S(0) => \sect_cnt_reg_n_1_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_1,
      CO(3) => \sect_cnt0_carry__0_n_1\,
      CO(2) => \sect_cnt0_carry__0_n_2\,
      CO(1) => \sect_cnt0_carry__0_n_3\,
      CO(0) => \sect_cnt0_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_1_[8]\,
      S(2) => \sect_cnt_reg_n_1_[7]\,
      S(1) => \sect_cnt_reg_n_1_[6]\,
      S(0) => \sect_cnt_reg_n_1_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_1\,
      CO(3) => \sect_cnt0_carry__1_n_1\,
      CO(2) => \sect_cnt0_carry__1_n_2\,
      CO(1) => \sect_cnt0_carry__1_n_3\,
      CO(0) => \sect_cnt0_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_1_[12]\,
      S(2) => \sect_cnt_reg_n_1_[11]\,
      S(1) => \sect_cnt_reg_n_1_[10]\,
      S(0) => \sect_cnt_reg_n_1_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_1\,
      CO(3) => \sect_cnt0_carry__2_n_1\,
      CO(2) => \sect_cnt0_carry__2_n_2\,
      CO(1) => \sect_cnt0_carry__2_n_3\,
      CO(0) => \sect_cnt0_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_1_[16]\,
      S(2) => \sect_cnt_reg_n_1_[15]\,
      S(1) => \sect_cnt_reg_n_1_[14]\,
      S(0) => \sect_cnt_reg_n_1_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_1\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_3\,
      CO(0) => \sect_cnt0_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_1_[19]\,
      S(1) => \sect_cnt_reg_n_1_[18]\,
      S(0) => \sect_cnt_reg_n_1_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_57\,
      Q => \sect_cnt_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_47\,
      Q => \sect_cnt_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_46\,
      Q => \sect_cnt_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_45\,
      Q => \sect_cnt_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_44\,
      Q => \sect_cnt_reg_n_1_[13]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_43\,
      Q => \sect_cnt_reg_n_1_[14]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_42\,
      Q => \sect_cnt_reg_n_1_[15]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_41\,
      Q => \sect_cnt_reg_n_1_[16]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_40\,
      Q => \sect_cnt_reg_n_1_[17]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => \sect_cnt_reg_n_1_[18]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_38\,
      Q => \sect_cnt_reg_n_1_[19]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_56\,
      Q => \sect_cnt_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_55\,
      Q => \sect_cnt_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_54\,
      Q => \sect_cnt_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_53\,
      Q => \sect_cnt_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_52\,
      Q => \sect_cnt_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_51\,
      Q => \sect_cnt_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_50\,
      Q => \sect_cnt_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_49\,
      Q => \sect_cnt_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_48\,
      Q => \sect_cnt_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \sect_end_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_8\,
      Q => \sect_len_buf_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_9\,
      Q => \sect_len_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \sect_len_buf_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \sect_len_buf_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \sect_len_buf_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \sect_len_buf_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \sect_len_buf_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \sect_len_buf_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \sect_len_buf_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_6\,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \sect_len_buf_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[10]\,
      Q => \start_addr_buf_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[11]\,
      Q => \start_addr_buf_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[12]\,
      Q => p_0_in_0(0),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[13]\,
      Q => p_0_in_0(1),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[14]\,
      Q => p_0_in_0(2),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[15]\,
      Q => p_0_in_0(3),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[16]\,
      Q => p_0_in_0(4),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[17]\,
      Q => p_0_in_0(5),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[18]\,
      Q => p_0_in_0(6),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[19]\,
      Q => p_0_in_0(7),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[1]\,
      Q => \start_addr_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[20]\,
      Q => p_0_in_0(8),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[21]\,
      Q => p_0_in_0(9),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[22]\,
      Q => p_0_in_0(10),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[23]\,
      Q => p_0_in_0(11),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[24]\,
      Q => p_0_in_0(12),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[25]\,
      Q => p_0_in_0(13),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[26]\,
      Q => p_0_in_0(14),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[27]\,
      Q => p_0_in_0(15),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[28]\,
      Q => p_0_in_0(16),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[29]\,
      Q => p_0_in_0(17),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[2]\,
      Q => \start_addr_buf_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[30]\,
      Q => p_0_in_0(18),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[31]\,
      Q => p_0_in_0(19),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[3]\,
      Q => \start_addr_buf_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[4]\,
      Q => \start_addr_buf_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[5]\,
      Q => \start_addr_buf_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[6]\,
      Q => \start_addr_buf_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[7]\,
      Q => \start_addr_buf_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[8]\,
      Q => \start_addr_buf_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[9]\,
      Q => \start_addr_buf_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_31,
      Q => \start_addr_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_30,
      Q => \start_addr_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_29,
      Q => \start_addr_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_28,
      Q => \start_addr_reg_n_1_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_27,
      Q => \start_addr_reg_n_1_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_26,
      Q => \start_addr_reg_n_1_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_25,
      Q => \start_addr_reg_n_1_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_24,
      Q => \start_addr_reg_n_1_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_23,
      Q => \start_addr_reg_n_1_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_22,
      Q => \start_addr_reg_n_1_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_21,
      Q => \start_addr_reg_n_1_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_20,
      Q => \start_addr_reg_n_1_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_19,
      Q => \start_addr_reg_n_1_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_18,
      Q => \start_addr_reg_n_1_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_17,
      Q => \start_addr_reg_n_1_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_16,
      Q => \start_addr_reg_n_1_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_15,
      Q => \start_addr_reg_n_1_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_14,
      Q => \start_addr_reg_n_1_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_13,
      Q => \start_addr_reg_n_1_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_12,
      Q => \start_addr_reg_n_1_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_11,
      Q => \start_addr_reg_n_1_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_10,
      Q => \start_addr_reg_n_1_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_4\,
      D => fifo_rreq_n_32,
      Q => \start_addr_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_OUT_r_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_OUT_r_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_OUT_r_m_axi_read : entity is "fc_OUT_r_m_axi_read";
end system_fc_0_0_fc_OUT_r_m_axi_read;

architecture STRUCTURE of system_fc_0_0_fc_OUT_r_m_axi_read is
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_2 : STD_LOGIC;
  signal buff_rdata_n_3 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal \bus_wide_gen.rdata_valid_t_reg_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
buff_rdata: entity work.\system_fc_0_0_fc_OUT_r_m_axi_buffer__parameterized0\
     port map (
      D(6) => \p_0_out_carry__0_n_6\,
      D(5) => \p_0_out_carry__0_n_7\,
      D(4) => \p_0_out_carry__0_n_8\,
      D(3) => p_0_out_carry_n_5,
      D(2) => p_0_out_carry_n_6,
      D(1) => p_0_out_carry_n_7,
      D(0) => p_0_out_carry_n_8,
      DI(0) => buff_rdata_n_16,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_rdata_n_2,
      S(2) => buff_rdata_n_3,
      S(1) => buff_rdata_n_4,
      S(0) => buff_rdata_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => buff_rdata_n_15,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_valid_reg_0 => buff_rdata_n_17,
      dout_valid_reg_1 => \bus_wide_gen.rdata_valid_t_reg_n_1\,
      dout_valid_reg_2 => \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\,
      full_n_reg_0 => full_n_reg,
      m_axi_OUT_r_RVALID => m_axi_OUT_r_RVALID,
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[6]_0\(2) => buff_rdata_n_12,
      \usedw_reg[6]_0\(1) => buff_rdata_n_13,
      \usedw_reg[6]_0\(0) => buff_rdata_n_14
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_17,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_1\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_15,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\,
      R => '0'
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_1,
      CO(2) => p_0_out_carry_n_2,
      CO(1) => p_0_out_carry_n_3,
      CO(0) => p_0_out_carry_n_4,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_16,
      O(3) => p_0_out_carry_n_5,
      O(2) => p_0_out_carry_n_6,
      O(1) => p_0_out_carry_n_7,
      O(0) => p_0_out_carry_n_8,
      S(3) => buff_rdata_n_2,
      S(2) => buff_rdata_n_3,
      S(1) => buff_rdata_n_4,
      S(0) => buff_rdata_n_5
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_1,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_3\,
      CO(0) => \p_0_out_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_6\,
      O(1) => \p_0_out_carry__0_n_7\,
      O(0) => \p_0_out_carry__0_n_8\,
      S(3) => '0',
      S(2) => buff_rdata_n_12,
      S(1) => buff_rdata_n_13,
      S(0) => buff_rdata_n_14
    );
rs_rdata: entity work.\system_fc_0_0_fc_OUT_r_m_axi_reg_slice__parameterized0\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => \bus_wide_gen.rdata_valid_t_reg_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_OUT_r_m_axi_write is
  port (
    full_n_reg : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_0\ : out STD_LOGIC;
    m_axi_OUT_r_WLAST : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    select_ln340_1_reg_7360 : out STD_LOGIC;
    r_V_2_reg_7260 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    IN_r_RREADY : out STD_LOGIC;
    ap_block_pp0_stage0_subdone5_in : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    j_reg_7060 : out STD_LOGIC;
    IN_addr_read_reg_7120 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_3\ : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUT_r_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    icmp_ln12_reg_702_pp0_iter2_reg : in STD_LOGIC;
    \select_ln340_1_reg_736_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    icmp_ln12_1_reg_722_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln12_reg_702_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln12_1_reg_722_pp0_iter2_reg : in STD_LOGIC;
    \j_0_reg_253_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_4\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_5\ : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    icmp_ln12_1_reg_722_pp0_iter8_reg : in STD_LOGIC;
    m_axi_OUT_r_WREADY : in STD_LOGIC;
    icmp_ln12_reg_702_pp0_iter3_reg : in STD_LOGIC;
    \p_Val2_s_reg_243_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln12_1_reg_722_reg[0]\ : in STD_LOGIC;
    \icmp_ln12_1_reg_722_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg_1\ : in STD_LOGIC;
    m_axi_OUT_r_AWREADY : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_1\ : in STD_LOGIC;
    \throttl_cnt_reg[7]\ : in STD_LOGIC;
    \throttl_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_BVALID : in STD_LOGIC;
    \data_p2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_OUT_r_m_axi_write : entity is "fc_OUT_r_m_axi_write";
end system_fc_0_0_fc_OUT_r_m_axi_write;

architecture STRUCTURE of system_fc_0_0_fc_OUT_r_m_axi_write is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal OUT_r_AWREADY : STD_LOGIC;
  signal OUT_r_AWVALID : STD_LOGIC;
  signal OUT_r_WREADY : STD_LOGIC;
  signal OUT_r_WVALID : STD_LOGIC;
  signal align_len0 : STD_LOGIC;
  signal \align_len0__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \align_len0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \align_len_reg_n_1_[1]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[31]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[2]_i_2__2_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__2_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__2_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__2_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__2_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__2_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__2_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__2_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__2_n_4\ : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_14 : STD_LOGIC;
  signal buff_wdata_n_15 : STD_LOGIC;
  signal buff_wdata_n_17 : STD_LOGIC;
  signal buff_wdata_n_19 : STD_LOGIC;
  signal buff_wdata_n_20 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_22 : STD_LOGIC;
  signal buff_wdata_n_23 : STD_LOGIC;
  signal buff_wdata_n_24 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal buff_wdata_n_29 : STD_LOGIC;
  signal buff_wdata_n_3 : STD_LOGIC;
  signal buff_wdata_n_30 : STD_LOGIC;
  signal buff_wdata_n_31 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal buff_wdata_n_33 : STD_LOGIC;
  signal buff_wdata_n_34 : STD_LOGIC;
  signal buff_wdata_n_35 : STD_LOGIC;
  signal buff_wdata_n_36 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_4 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal buff_wdata_n_5 : STD_LOGIC;
  signal buff_wdata_n_6 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \^bus_wide_gen.wvalid_dummy_reg_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf2_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf3_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf5_out\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_50\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_51\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_52\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_53\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_54\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_55\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_56\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_57\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.pad_oh_reg_reg_n_1_[1]\ : STD_LOGIC;
  signal \^could_multi_bursts.awvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.last_sect_buf_reg_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_1\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_valid : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \end_addr_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_1__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry_i_2__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry_i_3__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry_i_4__2_n_1\ : STD_LOGIC;
  signal end_addr_carry_n_1 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal fifo_resp_to_user_n_3 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal fifo_wreq_n_3 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_4 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_1 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__2_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__2_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__2_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_1__2_n_1\ : STD_LOGIC;
  signal \first_sect_carry_i_2__2_n_1\ : STD_LOGIC;
  signal \first_sect_carry_i_3__2_n_1\ : STD_LOGIC;
  signal \first_sect_carry_i_4__2_n_1\ : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry_i_1__2_n_1\ : STD_LOGIC;
  signal \last_sect_carry_i_2__2_n_1\ : STD_LOGIC;
  signal \last_sect_carry_i_3__2_n_1\ : STD_LOGIC;
  signal \last_sect_carry_i_4__2_n_1\ : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal \^m_axi_out_r_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_out_r_wlast\ : STD_LOGIC;
  signal \^m_axi_out_r_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal \q__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \sect_addr_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[9]\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wreq_handling_reg_n_1 : STD_LOGIC;
  signal zero_len_event0 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_beat_len_buf_reg[2]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_beat_len_buf_reg[9]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[2]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[6]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1__2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1__2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1__2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3__2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair304";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__2\ : label is "soft_lutpair290";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1__2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__2\ : label is "soft_lutpair323";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \throttl_cnt[0]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \throttl_cnt[1]_i_1\ : label is "soft_lutpair292";
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  \bus_wide_gen.WVALID_Dummy_reg_0\ <= \^bus_wide_gen.wvalid_dummy_reg_0\;
  \could_multi_bursts.AWVALID_Dummy_reg_0\ <= \^could_multi_bursts.awvalid_dummy_reg_0\;
  \could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0);
  full_n_reg <= \^full_n_reg\;
  m_axi_OUT_r_AWADDR(29 downto 0) <= \^m_axi_out_r_awaddr\(29 downto 0);
  m_axi_OUT_r_WLAST <= \^m_axi_out_r_wlast\;
  m_axi_OUT_r_WSTRB(3 downto 0) <= \^m_axi_out_r_wstrb\(3 downto 0);
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \align_len0_inferred__1/i__carry_n_3\,
      CO(0) => \align_len0_inferred__1/i__carry_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => fifo_wreq_data(32),
      DI(0) => '0',
      O(3) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(3),
      O(2) => \align_len0__0\(31),
      O(1) => \align_len0__0\(1),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => zero_len_event0,
      S(0) => '1'
    );
\align_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(1),
      Q => \align_len_reg_n_1_[1]\,
      R => fifo_wreq_n_4
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(31),
      Q => \align_len_reg_n_1_[31]\,
      R => fifo_wreq_n_4
    );
\beat_len_buf[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_1_[1]\,
      I1 => \start_addr_reg_n_1_[1]\,
      O => \beat_len_buf[2]_i_2__2_n_1\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[2]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[2]_i_1__2_n_1\,
      CO(2) => \beat_len_buf_reg[2]_i_1__2_n_2\,
      CO(1) => \beat_len_buf_reg[2]_i_1__2_n_3\,
      CO(0) => \beat_len_buf_reg[2]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \align_len_reg_n_1_[1]\,
      O(3 downto 1) => beat_len_buf1(4 downto 2),
      O(0) => \NLW_beat_len_buf_reg[2]_i_1__2_O_UNCONNECTED\(0),
      S(3) => \align_len_reg_n_1_[31]\,
      S(2) => \align_len_reg_n_1_[31]\,
      S(1) => \align_len_reg_n_1_[31]\,
      S(0) => \beat_len_buf[2]_i_2__2_n_1\
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[6]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[2]_i_1__2_n_1\,
      CO(3) => \beat_len_buf_reg[6]_i_1__2_n_1\,
      CO(2) => \beat_len_buf_reg[6]_i_1__2_n_2\,
      CO(1) => \beat_len_buf_reg[6]_i_1__2_n_3\,
      CO(0) => \beat_len_buf_reg[6]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(8 downto 5),
      S(3) => \align_len_reg_n_1_[31]\,
      S(2) => \align_len_reg_n_1_[31]\,
      S(1) => \align_len_reg_n_1_[31]\,
      S(0) => \align_len_reg_n_1_[31]\
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[6]_i_1__2_n_1\,
      CO(3 downto 2) => \NLW_beat_len_buf_reg[9]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \beat_len_buf_reg[9]_i_1__2_n_3\,
      CO(0) => \beat_len_buf_reg[9]_i_1__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_beat_len_buf_reg[9]_i_1__2_O_UNCONNECTED\(3),
      O(2 downto 0) => beat_len_buf1(11 downto 9),
      S(3) => '0',
      S(2) => \align_len_reg_n_1_[31]\,
      S(1) => \align_len_reg_n_1_[31]\,
      S(0) => \align_len_reg_n_1_[31]\
    );
buff_wdata: entity work.system_fc_0_0_fc_OUT_r_m_axi_buffer
     port map (
      D(15 downto 0) => D(15 downto 0),
      DI(0) => buff_wdata_n_19,
      E(0) => \bus_wide_gen.data_buf3_out\,
      OUT_r_WREADY => OUT_r_WREADY,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_wdata_n_3,
      S(2) => buff_wdata_n_4,
      S(1) => buff_wdata_n_5,
      S(0) => buff_wdata_n_6,
      SR(0) => \bus_wide_gen.data_buf5_out\,
      WEA(0) => OUT_r_WVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      burst_valid => burst_valid,
      \bus_wide_gen.WVALID_Dummy_reg\ => buff_wdata_n_20,
      \bus_wide_gen.data_buf_reg[16]\ => \bus_wide_gen.fifo_burst_n_22\,
      \bus_wide_gen.data_buf_reg[16]_0\ => \bus_wide_gen.first_pad_reg_n_1\,
      \bus_wide_gen.pad_oh_reg_reg[1]\(0) => \bus_wide_gen.data_buf\,
      \bus_wide_gen.pad_oh_reg_reg[1]_0\ => \^bus_wide_gen.wvalid_dummy_reg_0\,
      \bus_wide_gen.pad_oh_reg_reg[1]_1\ => \bus_wide_gen.pad_oh_reg_reg_n_1_[1]\,
      \bus_wide_gen.strb_buf_reg[0]\ => buff_wdata_n_22,
      \bus_wide_gen.strb_buf_reg[1]\ => buff_wdata_n_21,
      \bus_wide_gen.strb_buf_reg[2]\ => buff_wdata_n_24,
      \bus_wide_gen.strb_buf_reg[3]\ => buff_wdata_n_23,
      \bus_wide_gen.strb_buf_reg[3]_0\(0) => \bus_wide_gen.data_buf2_out\,
      data_valid => data_valid,
      \dout_buf_reg[15]_0\(15) => buff_wdata_n_25,
      \dout_buf_reg[15]_0\(14) => buff_wdata_n_26,
      \dout_buf_reg[15]_0\(13) => buff_wdata_n_27,
      \dout_buf_reg[15]_0\(12) => buff_wdata_n_28,
      \dout_buf_reg[15]_0\(11) => buff_wdata_n_29,
      \dout_buf_reg[15]_0\(10) => buff_wdata_n_30,
      \dout_buf_reg[15]_0\(9) => buff_wdata_n_31,
      \dout_buf_reg[15]_0\(8) => buff_wdata_n_32,
      \dout_buf_reg[15]_0\(7) => buff_wdata_n_33,
      \dout_buf_reg[15]_0\(6) => buff_wdata_n_34,
      \dout_buf_reg[15]_0\(5) => buff_wdata_n_35,
      \dout_buf_reg[15]_0\(4) => buff_wdata_n_36,
      \dout_buf_reg[15]_0\(3) => buff_wdata_n_37,
      \dout_buf_reg[15]_0\(2) => buff_wdata_n_38,
      \dout_buf_reg[15]_0\(1) => buff_wdata_n_39,
      \dout_buf_reg[15]_0\(0) => buff_wdata_n_40,
      dout_valid_reg_0 => buff_wdata_n_17,
      m_axi_OUT_r_WREADY => m_axi_OUT_r_WREADY,
      m_axi_OUT_r_WSTRB(3 downto 0) => \^m_axi_out_r_wstrb\(3 downto 0),
      push => push_0,
      \usedw_reg[6]_0\(2) => buff_wdata_n_13,
      \usedw_reg[6]_0\(1) => buff_wdata_n_14,
      \usedw_reg[6]_0\(0) => buff_wdata_n_15,
      \usedw_reg[7]_0\(6) => \p_0_out_carry__0_n_6\,
      \usedw_reg[7]_0\(5) => \p_0_out_carry__0_n_7\,
      \usedw_reg[7]_0\(4) => \p_0_out_carry__0_n_8\,
      \usedw_reg[7]_0\(3) => p_0_out_carry_n_5,
      \usedw_reg[7]_0\(2) => p_0_out_carry_n_6,
      \usedw_reg[7]_0\(1) => p_0_out_carry_n_7,
      \usedw_reg[7]_0\(0) => p_0_out_carry_n_8
    );
\bus_wide_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_55\,
      Q => \^m_axi_out_r_wlast\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_53\,
      Q => \^bus_wide_gen.wvalid_dummy_reg_0\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_40,
      Q => m_axi_OUT_r_WDATA(0),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_30,
      Q => m_axi_OUT_r_WDATA(10),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_29,
      Q => m_axi_OUT_r_WDATA(11),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_28,
      Q => m_axi_OUT_r_WDATA(12),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_27,
      Q => m_axi_OUT_r_WDATA(13),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_26,
      Q => m_axi_OUT_r_WDATA(14),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_25,
      Q => m_axi_OUT_r_WDATA(15),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_40,
      Q => m_axi_OUT_r_WDATA(16),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_39,
      Q => m_axi_OUT_r_WDATA(17),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_38,
      Q => m_axi_OUT_r_WDATA(18),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_37,
      Q => m_axi_OUT_r_WDATA(19),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_39,
      Q => m_axi_OUT_r_WDATA(1),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_36,
      Q => m_axi_OUT_r_WDATA(20),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_35,
      Q => m_axi_OUT_r_WDATA(21),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_34,
      Q => m_axi_OUT_r_WDATA(22),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_33,
      Q => m_axi_OUT_r_WDATA(23),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_32,
      Q => m_axi_OUT_r_WDATA(24),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_31,
      Q => m_axi_OUT_r_WDATA(25),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_30,
      Q => m_axi_OUT_r_WDATA(26),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_29,
      Q => m_axi_OUT_r_WDATA(27),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_28,
      Q => m_axi_OUT_r_WDATA(28),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_27,
      Q => m_axi_OUT_r_WDATA(29),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_38,
      Q => m_axi_OUT_r_WDATA(2),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_26,
      Q => m_axi_OUT_r_WDATA(30),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_25,
      Q => m_axi_OUT_r_WDATA(31),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_37,
      Q => m_axi_OUT_r_WDATA(3),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_36,
      Q => m_axi_OUT_r_WDATA(4),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_35,
      Q => m_axi_OUT_r_WDATA(5),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_34,
      Q => m_axi_OUT_r_WDATA(6),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_33,
      Q => m_axi_OUT_r_WDATA(7),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_32,
      Q => m_axi_OUT_r_WDATA(8),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_31,
      Q => m_axi_OUT_r_WDATA(9),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.fifo_burst\: entity work.system_fc_0_0_fc_OUT_r_m_axi_fifo
     port map (
      CO(0) => first_sect,
      D(19) => \bus_wide_gen.fifo_burst_n_24\,
      D(18) => \bus_wide_gen.fifo_burst_n_25\,
      D(17) => \bus_wide_gen.fifo_burst_n_26\,
      D(16) => \bus_wide_gen.fifo_burst_n_27\,
      D(15) => \bus_wide_gen.fifo_burst_n_28\,
      D(14) => \bus_wide_gen.fifo_burst_n_29\,
      D(13) => \bus_wide_gen.fifo_burst_n_30\,
      D(12) => \bus_wide_gen.fifo_burst_n_31\,
      D(11) => \bus_wide_gen.fifo_burst_n_32\,
      D(10) => \bus_wide_gen.fifo_burst_n_33\,
      D(9) => \bus_wide_gen.fifo_burst_n_34\,
      D(8) => \bus_wide_gen.fifo_burst_n_35\,
      D(7) => \bus_wide_gen.fifo_burst_n_36\,
      D(6) => \bus_wide_gen.fifo_burst_n_37\,
      D(5) => \bus_wide_gen.fifo_burst_n_38\,
      D(4) => \bus_wide_gen.fifo_burst_n_39\,
      D(3) => \bus_wide_gen.fifo_burst_n_40\,
      D(2) => \bus_wide_gen.fifo_burst_n_41\,
      D(1) => \bus_wide_gen.fifo_burst_n_42\,
      D(0) => \bus_wide_gen.fifo_burst_n_43\,
      E(0) => \bus_wide_gen.first_pad\,
      Q(10) => \end_addr_buf_reg_n_1_[11]\,
      Q(9) => \end_addr_buf_reg_n_1_[10]\,
      Q(8) => \end_addr_buf_reg_n_1_[9]\,
      Q(7) => \end_addr_buf_reg_n_1_[8]\,
      Q(6) => \end_addr_buf_reg_n_1_[7]\,
      Q(5) => \end_addr_buf_reg_n_1_[6]\,
      Q(4) => \end_addr_buf_reg_n_1_[5]\,
      Q(3) => \end_addr_buf_reg_n_1_[4]\,
      Q(2) => \end_addr_buf_reg_n_1_[3]\,
      Q(1) => \end_addr_buf_reg_n_1_[2]\,
      Q(0) => \end_addr_buf_reg_n_1_[1]\,
      SR(0) => \bus_wide_gen.fifo_burst_n_2\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => \bus_wide_gen.fifo_burst_n_3\,
      ap_rst_n_1(0) => \bus_wide_gen.fifo_burst_n_5\,
      ap_rst_n_inv => ap_rst_n_inv,
      burst_valid => burst_valid,
      \bus_wide_gen.WLAST_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_55\,
      \bus_wide_gen.WVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_53\,
      \bus_wide_gen.WVALID_Dummy_reg_0\ => \bus_wide_gen.fifo_burst_n_54\,
      \bus_wide_gen.WVALID_Dummy_reg_1\ => \^bus_wide_gen.wvalid_dummy_reg_0\,
      \bus_wide_gen.first_pad_reg\ => \bus_wide_gen.first_pad_reg_n_1\,
      \bus_wide_gen.len_cnt_reg[0]\ => \bus_wide_gen.pad_oh_reg_reg_n_1_[1]\,
      \bus_wide_gen.len_cnt_reg[0]_0\(7 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 0),
      \bus_wide_gen.len_cnt_reg[7]\ => \bus_wide_gen.fifo_burst_n_22\,
      \could_multi_bursts.AWVALID_Dummy_reg\ => \could_multi_bursts.AWVALID_Dummy_reg_1\,
      \could_multi_bursts.awaddr_buf_reg[31]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \could_multi_bursts.awlen_buf[3]_i_2_0\(9) => \sect_len_buf_reg_n_1_[9]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(8) => \sect_len_buf_reg_n_1_[8]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(7) => \sect_len_buf_reg_n_1_[7]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(6) => \sect_len_buf_reg_n_1_[6]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(5) => \sect_len_buf_reg_n_1_[5]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(4) => \sect_len_buf_reg_n_1_[4]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(3) => \sect_len_buf_reg_n_1_[3]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(2) => \sect_len_buf_reg_n_1_[2]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(1) => \sect_len_buf_reg_n_1_[1]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(0) => \sect_len_buf_reg_n_1_[0]\,
      \could_multi_bursts.last_sect_buf_reg\ => \bus_wide_gen.fifo_burst_n_56\,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_1\,
      \could_multi_bursts.loop_cnt_reg[0]\ => \^awvalid_dummy\,
      \could_multi_bursts.loop_cnt_reg[0]_0\ => \could_multi_bursts.loop_cnt_reg[0]_0\,
      \could_multi_bursts.loop_cnt_reg[0]_1\ => \could_multi_bursts.loop_cnt_reg[0]_1\,
      \could_multi_bursts.loop_cnt_reg[1]\ => \bus_wide_gen.fifo_burst_n_50\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_4\,
      \could_multi_bursts.sect_handling_reg_0\ => \bus_wide_gen.fifo_burst_n_8\,
      \could_multi_bursts.sect_handling_reg_1\(0) => last_sect_buf,
      \could_multi_bursts.sect_handling_reg_2\ => \bus_wide_gen.fifo_burst_n_52\,
      \could_multi_bursts.sect_handling_reg_3\ => \could_multi_bursts.sect_handling_reg_n_1\,
      data_valid => data_valid,
      \end_addr_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_57\,
      \end_addr_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_9\,
      \end_addr_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_10\,
      fifo_resp_ready => fifo_resp_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      full_n_reg_0 => buff_wdata_n_17,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => \bus_wide_gen.fifo_burst_n_19\,
      m_axi_OUT_r_AWREADY => m_axi_OUT_r_AWREADY,
      m_axi_OUT_r_WLAST => \^m_axi_out_r_wlast\,
      m_axi_OUT_r_WREADY => m_axi_OUT_r_WREADY,
      m_axi_OUT_r_WREADY_0(0) => \bus_wide_gen.data_buf2_out\,
      m_axi_OUT_r_WREADY_1(0) => \bus_wide_gen.data_buf5_out\,
      next_wreq => next_wreq,
      \q_reg[9]_0\(0) => \sect_addr_buf_reg_n_1_[1]\,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[0]\(0) => \sect_cnt_reg_n_1_[0]\,
      \sect_cnt_reg[19]\(19) => \start_addr_reg_n_1_[31]\,
      \sect_cnt_reg[19]\(18) => \start_addr_reg_n_1_[30]\,
      \sect_cnt_reg[19]\(17) => \start_addr_reg_n_1_[29]\,
      \sect_cnt_reg[19]\(16) => \start_addr_reg_n_1_[28]\,
      \sect_cnt_reg[19]\(15) => \start_addr_reg_n_1_[27]\,
      \sect_cnt_reg[19]\(14) => \start_addr_reg_n_1_[26]\,
      \sect_cnt_reg[19]\(13) => \start_addr_reg_n_1_[25]\,
      \sect_cnt_reg[19]\(12) => \start_addr_reg_n_1_[24]\,
      \sect_cnt_reg[19]\(11) => \start_addr_reg_n_1_[23]\,
      \sect_cnt_reg[19]\(10) => \start_addr_reg_n_1_[22]\,
      \sect_cnt_reg[19]\(9) => \start_addr_reg_n_1_[21]\,
      \sect_cnt_reg[19]\(8) => \start_addr_reg_n_1_[20]\,
      \sect_cnt_reg[19]\(7) => \start_addr_reg_n_1_[19]\,
      \sect_cnt_reg[19]\(6) => \start_addr_reg_n_1_[18]\,
      \sect_cnt_reg[19]\(5) => \start_addr_reg_n_1_[17]\,
      \sect_cnt_reg[19]\(4) => \start_addr_reg_n_1_[16]\,
      \sect_cnt_reg[19]\(3) => \start_addr_reg_n_1_[15]\,
      \sect_cnt_reg[19]\(2) => \start_addr_reg_n_1_[14]\,
      \sect_cnt_reg[19]\(1) => \start_addr_reg_n_1_[13]\,
      \sect_cnt_reg[19]\(0) => \start_addr_reg_n_1_[12]\,
      \sect_end_buf_reg[1]\(0) => last_sect,
      \sect_end_buf_reg[1]_0\ => \sect_end_buf_reg_n_1_[1]\,
      \sect_len_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_7\,
      \sect_len_buf_reg[9]\(9 downto 0) => beat_len_buf(9 downto 0),
      \sect_len_buf_reg[9]_0\(9) => \start_addr_buf_reg_n_1_[11]\,
      \sect_len_buf_reg[9]_0\(8) => \start_addr_buf_reg_n_1_[10]\,
      \sect_len_buf_reg[9]_0\(7) => \start_addr_buf_reg_n_1_[9]\,
      \sect_len_buf_reg[9]_0\(6) => \start_addr_buf_reg_n_1_[8]\,
      \sect_len_buf_reg[9]_0\(5) => \start_addr_buf_reg_n_1_[7]\,
      \sect_len_buf_reg[9]_0\(4) => \start_addr_buf_reg_n_1_[6]\,
      \sect_len_buf_reg[9]_0\(3) => \start_addr_buf_reg_n_1_[5]\,
      \sect_len_buf_reg[9]_0\(2) => \start_addr_buf_reg_n_1_[4]\,
      \sect_len_buf_reg[9]_0\(1) => \start_addr_buf_reg_n_1_[3]\,
      \sect_len_buf_reg[9]_0\(0) => \start_addr_buf_reg_n_1_[2]\,
      \start_addr_buf_reg[10]\ => \bus_wide_gen.fifo_burst_n_17\,
      \start_addr_buf_reg[11]\ => \bus_wide_gen.fifo_burst_n_18\,
      \start_addr_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_11\,
      \start_addr_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_12\,
      \start_addr_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_13\,
      \start_addr_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_14\,
      \start_addr_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_15\,
      \start_addr_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_16\,
      wreq_handling_reg => \bus_wide_gen.fifo_burst_n_51\,
      wreq_handling_reg_0 => wreq_handling_reg_n_1,
      wreq_handling_reg_1 => fifo_wreq_valid_buf_reg_n_1
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_54\,
      Q => \bus_wide_gen.first_pad_reg_n_1\,
      S => ap_rst_n_inv
    );
\bus_wide_gen.len_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(4),
      I1 => \bus_wide_gen.len_cnt_reg\(2),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(3),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_5_n_1\,
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(7),
      I1 => \bus_wide_gen.len_cnt[7]_i_5_n_1\,
      I2 => \bus_wide_gen.len_cnt_reg\(6),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \bus_wide_gen.len_cnt[7]_i_5_n_1\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.fifo_burst_n_2\
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_20,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_22,
      Q => \^m_axi_out_r_wstrb\(0),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_21,
      Q => \^m_axi_out_r_wstrb\(1),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_24,
      Q => \^m_axi_out_r_wstrb\(2),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_23,
      Q => \^m_axi_out_r_wstrb\(3),
      R => '0'
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \^awvalid_dummy\,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_out_r_awaddr\(2),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_1\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_out_r_awaddr\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_1\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_out_r_awaddr\(0),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_1\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_out_r_awaddr\(4),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_1\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_out_r_awaddr\(3),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_1\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_50\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \^m_axi_out_r_awaddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \^m_axi_out_r_awaddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_out_r_awaddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_out_r_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_out_r_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_out_r_awaddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_out_r_awaddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_out_r_awaddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_out_r_awaddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_out_r_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_out_r_awaddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_out_r_awaddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_out_r_awaddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_out_r_awaddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_out_r_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_out_r_awaddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_out_r_awaddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_out_r_awaddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_out_r_awaddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_out_r_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_out_r_awaddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_out_r_awaddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_out_r_awaddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_out_r_awaddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_out_r_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_out_r_awaddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \^m_axi_out_r_awaddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_out_r_awaddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_out_r_awaddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_out_r_awaddr\(29 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \^m_axi_out_r_awaddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \^m_axi_out_r_awaddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_out_r_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_1\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_1\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_1\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \^m_axi_out_r_awaddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \^m_axi_out_r_awaddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \^m_axi_out_r_awaddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \^m_axi_out_r_awaddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_out_r_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_out_r_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_1\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_1\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \^m_axi_out_r_awaddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_56\,
      Q => \could_multi_bursts.last_sect_buf_reg_n_1\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_52\,
      Q => \could_multi_bursts.sect_handling_reg_n_1\,
      R => ap_rst_n_inv
    );
\end_addr_buf[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[1]\,
      I1 => \align_len_reg_n_1_[1]\,
      O => end_addr(1)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_1,
      CO(2) => end_addr_carry_n_2,
      CO(1) => end_addr_carry_n_3,
      CO(0) => end_addr_carry_n_4,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[4]\,
      DI(2) => \start_addr_reg_n_1_[3]\,
      DI(1) => \start_addr_reg_n_1_[2]\,
      DI(0) => \start_addr_reg_n_1_[1]\,
      O(3 downto 1) => end_addr(4 downto 2),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__2_n_1\,
      S(2) => \end_addr_carry_i_2__2_n_1\,
      S(1) => \end_addr_carry_i_3__2_n_1\,
      S(0) => \end_addr_carry_i_4__2_n_1\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_1,
      CO(3) => \end_addr_carry__0_n_1\,
      CO(2) => \end_addr_carry__0_n_2\,
      CO(1) => \end_addr_carry__0_n_3\,
      CO(0) => \end_addr_carry__0_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[8]\,
      DI(2) => \start_addr_reg_n_1_[7]\,
      DI(1) => \start_addr_reg_n_1_[6]\,
      DI(0) => \start_addr_reg_n_1_[5]\,
      O(3 downto 0) => end_addr(8 downto 5),
      S(3) => \end_addr_carry__0_i_1__2_n_1\,
      S(2) => \end_addr_carry__0_i_2__2_n_1\,
      S(1) => \end_addr_carry__0_i_3__2_n_1\,
      S(0) => \end_addr_carry__0_i_4__2_n_1\
    );
\end_addr_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[8]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__0_i_1__2_n_1\
    );
\end_addr_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[7]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__0_i_2__2_n_1\
    );
\end_addr_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[6]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__0_i_3__2_n_1\
    );
\end_addr_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[5]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__0_i_4__2_n_1\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_1\,
      CO(3) => \end_addr_carry__1_n_1\,
      CO(2) => \end_addr_carry__1_n_2\,
      CO(1) => \end_addr_carry__1_n_3\,
      CO(0) => \end_addr_carry__1_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[12]\,
      DI(2) => \start_addr_reg_n_1_[11]\,
      DI(1) => \start_addr_reg_n_1_[10]\,
      DI(0) => \start_addr_reg_n_1_[9]\,
      O(3 downto 0) => end_addr(12 downto 9),
      S(3) => \end_addr_carry__1_i_1__2_n_1\,
      S(2) => \end_addr_carry__1_i_2__2_n_1\,
      S(1) => \end_addr_carry__1_i_3__2_n_1\,
      S(0) => \end_addr_carry__1_i_4__2_n_1\
    );
\end_addr_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[12]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__1_i_1__2_n_1\
    );
\end_addr_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[11]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__1_i_2__2_n_1\
    );
\end_addr_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[10]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__1_i_3__2_n_1\
    );
\end_addr_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[9]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__1_i_4__2_n_1\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_1\,
      CO(3) => \end_addr_carry__2_n_1\,
      CO(2) => \end_addr_carry__2_n_2\,
      CO(1) => \end_addr_carry__2_n_3\,
      CO(0) => \end_addr_carry__2_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[16]\,
      DI(2) => \start_addr_reg_n_1_[15]\,
      DI(1) => \start_addr_reg_n_1_[14]\,
      DI(0) => \start_addr_reg_n_1_[13]\,
      O(3 downto 0) => end_addr(16 downto 13),
      S(3) => \end_addr_carry__2_i_1__2_n_1\,
      S(2) => \end_addr_carry__2_i_2__2_n_1\,
      S(1) => \end_addr_carry__2_i_3__2_n_1\,
      S(0) => \end_addr_carry__2_i_4__2_n_1\
    );
\end_addr_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[16]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__2_i_1__2_n_1\
    );
\end_addr_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[15]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__2_i_2__2_n_1\
    );
\end_addr_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[14]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__2_i_3__2_n_1\
    );
\end_addr_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[13]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__2_i_4__2_n_1\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_1\,
      CO(3) => \end_addr_carry__3_n_1\,
      CO(2) => \end_addr_carry__3_n_2\,
      CO(1) => \end_addr_carry__3_n_3\,
      CO(0) => \end_addr_carry__3_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[20]\,
      DI(2) => \start_addr_reg_n_1_[19]\,
      DI(1) => \start_addr_reg_n_1_[18]\,
      DI(0) => \start_addr_reg_n_1_[17]\,
      O(3 downto 0) => end_addr(20 downto 17),
      S(3) => \end_addr_carry__3_i_1__2_n_1\,
      S(2) => \end_addr_carry__3_i_2__2_n_1\,
      S(1) => \end_addr_carry__3_i_3__2_n_1\,
      S(0) => \end_addr_carry__3_i_4__2_n_1\
    );
\end_addr_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[20]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_1__2_n_1\
    );
\end_addr_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[19]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_2__2_n_1\
    );
\end_addr_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[18]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_3__2_n_1\
    );
\end_addr_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[17]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_4__2_n_1\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_1\,
      CO(3) => \end_addr_carry__4_n_1\,
      CO(2) => \end_addr_carry__4_n_2\,
      CO(1) => \end_addr_carry__4_n_3\,
      CO(0) => \end_addr_carry__4_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[24]\,
      DI(2) => \start_addr_reg_n_1_[23]\,
      DI(1) => \start_addr_reg_n_1_[22]\,
      DI(0) => \start_addr_reg_n_1_[21]\,
      O(3 downto 0) => end_addr(24 downto 21),
      S(3) => \end_addr_carry__4_i_1__2_n_1\,
      S(2) => \end_addr_carry__4_i_2__2_n_1\,
      S(1) => \end_addr_carry__4_i_3__2_n_1\,
      S(0) => \end_addr_carry__4_i_4__2_n_1\
    );
\end_addr_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[24]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_1__2_n_1\
    );
\end_addr_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[23]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_2__2_n_1\
    );
\end_addr_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[22]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_3__2_n_1\
    );
\end_addr_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[21]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_4__2_n_1\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_1\,
      CO(3) => \end_addr_carry__5_n_1\,
      CO(2) => \end_addr_carry__5_n_2\,
      CO(1) => \end_addr_carry__5_n_3\,
      CO(0) => \end_addr_carry__5_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[28]\,
      DI(2) => \start_addr_reg_n_1_[27]\,
      DI(1) => \start_addr_reg_n_1_[26]\,
      DI(0) => \start_addr_reg_n_1_[25]\,
      O(3 downto 0) => end_addr(28 downto 25),
      S(3) => \end_addr_carry__5_i_1__2_n_1\,
      S(2) => \end_addr_carry__5_i_2__2_n_1\,
      S(1) => \end_addr_carry__5_i_3__2_n_1\,
      S(0) => \end_addr_carry__5_i_4__2_n_1\
    );
\end_addr_carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[28]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_1__2_n_1\
    );
\end_addr_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[27]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_2__2_n_1\
    );
\end_addr_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[26]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_3__2_n_1\
    );
\end_addr_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[25]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_4__2_n_1\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_1\,
      CO(3 downto 2) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \end_addr_carry__6_n_3\,
      CO(0) => \end_addr_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \start_addr_reg_n_1_[30]\,
      DI(0) => \start_addr_reg_n_1_[29]\,
      O(3) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => end_addr(31 downto 29),
      S(3) => '0',
      S(2) => \end_addr_carry__6_i_1__2_n_1\,
      S(1) => \end_addr_carry__6_i_2__2_n_1\,
      S(0) => \end_addr_carry__6_i_3__2_n_1\
    );
\end_addr_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_1_[31]\,
      I1 => \start_addr_reg_n_1_[31]\,
      O => \end_addr_carry__6_i_1__2_n_1\
    );
\end_addr_carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[30]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__6_i_2__2_n_1\
    );
\end_addr_carry__6_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[29]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__6_i_3__2_n_1\
    );
\end_addr_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[4]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry_i_1__2_n_1\
    );
\end_addr_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[3]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry_i_2__2_n_1\
    );
\end_addr_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[2]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry_i_3__2_n_1\
    );
\end_addr_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[1]\,
      I1 => \align_len_reg_n_1_[1]\,
      O => \end_addr_carry_i_4__2_n_1\
    );
fifo_resp: entity work.\system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      fifo_resp_ready => fifo_resp_ready,
      \in\(0) => invalid_len_event_reg2,
      m_axi_OUT_r_BVALID => m_axi_OUT_r_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      next_resp_reg => \^full_n_reg\,
      push => push,
      \q_reg[1]_0\ => \could_multi_bursts.last_sect_buf_reg_n_1\,
      \q_reg[1]_1\ => \bus_wide_gen.fifo_burst_n_7\
    );
fifo_resp_to_user: entity work.\system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized2\
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      IN_addr_read_reg_7120 => IN_addr_read_reg_7120,
      IN_r_RREADY => IN_r_RREADY,
      OUT_r_AWREADY => OUT_r_AWREADY,
      OUT_r_AWVALID => OUT_r_AWVALID,
      OUT_r_WREADY => OUT_r_WREADY,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      WEA(0) => OUT_r_WVALID,
      \ap_CS_fsm_reg[15]\(1 downto 0) => \ap_CS_fsm_reg[15]\(1 downto 0),
      \ap_CS_fsm_reg[15]_0\ => \ap_CS_fsm_reg[15]_0\,
      \ap_CS_fsm_reg[15]_1\ => \ap_CS_fsm_reg[15]_1\,
      \ap_CS_fsm_reg[15]_2\ => \ap_CS_fsm_reg[15]_2\,
      \ap_CS_fsm_reg[15]_3\ => \ap_CS_fsm_reg[15]_3\,
      \ap_CS_fsm_reg[15]_4\ => \ap_CS_fsm_reg[15]_4\,
      \ap_CS_fsm_reg[15]_5\ => \ap_CS_fsm_reg[15]_5\,
      ap_block_pp0_stage0_subdone5_in => ap_block_pp0_stage0_subdone5_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter4_reg => fifo_resp_to_user_n_3,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_1 => ap_rst_n_1,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg_0 => empty_n_reg,
      empty_n_reg_1 => empty_n_reg_0,
      full_n_reg_0 => \^full_n_reg\,
      icmp_ln12_1_reg_722_pp0_iter2_reg => icmp_ln12_1_reg_722_pp0_iter2_reg,
      icmp_ln12_1_reg_722_pp0_iter3_reg => icmp_ln12_1_reg_722_pp0_iter3_reg,
      icmp_ln12_1_reg_722_pp0_iter8_reg => icmp_ln12_1_reg_722_pp0_iter8_reg,
      \icmp_ln12_1_reg_722_reg[0]\ => \icmp_ln12_1_reg_722_reg[0]\,
      \icmp_ln12_1_reg_722_reg[0]_0\ => \icmp_ln12_1_reg_722_reg[0]_0\,
      icmp_ln12_reg_702_pp0_iter1_reg => icmp_ln12_reg_702_pp0_iter1_reg,
      icmp_ln12_reg_702_pp0_iter2_reg => icmp_ln12_reg_702_pp0_iter2_reg,
      icmp_ln12_reg_702_pp0_iter3_reg => icmp_ln12_reg_702_pp0_iter3_reg,
      \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(15 downto 0) => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(15 downto 0),
      \j_0_reg_253_reg[0]\ => \j_0_reg_253_reg[0]\,
      j_reg_7060 => j_reg_7060,
      \p_Val2_s_reg_243_reg[15]\(15 downto 0) => \p_Val2_s_reg_243_reg[15]\(15 downto 0),
      push => push_0,
      push_0 => push,
      r_V_2_reg_7260 => r_V_2_reg_7260,
      select_ln340_1_reg_7360 => select_ln340_1_reg_7360,
      \select_ln340_1_reg_736_reg[0]\ => \select_ln340_1_reg_736_reg[0]\
    );
fifo_wreq: entity work.\system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized0\
     port map (
      E(0) => fifo_wreq_n_3,
      Q(31) => fifo_wreq_data(32),
      Q(30 downto 0) => \q__0\(30 downto 0),
      S(2) => fifo_wreq_n_39,
      S(1) => fifo_wreq_n_40,
      S(0) => fifo_wreq_n_41,
      SR(0) => fifo_wreq_n_4,
      \align_len_reg[31]\ => \bus_wide_gen.fifo_burst_n_4\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      empty_n_reg_0(0) => align_len0,
      empty_n_reg_1 => fifo_wreq_n_38,
      fifo_wreq_valid => fifo_wreq_valid,
      \last_sect_carry__0\(7 downto 0) => p_0_in0_in(19 downto 12),
      \last_sect_carry__0_0\(7) => \sect_cnt_reg_n_1_[19]\,
      \last_sect_carry__0_0\(6) => \sect_cnt_reg_n_1_[18]\,
      \last_sect_carry__0_0\(5) => \sect_cnt_reg_n_1_[17]\,
      \last_sect_carry__0_0\(4) => \sect_cnt_reg_n_1_[16]\,
      \last_sect_carry__0_0\(3) => \sect_cnt_reg_n_1_[15]\,
      \last_sect_carry__0_0\(2) => \sect_cnt_reg_n_1_[14]\,
      \last_sect_carry__0_0\(1) => \sect_cnt_reg_n_1_[13]\,
      \last_sect_carry__0_0\(0) => \sect_cnt_reg_n_1_[12]\,
      \pout_reg[2]_0\(0) => rs2f_wreq_valid,
      \q_reg[0]_0\ => wreq_handling_reg_n_1,
      \q_reg[0]_1\(0) => last_sect,
      \q_reg[0]_2\ => \bus_wide_gen.fifo_burst_n_7\,
      \q_reg[0]_3\ => \could_multi_bursts.sect_handling_reg_n_1\,
      \q_reg[30]_0\(30 downto 0) => rs2f_wreq_data(30 downto 0),
      \q_reg[32]_0\(0) => zero_len_event0,
      rs2f_wreq_ack => rs2f_wreq_ack,
      \sect_cnt_reg[19]\ => fifo_wreq_valid_buf_reg_n_1
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_1,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_1,
      CO(2) => first_sect_carry_n_2,
      CO(1) => first_sect_carry_n_3,
      CO(0) => first_sect_carry_n_4,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__2_n_1\,
      S(2) => \first_sect_carry_i_2__2_n_1\,
      S(1) => \first_sect_carry_i_3__2_n_1\,
      S(0) => \first_sect_carry_i_4__2_n_1\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_1,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_3\,
      CO(0) => \first_sect_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__2_n_1\,
      S(1) => \first_sect_carry__0_i_2__2_n_1\,
      S(0) => \first_sect_carry__0_i_3__2_n_1\
    );
\first_sect_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => \sect_cnt_reg_n_1_[19]\,
      I2 => p_0_in_0(18),
      I3 => \sect_cnt_reg_n_1_[18]\,
      O => \first_sect_carry__0_i_1__2_n_1\
    );
\first_sect_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => \sect_cnt_reg_n_1_[17]\,
      I2 => \sect_cnt_reg_n_1_[15]\,
      I3 => p_0_in_0(15),
      I4 => \sect_cnt_reg_n_1_[16]\,
      I5 => p_0_in_0(16),
      O => \first_sect_carry__0_i_2__2_n_1\
    );
\first_sect_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => \sect_cnt_reg_n_1_[14]\,
      I2 => \sect_cnt_reg_n_1_[12]\,
      I3 => p_0_in_0(12),
      I4 => \sect_cnt_reg_n_1_[13]\,
      I5 => p_0_in_0(13),
      O => \first_sect_carry__0_i_3__2_n_1\
    );
\first_sect_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[9]\,
      I1 => p_0_in_0(9),
      I2 => \sect_cnt_reg_n_1_[10]\,
      I3 => p_0_in_0(10),
      I4 => p_0_in_0(11),
      I5 => \sect_cnt_reg_n_1_[11]\,
      O => \first_sect_carry_i_1__2_n_1\
    );
\first_sect_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => \sect_cnt_reg_n_1_[7]\,
      I2 => \sect_cnt_reg_n_1_[8]\,
      I3 => p_0_in_0(8),
      I4 => \sect_cnt_reg_n_1_[6]\,
      I5 => p_0_in_0(6),
      O => \first_sect_carry_i_2__2_n_1\
    );
\first_sect_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => \sect_cnt_reg_n_1_[5]\,
      I2 => \sect_cnt_reg_n_1_[3]\,
      I3 => p_0_in_0(3),
      I4 => \sect_cnt_reg_n_1_[4]\,
      I5 => p_0_in_0(4),
      O => \first_sect_carry_i_3__2_n_1\
    );
\first_sect_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => \sect_cnt_reg_n_1_[2]\,
      I2 => \sect_cnt_reg_n_1_[0]\,
      I3 => p_0_in_0(0),
      I4 => \sect_cnt_reg_n_1_[1]\,
      I5 => p_0_in_0(1),
      O => \first_sect_carry_i_4__2_n_1\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_38,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_1,
      CO(2) => last_sect_carry_n_2,
      CO(1) => last_sect_carry_n_3,
      CO(0) => last_sect_carry_n_4,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \last_sect_carry_i_1__2_n_1\,
      S(2) => \last_sect_carry_i_2__2_n_1\,
      S(1) => \last_sect_carry_i_3__2_n_1\,
      S(0) => \last_sect_carry_i_4__2_n_1\
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_1,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_3\,
      CO(0) => \last_sect_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_39,
      S(1) => fifo_wreq_n_40,
      S(0) => fifo_wreq_n_41
    );
\last_sect_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[11]\,
      I1 => p_0_in0_in(11),
      I2 => \sect_cnt_reg_n_1_[9]\,
      I3 => p_0_in0_in(9),
      I4 => p_0_in0_in(10),
      I5 => \sect_cnt_reg_n_1_[10]\,
      O => \last_sect_carry_i_1__2_n_1\
    );
\last_sect_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(7),
      I1 => \sect_cnt_reg_n_1_[7]\,
      I2 => \sect_cnt_reg_n_1_[8]\,
      I3 => p_0_in0_in(8),
      I4 => \sect_cnt_reg_n_1_[6]\,
      I5 => p_0_in0_in(6),
      O => \last_sect_carry_i_2__2_n_1\
    );
\last_sect_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => \sect_cnt_reg_n_1_[5]\,
      I2 => \sect_cnt_reg_n_1_[4]\,
      I3 => p_0_in0_in(4),
      I4 => \sect_cnt_reg_n_1_[3]\,
      I5 => p_0_in0_in(3),
      O => \last_sect_carry_i_3__2_n_1\
    );
\last_sect_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in0_in(2),
      I1 => \sect_cnt_reg_n_1_[2]\,
      I2 => \sect_cnt_reg_n_1_[0]\,
      I3 => p_0_in0_in(0),
      I4 => \sect_cnt_reg_n_1_[1]\,
      I5 => p_0_in0_in(1),
      O => \last_sect_carry_i_4__2_n_1\
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => ap_rst_n_inv
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_1,
      CO(2) => p_0_out_carry_n_2,
      CO(1) => p_0_out_carry_n_3,
      CO(0) => p_0_out_carry_n_4,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_wdata_n_19,
      O(3) => p_0_out_carry_n_5,
      O(2) => p_0_out_carry_n_6,
      O(1) => p_0_out_carry_n_7,
      O(0) => p_0_out_carry_n_8,
      S(3) => buff_wdata_n_3,
      S(2) => buff_wdata_n_4,
      S(1) => buff_wdata_n_5,
      S(0) => buff_wdata_n_6
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_1,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_3\,
      CO(0) => \p_0_out_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_6\,
      O(1) => \p_0_out_carry__0_n_7\,
      O(0) => \p_0_out_carry__0_n_8\,
      S(3) => '0',
      S(2) => buff_wdata_n_13,
      S(1) => buff_wdata_n_14,
      S(0) => buff_wdata_n_15
    );
rs_wreq: entity work.system_fc_0_0_fc_OUT_r_m_axi_reg_slice
     port map (
      OUT_r_AWREADY => OUT_r_AWREADY,
      OUT_r_AWVALID => OUT_r_AWVALID,
      Q(0) => rs2f_wreq_valid,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[30]_0\(30 downto 0) => rs2f_wreq_data(30 downto 0),
      \data_p2_reg[0]_0\ => fifo_resp_to_user_n_3,
      \data_p2_reg[30]_0\(30 downto 0) => \data_p2_reg[30]\(30 downto 0),
      icmp_ln12_1_reg_722_pp0_iter2_reg => icmp_ln12_1_reg_722_pp0_iter2_reg,
      rs2f_wreq_ack => rs2f_wreq_ack
    );
\sect_addr_buf[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_1_[10]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_1_[11]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_1_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_1_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_1_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_1_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_1_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_1_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_1_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_1_[1]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_1_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_1_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_1_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_1_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_1_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_1_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_1_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_1_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_1_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_1_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_1_[2]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_1_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_1_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_1_[3]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_1_[4]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_1_[5]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_1_[6]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_1_[7]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_1_[8]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_1_[9]\,
      R => \bus_wide_gen.fifo_burst_n_5\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_1,
      CO(2) => sect_cnt0_carry_n_2,
      CO(1) => sect_cnt0_carry_n_3,
      CO(0) => sect_cnt0_carry_n_4,
      CYINIT => \sect_cnt_reg_n_1_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_1_[4]\,
      S(2) => \sect_cnt_reg_n_1_[3]\,
      S(1) => \sect_cnt_reg_n_1_[2]\,
      S(0) => \sect_cnt_reg_n_1_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_1,
      CO(3) => \sect_cnt0_carry__0_n_1\,
      CO(2) => \sect_cnt0_carry__0_n_2\,
      CO(1) => \sect_cnt0_carry__0_n_3\,
      CO(0) => \sect_cnt0_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_1_[8]\,
      S(2) => \sect_cnt_reg_n_1_[7]\,
      S(1) => \sect_cnt_reg_n_1_[6]\,
      S(0) => \sect_cnt_reg_n_1_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_1\,
      CO(3) => \sect_cnt0_carry__1_n_1\,
      CO(2) => \sect_cnt0_carry__1_n_2\,
      CO(1) => \sect_cnt0_carry__1_n_3\,
      CO(0) => \sect_cnt0_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_1_[12]\,
      S(2) => \sect_cnt_reg_n_1_[11]\,
      S(1) => \sect_cnt_reg_n_1_[10]\,
      S(0) => \sect_cnt_reg_n_1_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_1\,
      CO(3) => \sect_cnt0_carry__2_n_1\,
      CO(2) => \sect_cnt0_carry__2_n_2\,
      CO(1) => \sect_cnt0_carry__2_n_3\,
      CO(0) => \sect_cnt0_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_1_[16]\,
      S(2) => \sect_cnt_reg_n_1_[15]\,
      S(1) => \sect_cnt_reg_n_1_[14]\,
      S(0) => \sect_cnt_reg_n_1_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_1\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_3\,
      CO(0) => \sect_cnt0_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_1_[19]\,
      S(1) => \sect_cnt_reg_n_1_[18]\,
      S(0) => \sect_cnt_reg_n_1_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_43\,
      Q => \sect_cnt_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_33\,
      Q => \sect_cnt_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_32\,
      Q => \sect_cnt_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_31\,
      Q => \sect_cnt_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \sect_cnt_reg_n_1_[13]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \sect_cnt_reg_n_1_[14]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \sect_cnt_reg_n_1_[15]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \sect_cnt_reg_n_1_[16]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \sect_cnt_reg_n_1_[17]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \sect_cnt_reg_n_1_[18]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \sect_cnt_reg_n_1_[19]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_42\,
      Q => \sect_cnt_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_41\,
      Q => \sect_cnt_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_40\,
      Q => \sect_cnt_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => \sect_cnt_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_38\,
      Q => \sect_cnt_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_37\,
      Q => \sect_cnt_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_36\,
      Q => \sect_cnt_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_35\,
      Q => \sect_cnt_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_3,
      D => \bus_wide_gen.fifo_burst_n_34\,
      Q => \sect_cnt_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_57\,
      Q => \sect_end_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_9\,
      Q => \sect_len_buf_reg_n_1_[0]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \sect_len_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \sect_len_buf_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \sect_len_buf_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \sect_len_buf_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \sect_len_buf_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \sect_len_buf_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \sect_len_buf_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \sect_len_buf_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \sect_len_buf_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[10]\,
      Q => \start_addr_buf_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[11]\,
      Q => \start_addr_buf_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[12]\,
      Q => p_0_in_0(0),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[13]\,
      Q => p_0_in_0(1),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[14]\,
      Q => p_0_in_0(2),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[15]\,
      Q => p_0_in_0(3),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[16]\,
      Q => p_0_in_0(4),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[17]\,
      Q => p_0_in_0(5),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[18]\,
      Q => p_0_in_0(6),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[19]\,
      Q => p_0_in_0(7),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[1]\,
      Q => \start_addr_buf_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[20]\,
      Q => p_0_in_0(8),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[21]\,
      Q => p_0_in_0(9),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[22]\,
      Q => p_0_in_0(10),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[23]\,
      Q => p_0_in_0(11),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[24]\,
      Q => p_0_in_0(12),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[25]\,
      Q => p_0_in_0(13),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[26]\,
      Q => p_0_in_0(14),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[27]\,
      Q => p_0_in_0(15),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[28]\,
      Q => p_0_in_0(16),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[29]\,
      Q => p_0_in_0(17),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[2]\,
      Q => \start_addr_buf_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[30]\,
      Q => p_0_in_0(18),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[31]\,
      Q => p_0_in_0(19),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[3]\,
      Q => \start_addr_buf_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[4]\,
      Q => \start_addr_buf_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[5]\,
      Q => \start_addr_buf_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[6]\,
      Q => \start_addr_buf_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[7]\,
      Q => \start_addr_buf_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[8]\,
      Q => \start_addr_buf_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_1_[9]\,
      Q => \start_addr_buf_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(9),
      Q => \start_addr_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(10),
      Q => \start_addr_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(11),
      Q => \start_addr_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(12),
      Q => \start_addr_reg_n_1_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(13),
      Q => \start_addr_reg_n_1_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(14),
      Q => \start_addr_reg_n_1_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(15),
      Q => \start_addr_reg_n_1_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(16),
      Q => \start_addr_reg_n_1_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(17),
      Q => \start_addr_reg_n_1_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(18),
      Q => \start_addr_reg_n_1_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(0),
      Q => \start_addr_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(19),
      Q => \start_addr_reg_n_1_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(20),
      Q => \start_addr_reg_n_1_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(21),
      Q => \start_addr_reg_n_1_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(22),
      Q => \start_addr_reg_n_1_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(23),
      Q => \start_addr_reg_n_1_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(24),
      Q => \start_addr_reg_n_1_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(25),
      Q => \start_addr_reg_n_1_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(26),
      Q => \start_addr_reg_n_1_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(27),
      Q => \start_addr_reg_n_1_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(28),
      Q => \start_addr_reg_n_1_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(1),
      Q => \start_addr_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(29),
      Q => \start_addr_reg_n_1_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(30),
      Q => \start_addr_reg_n_1_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(2),
      Q => \start_addr_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(3),
      Q => \start_addr_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(4),
      Q => \start_addr_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(5),
      Q => \start_addr_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(6),
      Q => \start_addr_reg_n_1_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(7),
      Q => \start_addr_reg_n_1_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(8),
      Q => \start_addr_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I1 => \^could_multi_bursts.awvalid_dummy_reg_0\,
      I2 => \throttl_cnt_reg[1]\(0),
      O => \could_multi_bursts.awlen_buf_reg[1]_0\(0)
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I1 => \^could_multi_bursts.awvalid_dummy_reg_0\,
      I2 => \throttl_cnt_reg[1]\(0),
      I3 => \throttl_cnt_reg[1]\(1),
      O => \could_multi_bursts.awlen_buf_reg[1]_0\(1)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^bus_wide_gen.wvalid_dummy_reg_0\,
      I1 => m_axi_OUT_r_WREADY,
      I2 => \throttl_cnt_reg[7]\,
      I3 => \^could_multi_bursts.awvalid_dummy_reg_0\,
      O => \bus_wide_gen.WVALID_Dummy_reg_1\(0)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg_1\,
      I1 => \^awvalid_dummy\,
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      I5 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      O => \^could_multi_bursts.awvalid_dummy_reg_0\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_51\,
      Q => wreq_handling_reg_n_1,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_W_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p1 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_W_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_W_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_W_ARREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_ARREADY : in STD_LOGIC;
    IN_r_RREADY : in STD_LOGIC;
    \data_p2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_W_m_axi_read : entity is "fc_W_m_axi_read";
end system_fc_0_0_fc_W_m_axi_read;

architecture STRUCTURE of system_fc_0_0_fc_W_m_axi_read is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \align_len0_carry__0_n_1\ : STD_LOGIC;
  signal \align_len0_carry__0_n_2\ : STD_LOGIC;
  signal \align_len0_carry__0_n_3\ : STD_LOGIC;
  signal \align_len0_carry__0_n_4\ : STD_LOGIC;
  signal \align_len0_carry__1_n_2\ : STD_LOGIC;
  signal \align_len0_carry__1_n_3\ : STD_LOGIC;
  signal \align_len0_carry__1_n_4\ : STD_LOGIC;
  signal align_len0_carry_n_1 : STD_LOGIC;
  signal align_len0_carry_n_2 : STD_LOGIC;
  signal align_len0_carry_n_3 : STD_LOGIC;
  signal align_len0_carry_n_4 : STD_LOGIC;
  signal \align_len_reg_n_1_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[12]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[13]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[14]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[15]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[6]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[7]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_1_[9]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[2]_i_2__0_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_4\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4__0_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt__2\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_1\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \end_addr_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_n_4\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_1\ : STD_LOGIC;
  signal end_addr_carry_n_1 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 46 downto 38 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_74 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_1 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_1\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_1\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_1\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_1\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_1\ : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry_i_1__0_n_1\ : STD_LOGIC;
  signal \last_sect_carry_i_2__0_n_1\ : STD_LOGIC;
  signal \last_sect_carry_i_3__0_n_1\ : STD_LOGIC;
  signal \last_sect_carry_i_4__0_n_1\ : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal \^m_axi_w_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_1 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \sect_addr_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_1_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_1\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_1\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_1\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_1\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_1\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_1\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_1\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_1\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_1\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_1\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_1_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_1_[9]\ : STD_LOGIC;
  signal usedw19_out : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[2]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[6]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1__0\ : label is "soft_lutpair378";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair371";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair403";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  SR(0) <= \^sr\(0);
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0);
  m_axi_W_ARADDR(29 downto 0) <= \^m_axi_w_araddr\(29 downto 0);
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => align_len0_carry_n_1,
      CO(2) => align_len0_carry_n_2,
      CO(1) => align_len0_carry_n_3,
      CO(0) => align_len0_carry_n_4,
      CYINIT => '0',
      DI(3 downto 2) => fifo_rreq_data(39 downto 38),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => align_len0(8 downto 6),
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3) => fifo_rreq_n_68,
      S(2) => fifo_rreq_n_69,
      S(1 downto 0) => B"11"
    );
\align_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => align_len0_carry_n_1,
      CO(3) => \align_len0_carry__0_n_1\,
      CO(2) => \align_len0_carry__0_n_2\,
      CO(1) => \align_len0_carry__0_n_3\,
      CO(0) => \align_len0_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => fifo_rreq_data(43 downto 42),
      DI(1) => '0',
      DI(0) => fifo_rreq_data(40),
      O(3 downto 0) => align_len0(12 downto 9),
      S(3) => fifo_rreq_n_65,
      S(2) => fifo_rreq_n_66,
      S(1) => '1',
      S(0) => fifo_rreq_n_67
    );
\align_len0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__0_n_1\,
      CO(3) => \NLW_align_len0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \align_len0_carry__1_n_2\,
      CO(1) => \align_len0_carry__1_n_3\,
      CO(0) => \align_len0_carry__1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => fifo_rreq_data(46),
      DI(1) => '0',
      DI(0) => fifo_rreq_data(44),
      O(3) => align_len0(31),
      O(2 downto 0) => align_len0(15 downto 13),
      S(3) => '1',
      S(2) => fifo_rreq_n_25,
      S(1) => '1',
      S(0) => fifo_rreq_n_26
    );
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(10),
      Q => \align_len_reg_n_1_[10]\,
      R => \^sr\(0)
    );
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(11),
      Q => \align_len_reg_n_1_[11]\,
      R => \^sr\(0)
    );
\align_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(12),
      Q => \align_len_reg_n_1_[12]\,
      R => \^sr\(0)
    );
\align_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(13),
      Q => \align_len_reg_n_1_[13]\,
      R => \^sr\(0)
    );
\align_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(14),
      Q => \align_len_reg_n_1_[14]\,
      R => \^sr\(0)
    );
\align_len_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(15),
      Q => \align_len_reg_n_1_[15]\,
      R => \^sr\(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_1_[31]\,
      R => \^sr\(0)
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(6),
      Q => \align_len_reg_n_1_[6]\,
      R => \^sr\(0)
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(7),
      Q => \align_len_reg_n_1_[7]\,
      R => \^sr\(0)
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(8),
      Q => \align_len_reg_n_1_[8]\,
      R => \^sr\(0)
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(9),
      Q => \align_len_reg_n_1_[9]\,
      R => \^sr\(0)
    );
\beat_len_buf[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_1_[6]\,
      I1 => \start_addr_reg_n_1_[1]\,
      O => \beat_len_buf[2]_i_2__0_n_1\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => \^sr\(0)
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => \^sr\(0)
    );
\beat_len_buf_reg[2]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[2]_i_1__0_n_1\,
      CO(2) => \beat_len_buf_reg[2]_i_1__0_n_2\,
      CO(1) => \beat_len_buf_reg[2]_i_1__0_n_3\,
      CO(0) => \beat_len_buf_reg[2]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \align_len_reg_n_1_[6]\,
      O(3 downto 1) => beat_len_buf1(4 downto 2),
      O(0) => \NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \align_len_reg_n_1_[6]\,
      S(2) => \align_len_reg_n_1_[6]\,
      S(1) => \align_len_reg_n_1_[6]\,
      S(0) => \beat_len_buf[2]_i_2__0_n_1\
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => \^sr\(0)
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => \^sr\(0)
    );
\beat_len_buf_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[2]_i_1__0_n_1\,
      CO(3) => \beat_len_buf_reg[6]_i_1__0_n_1\,
      CO(2) => \beat_len_buf_reg[6]_i_1__0_n_2\,
      CO(1) => \beat_len_buf_reg[6]_i_1__0_n_3\,
      CO(0) => \beat_len_buf_reg[6]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(8 downto 5),
      S(3) => \align_len_reg_n_1_[8]\,
      S(2) => \align_len_reg_n_1_[7]\,
      S(1) => \align_len_reg_n_1_[6]\,
      S(0) => \align_len_reg_n_1_[6]\
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => \^sr\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[6]_i_1__0_n_1\,
      CO(3 downto 2) => \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \beat_len_buf_reg[9]_i_1__0_n_3\,
      CO(0) => \beat_len_buf_reg[9]_i_1__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => beat_len_buf1(11 downto 9),
      S(3) => '0',
      S(2) => \align_len_reg_n_1_[11]\,
      S(1) => \align_len_reg_n_1_[10]\,
      S(0) => \align_len_reg_n_1_[9]\
    );
buff_rdata: entity work.\system_fc_0_0_fc_W_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => usedw19_out,
      Q(2 downto 1) => usedw_reg(5 downto 4),
      Q(0) => usedw_reg(0),
      S(3) => buff_rdata_n_46,
      S(2) => buff_rdata_n_47,
      S(1) => buff_rdata_n_48,
      S(0) => buff_rdata_n_49,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[16]\ => \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt__2\ => \bus_wide_gen.split_cnt__2\,
      \dout_buf_reg[34]_0\ => buff_rdata_n_11,
      \dout_buf_reg[34]_1\(32) => data_pack(34),
      \dout_buf_reg[34]_1\(31) => buff_rdata_n_13,
      \dout_buf_reg[34]_1\(30) => buff_rdata_n_14,
      \dout_buf_reg[34]_1\(29) => buff_rdata_n_15,
      \dout_buf_reg[34]_1\(28) => buff_rdata_n_16,
      \dout_buf_reg[34]_1\(27) => buff_rdata_n_17,
      \dout_buf_reg[34]_1\(26) => buff_rdata_n_18,
      \dout_buf_reg[34]_1\(25) => buff_rdata_n_19,
      \dout_buf_reg[34]_1\(24) => buff_rdata_n_20,
      \dout_buf_reg[34]_1\(23) => buff_rdata_n_21,
      \dout_buf_reg[34]_1\(22) => buff_rdata_n_22,
      \dout_buf_reg[34]_1\(21) => buff_rdata_n_23,
      \dout_buf_reg[34]_1\(20) => buff_rdata_n_24,
      \dout_buf_reg[34]_1\(19) => buff_rdata_n_25,
      \dout_buf_reg[34]_1\(18) => buff_rdata_n_26,
      \dout_buf_reg[34]_1\(17) => buff_rdata_n_27,
      \dout_buf_reg[34]_1\(16) => buff_rdata_n_28,
      \dout_buf_reg[34]_1\(15) => buff_rdata_n_29,
      \dout_buf_reg[34]_1\(14) => buff_rdata_n_30,
      \dout_buf_reg[34]_1\(13) => buff_rdata_n_31,
      \dout_buf_reg[34]_1\(12) => buff_rdata_n_32,
      \dout_buf_reg[34]_1\(11) => buff_rdata_n_33,
      \dout_buf_reg[34]_1\(10) => buff_rdata_n_34,
      \dout_buf_reg[34]_1\(9) => buff_rdata_n_35,
      \dout_buf_reg[34]_1\(8) => buff_rdata_n_36,
      \dout_buf_reg[34]_1\(7) => buff_rdata_n_37,
      \dout_buf_reg[34]_1\(6) => buff_rdata_n_38,
      \dout_buf_reg[34]_1\(5) => buff_rdata_n_39,
      \dout_buf_reg[34]_1\(4) => buff_rdata_n_40,
      \dout_buf_reg[34]_1\(3) => buff_rdata_n_41,
      \dout_buf_reg[34]_1\(2) => buff_rdata_n_42,
      \dout_buf_reg[34]_1\(1) => buff_rdata_n_43,
      \dout_buf_reg[34]_1\(0) => buff_rdata_n_44,
      \dout_buf_reg[34]_2\ => \bus_wide_gen.fifo_burst_n_7\,
      \dout_buf_reg[34]_3\ => \bus_wide_gen.rdata_valid_t_reg_n_1\,
      dout_valid_reg_0 => buff_rdata_n_45,
      full_n_reg_0 => full_n_reg,
      m_axi_W_RRESP(1 downto 0) => m_axi_W_RRESP(1 downto 0),
      m_axi_W_RVALID => m_axi_W_RVALID,
      p_28_in => p_28_in,
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[6]_0\(2) => buff_rdata_n_50,
      \usedw_reg[6]_0\(1) => buff_rdata_n_51,
      \usedw_reg[6]_0\(0) => buff_rdata_n_52,
      \usedw_reg[7]_0\(6) => \p_0_out_carry__0_n_6\,
      \usedw_reg[7]_0\(5) => \p_0_out_carry__0_n_7\,
      \usedw_reg[7]_0\(4) => \p_0_out_carry__0_n_8\,
      \usedw_reg[7]_0\(3) => p_0_out_carry_n_5,
      \usedw_reg[7]_0\(2) => p_0_out_carry_n_6,
      \usedw_reg[7]_0\(1) => p_0_out_carry_n_7,
      \usedw_reg[7]_0\(0) => p_0_out_carry_n_8
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_9\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_8\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_28,
      Q => \bus_wide_gen.data_buf_reg_n_1_[16]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_27,
      Q => \bus_wide_gen.data_buf_reg_n_1_[17]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_26,
      Q => \bus_wide_gen.data_buf_reg_n_1_[18]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_1_[19]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_1_[20]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_23,
      Q => \bus_wide_gen.data_buf_reg_n_1_[21]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_1_[22]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.data_buf_reg_n_1_[23]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_1_[24]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_19,
      Q => \bus_wide_gen.data_buf_reg_n_1_[25]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_18,
      Q => \bus_wide_gen.data_buf_reg_n_1_[26]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_17,
      Q => \bus_wide_gen.data_buf_reg_n_1_[27]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_16,
      Q => \bus_wide_gen.data_buf_reg_n_1_[28]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_15,
      Q => \bus_wide_gen.data_buf_reg_n_1_[29]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_14,
      Q => \bus_wide_gen.data_buf_reg_n_1_[30]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => buff_rdata_n_13,
      Q => \bus_wide_gen.data_buf_reg_n_1_[31]\,
      R => \bus_wide_gen.fifo_burst_n_38\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_45,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \bus_wide_gen.data_buf_reg_n_1_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.system_fc_0_0_fc_W_m_axi_fifo
     port map (
      CO(0) => last_sect,
      D(15) => \bus_wide_gen.fifo_burst_n_8\,
      D(14) => \bus_wide_gen.fifo_burst_n_9\,
      D(13) => \bus_wide_gen.fifo_burst_n_10\,
      D(12) => \bus_wide_gen.fifo_burst_n_11\,
      D(11) => \bus_wide_gen.fifo_burst_n_12\,
      D(10) => \bus_wide_gen.fifo_burst_n_13\,
      D(9) => \bus_wide_gen.fifo_burst_n_14\,
      D(8) => \bus_wide_gen.fifo_burst_n_15\,
      D(7) => \bus_wide_gen.fifo_burst_n_16\,
      D(6) => \bus_wide_gen.fifo_burst_n_17\,
      D(5) => \bus_wide_gen.fifo_burst_n_18\,
      D(4) => \bus_wide_gen.fifo_burst_n_19\,
      D(3) => \bus_wide_gen.fifo_burst_n_20\,
      D(2) => \bus_wide_gen.fifo_burst_n_21\,
      D(1) => \bus_wide_gen.fifo_burst_n_22\,
      D(0) => \bus_wide_gen.fifo_burst_n_23\,
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \bus_wide_gen.fifo_burst_n_4\,
      ap_rst_n_1(0) => \bus_wide_gen.fifo_burst_n_30\,
      ap_rst_n_2(0) => \bus_wide_gen.fifo_burst_n_31\,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[0]\ => \bus_wide_gen.data_buf_reg_n_1_[16]\,
      \bus_wide_gen.data_buf_reg[10]\ => \bus_wide_gen.data_buf_reg_n_1_[26]\,
      \bus_wide_gen.data_buf_reg[11]\ => \bus_wide_gen.data_buf_reg_n_1_[27]\,
      \bus_wide_gen.data_buf_reg[12]\ => \bus_wide_gen.data_buf_reg_n_1_[28]\,
      \bus_wide_gen.data_buf_reg[13]\ => \bus_wide_gen.data_buf_reg_n_1_[29]\,
      \bus_wide_gen.data_buf_reg[14]\ => \bus_wide_gen.data_buf_reg_n_1_[30]\,
      \bus_wide_gen.data_buf_reg[15]\(31) => buff_rdata_n_13,
      \bus_wide_gen.data_buf_reg[15]\(30) => buff_rdata_n_14,
      \bus_wide_gen.data_buf_reg[15]\(29) => buff_rdata_n_15,
      \bus_wide_gen.data_buf_reg[15]\(28) => buff_rdata_n_16,
      \bus_wide_gen.data_buf_reg[15]\(27) => buff_rdata_n_17,
      \bus_wide_gen.data_buf_reg[15]\(26) => buff_rdata_n_18,
      \bus_wide_gen.data_buf_reg[15]\(25) => buff_rdata_n_19,
      \bus_wide_gen.data_buf_reg[15]\(24) => buff_rdata_n_20,
      \bus_wide_gen.data_buf_reg[15]\(23) => buff_rdata_n_21,
      \bus_wide_gen.data_buf_reg[15]\(22) => buff_rdata_n_22,
      \bus_wide_gen.data_buf_reg[15]\(21) => buff_rdata_n_23,
      \bus_wide_gen.data_buf_reg[15]\(20) => buff_rdata_n_24,
      \bus_wide_gen.data_buf_reg[15]\(19) => buff_rdata_n_25,
      \bus_wide_gen.data_buf_reg[15]\(18) => buff_rdata_n_26,
      \bus_wide_gen.data_buf_reg[15]\(17) => buff_rdata_n_27,
      \bus_wide_gen.data_buf_reg[15]\(16) => buff_rdata_n_28,
      \bus_wide_gen.data_buf_reg[15]\(15) => buff_rdata_n_29,
      \bus_wide_gen.data_buf_reg[15]\(14) => buff_rdata_n_30,
      \bus_wide_gen.data_buf_reg[15]\(13) => buff_rdata_n_31,
      \bus_wide_gen.data_buf_reg[15]\(12) => buff_rdata_n_32,
      \bus_wide_gen.data_buf_reg[15]\(11) => buff_rdata_n_33,
      \bus_wide_gen.data_buf_reg[15]\(10) => buff_rdata_n_34,
      \bus_wide_gen.data_buf_reg[15]\(9) => buff_rdata_n_35,
      \bus_wide_gen.data_buf_reg[15]\(8) => buff_rdata_n_36,
      \bus_wide_gen.data_buf_reg[15]\(7) => buff_rdata_n_37,
      \bus_wide_gen.data_buf_reg[15]\(6) => buff_rdata_n_38,
      \bus_wide_gen.data_buf_reg[15]\(5) => buff_rdata_n_39,
      \bus_wide_gen.data_buf_reg[15]\(4) => buff_rdata_n_40,
      \bus_wide_gen.data_buf_reg[15]\(3) => buff_rdata_n_41,
      \bus_wide_gen.data_buf_reg[15]\(2) => buff_rdata_n_42,
      \bus_wide_gen.data_buf_reg[15]\(1) => buff_rdata_n_43,
      \bus_wide_gen.data_buf_reg[15]\(0) => buff_rdata_n_44,
      \bus_wide_gen.data_buf_reg[15]_0\ => \bus_wide_gen.data_buf_reg_n_1_[31]\,
      \bus_wide_gen.data_buf_reg[1]\ => \bus_wide_gen.data_buf_reg_n_1_[17]\,
      \bus_wide_gen.data_buf_reg[2]\ => \bus_wide_gen.data_buf_reg_n_1_[18]\,
      \bus_wide_gen.data_buf_reg[3]\ => \bus_wide_gen.data_buf_reg_n_1_[19]\,
      \bus_wide_gen.data_buf_reg[4]\ => \bus_wide_gen.data_buf_reg_n_1_[20]\,
      \bus_wide_gen.data_buf_reg[5]\ => \bus_wide_gen.data_buf_reg_n_1_[21]\,
      \bus_wide_gen.data_buf_reg[6]\ => \bus_wide_gen.data_buf_reg_n_1_[22]\,
      \bus_wide_gen.data_buf_reg[7]\ => \bus_wide_gen.data_buf_reg_n_1_[23]\,
      \bus_wide_gen.data_buf_reg[8]\ => \bus_wide_gen.data_buf_reg_n_1_[24]\,
      \bus_wide_gen.data_buf_reg[9]\ => \bus_wide_gen.data_buf_reg_n_1_[25]\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.fifo_burst_n_29\,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_1\,
      \bus_wide_gen.split_cnt__2\ => \bus_wide_gen.split_cnt__2\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_2\,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.loop_cnt_reg[2]\ => \bus_wide_gen.fifo_burst_n_25\,
      \could_multi_bursts.loop_cnt_reg[5]\ => \could_multi_bursts.sect_handling_reg_n_1\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_37\,
      \could_multi_bursts.sect_handling_reg_0\(9) => \sect_len_buf_reg_n_1_[9]\,
      \could_multi_bursts.sect_handling_reg_0\(8) => \sect_len_buf_reg_n_1_[8]\,
      \could_multi_bursts.sect_handling_reg_0\(7) => \sect_len_buf_reg_n_1_[7]\,
      \could_multi_bursts.sect_handling_reg_0\(6) => \sect_len_buf_reg_n_1_[6]\,
      \could_multi_bursts.sect_handling_reg_0\(5) => \sect_len_buf_reg_n_1_[5]\,
      \could_multi_bursts.sect_handling_reg_0\(4) => \sect_len_buf_reg_n_1_[4]\,
      \could_multi_bursts.sect_handling_reg_0\(3) => \sect_len_buf_reg_n_1_[3]\,
      \could_multi_bursts.sect_handling_reg_0\(2) => \sect_len_buf_reg_n_1_[2]\,
      \could_multi_bursts.sect_handling_reg_0\(1) => \sect_len_buf_reg_n_1_[1]\,
      \could_multi_bursts.sect_handling_reg_0\(0) => \sect_len_buf_reg_n_1_[0]\,
      \could_multi_bursts.sect_handling_reg_1\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      dout_valid_reg => \bus_wide_gen.fifo_burst_n_38\,
      \end_addr_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_39\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_W_ARREADY => m_axi_W_ARREADY,
      p_21_in => p_21_in,
      p_28_in => p_28_in,
      pop0 => pop0,
      push => push,
      \q_reg[8]_0\ => \bus_wide_gen.fifo_burst_n_7\,
      \q_reg[8]_1\(0) => \bus_wide_gen.fifo_burst_n_32\,
      \q_reg[9]_0\(0) => \sect_addr_buf_reg_n_1_[1]\,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => \bus_wide_gen.fifo_burst_n_28\,
      rreq_handling_reg_0 => rreq_handling_reg_n_1,
      rreq_handling_reg_1 => fifo_rreq_valid_buf_reg_n_1,
      \sect_addr_buf_reg[1]\(0) => first_sect,
      \sect_end_buf_reg[1]\ => \sect_end_buf_reg_n_1_[1]\,
      \sect_end_buf_reg[1]_0\(0) => \end_addr_buf_reg_n_1_[1]\
    );
\bus_wide_gen.len_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(2),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(1),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(2),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      I4 => \bus_wide_gen.len_cnt_reg\(4),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      I4 => \bus_wide_gen.len_cnt_reg\(4),
      I5 => \bus_wide_gen.len_cnt_reg\(5),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_4__0_n_1\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_4__0_n_1\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      I2 => \bus_wide_gen.len_cnt_reg\(7),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \bus_wide_gen.len_cnt[7]_i_4__0_n_1\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_1\,
      R => \^sr\(0)
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_4\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_1_[0]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_2\,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_w_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_3__0_n_1\
    );
\could_multi_bursts.araddr_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_w_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4__0_n_1\
    );
\could_multi_bursts.araddr_buf[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_w_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5__0_n_1\
    );
\could_multi_bursts.araddr_buf[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_w_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3__0_n_1\
    );
\could_multi_bursts.araddr_buf[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_w_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      O => \could_multi_bursts.araddr_buf[8]_i_4__0_n_1\
    );
\could_multi_bursts.araddr_buf[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_1_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_25\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(10),
      Q => \^m_axi_w_araddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(11),
      Q => \^m_axi_w_araddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(12),
      Q => \^m_axi_w_araddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_w_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_w_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(13),
      Q => \^m_axi_w_araddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(14),
      Q => \^m_axi_w_araddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(15),
      Q => \^m_axi_w_araddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(16),
      Q => \^m_axi_w_araddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_w_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(17),
      Q => \^m_axi_w_araddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(18),
      Q => \^m_axi_w_araddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(19),
      Q => \^m_axi_w_araddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(20),
      Q => \^m_axi_w_araddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_w_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(21),
      Q => \^m_axi_w_araddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(22),
      Q => \^m_axi_w_araddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(23),
      Q => \^m_axi_w_araddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(24),
      Q => \^m_axi_w_araddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_w_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(25),
      Q => \^m_axi_w_araddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(26),
      Q => \^m_axi_w_araddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(27),
      Q => \^m_axi_w_araddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(28),
      Q => \^m_axi_w_araddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_w_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(29),
      Q => \^m_axi_w_araddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(2),
      Q => \^m_axi_w_araddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(30),
      Q => \^m_axi_w_araddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(31),
      Q => \^m_axi_w_araddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_1\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_w_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(3),
      Q => \^m_axi_w_araddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(4),
      Q => \^m_axi_w_araddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_w_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3__0_n_1\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4__0_n_1\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5__0_n_1\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(5),
      Q => \^m_axi_w_araddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(6),
      Q => \^m_axi_w_araddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(7),
      Q => \^m_axi_w_araddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(8),
      Q => \^m_axi_w_araddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_1\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_1\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_w_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_w_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3__0_n_1\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4__0_n_1\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(9),
      Q => \^m_axi_w_araddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(0),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(1),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(2),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(3),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_37\,
      Q => \could_multi_bursts.sect_handling_reg_n_1\,
      R => \^sr\(0)
    );
\end_addr_buf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[1]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => end_addr(1)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_1_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_1_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_1_[1]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_1_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_1_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_1_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_1_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_1_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_1_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_1_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_1_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_1,
      CO(2) => end_addr_carry_n_2,
      CO(1) => end_addr_carry_n_3,
      CO(0) => end_addr_carry_n_4,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[4]\,
      DI(2) => \start_addr_reg_n_1_[3]\,
      DI(1) => \start_addr_reg_n_1_[2]\,
      DI(0) => \start_addr_reg_n_1_[1]\,
      O(3 downto 1) => end_addr(4 downto 2),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__0_n_1\,
      S(2) => \end_addr_carry_i_2__0_n_1\,
      S(1) => \end_addr_carry_i_3__0_n_1\,
      S(0) => \end_addr_carry_i_4__0_n_1\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_1,
      CO(3) => \end_addr_carry__0_n_1\,
      CO(2) => \end_addr_carry__0_n_2\,
      CO(1) => \end_addr_carry__0_n_3\,
      CO(0) => \end_addr_carry__0_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[8]\,
      DI(2) => \start_addr_reg_n_1_[7]\,
      DI(1) => \start_addr_reg_n_1_[6]\,
      DI(0) => \start_addr_reg_n_1_[5]\,
      O(3 downto 0) => end_addr(8 downto 5),
      S(3) => \end_addr_carry__0_i_1__0_n_1\,
      S(2) => \end_addr_carry__0_i_2__0_n_1\,
      S(1) => \end_addr_carry__0_i_3__0_n_1\,
      S(0) => \end_addr_carry__0_i_4__0_n_1\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[8]\,
      I1 => \align_len_reg_n_1_[8]\,
      O => \end_addr_carry__0_i_1__0_n_1\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[7]\,
      I1 => \align_len_reg_n_1_[7]\,
      O => \end_addr_carry__0_i_2__0_n_1\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[6]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => \end_addr_carry__0_i_3__0_n_1\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[5]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => \end_addr_carry__0_i_4__0_n_1\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_1\,
      CO(3) => \end_addr_carry__1_n_1\,
      CO(2) => \end_addr_carry__1_n_2\,
      CO(1) => \end_addr_carry__1_n_3\,
      CO(0) => \end_addr_carry__1_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[12]\,
      DI(2) => \start_addr_reg_n_1_[11]\,
      DI(1) => \start_addr_reg_n_1_[10]\,
      DI(0) => \start_addr_reg_n_1_[9]\,
      O(3 downto 0) => end_addr(12 downto 9),
      S(3) => \end_addr_carry__1_i_1__0_n_1\,
      S(2) => \end_addr_carry__1_i_2__0_n_1\,
      S(1) => \end_addr_carry__1_i_3__0_n_1\,
      S(0) => \end_addr_carry__1_i_4__0_n_1\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[12]\,
      I1 => \align_len_reg_n_1_[12]\,
      O => \end_addr_carry__1_i_1__0_n_1\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[11]\,
      I1 => \align_len_reg_n_1_[11]\,
      O => \end_addr_carry__1_i_2__0_n_1\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[10]\,
      I1 => \align_len_reg_n_1_[10]\,
      O => \end_addr_carry__1_i_3__0_n_1\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[9]\,
      I1 => \align_len_reg_n_1_[9]\,
      O => \end_addr_carry__1_i_4__0_n_1\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_1\,
      CO(3) => \end_addr_carry__2_n_1\,
      CO(2) => \end_addr_carry__2_n_2\,
      CO(1) => \end_addr_carry__2_n_3\,
      CO(0) => \end_addr_carry__2_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[16]\,
      DI(2) => \start_addr_reg_n_1_[15]\,
      DI(1) => \start_addr_reg_n_1_[14]\,
      DI(0) => \start_addr_reg_n_1_[13]\,
      O(3 downto 0) => end_addr(16 downto 13),
      S(3) => \end_addr_carry__2_i_1__0_n_1\,
      S(2) => \end_addr_carry__2_i_2__0_n_1\,
      S(1) => \end_addr_carry__2_i_3__0_n_1\,
      S(0) => \end_addr_carry__2_i_4__0_n_1\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[16]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__2_i_1__0_n_1\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[15]\,
      I1 => \align_len_reg_n_1_[15]\,
      O => \end_addr_carry__2_i_2__0_n_1\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[14]\,
      I1 => \align_len_reg_n_1_[14]\,
      O => \end_addr_carry__2_i_3__0_n_1\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[13]\,
      I1 => \align_len_reg_n_1_[13]\,
      O => \end_addr_carry__2_i_4__0_n_1\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_1\,
      CO(3) => \end_addr_carry__3_n_1\,
      CO(2) => \end_addr_carry__3_n_2\,
      CO(1) => \end_addr_carry__3_n_3\,
      CO(0) => \end_addr_carry__3_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[20]\,
      DI(2) => \start_addr_reg_n_1_[19]\,
      DI(1) => \start_addr_reg_n_1_[18]\,
      DI(0) => \start_addr_reg_n_1_[17]\,
      O(3 downto 0) => end_addr(20 downto 17),
      S(3) => \end_addr_carry__3_i_1__0_n_1\,
      S(2) => \end_addr_carry__3_i_2__0_n_1\,
      S(1) => \end_addr_carry__3_i_3__0_n_1\,
      S(0) => \end_addr_carry__3_i_4__0_n_1\
    );
\end_addr_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[20]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_1__0_n_1\
    );
\end_addr_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[19]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_2__0_n_1\
    );
\end_addr_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[18]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_3__0_n_1\
    );
\end_addr_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[17]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__3_i_4__0_n_1\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_1\,
      CO(3) => \end_addr_carry__4_n_1\,
      CO(2) => \end_addr_carry__4_n_2\,
      CO(1) => \end_addr_carry__4_n_3\,
      CO(0) => \end_addr_carry__4_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[24]\,
      DI(2) => \start_addr_reg_n_1_[23]\,
      DI(1) => \start_addr_reg_n_1_[22]\,
      DI(0) => \start_addr_reg_n_1_[21]\,
      O(3 downto 0) => end_addr(24 downto 21),
      S(3) => \end_addr_carry__4_i_1__0_n_1\,
      S(2) => \end_addr_carry__4_i_2__0_n_1\,
      S(1) => \end_addr_carry__4_i_3__0_n_1\,
      S(0) => \end_addr_carry__4_i_4__0_n_1\
    );
\end_addr_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[24]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_1__0_n_1\
    );
\end_addr_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[23]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_2__0_n_1\
    );
\end_addr_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[22]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_3__0_n_1\
    );
\end_addr_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[21]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__4_i_4__0_n_1\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_1\,
      CO(3) => \end_addr_carry__5_n_1\,
      CO(2) => \end_addr_carry__5_n_2\,
      CO(1) => \end_addr_carry__5_n_3\,
      CO(0) => \end_addr_carry__5_n_4\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_1_[28]\,
      DI(2) => \start_addr_reg_n_1_[27]\,
      DI(1) => \start_addr_reg_n_1_[26]\,
      DI(0) => \start_addr_reg_n_1_[25]\,
      O(3 downto 0) => end_addr(28 downto 25),
      S(3) => \end_addr_carry__5_i_1__0_n_1\,
      S(2) => \end_addr_carry__5_i_2__0_n_1\,
      S(1) => \end_addr_carry__5_i_3__0_n_1\,
      S(0) => \end_addr_carry__5_i_4__0_n_1\
    );
\end_addr_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[28]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_1__0_n_1\
    );
\end_addr_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[27]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_2__0_n_1\
    );
\end_addr_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[26]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_3__0_n_1\
    );
\end_addr_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[25]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__5_i_4__0_n_1\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_1\,
      CO(3 downto 2) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \end_addr_carry__6_n_3\,
      CO(0) => \end_addr_carry__6_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \start_addr_reg_n_1_[30]\,
      DI(0) => \start_addr_reg_n_1_[29]\,
      O(3) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => end_addr(31 downto 29),
      S(3) => '0',
      S(2) => \end_addr_carry__6_i_1__0_n_1\,
      S(1) => \end_addr_carry__6_i_2__0_n_1\,
      S(0) => \end_addr_carry__6_i_3__0_n_1\
    );
\end_addr_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[31]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__6_i_1__0_n_1\
    );
\end_addr_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[30]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__6_i_2__0_n_1\
    );
\end_addr_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[29]\,
      I1 => \align_len_reg_n_1_[31]\,
      O => \end_addr_carry__6_i_3__0_n_1\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[4]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => \end_addr_carry_i_1__0_n_1\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[3]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => \end_addr_carry_i_2__0_n_1\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[2]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => \end_addr_carry_i_3__0_n_1\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_1_[1]\,
      I1 => \align_len_reg_n_1_[6]\,
      O => \end_addr_carry_i_4__0_n_1\
    );
fifo_rctl: entity work.\system_fc_0_0_fc_W_m_axi_fifo__parameterized1\
     port map (
      E(0) => \bus_wide_gen.last_split\,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt__2\ => \bus_wide_gen.split_cnt__2\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      empty_n_reg_0(0) => data_pack(34),
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_W_ARREADY => m_axi_W_ARREADY,
      \pout_reg[2]_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \pout_reg[2]_1\ => \could_multi_bursts.sect_handling_reg_n_1\,
      \pout_reg[3]_0\ => buff_rdata_n_11,
      \pout_reg[3]_1\ => \bus_wide_gen.fifo_burst_n_7\,
      push => push
    );
fifo_rreq: entity work.\system_fc_0_0_fc_W_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_rreq_n_5,
      D(18) => fifo_rreq_n_6,
      D(17) => fifo_rreq_n_7,
      D(16) => fifo_rreq_n_8,
      D(15) => fifo_rreq_n_9,
      D(14) => fifo_rreq_n_10,
      D(13) => fifo_rreq_n_11,
      D(12) => fifo_rreq_n_12,
      D(11) => fifo_rreq_n_13,
      D(10) => fifo_rreq_n_14,
      D(9) => fifo_rreq_n_15,
      D(8) => fifo_rreq_n_16,
      D(7) => fifo_rreq_n_17,
      D(6) => fifo_rreq_n_18,
      D(5) => fifo_rreq_n_19,
      D(4) => fifo_rreq_n_20,
      D(3) => fifo_rreq_n_21,
      D(2) => fifo_rreq_n_22,
      D(1) => fifo_rreq_n_23,
      D(0) => fifo_rreq_n_24,
      E(0) => align_len,
      Q(19) => \start_addr_reg_n_1_[31]\,
      Q(18) => \start_addr_reg_n_1_[30]\,
      Q(17) => \start_addr_reg_n_1_[29]\,
      Q(16) => \start_addr_reg_n_1_[28]\,
      Q(15) => \start_addr_reg_n_1_[27]\,
      Q(14) => \start_addr_reg_n_1_[26]\,
      Q(13) => \start_addr_reg_n_1_[25]\,
      Q(12) => \start_addr_reg_n_1_[24]\,
      Q(11) => \start_addr_reg_n_1_[23]\,
      Q(10) => \start_addr_reg_n_1_[22]\,
      Q(9) => \start_addr_reg_n_1_[21]\,
      Q(8) => \start_addr_reg_n_1_[20]\,
      Q(7) => \start_addr_reg_n_1_[19]\,
      Q(6) => \start_addr_reg_n_1_[18]\,
      Q(5) => \start_addr_reg_n_1_[17]\,
      Q(4) => \start_addr_reg_n_1_[16]\,
      Q(3) => \start_addr_reg_n_1_[15]\,
      Q(2) => \start_addr_reg_n_1_[14]\,
      Q(1) => \start_addr_reg_n_1_[13]\,
      Q(0) => \start_addr_reg_n_1_[12]\,
      S(1) => fifo_rreq_n_25,
      S(0) => fifo_rreq_n_26,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \end_addr_buf_reg[31]\ => fifo_rreq_valid_buf_reg_n_1,
      fifo_rreq_valid => fifo_rreq_valid,
      full_n_reg_0(0) => rs2f_rreq_valid,
      invalid_len_event0 => invalid_len_event0,
      \last_sect_carry__0\(8) => \sect_cnt_reg_n_1_[19]\,
      \last_sect_carry__0\(7) => \sect_cnt_reg_n_1_[18]\,
      \last_sect_carry__0\(6) => \sect_cnt_reg_n_1_[17]\,
      \last_sect_carry__0\(5) => \sect_cnt_reg_n_1_[16]\,
      \last_sect_carry__0\(4) => \sect_cnt_reg_n_1_[15]\,
      \last_sect_carry__0\(3) => \sect_cnt_reg_n_1_[14]\,
      \last_sect_carry__0\(2) => \sect_cnt_reg_n_1_[13]\,
      \last_sect_carry__0\(1) => \sect_cnt_reg_n_1_[12]\,
      \last_sect_carry__0\(0) => \sect_cnt_reg_n_1_[0]\,
      \last_sect_carry__0_0\(7 downto 0) => p_0_in0_in(19 downto 12),
      next_rreq => next_rreq,
      p_21_in => p_21_in,
      pop0 => pop0,
      \q_reg[30]_0\(30 downto 0) => rs2f_rreq_data(30 downto 0),
      \q_reg[39]_0\(1) => fifo_rreq_n_68,
      \q_reg[39]_0\(0) => fifo_rreq_n_69,
      \q_reg[43]_0\(2) => fifo_rreq_n_65,
      \q_reg[43]_0\(1) => fifo_rreq_n_66,
      \q_reg[43]_0\(0) => fifo_rreq_n_67,
      \q_reg[46]_0\(37) => fifo_rreq_data(46),
      \q_reg[46]_0\(36 downto 34) => fifo_rreq_data(44 downto 42),
      \q_reg[46]_0\(33 downto 31) => fifo_rreq_data(40 downto 38),
      \q_reg[46]_0\(30) => fifo_rreq_n_34,
      \q_reg[46]_0\(29) => fifo_rreq_n_35,
      \q_reg[46]_0\(28) => fifo_rreq_n_36,
      \q_reg[46]_0\(27) => fifo_rreq_n_37,
      \q_reg[46]_0\(26) => fifo_rreq_n_38,
      \q_reg[46]_0\(25) => fifo_rreq_n_39,
      \q_reg[46]_0\(24) => fifo_rreq_n_40,
      \q_reg[46]_0\(23) => fifo_rreq_n_41,
      \q_reg[46]_0\(22) => fifo_rreq_n_42,
      \q_reg[46]_0\(21) => fifo_rreq_n_43,
      \q_reg[46]_0\(20) => fifo_rreq_n_44,
      \q_reg[46]_0\(19) => fifo_rreq_n_45,
      \q_reg[46]_0\(18) => fifo_rreq_n_46,
      \q_reg[46]_0\(17) => fifo_rreq_n_47,
      \q_reg[46]_0\(16) => fifo_rreq_n_48,
      \q_reg[46]_0\(15) => fifo_rreq_n_49,
      \q_reg[46]_0\(14) => fifo_rreq_n_50,
      \q_reg[46]_0\(13) => fifo_rreq_n_51,
      \q_reg[46]_0\(12) => fifo_rreq_n_52,
      \q_reg[46]_0\(11) => fifo_rreq_n_53,
      \q_reg[46]_0\(10) => fifo_rreq_n_54,
      \q_reg[46]_0\(9) => fifo_rreq_n_55,
      \q_reg[46]_0\(8) => fifo_rreq_n_56,
      \q_reg[46]_0\(7) => fifo_rreq_n_57,
      \q_reg[46]_0\(6) => fifo_rreq_n_58,
      \q_reg[46]_0\(5) => fifo_rreq_n_59,
      \q_reg[46]_0\(4) => fifo_rreq_n_60,
      \q_reg[46]_0\(3) => fifo_rreq_n_61,
      \q_reg[46]_0\(2) => fifo_rreq_n_62,
      \q_reg[46]_0\(1) => fifo_rreq_n_63,
      \q_reg[46]_0\(0) => fifo_rreq_n_64,
      rreq_handling_reg(0) => fifo_rreq_n_74,
      rs2f_rreq_ack => rs2f_rreq_ack,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[18]\(2) => fifo_rreq_n_70,
      \sect_cnt_reg[18]\(1) => fifo_rreq_n_71,
      \sect_cnt_reg[18]\(0) => fifo_rreq_n_72,
      \start_addr_reg[1]\ => rreq_handling_reg_n_1
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_1,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_1,
      CO(2) => first_sect_carry_n_2,
      CO(1) => first_sect_carry_n_3,
      CO(0) => first_sect_carry_n_4,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_1\,
      S(2) => \first_sect_carry_i_2__0_n_1\,
      S(1) => \first_sect_carry_i_3__0_n_1\,
      S(0) => \first_sect_carry_i_4__0_n_1\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_1,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_3\,
      CO(0) => \first_sect_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__0_n_1\,
      S(1) => \first_sect_carry__0_i_2__0_n_1\,
      S(0) => \first_sect_carry__0_i_3__0_n_1\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[18]\,
      I1 => p_0_in_0(18),
      I2 => p_0_in_0(19),
      I3 => \sect_cnt_reg_n_1_[19]\,
      O => \first_sect_carry__0_i_1__0_n_1\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[16]\,
      I1 => p_0_in_0(16),
      I2 => \sect_cnt_reg_n_1_[15]\,
      I3 => p_0_in_0(15),
      I4 => \sect_cnt_reg_n_1_[17]\,
      I5 => p_0_in_0(17),
      O => \first_sect_carry__0_i_2__0_n_1\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[13]\,
      I1 => p_0_in_0(13),
      I2 => \sect_cnt_reg_n_1_[12]\,
      I3 => p_0_in_0(12),
      I4 => \sect_cnt_reg_n_1_[14]\,
      I5 => p_0_in_0(14),
      O => \first_sect_carry__0_i_3__0_n_1\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[10]\,
      I1 => p_0_in_0(10),
      I2 => \sect_cnt_reg_n_1_[9]\,
      I3 => p_0_in_0(9),
      I4 => \sect_cnt_reg_n_1_[11]\,
      I5 => p_0_in_0(11),
      O => \first_sect_carry_i_1__0_n_1\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[7]\,
      I1 => p_0_in_0(7),
      I2 => \sect_cnt_reg_n_1_[6]\,
      I3 => p_0_in_0(6),
      I4 => \sect_cnt_reg_n_1_[8]\,
      I5 => p_0_in_0(8),
      O => \first_sect_carry_i_2__0_n_1\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[4]\,
      I1 => p_0_in_0(4),
      I2 => \sect_cnt_reg_n_1_[3]\,
      I3 => p_0_in_0(3),
      I4 => \sect_cnt_reg_n_1_[5]\,
      I5 => p_0_in_0(5),
      O => \first_sect_carry_i_3__0_n_1\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[1]\,
      I1 => p_0_in_0(1),
      I2 => \sect_cnt_reg_n_1_[0]\,
      I3 => p_0_in_0(0),
      I4 => \sect_cnt_reg_n_1_[2]\,
      I5 => p_0_in_0(2),
      O => \first_sect_carry_i_4__0_n_1\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_1,
      CO(2) => last_sect_carry_n_2,
      CO(1) => last_sect_carry_n_3,
      CO(0) => last_sect_carry_n_4,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \last_sect_carry_i_1__0_n_1\,
      S(2) => \last_sect_carry_i_2__0_n_1\,
      S(1) => \last_sect_carry_i_3__0_n_1\,
      S(0) => \last_sect_carry_i_4__0_n_1\
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_1,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_3\,
      CO(0) => \last_sect_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_70,
      S(1) => fifo_rreq_n_71,
      S(0) => fifo_rreq_n_72
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[10]\,
      I1 => p_0_in0_in(10),
      I2 => \sect_cnt_reg_n_1_[9]\,
      I3 => p_0_in0_in(9),
      I4 => p_0_in0_in(11),
      I5 => \sect_cnt_reg_n_1_[11]\,
      O => \last_sect_carry_i_1__0_n_1\
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[7]\,
      I1 => p_0_in0_in(7),
      I2 => \sect_cnt_reg_n_1_[6]\,
      I3 => p_0_in0_in(6),
      I4 => p_0_in0_in(8),
      I5 => \sect_cnt_reg_n_1_[8]\,
      O => \last_sect_carry_i_2__0_n_1\
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[4]\,
      I1 => p_0_in0_in(4),
      I2 => \sect_cnt_reg_n_1_[3]\,
      I3 => p_0_in0_in(3),
      I4 => p_0_in0_in(5),
      I5 => \sect_cnt_reg_n_1_[5]\,
      O => \last_sect_carry_i_3__0_n_1\
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_1_[1]\,
      I1 => p_0_in0_in(1),
      I2 => \sect_cnt_reg_n_1_[0]\,
      I3 => p_0_in0_in(0),
      I4 => p_0_in0_in(2),
      I5 => \sect_cnt_reg_n_1_[2]\,
      O => \last_sect_carry_i_4__0_n_1\
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_1,
      CO(2) => p_0_out_carry_n_2,
      CO(1) => p_0_out_carry_n_3,
      CO(0) => p_0_out_carry_n_4,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => usedw19_out,
      O(3) => p_0_out_carry_n_5,
      O(2) => p_0_out_carry_n_6,
      O(1) => p_0_out_carry_n_7,
      O(0) => p_0_out_carry_n_8,
      S(3) => buff_rdata_n_46,
      S(2) => buff_rdata_n_47,
      S(1) => buff_rdata_n_48,
      S(0) => buff_rdata_n_49
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_1,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_3\,
      CO(0) => \p_0_out_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_6\,
      O(1) => \p_0_out_carry__0_n_7\,
      O(0) => \p_0_out_carry__0_n_8\,
      S(3) => '0',
      S(2) => buff_rdata_n_50,
      S(1) => buff_rdata_n_51,
      S(0) => buff_rdata_n_52
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => rreq_handling_reg_n_1,
      R => \^sr\(0)
    );
rs_rdata: entity work.\system_fc_0_0_fc_W_m_axi_reg_slice__parameterized0\
     port map (
      B(15 downto 0) => B(15 downto 0),
      IN_r_RREADY => IN_r_RREADY,
      Q(15) => \bus_wide_gen.data_buf_reg_n_1_[15]\,
      Q(14) => \bus_wide_gen.data_buf_reg_n_1_[14]\,
      Q(13) => \bus_wide_gen.data_buf_reg_n_1_[13]\,
      Q(12) => \bus_wide_gen.data_buf_reg_n_1_[12]\,
      Q(11) => \bus_wide_gen.data_buf_reg_n_1_[11]\,
      Q(10) => \bus_wide_gen.data_buf_reg_n_1_[10]\,
      Q(9) => \bus_wide_gen.data_buf_reg_n_1_[9]\,
      Q(8) => \bus_wide_gen.data_buf_reg_n_1_[8]\,
      Q(7) => \bus_wide_gen.data_buf_reg_n_1_[7]\,
      Q(6) => \bus_wide_gen.data_buf_reg_n_1_[6]\,
      Q(5) => \bus_wide_gen.data_buf_reg_n_1_[5]\,
      Q(4) => \bus_wide_gen.data_buf_reg_n_1_[4]\,
      Q(3) => \bus_wide_gen.data_buf_reg_n_1_[3]\,
      Q(2) => \bus_wide_gen.data_buf_reg_n_1_[2]\,
      Q(1) => \bus_wide_gen.data_buf_reg_n_1_[1]\,
      Q(0) => \bus_wide_gen.data_buf_reg_n_1_[0]\,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      load_p1 => load_p1,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => \bus_wide_gen.rdata_valid_t_reg_n_1\,
      \state_reg[0]_0\(0) => \state_reg[0]\(0)
    );
rs_rreq: entity work.system_fc_0_0_fc_W_m_axi_reg_slice
     port map (
      B_ARREADY => B_ARREADY,
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg[1]\(0),
      ap_clk => ap_clk,
      \data_p1_reg[30]_0\(30 downto 0) => rs2f_rreq_data(30 downto 0),
      \data_p2_reg[30]_0\(30 downto 0) => \data_p2_reg[30]\(30 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg,
      \state_reg[0]_0\(0) => rs2f_rreq_valid
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_1_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_1_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_1_[10]\,
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_1_[11]\,
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_1_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_1_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_1_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_1_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_1_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_1_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_1_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_1_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_1_[1]\,
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_1_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_1_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_1_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_1_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_1_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_1_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_1_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_1_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_1_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_1_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_1_[2]\,
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_1_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_1_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_1_[3]\,
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_1_[4]\,
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_1_[5]\,
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_1_[6]\,
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_1_[7]\,
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_1_[8]\,
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_1_[9]\,
      R => \bus_wide_gen.fifo_burst_n_31\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_1,
      CO(2) => sect_cnt0_carry_n_2,
      CO(1) => sect_cnt0_carry_n_3,
      CO(0) => sect_cnt0_carry_n_4,
      CYINIT => \sect_cnt_reg_n_1_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_1_[4]\,
      S(2) => \sect_cnt_reg_n_1_[3]\,
      S(1) => \sect_cnt_reg_n_1_[2]\,
      S(0) => \sect_cnt_reg_n_1_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_1,
      CO(3) => \sect_cnt0_carry__0_n_1\,
      CO(2) => \sect_cnt0_carry__0_n_2\,
      CO(1) => \sect_cnt0_carry__0_n_3\,
      CO(0) => \sect_cnt0_carry__0_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_1_[8]\,
      S(2) => \sect_cnt_reg_n_1_[7]\,
      S(1) => \sect_cnt_reg_n_1_[6]\,
      S(0) => \sect_cnt_reg_n_1_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_1\,
      CO(3) => \sect_cnt0_carry__1_n_1\,
      CO(2) => \sect_cnt0_carry__1_n_2\,
      CO(1) => \sect_cnt0_carry__1_n_3\,
      CO(0) => \sect_cnt0_carry__1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_1_[12]\,
      S(2) => \sect_cnt_reg_n_1_[11]\,
      S(1) => \sect_cnt_reg_n_1_[10]\,
      S(0) => \sect_cnt_reg_n_1_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_1\,
      CO(3) => \sect_cnt0_carry__2_n_1\,
      CO(2) => \sect_cnt0_carry__2_n_2\,
      CO(1) => \sect_cnt0_carry__2_n_3\,
      CO(0) => \sect_cnt0_carry__2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_1_[16]\,
      S(2) => \sect_cnt_reg_n_1_[15]\,
      S(1) => \sect_cnt_reg_n_1_[14]\,
      S(0) => \sect_cnt_reg_n_1_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_1\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_3\,
      CO(0) => \sect_cnt0_carry__3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_1_[19]\,
      S(1) => \sect_cnt_reg_n_1_[18]\,
      S(0) => \sect_cnt_reg_n_1_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_24,
      Q => \sect_cnt_reg_n_1_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_14,
      Q => \sect_cnt_reg_n_1_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_13,
      Q => \sect_cnt_reg_n_1_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_12,
      Q => \sect_cnt_reg_n_1_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_11,
      Q => \sect_cnt_reg_n_1_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_10,
      Q => \sect_cnt_reg_n_1_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_9,
      Q => \sect_cnt_reg_n_1_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_8,
      Q => \sect_cnt_reg_n_1_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_7,
      Q => \sect_cnt_reg_n_1_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_6,
      Q => \sect_cnt_reg_n_1_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_5,
      Q => \sect_cnt_reg_n_1_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_23,
      Q => \sect_cnt_reg_n_1_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_22,
      Q => \sect_cnt_reg_n_1_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_21,
      Q => \sect_cnt_reg_n_1_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_20,
      Q => \sect_cnt_reg_n_1_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_19,
      Q => \sect_cnt_reg_n_1_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_18,
      Q => \sect_cnt_reg_n_1_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_17,
      Q => \sect_cnt_reg_n_1_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_16,
      Q => \sect_cnt_reg_n_1_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_74,
      D => fifo_rreq_n_15,
      Q => \sect_cnt_reg_n_1_[9]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => \sect_end_buf_reg_n_1_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg_n_1_[2]\,
      I2 => \end_addr_buf_reg_n_1_[2]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[0]_i_1_n_1\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(1),
      I1 => \start_addr_buf_reg_n_1_[3]\,
      I2 => \end_addr_buf_reg_n_1_[3]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[1]_i_1_n_1\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(2),
      I1 => \start_addr_buf_reg_n_1_[4]\,
      I2 => \end_addr_buf_reg_n_1_[4]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[2]_i_1_n_1\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => \start_addr_buf_reg_n_1_[5]\,
      I2 => \end_addr_buf_reg_n_1_[5]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[3]_i_1_n_1\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(4),
      I1 => \start_addr_buf_reg_n_1_[6]\,
      I2 => \end_addr_buf_reg_n_1_[6]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[4]_i_1_n_1\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(5),
      I1 => \start_addr_buf_reg_n_1_[7]\,
      I2 => \end_addr_buf_reg_n_1_[7]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[5]_i_1_n_1\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(6),
      I1 => \start_addr_buf_reg_n_1_[8]\,
      I2 => \end_addr_buf_reg_n_1_[8]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[6]_i_1_n_1\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(7),
      I1 => \start_addr_buf_reg_n_1_[9]\,
      I2 => \end_addr_buf_reg_n_1_[9]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[7]_i_1_n_1\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(8),
      I1 => \start_addr_buf_reg_n_1_[10]\,
      I2 => \end_addr_buf_reg_n_1_[10]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[8]_i_1_n_1\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => \start_addr_buf_reg_n_1_[11]\,
      I2 => \end_addr_buf_reg_n_1_[11]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[9]_i_2_n_1\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[0]_i_1_n_1\,
      Q => \sect_len_buf_reg_n_1_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[1]_i_1_n_1\,
      Q => \sect_len_buf_reg_n_1_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[2]_i_1_n_1\,
      Q => \sect_len_buf_reg_n_1_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[3]_i_1_n_1\,
      Q => \sect_len_buf_reg_n_1_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[4]_i_1_n_1\,
      Q => \sect_len_buf_reg_n_1_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[5]_i_1_n_1\,
      Q => \sect_len_buf_reg_n_1_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[6]_i_1_n_1\,
      Q => \sect_len_buf_reg_n_1_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[7]_i_1_n_1\,
      Q => \sect_len_buf_reg_n_1_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[8]_i_1_n_1\,
      Q => \sect_len_buf_reg_n_1_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[9]_i_2_n_1\,
      Q => \sect_len_buf_reg_n_1_[9]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[10]\,
      Q => \start_addr_buf_reg_n_1_[10]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[11]\,
      Q => \start_addr_buf_reg_n_1_[11]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[12]\,
      Q => p_0_in_0(0),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[13]\,
      Q => p_0_in_0(1),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[14]\,
      Q => p_0_in_0(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[15]\,
      Q => p_0_in_0(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[16]\,
      Q => p_0_in_0(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[17]\,
      Q => p_0_in_0(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[18]\,
      Q => p_0_in_0(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[19]\,
      Q => p_0_in_0(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[1]\,
      Q => \start_addr_buf_reg_n_1_[1]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[20]\,
      Q => p_0_in_0(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[21]\,
      Q => p_0_in_0(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[22]\,
      Q => p_0_in_0(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[23]\,
      Q => p_0_in_0(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[24]\,
      Q => p_0_in_0(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[25]\,
      Q => p_0_in_0(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[26]\,
      Q => p_0_in_0(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[27]\,
      Q => p_0_in_0(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[28]\,
      Q => p_0_in_0(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[29]\,
      Q => p_0_in_0(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[2]\,
      Q => \start_addr_buf_reg_n_1_[2]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[30]\,
      Q => p_0_in_0(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[31]\,
      Q => p_0_in_0(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[3]\,
      Q => \start_addr_buf_reg_n_1_[3]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[4]\,
      Q => \start_addr_buf_reg_n_1_[4]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[5]\,
      Q => \start_addr_buf_reg_n_1_[5]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[6]\,
      Q => \start_addr_buf_reg_n_1_[6]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[7]\,
      Q => \start_addr_buf_reg_n_1_[7]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[8]\,
      Q => \start_addr_buf_reg_n_1_[8]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_1_[9]\,
      Q => \start_addr_buf_reg_n_1_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_55,
      Q => \start_addr_reg_n_1_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_54,
      Q => \start_addr_reg_n_1_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_53,
      Q => \start_addr_reg_n_1_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_52,
      Q => \start_addr_reg_n_1_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_51,
      Q => \start_addr_reg_n_1_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_50,
      Q => \start_addr_reg_n_1_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_49,
      Q => \start_addr_reg_n_1_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_48,
      Q => \start_addr_reg_n_1_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_47,
      Q => \start_addr_reg_n_1_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_1_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_64,
      Q => \start_addr_reg_n_1_[1]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_1_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_1_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_1_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_1_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_1_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_1_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_1_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_1_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_1_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_1_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_63,
      Q => \start_addr_reg_n_1_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_1_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_1_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_62,
      Q => \start_addr_reg_n_1_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_61,
      Q => \start_addr_reg_n_1_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_60,
      Q => \start_addr_reg_n_1_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_59,
      Q => \start_addr_reg_n_1_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_58,
      Q => \start_addr_reg_n_1_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_57,
      Q => \start_addr_reg_n_1_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_56,
      Q => \start_addr_reg_n_1_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_mul_mul_16s_16bkb is
  port (
    \select_ln340_1_reg_736[15]_i_8\ : out STD_LOGIC;
    p : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    select_ln340_1_reg_736 : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_0\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_1\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_2\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_3\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_4\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_5\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_6\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_7\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_8\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_9\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_10\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_11\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_12\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_13\ : out STD_LOGIC;
    \select_ln340_1_reg_736[15]_i_8_14\ : out STD_LOGIC;
    load_p1 : in STD_LOGIC;
    IN_addr_read_reg_7120 : in STD_LOGIC;
    load_p1_0 : in STD_LOGIC;
    r_V_2_reg_7260 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    select_ln340_1_reg_7360 : in STD_LOGIC;
    \select_ln340_1_reg_736_reg[15]\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln12_reg_702_pp0_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    I_WDATA : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \select_ln340_1_reg_736_reg[15]_i_9\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_mul_mul_16s_16bkb : entity is "fc_mul_mul_16s_16bkb";
end system_fc_0_0_fc_mul_mul_16s_16bkb;

architecture STRUCTURE of system_fc_0_0_fc_mul_mul_16s_16bkb is
begin
fc_mul_mul_16s_16bkb_DSP48_0_U: entity work.system_fc_0_0_fc_mul_mul_16s_16bkb_DSP48_0
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      IN_addr_read_reg_7120 => IN_addr_read_reg_7120,
      I_WDATA(14 downto 0) => I_WDATA(14 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      icmp_ln12_reg_702_pp0_iter3_reg => icmp_ln12_reg_702_pp0_iter3_reg,
      load_p1 => load_p1,
      load_p1_0 => load_p1_0,
      p_0 => p,
      r_V_2_reg_7260 => r_V_2_reg_7260,
      select_ln340_1_reg_736 => select_ln340_1_reg_736,
      select_ln340_1_reg_7360 => select_ln340_1_reg_7360,
      \select_ln340_1_reg_736[15]_i_8_0\ => \select_ln340_1_reg_736[15]_i_8\,
      \select_ln340_1_reg_736[15]_i_8_1\ => \select_ln340_1_reg_736[15]_i_8_0\,
      \select_ln340_1_reg_736[15]_i_8_10\ => \select_ln340_1_reg_736[15]_i_8_9\,
      \select_ln340_1_reg_736[15]_i_8_11\ => \select_ln340_1_reg_736[15]_i_8_10\,
      \select_ln340_1_reg_736[15]_i_8_12\ => \select_ln340_1_reg_736[15]_i_8_11\,
      \select_ln340_1_reg_736[15]_i_8_13\ => \select_ln340_1_reg_736[15]_i_8_12\,
      \select_ln340_1_reg_736[15]_i_8_14\ => \select_ln340_1_reg_736[15]_i_8_13\,
      \select_ln340_1_reg_736[15]_i_8_15\ => \select_ln340_1_reg_736[15]_i_8_14\,
      \select_ln340_1_reg_736[15]_i_8_2\ => \select_ln340_1_reg_736[15]_i_8_1\,
      \select_ln340_1_reg_736[15]_i_8_3\ => \select_ln340_1_reg_736[15]_i_8_2\,
      \select_ln340_1_reg_736[15]_i_8_4\ => \select_ln340_1_reg_736[15]_i_8_3\,
      \select_ln340_1_reg_736[15]_i_8_5\ => \select_ln340_1_reg_736[15]_i_8_4\,
      \select_ln340_1_reg_736[15]_i_8_6\ => \select_ln340_1_reg_736[15]_i_8_5\,
      \select_ln340_1_reg_736[15]_i_8_7\ => \select_ln340_1_reg_736[15]_i_8_6\,
      \select_ln340_1_reg_736[15]_i_8_8\ => \select_ln340_1_reg_736[15]_i_8_7\,
      \select_ln340_1_reg_736[15]_i_8_9\ => \select_ln340_1_reg_736[15]_i_8_8\,
      \select_ln340_1_reg_736_reg[15]\ => \select_ln340_1_reg_736_reg[15]\,
      \select_ln340_1_reg_736_reg[15]_i_9_0\ => \select_ln340_1_reg_736_reg[15]_i_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_B_m_axi is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_ARREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    full_n_reg : out STD_LOGIC;
    m_axi_B_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    W_ARREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_B_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_B_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    m_axi_B_ARREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_B_m_axi : entity is "fc_B_m_axi";
end system_fc_0_0_fc_B_m_axi;

architecture STRUCTURE of system_fc_0_0_fc_B_m_axi is
begin
bus_read: entity work.system_fc_0_0_fc_B_m_axi_read
     port map (
      ARLEN(3 downto 0) => \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0),
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      W_ARREADY => W_ARREADY,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\(0) => \ap_CS_fsm_reg[1]_1\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \data_p1_reg[15]\(15 downto 0) => \data_p1_reg[15]\(15 downto 0),
      \data_p2_reg[30]\(30 downto 0) => \data_p2_reg[30]\(30 downto 0),
      full_n_reg => full_n_reg,
      m_axi_B_ARADDR(29 downto 0) => m_axi_B_ARADDR(29 downto 0),
      m_axi_B_ARREADY => m_axi_B_ARREADY,
      m_axi_B_RRESP(1 downto 0) => m_axi_B_RRESP(1 downto 0),
      m_axi_B_RVALID => m_axi_B_RVALID,
      mem_reg(32 downto 0) => mem_reg(32 downto 0),
      s_ready_t_reg => B_ARREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_IN_r_m_axi is
  port (
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC;
    IN_r_ARVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln12_reg_702_reg[0]\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    m_axi_IN_r_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    load_p1 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    \data_p2_reg[0]_1\ : in STD_LOGIC;
    i_reg_686 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_reg_i_12__0\ : in STD_LOGIC;
    \mem_reg_i_12__0_0\ : in STD_LOGIC;
    \mem_reg_i_12__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IN_r_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_IN_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    m_axi_IN_r_ARREADY : in STD_LOGIC;
    IN_r_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_IN_r_m_axi : entity is "fc_IN_r_m_axi";
end system_fc_0_0_fc_IN_r_m_axi;

architecture STRUCTURE of system_fc_0_0_fc_IN_r_m_axi is
begin
bus_read: entity work.system_fc_0_0_fc_IN_r_m_axi_read
     port map (
      A(15 downto 0) => A(15 downto 0),
      ARLEN(3 downto 0) => \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0),
      D(0) => D(0),
      IN_r_RREADY => IN_r_RREADY,
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      \ap_CS_fsm_reg[8]_0\ => \ap_CS_fsm_reg[8]_0\,
      \ap_CS_fsm_reg[8]_1\ => \ap_CS_fsm_reg[8]_1\,
      \ap_CS_fsm_reg[8]_2\ => IN_r_ARVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \data_p2_reg[0]\ => \data_p2_reg[0]\,
      \data_p2_reg[0]_0\ => \data_p2_reg[0]_0\,
      \data_p2_reg[0]_1\ => \data_p2_reg[0]_1\,
      \data_p2_reg[30]\(30 downto 0) => \data_p2_reg[30]\(30 downto 0),
      full_n_reg => full_n_reg,
      i_reg_686(2 downto 0) => i_reg_686(2 downto 0),
      \icmp_ln12_reg_702_reg[0]\ => \icmp_ln12_reg_702_reg[0]\,
      load_p1 => load_p1,
      m_axi_IN_r_ARADDR(29 downto 0) => m_axi_IN_r_ARADDR(29 downto 0),
      m_axi_IN_r_ARREADY => m_axi_IN_r_ARREADY,
      m_axi_IN_r_RRESP(1 downto 0) => m_axi_IN_r_RRESP(1 downto 0),
      m_axi_IN_r_RVALID => m_axi_IN_r_RVALID,
      mem_reg(32 downto 0) => mem_reg(32 downto 0),
      \mem_reg_i_12__0\ => \mem_reg_i_12__0\,
      \mem_reg_i_12__0_0\ => \mem_reg_i_12__0_0\,
      \mem_reg_i_12__0_1\(0) => \mem_reg_i_12__0_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_OUT_r_m_axi is
  port (
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    select_ln340_1_reg_7360 : out STD_LOGIC;
    r_V_2_reg_7260 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    IN_r_RREADY : out STD_LOGIC;
    ap_block_pp0_stage0_subdone5_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    m_axi_OUT_r_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    j_reg_7060 : out STD_LOGIC;
    IN_addr_read_reg_7120 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_2\ : out STD_LOGIC;
    m_axi_OUT_r_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUT_r_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_AWVALID : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    m_axi_OUT_r_WLAST : out STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    icmp_ln12_reg_702_pp0_iter2_reg : in STD_LOGIC;
    \select_ln340_1_reg_736_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    icmp_ln12_1_reg_722_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln12_reg_702_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln12_1_reg_722_pp0_iter2_reg : in STD_LOGIC;
    \j_0_reg_253_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_4\ : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    icmp_ln12_1_reg_722_pp0_iter8_reg : in STD_LOGIC;
    m_axi_OUT_r_WREADY : in STD_LOGIC;
    m_axi_OUT_r_RVALID : in STD_LOGIC;
    icmp_ln12_reg_702_pp0_iter3_reg : in STD_LOGIC;
    \q_tmp_reg[15]\ : in STD_LOGIC;
    \p_Val2_s_reg_243_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I_WDATA : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \icmp_ln12_1_reg_722_reg[0]\ : in STD_LOGIC;
    \icmp_ln12_1_reg_722_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \data_p2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    m_axi_OUT_r_AWREADY : in STD_LOGIC;
    m_axi_OUT_r_BVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_OUT_r_m_axi : entity is "fc_OUT_r_m_axi";
end system_fc_0_0_fc_OUT_r_m_axi;

architecture STRUCTURE of system_fc_0_0_fc_OUT_r_m_axi is
  signal \^awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AWVALID_Dummy : STD_LOGIC;
  signal bus_write_n_72 : STD_LOGIC;
  signal bus_write_n_73 : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wreq_throttl_n_4 : STD_LOGIC;
  signal wreq_throttl_n_5 : STD_LOGIC;
  signal wreq_throttl_n_6 : STD_LOGIC;
  signal wreq_throttl_n_7 : STD_LOGIC;
begin
  AWLEN(3 downto 0) <= \^awlen\(3 downto 0);
bus_read: entity work.system_fc_0_0_fc_OUT_r_m_axi_read
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg => full_n_reg,
      m_axi_OUT_r_RVALID => m_axi_OUT_r_RVALID
    );
bus_write: entity work.system_fc_0_0_fc_OUT_r_m_axi_write
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(15) => \q_tmp_reg[15]\,
      D(14 downto 0) => I_WDATA(14 downto 0),
      E(0) => E(0),
      IN_addr_read_reg_7120 => IN_addr_read_reg_7120,
      IN_r_RREADY => IN_r_RREADY,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[15]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[15]_0\ => \ap_CS_fsm_reg[15]\,
      \ap_CS_fsm_reg[15]_1\ => \ap_CS_fsm_reg[15]_0\,
      \ap_CS_fsm_reg[15]_2\ => \ap_CS_fsm_reg[15]_1\,
      \ap_CS_fsm_reg[15]_3\ => \ap_CS_fsm_reg[15]_2\,
      \ap_CS_fsm_reg[15]_4\ => \ap_CS_fsm_reg[15]_3\,
      \ap_CS_fsm_reg[15]_5\ => \ap_CS_fsm_reg[15]_4\,
      ap_block_pp0_stage0_subdone5_in => ap_block_pp0_stage0_subdone5_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_1 => ap_rst_n_1,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.WVALID_Dummy_reg_0\ => \bus_wide_gen.WVALID_Dummy_reg\,
      \bus_wide_gen.WVALID_Dummy_reg_1\(0) => bus_write_n_72,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => bus_write_n_73,
      \could_multi_bursts.AWVALID_Dummy_reg_1\ => wreq_throttl_n_5,
      \could_multi_bursts.awlen_buf_reg[1]_0\(1 downto 0) => \p_0_in__1\(1 downto 0),
      \could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0) => \^awlen\(3 downto 0),
      \could_multi_bursts.loop_cnt_reg[0]_0\ => wreq_throttl_n_7,
      \could_multi_bursts.loop_cnt_reg[0]_1\ => wreq_throttl_n_4,
      \data_p2_reg[30]\(30 downto 0) => \data_p2_reg[30]\(30 downto 0),
      empty_n_reg => empty_n_reg,
      empty_n_reg_0 => empty_n_reg_0,
      full_n_reg => full_n_reg_0,
      icmp_ln12_1_reg_722_pp0_iter2_reg => icmp_ln12_1_reg_722_pp0_iter2_reg,
      icmp_ln12_1_reg_722_pp0_iter3_reg => icmp_ln12_1_reg_722_pp0_iter3_reg,
      icmp_ln12_1_reg_722_pp0_iter8_reg => icmp_ln12_1_reg_722_pp0_iter8_reg,
      \icmp_ln12_1_reg_722_reg[0]\ => \icmp_ln12_1_reg_722_reg[0]\,
      \icmp_ln12_1_reg_722_reg[0]_0\ => \icmp_ln12_1_reg_722_reg[0]_0\,
      icmp_ln12_reg_702_pp0_iter1_reg => icmp_ln12_reg_702_pp0_iter1_reg,
      icmp_ln12_reg_702_pp0_iter2_reg => icmp_ln12_reg_702_pp0_iter2_reg,
      icmp_ln12_reg_702_pp0_iter3_reg => icmp_ln12_reg_702_pp0_iter3_reg,
      \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(15 downto 0) => \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(15 downto 0),
      \j_0_reg_253_reg[0]\ => \j_0_reg_253_reg[0]\,
      j_reg_7060 => j_reg_7060,
      m_axi_OUT_r_AWADDR(29 downto 0) => m_axi_OUT_r_AWADDR(29 downto 0),
      m_axi_OUT_r_AWREADY => m_axi_OUT_r_AWREADY,
      m_axi_OUT_r_BVALID => m_axi_OUT_r_BVALID,
      m_axi_OUT_r_WDATA(31 downto 0) => m_axi_OUT_r_WDATA(31 downto 0),
      m_axi_OUT_r_WLAST => m_axi_OUT_r_WLAST,
      m_axi_OUT_r_WREADY => m_axi_OUT_r_WREADY,
      m_axi_OUT_r_WSTRB(3 downto 0) => m_axi_OUT_r_WSTRB(3 downto 0),
      \p_Val2_s_reg_243_reg[15]\(15 downto 0) => \p_Val2_s_reg_243_reg[15]\(15 downto 0),
      r_V_2_reg_7260 => r_V_2_reg_7260,
      select_ln340_1_reg_7360 => select_ln340_1_reg_7360,
      \select_ln340_1_reg_736_reg[0]\ => \select_ln340_1_reg_736_reg[0]\,
      \throttl_cnt_reg[1]\(1 downto 0) => throttl_cnt_reg(1 downto 0),
      \throttl_cnt_reg[7]\ => wreq_throttl_n_6
    );
wreq_throttl: entity work.system_fc_0_0_fc_OUT_r_m_axi_throttl
     port map (
      AWLEN(1 downto 0) => \^awlen\(3 downto 2),
      AWVALID_Dummy => AWVALID_Dummy,
      D(1 downto 0) => \p_0_in__1\(1 downto 0),
      E(0) => bus_write_n_72,
      Q(1 downto 0) => throttl_cnt_reg(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axi_OUT_r_AWREADY => m_axi_OUT_r_AWREADY,
      m_axi_OUT_r_AWREADY_0 => wreq_throttl_n_5,
      m_axi_OUT_r_AWVALID => m_axi_OUT_r_AWVALID,
      \throttl_cnt_reg[1]_0\ => wreq_throttl_n_4,
      \throttl_cnt_reg[2]_0\ => bus_write_n_73,
      \throttl_cnt_reg[4]_0\ => wreq_throttl_n_6,
      \throttl_cnt_reg[6]_0\ => wreq_throttl_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc_W_m_axi is
  port (
    full_n_reg : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    W_ARREADY : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p1 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_W_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_W_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_W_ARREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_ARREADY : in STD_LOGIC;
    IN_r_RREADY : in STD_LOGIC;
    \data_p2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc_W_m_axi : entity is "fc_W_m_axi";
end system_fc_0_0_fc_W_m_axi;

architecture STRUCTURE of system_fc_0_0_fc_W_m_axi is
begin
bus_read: entity work.system_fc_0_0_fc_W_m_axi_read
     port map (
      B(15 downto 0) => B(15 downto 0),
      B_ARREADY => B_ARREADY,
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      IN_r_RREADY => IN_r_RREADY,
      Q(0) => Q(0),
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg[1]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) => \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0),
      \data_p2_reg[30]\(30 downto 0) => \data_p2_reg[30]\(30 downto 0),
      full_n_reg => full_n_reg,
      load_p1 => load_p1,
      m_axi_W_ARADDR(29 downto 0) => m_axi_W_ARADDR(29 downto 0),
      m_axi_W_ARREADY => m_axi_W_ARREADY,
      m_axi_W_RRESP(1 downto 0) => m_axi_W_RRESP(1 downto 0),
      m_axi_W_RVALID => m_axi_W_RVALID,
      s_ready_t_reg => W_ARREADY,
      \state_reg[0]\(0) => \state_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0_fc is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_IN_r_AWVALID : out STD_LOGIC;
    m_axi_IN_r_AWREADY : in STD_LOGIC;
    m_axi_IN_r_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IN_r_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IN_r_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_IN_r_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IN_r_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IN_r_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IN_r_WVALID : out STD_LOGIC;
    m_axi_IN_r_WREADY : in STD_LOGIC;
    m_axi_IN_r_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IN_r_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_WLAST : out STD_LOGIC;
    m_axi_IN_r_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IN_r_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IN_r_ARVALID : out STD_LOGIC;
    m_axi_IN_r_ARREADY : in STD_LOGIC;
    m_axi_IN_r_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IN_r_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IN_r_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_IN_r_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IN_r_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IN_r_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IN_r_RVALID : in STD_LOGIC;
    m_axi_IN_r_RREADY : out STD_LOGIC;
    m_axi_IN_r_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IN_r_RLAST : in STD_LOGIC;
    m_axi_IN_r_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IN_r_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IN_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_BVALID : in STD_LOGIC;
    m_axi_IN_r_BREADY : out STD_LOGIC;
    m_axi_IN_r_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_IN_r_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_W_AWVALID : out STD_LOGIC;
    m_axi_W_AWREADY : in STD_LOGIC;
    m_axi_W_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_W_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_W_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_W_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_W_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_W_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_W_WVALID : out STD_LOGIC;
    m_axi_W_WREADY : in STD_LOGIC;
    m_axi_W_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_W_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_WLAST : out STD_LOGIC;
    m_axi_W_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_W_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_W_ARVALID : out STD_LOGIC;
    m_axi_W_ARREADY : in STD_LOGIC;
    m_axi_W_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_W_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_W_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_W_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_W_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_W_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_W_RVALID : in STD_LOGIC;
    m_axi_W_RREADY : out STD_LOGIC;
    m_axi_W_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_W_RLAST : in STD_LOGIC;
    m_axi_W_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_W_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_W_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_BVALID : in STD_LOGIC;
    m_axi_W_BREADY : out STD_LOGIC;
    m_axi_W_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_W_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_B_AWVALID : out STD_LOGIC;
    m_axi_B_AWREADY : in STD_LOGIC;
    m_axi_B_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_B_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_B_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_B_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_B_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_B_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_B_WVALID : out STD_LOGIC;
    m_axi_B_WREADY : in STD_LOGIC;
    m_axi_B_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_B_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_WLAST : out STD_LOGIC;
    m_axi_B_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_B_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_B_ARVALID : out STD_LOGIC;
    m_axi_B_ARREADY : in STD_LOGIC;
    m_axi_B_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_B_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_B_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_B_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_B_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_B_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_B_RVALID : in STD_LOGIC;
    m_axi_B_RREADY : out STD_LOGIC;
    m_axi_B_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_B_RLAST : in STD_LOGIC;
    m_axi_B_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_B_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_B_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_BVALID : in STD_LOGIC;
    m_axi_B_BREADY : out STD_LOGIC;
    m_axi_B_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_B_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUT_r_AWVALID : out STD_LOGIC;
    m_axi_OUT_r_AWREADY : in STD_LOGIC;
    m_axi_OUT_r_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUT_r_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUT_r_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_OUT_r_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUT_r_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUT_r_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUT_r_WVALID : out STD_LOGIC;
    m_axi_OUT_r_WREADY : in STD_LOGIC;
    m_axi_OUT_r_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUT_r_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_WLAST : out STD_LOGIC;
    m_axi_OUT_r_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUT_r_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUT_r_ARVALID : out STD_LOGIC;
    m_axi_OUT_r_ARREADY : in STD_LOGIC;
    m_axi_OUT_r_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUT_r_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUT_r_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_OUT_r_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUT_r_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUT_r_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUT_r_RVALID : in STD_LOGIC;
    m_axi_OUT_r_RREADY : out STD_LOGIC;
    m_axi_OUT_r_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUT_r_RLAST : in STD_LOGIC;
    m_axi_OUT_r_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUT_r_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUT_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_BVALID : in STD_LOGIC;
    m_axi_OUT_r_BREADY : out STD_LOGIC;
    m_axi_OUT_r_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUT_r_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_B_ADDR_WIDTH : integer;
  attribute C_M_AXI_B_ADDR_WIDTH of system_fc_0_0_fc : entity is 32;
  attribute C_M_AXI_B_ARUSER_WIDTH : integer;
  attribute C_M_AXI_B_ARUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_B_AWUSER_WIDTH : integer;
  attribute C_M_AXI_B_AWUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_B_BUSER_WIDTH : integer;
  attribute C_M_AXI_B_BUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_B_CACHE_VALUE : integer;
  attribute C_M_AXI_B_CACHE_VALUE of system_fc_0_0_fc : entity is 3;
  attribute C_M_AXI_B_DATA_WIDTH : integer;
  attribute C_M_AXI_B_DATA_WIDTH of system_fc_0_0_fc : entity is 32;
  attribute C_M_AXI_B_ID_WIDTH : integer;
  attribute C_M_AXI_B_ID_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_B_PROT_VALUE : integer;
  attribute C_M_AXI_B_PROT_VALUE of system_fc_0_0_fc : entity is 0;
  attribute C_M_AXI_B_RUSER_WIDTH : integer;
  attribute C_M_AXI_B_RUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_B_USER_VALUE : integer;
  attribute C_M_AXI_B_USER_VALUE of system_fc_0_0_fc : entity is 0;
  attribute C_M_AXI_B_WSTRB_WIDTH : integer;
  attribute C_M_AXI_B_WSTRB_WIDTH of system_fc_0_0_fc : entity is 4;
  attribute C_M_AXI_B_WUSER_WIDTH : integer;
  attribute C_M_AXI_B_WUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of system_fc_0_0_fc : entity is 32;
  attribute C_M_AXI_IN_R_ADDR_WIDTH : integer;
  attribute C_M_AXI_IN_R_ADDR_WIDTH of system_fc_0_0_fc : entity is 32;
  attribute C_M_AXI_IN_R_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IN_R_ARUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_IN_R_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IN_R_AWUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_IN_R_BUSER_WIDTH : integer;
  attribute C_M_AXI_IN_R_BUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_IN_R_CACHE_VALUE : integer;
  attribute C_M_AXI_IN_R_CACHE_VALUE of system_fc_0_0_fc : entity is 3;
  attribute C_M_AXI_IN_R_DATA_WIDTH : integer;
  attribute C_M_AXI_IN_R_DATA_WIDTH of system_fc_0_0_fc : entity is 32;
  attribute C_M_AXI_IN_R_ID_WIDTH : integer;
  attribute C_M_AXI_IN_R_ID_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_IN_R_PROT_VALUE : integer;
  attribute C_M_AXI_IN_R_PROT_VALUE of system_fc_0_0_fc : entity is 0;
  attribute C_M_AXI_IN_R_RUSER_WIDTH : integer;
  attribute C_M_AXI_IN_R_RUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_IN_R_USER_VALUE : integer;
  attribute C_M_AXI_IN_R_USER_VALUE of system_fc_0_0_fc : entity is 0;
  attribute C_M_AXI_IN_R_WSTRB_WIDTH : integer;
  attribute C_M_AXI_IN_R_WSTRB_WIDTH of system_fc_0_0_fc : entity is 4;
  attribute C_M_AXI_IN_R_WUSER_WIDTH : integer;
  attribute C_M_AXI_IN_R_WUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_OUT_R_ADDR_WIDTH : integer;
  attribute C_M_AXI_OUT_R_ADDR_WIDTH of system_fc_0_0_fc : entity is 32;
  attribute C_M_AXI_OUT_R_ARUSER_WIDTH : integer;
  attribute C_M_AXI_OUT_R_ARUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_OUT_R_AWUSER_WIDTH : integer;
  attribute C_M_AXI_OUT_R_AWUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_OUT_R_BUSER_WIDTH : integer;
  attribute C_M_AXI_OUT_R_BUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_OUT_R_CACHE_VALUE : integer;
  attribute C_M_AXI_OUT_R_CACHE_VALUE of system_fc_0_0_fc : entity is 3;
  attribute C_M_AXI_OUT_R_DATA_WIDTH : integer;
  attribute C_M_AXI_OUT_R_DATA_WIDTH of system_fc_0_0_fc : entity is 32;
  attribute C_M_AXI_OUT_R_ID_WIDTH : integer;
  attribute C_M_AXI_OUT_R_ID_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_OUT_R_PROT_VALUE : integer;
  attribute C_M_AXI_OUT_R_PROT_VALUE of system_fc_0_0_fc : entity is 0;
  attribute C_M_AXI_OUT_R_RUSER_WIDTH : integer;
  attribute C_M_AXI_OUT_R_RUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_OUT_R_USER_VALUE : integer;
  attribute C_M_AXI_OUT_R_USER_VALUE of system_fc_0_0_fc : entity is 0;
  attribute C_M_AXI_OUT_R_WSTRB_WIDTH : integer;
  attribute C_M_AXI_OUT_R_WSTRB_WIDTH of system_fc_0_0_fc : entity is 4;
  attribute C_M_AXI_OUT_R_WUSER_WIDTH : integer;
  attribute C_M_AXI_OUT_R_WUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of system_fc_0_0_fc : entity is 4;
  attribute C_M_AXI_W_ADDR_WIDTH : integer;
  attribute C_M_AXI_W_ADDR_WIDTH of system_fc_0_0_fc : entity is 32;
  attribute C_M_AXI_W_ARUSER_WIDTH : integer;
  attribute C_M_AXI_W_ARUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_W_AWUSER_WIDTH : integer;
  attribute C_M_AXI_W_AWUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_W_BUSER_WIDTH : integer;
  attribute C_M_AXI_W_BUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_W_CACHE_VALUE : integer;
  attribute C_M_AXI_W_CACHE_VALUE of system_fc_0_0_fc : entity is 3;
  attribute C_M_AXI_W_DATA_WIDTH : integer;
  attribute C_M_AXI_W_DATA_WIDTH of system_fc_0_0_fc : entity is 32;
  attribute C_M_AXI_W_ID_WIDTH : integer;
  attribute C_M_AXI_W_ID_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_W_PROT_VALUE : integer;
  attribute C_M_AXI_W_PROT_VALUE of system_fc_0_0_fc : entity is 0;
  attribute C_M_AXI_W_RUSER_WIDTH : integer;
  attribute C_M_AXI_W_RUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_M_AXI_W_USER_VALUE : integer;
  attribute C_M_AXI_W_USER_VALUE of system_fc_0_0_fc : entity is 0;
  attribute C_M_AXI_W_WSTRB_WIDTH : integer;
  attribute C_M_AXI_W_WSTRB_WIDTH of system_fc_0_0_fc : entity is 4;
  attribute C_M_AXI_W_WUSER_WIDTH : integer;
  attribute C_M_AXI_W_WUSER_WIDTH of system_fc_0_0_fc : entity is 1;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of system_fc_0_0_fc : entity is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of system_fc_0_0_fc : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of system_fc_0_0_fc : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of system_fc_0_0_fc : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of system_fc_0_0_fc : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_fc_0_0_fc : entity is "fc";
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of system_fc_0_0_fc : entity is "17'b01000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of system_fc_0_0_fc : entity is "17'b00000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of system_fc_0_0_fc : entity is "17'b00000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of system_fc_0_0_fc : entity is "17'b00000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of system_fc_0_0_fc : entity is "17'b00000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of system_fc_0_0_fc : entity is "17'b00001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of system_fc_0_0_fc : entity is "17'b00010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of system_fc_0_0_fc : entity is "17'b00100000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of system_fc_0_0_fc : entity is "17'b00000000000000010";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of system_fc_0_0_fc : entity is "17'b10000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of system_fc_0_0_fc : entity is "17'b00000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of system_fc_0_0_fc : entity is "17'b00000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of system_fc_0_0_fc : entity is "17'b00000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of system_fc_0_0_fc : entity is "17'b00000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of system_fc_0_0_fc : entity is "17'b00000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of system_fc_0_0_fc : entity is "17'b00000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of system_fc_0_0_fc : entity is "17'b00000000100000000";
  attribute hls_module : string;
  attribute hls_module of system_fc_0_0_fc : entity is "yes";
end system_fc_0_0_fc;

architecture STRUCTURE of system_fc_0_0_fc is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal B_ARREADY : STD_LOGIC;
  signal B_ARVALID : STD_LOGIC;
  signal B_RDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal B_RREADY : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[0]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[10]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[11]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[12]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[13]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[14]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[15]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[16]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[17]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[18]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[19]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[1]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[20]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[21]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[22]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[23]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[24]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[25]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[26]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[27]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[28]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[29]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[2]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[30]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[3]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[4]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[5]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[6]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[7]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[8]\ : STD_LOGIC;
  signal \B_addr_reg_660_reg_n_1_[9]\ : STD_LOGIC;
  signal IN_addr_read_reg_7120 : STD_LOGIC;
  signal IN_addr_reg_672 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal IN_r_ARVALID : STD_LOGIC;
  signal IN_r_RREADY : STD_LOGIC;
  signal OUT_addr_reg_691 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \OUT_addr_reg_691[3]_i_2_n_1\ : STD_LOGIC;
  signal \OUT_addr_reg_691[3]_i_3_n_1\ : STD_LOGIC;
  signal \OUT_addr_reg_691[3]_i_4_n_1\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \OUT_addr_reg_691_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal W_ARREADY : STD_LOGIC;
  signal W_RVALID : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[0]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[10]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[11]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[12]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[13]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[14]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[15]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[16]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[17]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[18]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[19]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[1]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[20]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[21]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[22]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[23]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[24]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[25]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[26]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[27]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[28]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[29]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[2]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[30]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[3]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[4]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[5]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[6]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[7]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[8]\ : STD_LOGIC;
  signal \W_addr_reg_666_reg_n_1_[9]\ : STD_LOGIC;
  signal add_ln203_fu_353_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \ap_CS_fsm[15]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_10_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_11_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_12_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_13_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_6_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_7_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_8_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_9_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_1\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone5_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9_reg_n_1 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal bias_V : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \bus_read/rs_rdata/load_p1\ : STD_LOGIC;
  signal \bus_read/rs_rdata/load_p1_0\ : STD_LOGIC;
  signal \bus_read/rs_rreq/load_p2\ : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_1 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_2 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_3 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_44 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_45 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_46 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_47 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_48 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_49 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_50 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_51 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_52 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_53 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_54 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_55 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_56 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_57 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_58 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_59 : STD_LOGIC;
  signal fc_IN_r_m_axi_U_n_6 : STD_LOGIC;
  signal fc_OUT_r_m_axi_U_n_1 : STD_LOGIC;
  signal fc_OUT_r_m_axi_U_n_2 : STD_LOGIC;
  signal fc_OUT_r_m_axi_U_n_3 : STD_LOGIC;
  signal fc_OUT_r_m_axi_U_n_47 : STD_LOGIC;
  signal fc_OUT_r_m_axi_U_n_64 : STD_LOGIC;
  signal fc_OUT_r_m_axi_U_n_67 : STD_LOGIC;
  signal fc_OUT_r_m_axi_U_n_68 : STD_LOGIC;
  signal fc_OUT_r_m_axi_U_n_69 : STD_LOGIC;
  signal fc_W_m_axi_U_n_10 : STD_LOGIC;
  signal fc_W_m_axi_U_n_11 : STD_LOGIC;
  signal fc_W_m_axi_U_n_12 : STD_LOGIC;
  signal fc_W_m_axi_U_n_13 : STD_LOGIC;
  signal fc_W_m_axi_U_n_14 : STD_LOGIC;
  signal fc_W_m_axi_U_n_15 : STD_LOGIC;
  signal fc_W_m_axi_U_n_16 : STD_LOGIC;
  signal fc_W_m_axi_U_n_17 : STD_LOGIC;
  signal fc_W_m_axi_U_n_18 : STD_LOGIC;
  signal fc_W_m_axi_U_n_19 : STD_LOGIC;
  signal fc_W_m_axi_U_n_20 : STD_LOGIC;
  signal fc_W_m_axi_U_n_21 : STD_LOGIC;
  signal fc_W_m_axi_U_n_22 : STD_LOGIC;
  signal fc_W_m_axi_U_n_7 : STD_LOGIC;
  signal fc_W_m_axi_U_n_8 : STD_LOGIC;
  signal fc_W_m_axi_U_n_9 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_1 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_10 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_11 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_12 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_13 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_14 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_15 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_16 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_17 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_18 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_19 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_2 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_20 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_21 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_22 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_3 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_4 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_8 : STD_LOGIC;
  signal fc_mul_mul_16s_16bkb_U1_n_9 : STD_LOGIC;
  signal \i_0_reg_232[0]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_232[1]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_232[2]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_232_reg_n_1_[0]\ : STD_LOGIC;
  signal \i_0_reg_232_reg_n_1_[1]\ : STD_LOGIC;
  signal \i_0_reg_232_reg_n_1_[2]\ : STD_LOGIC;
  signal i_reg_686 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \icmp_ln12_1_reg_722[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln12_1_reg_722[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln12_1_reg_722[0]_i_4_n_1\ : STD_LOGIC;
  signal icmp_ln12_1_reg_722_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln12_1_reg_722_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln12_1_reg_722_pp0_iter7_reg_reg[0]_srl4_n_1\ : STD_LOGIC;
  signal icmp_ln12_1_reg_722_pp0_iter8_reg : STD_LOGIC;
  signal \icmp_ln12_1_reg_722_reg_n_1_[0]\ : STD_LOGIC;
  signal icmp_ln12_reg_702_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln12_reg_702_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln12_reg_702_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln12_reg_702_reg_n_1_[0]\ : STD_LOGIC;
  signal in_V : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal j_0_reg_253 : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[0]\ : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[10]\ : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[11]\ : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[12]\ : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[1]\ : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[2]\ : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[3]\ : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[4]\ : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[5]\ : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[6]\ : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[7]\ : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[8]\ : STD_LOGIC;
  signal \j_0_reg_253_reg_n_1_[9]\ : STD_LOGIC;
  signal j_reg_7060 : STD_LOGIC;
  signal \j_reg_706[0]_i_3_n_1\ : STD_LOGIC;
  signal \j_reg_706[0]_i_4_n_1\ : STD_LOGIC;
  signal \j_reg_706[0]_i_5_n_1\ : STD_LOGIC;
  signal \j_reg_706[0]_i_6_n_1\ : STD_LOGIC;
  signal \j_reg_706[12]_i_2_n_1\ : STD_LOGIC;
  signal \j_reg_706[4]_i_2_n_1\ : STD_LOGIC;
  signal \j_reg_706[4]_i_3_n_1\ : STD_LOGIC;
  signal \j_reg_706[4]_i_4_n_1\ : STD_LOGIC;
  signal \j_reg_706[4]_i_5_n_1\ : STD_LOGIC;
  signal \j_reg_706[8]_i_2_n_1\ : STD_LOGIC;
  signal \j_reg_706[8]_i_3_n_1\ : STD_LOGIC;
  signal \j_reg_706[8]_i_4_n_1\ : STD_LOGIC;
  signal \j_reg_706[8]_i_5_n_1\ : STD_LOGIC;
  signal j_reg_706_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \j_reg_706_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \j_reg_706_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \j_reg_706_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \j_reg_706_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \j_reg_706_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \j_reg_706_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \j_reg_706_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \j_reg_706_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \j_reg_706_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_706_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \j_reg_706_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_706_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_706_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_706_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_706_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_706_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_706_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_706_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \j_reg_706_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_706_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_706_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_706_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_706_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_706_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_706_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal lhs_V_fu_398_p3 : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \^m_axi_b_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_b_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_in_r_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_in_r_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_out_r_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_out_r_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_w_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_w_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_V : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_s_reg_243 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_cast11_reg_678 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal r_V_2_reg_7260 : STD_LOGIC;
  signal select_ln340_1_reg_736 : STD_LOGIC;
  signal select_ln340_1_reg_7360 : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_15_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736[15]_i_6_n_1\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[0]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[10]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[11]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[12]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[13]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[14]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[15]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[1]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[2]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[3]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[4]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[5]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[6]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[7]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[8]\ : STD_LOGIC;
  signal \select_ln340_1_reg_736_reg_n_1_[9]\ : STD_LOGIC;
  signal tmp_3_reg_655 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_9_fu_524_p3 : STD_LOGIC;
  signal tmp_V_3_fu_423_p4 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal tmp_V_reg_697 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal weight_V : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_OUT_addr_reg_691_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_OUT_addr_reg_691_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_j_reg_706_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_706_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_10\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_13\ : label is "soft_lutpair414";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln12_1_reg_722_pp0_iter7_reg_reg[0]_srl4\ : label is "inst/\icmp_ln12_1_reg_722_pp0_iter7_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \icmp_ln12_1_reg_722_pp0_iter7_reg_reg[0]_srl4\ : label is "inst/\icmp_ln12_1_reg_722_pp0_iter7_reg_reg[0]_srl4 ";
begin
  m_axi_B_ARADDR(31 downto 2) <= \^m_axi_b_araddr\(31 downto 2);
  m_axi_B_ARADDR(1) <= \<const0>\;
  m_axi_B_ARADDR(0) <= \<const0>\;
  m_axi_B_ARBURST(1) <= \<const0>\;
  m_axi_B_ARBURST(0) <= \<const1>\;
  m_axi_B_ARCACHE(3) <= \<const0>\;
  m_axi_B_ARCACHE(2) <= \<const0>\;
  m_axi_B_ARCACHE(1) <= \<const1>\;
  m_axi_B_ARCACHE(0) <= \<const1>\;
  m_axi_B_ARID(0) <= \<const0>\;
  m_axi_B_ARLEN(7) <= \<const0>\;
  m_axi_B_ARLEN(6) <= \<const0>\;
  m_axi_B_ARLEN(5) <= \<const0>\;
  m_axi_B_ARLEN(4) <= \<const0>\;
  m_axi_B_ARLEN(3 downto 0) <= \^m_axi_b_arlen\(3 downto 0);
  m_axi_B_ARLOCK(1) <= \<const0>\;
  m_axi_B_ARLOCK(0) <= \<const0>\;
  m_axi_B_ARPROT(2) <= \<const0>\;
  m_axi_B_ARPROT(1) <= \<const0>\;
  m_axi_B_ARPROT(0) <= \<const0>\;
  m_axi_B_ARQOS(3) <= \<const0>\;
  m_axi_B_ARQOS(2) <= \<const0>\;
  m_axi_B_ARQOS(1) <= \<const0>\;
  m_axi_B_ARQOS(0) <= \<const0>\;
  m_axi_B_ARREGION(3) <= \<const0>\;
  m_axi_B_ARREGION(2) <= \<const0>\;
  m_axi_B_ARREGION(1) <= \<const0>\;
  m_axi_B_ARREGION(0) <= \<const0>\;
  m_axi_B_ARSIZE(2) <= \<const0>\;
  m_axi_B_ARSIZE(1) <= \<const1>\;
  m_axi_B_ARSIZE(0) <= \<const0>\;
  m_axi_B_ARUSER(0) <= \<const0>\;
  m_axi_B_AWADDR(31) <= \<const0>\;
  m_axi_B_AWADDR(30) <= \<const0>\;
  m_axi_B_AWADDR(29) <= \<const0>\;
  m_axi_B_AWADDR(28) <= \<const0>\;
  m_axi_B_AWADDR(27) <= \<const0>\;
  m_axi_B_AWADDR(26) <= \<const0>\;
  m_axi_B_AWADDR(25) <= \<const0>\;
  m_axi_B_AWADDR(24) <= \<const0>\;
  m_axi_B_AWADDR(23) <= \<const0>\;
  m_axi_B_AWADDR(22) <= \<const0>\;
  m_axi_B_AWADDR(21) <= \<const0>\;
  m_axi_B_AWADDR(20) <= \<const0>\;
  m_axi_B_AWADDR(19) <= \<const0>\;
  m_axi_B_AWADDR(18) <= \<const0>\;
  m_axi_B_AWADDR(17) <= \<const0>\;
  m_axi_B_AWADDR(16) <= \<const0>\;
  m_axi_B_AWADDR(15) <= \<const0>\;
  m_axi_B_AWADDR(14) <= \<const0>\;
  m_axi_B_AWADDR(13) <= \<const0>\;
  m_axi_B_AWADDR(12) <= \<const0>\;
  m_axi_B_AWADDR(11) <= \<const0>\;
  m_axi_B_AWADDR(10) <= \<const0>\;
  m_axi_B_AWADDR(9) <= \<const0>\;
  m_axi_B_AWADDR(8) <= \<const0>\;
  m_axi_B_AWADDR(7) <= \<const0>\;
  m_axi_B_AWADDR(6) <= \<const0>\;
  m_axi_B_AWADDR(5) <= \<const0>\;
  m_axi_B_AWADDR(4) <= \<const0>\;
  m_axi_B_AWADDR(3) <= \<const0>\;
  m_axi_B_AWADDR(2) <= \<const0>\;
  m_axi_B_AWADDR(1) <= \<const0>\;
  m_axi_B_AWADDR(0) <= \<const0>\;
  m_axi_B_AWBURST(1) <= \<const0>\;
  m_axi_B_AWBURST(0) <= \<const1>\;
  m_axi_B_AWCACHE(3) <= \<const0>\;
  m_axi_B_AWCACHE(2) <= \<const0>\;
  m_axi_B_AWCACHE(1) <= \<const1>\;
  m_axi_B_AWCACHE(0) <= \<const1>\;
  m_axi_B_AWID(0) <= \<const0>\;
  m_axi_B_AWLEN(7) <= \<const0>\;
  m_axi_B_AWLEN(6) <= \<const0>\;
  m_axi_B_AWLEN(5) <= \<const0>\;
  m_axi_B_AWLEN(4) <= \<const0>\;
  m_axi_B_AWLEN(3) <= \<const0>\;
  m_axi_B_AWLEN(2) <= \<const0>\;
  m_axi_B_AWLEN(1) <= \<const0>\;
  m_axi_B_AWLEN(0) <= \<const0>\;
  m_axi_B_AWLOCK(1) <= \<const0>\;
  m_axi_B_AWLOCK(0) <= \<const0>\;
  m_axi_B_AWPROT(2) <= \<const0>\;
  m_axi_B_AWPROT(1) <= \<const0>\;
  m_axi_B_AWPROT(0) <= \<const0>\;
  m_axi_B_AWQOS(3) <= \<const0>\;
  m_axi_B_AWQOS(2) <= \<const0>\;
  m_axi_B_AWQOS(1) <= \<const0>\;
  m_axi_B_AWQOS(0) <= \<const0>\;
  m_axi_B_AWREGION(3) <= \<const0>\;
  m_axi_B_AWREGION(2) <= \<const0>\;
  m_axi_B_AWREGION(1) <= \<const0>\;
  m_axi_B_AWREGION(0) <= \<const0>\;
  m_axi_B_AWSIZE(2) <= \<const0>\;
  m_axi_B_AWSIZE(1) <= \<const1>\;
  m_axi_B_AWSIZE(0) <= \<const0>\;
  m_axi_B_AWUSER(0) <= \<const0>\;
  m_axi_B_AWVALID <= \<const0>\;
  m_axi_B_BREADY <= \<const1>\;
  m_axi_B_WDATA(31) <= \<const0>\;
  m_axi_B_WDATA(30) <= \<const0>\;
  m_axi_B_WDATA(29) <= \<const0>\;
  m_axi_B_WDATA(28) <= \<const0>\;
  m_axi_B_WDATA(27) <= \<const0>\;
  m_axi_B_WDATA(26) <= \<const0>\;
  m_axi_B_WDATA(25) <= \<const0>\;
  m_axi_B_WDATA(24) <= \<const0>\;
  m_axi_B_WDATA(23) <= \<const0>\;
  m_axi_B_WDATA(22) <= \<const0>\;
  m_axi_B_WDATA(21) <= \<const0>\;
  m_axi_B_WDATA(20) <= \<const0>\;
  m_axi_B_WDATA(19) <= \<const0>\;
  m_axi_B_WDATA(18) <= \<const0>\;
  m_axi_B_WDATA(17) <= \<const0>\;
  m_axi_B_WDATA(16) <= \<const0>\;
  m_axi_B_WDATA(15) <= \<const0>\;
  m_axi_B_WDATA(14) <= \<const0>\;
  m_axi_B_WDATA(13) <= \<const0>\;
  m_axi_B_WDATA(12) <= \<const0>\;
  m_axi_B_WDATA(11) <= \<const0>\;
  m_axi_B_WDATA(10) <= \<const0>\;
  m_axi_B_WDATA(9) <= \<const0>\;
  m_axi_B_WDATA(8) <= \<const0>\;
  m_axi_B_WDATA(7) <= \<const0>\;
  m_axi_B_WDATA(6) <= \<const0>\;
  m_axi_B_WDATA(5) <= \<const0>\;
  m_axi_B_WDATA(4) <= \<const0>\;
  m_axi_B_WDATA(3) <= \<const0>\;
  m_axi_B_WDATA(2) <= \<const0>\;
  m_axi_B_WDATA(1) <= \<const0>\;
  m_axi_B_WDATA(0) <= \<const0>\;
  m_axi_B_WID(0) <= \<const0>\;
  m_axi_B_WLAST <= \<const0>\;
  m_axi_B_WSTRB(3) <= \<const0>\;
  m_axi_B_WSTRB(2) <= \<const0>\;
  m_axi_B_WSTRB(1) <= \<const0>\;
  m_axi_B_WSTRB(0) <= \<const0>\;
  m_axi_B_WUSER(0) <= \<const0>\;
  m_axi_B_WVALID <= \<const0>\;
  m_axi_IN_r_ARADDR(31 downto 2) <= \^m_axi_in_r_araddr\(31 downto 2);
  m_axi_IN_r_ARADDR(1) <= \<const0>\;
  m_axi_IN_r_ARADDR(0) <= \<const0>\;
  m_axi_IN_r_ARBURST(1) <= \<const0>\;
  m_axi_IN_r_ARBURST(0) <= \<const1>\;
  m_axi_IN_r_ARCACHE(3) <= \<const0>\;
  m_axi_IN_r_ARCACHE(2) <= \<const0>\;
  m_axi_IN_r_ARCACHE(1) <= \<const1>\;
  m_axi_IN_r_ARCACHE(0) <= \<const1>\;
  m_axi_IN_r_ARID(0) <= \<const0>\;
  m_axi_IN_r_ARLEN(7) <= \<const0>\;
  m_axi_IN_r_ARLEN(6) <= \<const0>\;
  m_axi_IN_r_ARLEN(5) <= \<const0>\;
  m_axi_IN_r_ARLEN(4) <= \<const0>\;
  m_axi_IN_r_ARLEN(3 downto 0) <= \^m_axi_in_r_arlen\(3 downto 0);
  m_axi_IN_r_ARLOCK(1) <= \<const0>\;
  m_axi_IN_r_ARLOCK(0) <= \<const0>\;
  m_axi_IN_r_ARPROT(2) <= \<const0>\;
  m_axi_IN_r_ARPROT(1) <= \<const0>\;
  m_axi_IN_r_ARPROT(0) <= \<const0>\;
  m_axi_IN_r_ARQOS(3) <= \<const0>\;
  m_axi_IN_r_ARQOS(2) <= \<const0>\;
  m_axi_IN_r_ARQOS(1) <= \<const0>\;
  m_axi_IN_r_ARQOS(0) <= \<const0>\;
  m_axi_IN_r_ARREGION(3) <= \<const0>\;
  m_axi_IN_r_ARREGION(2) <= \<const0>\;
  m_axi_IN_r_ARREGION(1) <= \<const0>\;
  m_axi_IN_r_ARREGION(0) <= \<const0>\;
  m_axi_IN_r_ARSIZE(2) <= \<const0>\;
  m_axi_IN_r_ARSIZE(1) <= \<const1>\;
  m_axi_IN_r_ARSIZE(0) <= \<const0>\;
  m_axi_IN_r_ARUSER(0) <= \<const0>\;
  m_axi_IN_r_AWADDR(31) <= \<const0>\;
  m_axi_IN_r_AWADDR(30) <= \<const0>\;
  m_axi_IN_r_AWADDR(29) <= \<const0>\;
  m_axi_IN_r_AWADDR(28) <= \<const0>\;
  m_axi_IN_r_AWADDR(27) <= \<const0>\;
  m_axi_IN_r_AWADDR(26) <= \<const0>\;
  m_axi_IN_r_AWADDR(25) <= \<const0>\;
  m_axi_IN_r_AWADDR(24) <= \<const0>\;
  m_axi_IN_r_AWADDR(23) <= \<const0>\;
  m_axi_IN_r_AWADDR(22) <= \<const0>\;
  m_axi_IN_r_AWADDR(21) <= \<const0>\;
  m_axi_IN_r_AWADDR(20) <= \<const0>\;
  m_axi_IN_r_AWADDR(19) <= \<const0>\;
  m_axi_IN_r_AWADDR(18) <= \<const0>\;
  m_axi_IN_r_AWADDR(17) <= \<const0>\;
  m_axi_IN_r_AWADDR(16) <= \<const0>\;
  m_axi_IN_r_AWADDR(15) <= \<const0>\;
  m_axi_IN_r_AWADDR(14) <= \<const0>\;
  m_axi_IN_r_AWADDR(13) <= \<const0>\;
  m_axi_IN_r_AWADDR(12) <= \<const0>\;
  m_axi_IN_r_AWADDR(11) <= \<const0>\;
  m_axi_IN_r_AWADDR(10) <= \<const0>\;
  m_axi_IN_r_AWADDR(9) <= \<const0>\;
  m_axi_IN_r_AWADDR(8) <= \<const0>\;
  m_axi_IN_r_AWADDR(7) <= \<const0>\;
  m_axi_IN_r_AWADDR(6) <= \<const0>\;
  m_axi_IN_r_AWADDR(5) <= \<const0>\;
  m_axi_IN_r_AWADDR(4) <= \<const0>\;
  m_axi_IN_r_AWADDR(3) <= \<const0>\;
  m_axi_IN_r_AWADDR(2) <= \<const0>\;
  m_axi_IN_r_AWADDR(1) <= \<const0>\;
  m_axi_IN_r_AWADDR(0) <= \<const0>\;
  m_axi_IN_r_AWBURST(1) <= \<const0>\;
  m_axi_IN_r_AWBURST(0) <= \<const1>\;
  m_axi_IN_r_AWCACHE(3) <= \<const0>\;
  m_axi_IN_r_AWCACHE(2) <= \<const0>\;
  m_axi_IN_r_AWCACHE(1) <= \<const1>\;
  m_axi_IN_r_AWCACHE(0) <= \<const1>\;
  m_axi_IN_r_AWID(0) <= \<const0>\;
  m_axi_IN_r_AWLEN(7) <= \<const0>\;
  m_axi_IN_r_AWLEN(6) <= \<const0>\;
  m_axi_IN_r_AWLEN(5) <= \<const0>\;
  m_axi_IN_r_AWLEN(4) <= \<const0>\;
  m_axi_IN_r_AWLEN(3) <= \<const0>\;
  m_axi_IN_r_AWLEN(2) <= \<const0>\;
  m_axi_IN_r_AWLEN(1) <= \<const0>\;
  m_axi_IN_r_AWLEN(0) <= \<const0>\;
  m_axi_IN_r_AWLOCK(1) <= \<const0>\;
  m_axi_IN_r_AWLOCK(0) <= \<const0>\;
  m_axi_IN_r_AWPROT(2) <= \<const0>\;
  m_axi_IN_r_AWPROT(1) <= \<const0>\;
  m_axi_IN_r_AWPROT(0) <= \<const0>\;
  m_axi_IN_r_AWQOS(3) <= \<const0>\;
  m_axi_IN_r_AWQOS(2) <= \<const0>\;
  m_axi_IN_r_AWQOS(1) <= \<const0>\;
  m_axi_IN_r_AWQOS(0) <= \<const0>\;
  m_axi_IN_r_AWREGION(3) <= \<const0>\;
  m_axi_IN_r_AWREGION(2) <= \<const0>\;
  m_axi_IN_r_AWREGION(1) <= \<const0>\;
  m_axi_IN_r_AWREGION(0) <= \<const0>\;
  m_axi_IN_r_AWSIZE(2) <= \<const0>\;
  m_axi_IN_r_AWSIZE(1) <= \<const1>\;
  m_axi_IN_r_AWSIZE(0) <= \<const0>\;
  m_axi_IN_r_AWUSER(0) <= \<const0>\;
  m_axi_IN_r_AWVALID <= \<const0>\;
  m_axi_IN_r_BREADY <= \<const1>\;
  m_axi_IN_r_WDATA(31) <= \<const0>\;
  m_axi_IN_r_WDATA(30) <= \<const0>\;
  m_axi_IN_r_WDATA(29) <= \<const0>\;
  m_axi_IN_r_WDATA(28) <= \<const0>\;
  m_axi_IN_r_WDATA(27) <= \<const0>\;
  m_axi_IN_r_WDATA(26) <= \<const0>\;
  m_axi_IN_r_WDATA(25) <= \<const0>\;
  m_axi_IN_r_WDATA(24) <= \<const0>\;
  m_axi_IN_r_WDATA(23) <= \<const0>\;
  m_axi_IN_r_WDATA(22) <= \<const0>\;
  m_axi_IN_r_WDATA(21) <= \<const0>\;
  m_axi_IN_r_WDATA(20) <= \<const0>\;
  m_axi_IN_r_WDATA(19) <= \<const0>\;
  m_axi_IN_r_WDATA(18) <= \<const0>\;
  m_axi_IN_r_WDATA(17) <= \<const0>\;
  m_axi_IN_r_WDATA(16) <= \<const0>\;
  m_axi_IN_r_WDATA(15) <= \<const0>\;
  m_axi_IN_r_WDATA(14) <= \<const0>\;
  m_axi_IN_r_WDATA(13) <= \<const0>\;
  m_axi_IN_r_WDATA(12) <= \<const0>\;
  m_axi_IN_r_WDATA(11) <= \<const0>\;
  m_axi_IN_r_WDATA(10) <= \<const0>\;
  m_axi_IN_r_WDATA(9) <= \<const0>\;
  m_axi_IN_r_WDATA(8) <= \<const0>\;
  m_axi_IN_r_WDATA(7) <= \<const0>\;
  m_axi_IN_r_WDATA(6) <= \<const0>\;
  m_axi_IN_r_WDATA(5) <= \<const0>\;
  m_axi_IN_r_WDATA(4) <= \<const0>\;
  m_axi_IN_r_WDATA(3) <= \<const0>\;
  m_axi_IN_r_WDATA(2) <= \<const0>\;
  m_axi_IN_r_WDATA(1) <= \<const0>\;
  m_axi_IN_r_WDATA(0) <= \<const0>\;
  m_axi_IN_r_WID(0) <= \<const0>\;
  m_axi_IN_r_WLAST <= \<const0>\;
  m_axi_IN_r_WSTRB(3) <= \<const0>\;
  m_axi_IN_r_WSTRB(2) <= \<const0>\;
  m_axi_IN_r_WSTRB(1) <= \<const0>\;
  m_axi_IN_r_WSTRB(0) <= \<const0>\;
  m_axi_IN_r_WUSER(0) <= \<const0>\;
  m_axi_IN_r_WVALID <= \<const0>\;
  m_axi_OUT_r_ARADDR(31) <= \<const0>\;
  m_axi_OUT_r_ARADDR(30) <= \<const0>\;
  m_axi_OUT_r_ARADDR(29) <= \<const0>\;
  m_axi_OUT_r_ARADDR(28) <= \<const0>\;
  m_axi_OUT_r_ARADDR(27) <= \<const0>\;
  m_axi_OUT_r_ARADDR(26) <= \<const0>\;
  m_axi_OUT_r_ARADDR(25) <= \<const0>\;
  m_axi_OUT_r_ARADDR(24) <= \<const0>\;
  m_axi_OUT_r_ARADDR(23) <= \<const0>\;
  m_axi_OUT_r_ARADDR(22) <= \<const0>\;
  m_axi_OUT_r_ARADDR(21) <= \<const0>\;
  m_axi_OUT_r_ARADDR(20) <= \<const0>\;
  m_axi_OUT_r_ARADDR(19) <= \<const0>\;
  m_axi_OUT_r_ARADDR(18) <= \<const0>\;
  m_axi_OUT_r_ARADDR(17) <= \<const0>\;
  m_axi_OUT_r_ARADDR(16) <= \<const0>\;
  m_axi_OUT_r_ARADDR(15) <= \<const0>\;
  m_axi_OUT_r_ARADDR(14) <= \<const0>\;
  m_axi_OUT_r_ARADDR(13) <= \<const0>\;
  m_axi_OUT_r_ARADDR(12) <= \<const0>\;
  m_axi_OUT_r_ARADDR(11) <= \<const0>\;
  m_axi_OUT_r_ARADDR(10) <= \<const0>\;
  m_axi_OUT_r_ARADDR(9) <= \<const0>\;
  m_axi_OUT_r_ARADDR(8) <= \<const0>\;
  m_axi_OUT_r_ARADDR(7) <= \<const0>\;
  m_axi_OUT_r_ARADDR(6) <= \<const0>\;
  m_axi_OUT_r_ARADDR(5) <= \<const0>\;
  m_axi_OUT_r_ARADDR(4) <= \<const0>\;
  m_axi_OUT_r_ARADDR(3) <= \<const0>\;
  m_axi_OUT_r_ARADDR(2) <= \<const0>\;
  m_axi_OUT_r_ARADDR(1) <= \<const0>\;
  m_axi_OUT_r_ARADDR(0) <= \<const0>\;
  m_axi_OUT_r_ARBURST(1) <= \<const0>\;
  m_axi_OUT_r_ARBURST(0) <= \<const1>\;
  m_axi_OUT_r_ARCACHE(3) <= \<const0>\;
  m_axi_OUT_r_ARCACHE(2) <= \<const0>\;
  m_axi_OUT_r_ARCACHE(1) <= \<const1>\;
  m_axi_OUT_r_ARCACHE(0) <= \<const1>\;
  m_axi_OUT_r_ARID(0) <= \<const0>\;
  m_axi_OUT_r_ARLEN(7) <= \<const0>\;
  m_axi_OUT_r_ARLEN(6) <= \<const0>\;
  m_axi_OUT_r_ARLEN(5) <= \<const0>\;
  m_axi_OUT_r_ARLEN(4) <= \<const0>\;
  m_axi_OUT_r_ARLEN(3) <= \<const0>\;
  m_axi_OUT_r_ARLEN(2) <= \<const0>\;
  m_axi_OUT_r_ARLEN(1) <= \<const0>\;
  m_axi_OUT_r_ARLEN(0) <= \<const0>\;
  m_axi_OUT_r_ARLOCK(1) <= \<const0>\;
  m_axi_OUT_r_ARLOCK(0) <= \<const0>\;
  m_axi_OUT_r_ARPROT(2) <= \<const0>\;
  m_axi_OUT_r_ARPROT(1) <= \<const0>\;
  m_axi_OUT_r_ARPROT(0) <= \<const0>\;
  m_axi_OUT_r_ARQOS(3) <= \<const0>\;
  m_axi_OUT_r_ARQOS(2) <= \<const0>\;
  m_axi_OUT_r_ARQOS(1) <= \<const0>\;
  m_axi_OUT_r_ARQOS(0) <= \<const0>\;
  m_axi_OUT_r_ARREGION(3) <= \<const0>\;
  m_axi_OUT_r_ARREGION(2) <= \<const0>\;
  m_axi_OUT_r_ARREGION(1) <= \<const0>\;
  m_axi_OUT_r_ARREGION(0) <= \<const0>\;
  m_axi_OUT_r_ARSIZE(2) <= \<const0>\;
  m_axi_OUT_r_ARSIZE(1) <= \<const1>\;
  m_axi_OUT_r_ARSIZE(0) <= \<const0>\;
  m_axi_OUT_r_ARUSER(0) <= \<const0>\;
  m_axi_OUT_r_ARVALID <= \<const0>\;
  m_axi_OUT_r_AWADDR(31 downto 2) <= \^m_axi_out_r_awaddr\(31 downto 2);
  m_axi_OUT_r_AWADDR(1) <= \<const0>\;
  m_axi_OUT_r_AWADDR(0) <= \<const0>\;
  m_axi_OUT_r_AWBURST(1) <= \<const0>\;
  m_axi_OUT_r_AWBURST(0) <= \<const1>\;
  m_axi_OUT_r_AWCACHE(3) <= \<const0>\;
  m_axi_OUT_r_AWCACHE(2) <= \<const0>\;
  m_axi_OUT_r_AWCACHE(1) <= \<const1>\;
  m_axi_OUT_r_AWCACHE(0) <= \<const1>\;
  m_axi_OUT_r_AWID(0) <= \<const0>\;
  m_axi_OUT_r_AWLEN(7) <= \<const0>\;
  m_axi_OUT_r_AWLEN(6) <= \<const0>\;
  m_axi_OUT_r_AWLEN(5) <= \<const0>\;
  m_axi_OUT_r_AWLEN(4) <= \<const0>\;
  m_axi_OUT_r_AWLEN(3 downto 0) <= \^m_axi_out_r_awlen\(3 downto 0);
  m_axi_OUT_r_AWLOCK(1) <= \<const0>\;
  m_axi_OUT_r_AWLOCK(0) <= \<const0>\;
  m_axi_OUT_r_AWPROT(2) <= \<const0>\;
  m_axi_OUT_r_AWPROT(1) <= \<const0>\;
  m_axi_OUT_r_AWPROT(0) <= \<const0>\;
  m_axi_OUT_r_AWQOS(3) <= \<const0>\;
  m_axi_OUT_r_AWQOS(2) <= \<const0>\;
  m_axi_OUT_r_AWQOS(1) <= \<const0>\;
  m_axi_OUT_r_AWQOS(0) <= \<const0>\;
  m_axi_OUT_r_AWREGION(3) <= \<const0>\;
  m_axi_OUT_r_AWREGION(2) <= \<const0>\;
  m_axi_OUT_r_AWREGION(1) <= \<const0>\;
  m_axi_OUT_r_AWREGION(0) <= \<const0>\;
  m_axi_OUT_r_AWSIZE(2) <= \<const0>\;
  m_axi_OUT_r_AWSIZE(1) <= \<const1>\;
  m_axi_OUT_r_AWSIZE(0) <= \<const0>\;
  m_axi_OUT_r_AWUSER(0) <= \<const0>\;
  m_axi_OUT_r_WID(0) <= \<const0>\;
  m_axi_OUT_r_WUSER(0) <= \<const0>\;
  m_axi_W_ARADDR(31 downto 2) <= \^m_axi_w_araddr\(31 downto 2);
  m_axi_W_ARADDR(1) <= \<const0>\;
  m_axi_W_ARADDR(0) <= \<const0>\;
  m_axi_W_ARBURST(1) <= \<const0>\;
  m_axi_W_ARBURST(0) <= \<const1>\;
  m_axi_W_ARCACHE(3) <= \<const0>\;
  m_axi_W_ARCACHE(2) <= \<const0>\;
  m_axi_W_ARCACHE(1) <= \<const1>\;
  m_axi_W_ARCACHE(0) <= \<const1>\;
  m_axi_W_ARID(0) <= \<const0>\;
  m_axi_W_ARLEN(7) <= \<const0>\;
  m_axi_W_ARLEN(6) <= \<const0>\;
  m_axi_W_ARLEN(5) <= \<const0>\;
  m_axi_W_ARLEN(4) <= \<const0>\;
  m_axi_W_ARLEN(3 downto 0) <= \^m_axi_w_arlen\(3 downto 0);
  m_axi_W_ARLOCK(1) <= \<const0>\;
  m_axi_W_ARLOCK(0) <= \<const0>\;
  m_axi_W_ARPROT(2) <= \<const0>\;
  m_axi_W_ARPROT(1) <= \<const0>\;
  m_axi_W_ARPROT(0) <= \<const0>\;
  m_axi_W_ARQOS(3) <= \<const0>\;
  m_axi_W_ARQOS(2) <= \<const0>\;
  m_axi_W_ARQOS(1) <= \<const0>\;
  m_axi_W_ARQOS(0) <= \<const0>\;
  m_axi_W_ARREGION(3) <= \<const0>\;
  m_axi_W_ARREGION(2) <= \<const0>\;
  m_axi_W_ARREGION(1) <= \<const0>\;
  m_axi_W_ARREGION(0) <= \<const0>\;
  m_axi_W_ARSIZE(2) <= \<const0>\;
  m_axi_W_ARSIZE(1) <= \<const1>\;
  m_axi_W_ARSIZE(0) <= \<const0>\;
  m_axi_W_ARUSER(0) <= \<const0>\;
  m_axi_W_AWADDR(31) <= \<const0>\;
  m_axi_W_AWADDR(30) <= \<const0>\;
  m_axi_W_AWADDR(29) <= \<const0>\;
  m_axi_W_AWADDR(28) <= \<const0>\;
  m_axi_W_AWADDR(27) <= \<const0>\;
  m_axi_W_AWADDR(26) <= \<const0>\;
  m_axi_W_AWADDR(25) <= \<const0>\;
  m_axi_W_AWADDR(24) <= \<const0>\;
  m_axi_W_AWADDR(23) <= \<const0>\;
  m_axi_W_AWADDR(22) <= \<const0>\;
  m_axi_W_AWADDR(21) <= \<const0>\;
  m_axi_W_AWADDR(20) <= \<const0>\;
  m_axi_W_AWADDR(19) <= \<const0>\;
  m_axi_W_AWADDR(18) <= \<const0>\;
  m_axi_W_AWADDR(17) <= \<const0>\;
  m_axi_W_AWADDR(16) <= \<const0>\;
  m_axi_W_AWADDR(15) <= \<const0>\;
  m_axi_W_AWADDR(14) <= \<const0>\;
  m_axi_W_AWADDR(13) <= \<const0>\;
  m_axi_W_AWADDR(12) <= \<const0>\;
  m_axi_W_AWADDR(11) <= \<const0>\;
  m_axi_W_AWADDR(10) <= \<const0>\;
  m_axi_W_AWADDR(9) <= \<const0>\;
  m_axi_W_AWADDR(8) <= \<const0>\;
  m_axi_W_AWADDR(7) <= \<const0>\;
  m_axi_W_AWADDR(6) <= \<const0>\;
  m_axi_W_AWADDR(5) <= \<const0>\;
  m_axi_W_AWADDR(4) <= \<const0>\;
  m_axi_W_AWADDR(3) <= \<const0>\;
  m_axi_W_AWADDR(2) <= \<const0>\;
  m_axi_W_AWADDR(1) <= \<const0>\;
  m_axi_W_AWADDR(0) <= \<const0>\;
  m_axi_W_AWBURST(1) <= \<const0>\;
  m_axi_W_AWBURST(0) <= \<const1>\;
  m_axi_W_AWCACHE(3) <= \<const0>\;
  m_axi_W_AWCACHE(2) <= \<const0>\;
  m_axi_W_AWCACHE(1) <= \<const1>\;
  m_axi_W_AWCACHE(0) <= \<const1>\;
  m_axi_W_AWID(0) <= \<const0>\;
  m_axi_W_AWLEN(7) <= \<const0>\;
  m_axi_W_AWLEN(6) <= \<const0>\;
  m_axi_W_AWLEN(5) <= \<const0>\;
  m_axi_W_AWLEN(4) <= \<const0>\;
  m_axi_W_AWLEN(3) <= \<const0>\;
  m_axi_W_AWLEN(2) <= \<const0>\;
  m_axi_W_AWLEN(1) <= \<const0>\;
  m_axi_W_AWLEN(0) <= \<const0>\;
  m_axi_W_AWLOCK(1) <= \<const0>\;
  m_axi_W_AWLOCK(0) <= \<const0>\;
  m_axi_W_AWPROT(2) <= \<const0>\;
  m_axi_W_AWPROT(1) <= \<const0>\;
  m_axi_W_AWPROT(0) <= \<const0>\;
  m_axi_W_AWQOS(3) <= \<const0>\;
  m_axi_W_AWQOS(2) <= \<const0>\;
  m_axi_W_AWQOS(1) <= \<const0>\;
  m_axi_W_AWQOS(0) <= \<const0>\;
  m_axi_W_AWREGION(3) <= \<const0>\;
  m_axi_W_AWREGION(2) <= \<const0>\;
  m_axi_W_AWREGION(1) <= \<const0>\;
  m_axi_W_AWREGION(0) <= \<const0>\;
  m_axi_W_AWSIZE(2) <= \<const0>\;
  m_axi_W_AWSIZE(1) <= \<const1>\;
  m_axi_W_AWSIZE(0) <= \<const0>\;
  m_axi_W_AWUSER(0) <= \<const0>\;
  m_axi_W_AWVALID <= \<const0>\;
  m_axi_W_BREADY <= \<const1>\;
  m_axi_W_WDATA(31) <= \<const0>\;
  m_axi_W_WDATA(30) <= \<const0>\;
  m_axi_W_WDATA(29) <= \<const0>\;
  m_axi_W_WDATA(28) <= \<const0>\;
  m_axi_W_WDATA(27) <= \<const0>\;
  m_axi_W_WDATA(26) <= \<const0>\;
  m_axi_W_WDATA(25) <= \<const0>\;
  m_axi_W_WDATA(24) <= \<const0>\;
  m_axi_W_WDATA(23) <= \<const0>\;
  m_axi_W_WDATA(22) <= \<const0>\;
  m_axi_W_WDATA(21) <= \<const0>\;
  m_axi_W_WDATA(20) <= \<const0>\;
  m_axi_W_WDATA(19) <= \<const0>\;
  m_axi_W_WDATA(18) <= \<const0>\;
  m_axi_W_WDATA(17) <= \<const0>\;
  m_axi_W_WDATA(16) <= \<const0>\;
  m_axi_W_WDATA(15) <= \<const0>\;
  m_axi_W_WDATA(14) <= \<const0>\;
  m_axi_W_WDATA(13) <= \<const0>\;
  m_axi_W_WDATA(12) <= \<const0>\;
  m_axi_W_WDATA(11) <= \<const0>\;
  m_axi_W_WDATA(10) <= \<const0>\;
  m_axi_W_WDATA(9) <= \<const0>\;
  m_axi_W_WDATA(8) <= \<const0>\;
  m_axi_W_WDATA(7) <= \<const0>\;
  m_axi_W_WDATA(6) <= \<const0>\;
  m_axi_W_WDATA(5) <= \<const0>\;
  m_axi_W_WDATA(4) <= \<const0>\;
  m_axi_W_WDATA(3) <= \<const0>\;
  m_axi_W_WDATA(2) <= \<const0>\;
  m_axi_W_WDATA(1) <= \<const0>\;
  m_axi_W_WDATA(0) <= \<const0>\;
  m_axi_W_WID(0) <= \<const0>\;
  m_axi_W_WLAST <= \<const0>\;
  m_axi_W_WSTRB(3) <= \<const0>\;
  m_axi_W_WSTRB(2) <= \<const0>\;
  m_axi_W_WSTRB(1) <= \<const0>\;
  m_axi_W_WSTRB(0) <= \<const0>\;
  m_axi_W_WUSER(0) <= \<const0>\;
  m_axi_W_WVALID <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
\B_addr_reg_660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(1),
      Q => \B_addr_reg_660_reg_n_1_[0]\,
      R => '0'
    );
\B_addr_reg_660_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(11),
      Q => \B_addr_reg_660_reg_n_1_[10]\,
      R => '0'
    );
\B_addr_reg_660_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(12),
      Q => \B_addr_reg_660_reg_n_1_[11]\,
      R => '0'
    );
\B_addr_reg_660_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(13),
      Q => \B_addr_reg_660_reg_n_1_[12]\,
      R => '0'
    );
\B_addr_reg_660_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(14),
      Q => \B_addr_reg_660_reg_n_1_[13]\,
      R => '0'
    );
\B_addr_reg_660_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(15),
      Q => \B_addr_reg_660_reg_n_1_[14]\,
      R => '0'
    );
\B_addr_reg_660_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(16),
      Q => \B_addr_reg_660_reg_n_1_[15]\,
      R => '0'
    );
\B_addr_reg_660_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(17),
      Q => \B_addr_reg_660_reg_n_1_[16]\,
      R => '0'
    );
\B_addr_reg_660_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(18),
      Q => \B_addr_reg_660_reg_n_1_[17]\,
      R => '0'
    );
\B_addr_reg_660_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(19),
      Q => \B_addr_reg_660_reg_n_1_[18]\,
      R => '0'
    );
\B_addr_reg_660_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(20),
      Q => \B_addr_reg_660_reg_n_1_[19]\,
      R => '0'
    );
\B_addr_reg_660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(2),
      Q => \B_addr_reg_660_reg_n_1_[1]\,
      R => '0'
    );
\B_addr_reg_660_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(21),
      Q => \B_addr_reg_660_reg_n_1_[20]\,
      R => '0'
    );
\B_addr_reg_660_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(22),
      Q => \B_addr_reg_660_reg_n_1_[21]\,
      R => '0'
    );
\B_addr_reg_660_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(23),
      Q => \B_addr_reg_660_reg_n_1_[22]\,
      R => '0'
    );
\B_addr_reg_660_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(24),
      Q => \B_addr_reg_660_reg_n_1_[23]\,
      R => '0'
    );
\B_addr_reg_660_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(25),
      Q => \B_addr_reg_660_reg_n_1_[24]\,
      R => '0'
    );
\B_addr_reg_660_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(26),
      Q => \B_addr_reg_660_reg_n_1_[25]\,
      R => '0'
    );
\B_addr_reg_660_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(27),
      Q => \B_addr_reg_660_reg_n_1_[26]\,
      R => '0'
    );
\B_addr_reg_660_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(28),
      Q => \B_addr_reg_660_reg_n_1_[27]\,
      R => '0'
    );
\B_addr_reg_660_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(29),
      Q => \B_addr_reg_660_reg_n_1_[28]\,
      R => '0'
    );
\B_addr_reg_660_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(30),
      Q => \B_addr_reg_660_reg_n_1_[29]\,
      R => '0'
    );
\B_addr_reg_660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(3),
      Q => \B_addr_reg_660_reg_n_1_[2]\,
      R => '0'
    );
\B_addr_reg_660_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(31),
      Q => \B_addr_reg_660_reg_n_1_[30]\,
      R => '0'
    );
\B_addr_reg_660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(4),
      Q => \B_addr_reg_660_reg_n_1_[3]\,
      R => '0'
    );
\B_addr_reg_660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(5),
      Q => \B_addr_reg_660_reg_n_1_[4]\,
      R => '0'
    );
\B_addr_reg_660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(6),
      Q => \B_addr_reg_660_reg_n_1_[5]\,
      R => '0'
    );
\B_addr_reg_660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(7),
      Q => \B_addr_reg_660_reg_n_1_[6]\,
      R => '0'
    );
\B_addr_reg_660_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(8),
      Q => \B_addr_reg_660_reg_n_1_[7]\,
      R => '0'
    );
\B_addr_reg_660_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(9),
      Q => \B_addr_reg_660_reg_n_1_[8]\,
      R => '0'
    );
\B_addr_reg_660_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => bias_V(10),
      Q => \B_addr_reg_660_reg_n_1_[9]\,
      R => '0'
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\IN_addr_reg_672_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(1),
      Q => IN_addr_reg_672(0),
      R => '0'
    );
\IN_addr_reg_672_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(11),
      Q => IN_addr_reg_672(10),
      R => '0'
    );
\IN_addr_reg_672_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(12),
      Q => IN_addr_reg_672(11),
      R => '0'
    );
\IN_addr_reg_672_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(13),
      Q => IN_addr_reg_672(12),
      R => '0'
    );
\IN_addr_reg_672_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(14),
      Q => IN_addr_reg_672(13),
      R => '0'
    );
\IN_addr_reg_672_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(15),
      Q => IN_addr_reg_672(14),
      R => '0'
    );
\IN_addr_reg_672_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(16),
      Q => IN_addr_reg_672(15),
      R => '0'
    );
\IN_addr_reg_672_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(17),
      Q => IN_addr_reg_672(16),
      R => '0'
    );
\IN_addr_reg_672_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(18),
      Q => IN_addr_reg_672(17),
      R => '0'
    );
\IN_addr_reg_672_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(19),
      Q => IN_addr_reg_672(18),
      R => '0'
    );
\IN_addr_reg_672_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(20),
      Q => IN_addr_reg_672(19),
      R => '0'
    );
\IN_addr_reg_672_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(2),
      Q => IN_addr_reg_672(1),
      R => '0'
    );
\IN_addr_reg_672_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(21),
      Q => IN_addr_reg_672(20),
      R => '0'
    );
\IN_addr_reg_672_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(22),
      Q => IN_addr_reg_672(21),
      R => '0'
    );
\IN_addr_reg_672_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(23),
      Q => IN_addr_reg_672(22),
      R => '0'
    );
\IN_addr_reg_672_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(24),
      Q => IN_addr_reg_672(23),
      R => '0'
    );
\IN_addr_reg_672_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(25),
      Q => IN_addr_reg_672(24),
      R => '0'
    );
\IN_addr_reg_672_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(26),
      Q => IN_addr_reg_672(25),
      R => '0'
    );
\IN_addr_reg_672_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(27),
      Q => IN_addr_reg_672(26),
      R => '0'
    );
\IN_addr_reg_672_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(28),
      Q => IN_addr_reg_672(27),
      R => '0'
    );
\IN_addr_reg_672_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(29),
      Q => IN_addr_reg_672(28),
      R => '0'
    );
\IN_addr_reg_672_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(30),
      Q => IN_addr_reg_672(29),
      R => '0'
    );
\IN_addr_reg_672_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(3),
      Q => IN_addr_reg_672(2),
      R => '0'
    );
\IN_addr_reg_672_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(31),
      Q => IN_addr_reg_672(30),
      R => '0'
    );
\IN_addr_reg_672_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(4),
      Q => IN_addr_reg_672(3),
      R => '0'
    );
\IN_addr_reg_672_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(5),
      Q => IN_addr_reg_672(4),
      R => '0'
    );
\IN_addr_reg_672_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(6),
      Q => IN_addr_reg_672(5),
      R => '0'
    );
\IN_addr_reg_672_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(7),
      Q => IN_addr_reg_672(6),
      R => '0'
    );
\IN_addr_reg_672_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(8),
      Q => IN_addr_reg_672(7),
      R => '0'
    );
\IN_addr_reg_672_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(9),
      Q => IN_addr_reg_672(8),
      R => '0'
    );
\IN_addr_reg_672_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => in_V(10),
      Q => IN_addr_reg_672(9),
      R => '0'
    );
\OUT_addr_reg_691[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_reg_232_reg_n_1_[2]\,
      I1 => p_cast11_reg_678(2),
      O => \OUT_addr_reg_691[3]_i_2_n_1\
    );
\OUT_addr_reg_691[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_reg_232_reg_n_1_[1]\,
      I1 => p_cast11_reg_678(1),
      O => \OUT_addr_reg_691[3]_i_3_n_1\
    );
\OUT_addr_reg_691[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_reg_232_reg_n_1_[0]\,
      I1 => p_cast11_reg_678(0),
      O => \OUT_addr_reg_691[3]_i_4_n_1\
    );
\OUT_addr_reg_691_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(0),
      Q => OUT_addr_reg_691(0),
      R => '0'
    );
\OUT_addr_reg_691_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(10),
      Q => OUT_addr_reg_691(10),
      R => '0'
    );
\OUT_addr_reg_691_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(11),
      Q => OUT_addr_reg_691(11),
      R => '0'
    );
\OUT_addr_reg_691_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUT_addr_reg_691_reg[7]_i_1_n_1\,
      CO(3) => \OUT_addr_reg_691_reg[11]_i_1_n_1\,
      CO(2) => \OUT_addr_reg_691_reg[11]_i_1_n_2\,
      CO(1) => \OUT_addr_reg_691_reg[11]_i_1_n_3\,
      CO(0) => \OUT_addr_reg_691_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln203_fu_353_p2(11 downto 8),
      S(3 downto 0) => p_cast11_reg_678(11 downto 8)
    );
\OUT_addr_reg_691_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(12),
      Q => OUT_addr_reg_691(12),
      R => '0'
    );
\OUT_addr_reg_691_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(13),
      Q => OUT_addr_reg_691(13),
      R => '0'
    );
\OUT_addr_reg_691_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(14),
      Q => OUT_addr_reg_691(14),
      R => '0'
    );
\OUT_addr_reg_691_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(15),
      Q => OUT_addr_reg_691(15),
      R => '0'
    );
\OUT_addr_reg_691_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUT_addr_reg_691_reg[11]_i_1_n_1\,
      CO(3) => \OUT_addr_reg_691_reg[15]_i_1_n_1\,
      CO(2) => \OUT_addr_reg_691_reg[15]_i_1_n_2\,
      CO(1) => \OUT_addr_reg_691_reg[15]_i_1_n_3\,
      CO(0) => \OUT_addr_reg_691_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln203_fu_353_p2(15 downto 12),
      S(3 downto 0) => p_cast11_reg_678(15 downto 12)
    );
\OUT_addr_reg_691_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(16),
      Q => OUT_addr_reg_691(16),
      R => '0'
    );
\OUT_addr_reg_691_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(17),
      Q => OUT_addr_reg_691(17),
      R => '0'
    );
\OUT_addr_reg_691_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(18),
      Q => OUT_addr_reg_691(18),
      R => '0'
    );
\OUT_addr_reg_691_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(19),
      Q => OUT_addr_reg_691(19),
      R => '0'
    );
\OUT_addr_reg_691_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUT_addr_reg_691_reg[15]_i_1_n_1\,
      CO(3) => \OUT_addr_reg_691_reg[19]_i_1_n_1\,
      CO(2) => \OUT_addr_reg_691_reg[19]_i_1_n_2\,
      CO(1) => \OUT_addr_reg_691_reg[19]_i_1_n_3\,
      CO(0) => \OUT_addr_reg_691_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln203_fu_353_p2(19 downto 16),
      S(3 downto 0) => p_cast11_reg_678(19 downto 16)
    );
\OUT_addr_reg_691_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(1),
      Q => OUT_addr_reg_691(1),
      R => '0'
    );
\OUT_addr_reg_691_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(20),
      Q => OUT_addr_reg_691(20),
      R => '0'
    );
\OUT_addr_reg_691_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(21),
      Q => OUT_addr_reg_691(21),
      R => '0'
    );
\OUT_addr_reg_691_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(22),
      Q => OUT_addr_reg_691(22),
      R => '0'
    );
\OUT_addr_reg_691_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(23),
      Q => OUT_addr_reg_691(23),
      R => '0'
    );
\OUT_addr_reg_691_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUT_addr_reg_691_reg[19]_i_1_n_1\,
      CO(3) => \OUT_addr_reg_691_reg[23]_i_1_n_1\,
      CO(2) => \OUT_addr_reg_691_reg[23]_i_1_n_2\,
      CO(1) => \OUT_addr_reg_691_reg[23]_i_1_n_3\,
      CO(0) => \OUT_addr_reg_691_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln203_fu_353_p2(23 downto 20),
      S(3 downto 0) => p_cast11_reg_678(23 downto 20)
    );
\OUT_addr_reg_691_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(24),
      Q => OUT_addr_reg_691(24),
      R => '0'
    );
\OUT_addr_reg_691_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(25),
      Q => OUT_addr_reg_691(25),
      R => '0'
    );
\OUT_addr_reg_691_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(26),
      Q => OUT_addr_reg_691(26),
      R => '0'
    );
\OUT_addr_reg_691_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(27),
      Q => OUT_addr_reg_691(27),
      R => '0'
    );
\OUT_addr_reg_691_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUT_addr_reg_691_reg[23]_i_1_n_1\,
      CO(3) => \OUT_addr_reg_691_reg[27]_i_1_n_1\,
      CO(2) => \OUT_addr_reg_691_reg[27]_i_1_n_2\,
      CO(1) => \OUT_addr_reg_691_reg[27]_i_1_n_3\,
      CO(0) => \OUT_addr_reg_691_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln203_fu_353_p2(27 downto 24),
      S(3 downto 0) => p_cast11_reg_678(27 downto 24)
    );
\OUT_addr_reg_691_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(28),
      Q => OUT_addr_reg_691(28),
      R => '0'
    );
\OUT_addr_reg_691_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(29),
      Q => OUT_addr_reg_691(29),
      R => '0'
    );
\OUT_addr_reg_691_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(2),
      Q => OUT_addr_reg_691(2),
      R => '0'
    );
\OUT_addr_reg_691_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(30),
      Q => OUT_addr_reg_691(30),
      R => '0'
    );
\OUT_addr_reg_691_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUT_addr_reg_691_reg[27]_i_1_n_1\,
      CO(3 downto 2) => \NLW_OUT_addr_reg_691_reg[30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \OUT_addr_reg_691_reg[30]_i_1_n_3\,
      CO(0) => \OUT_addr_reg_691_reg[30]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_OUT_addr_reg_691_reg[30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln203_fu_353_p2(30 downto 28),
      S(3) => '0',
      S(2 downto 0) => p_cast11_reg_678(30 downto 28)
    );
\OUT_addr_reg_691_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(3),
      Q => OUT_addr_reg_691(3),
      R => '0'
    );
\OUT_addr_reg_691_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OUT_addr_reg_691_reg[3]_i_1_n_1\,
      CO(2) => \OUT_addr_reg_691_reg[3]_i_1_n_2\,
      CO(1) => \OUT_addr_reg_691_reg[3]_i_1_n_3\,
      CO(0) => \OUT_addr_reg_691_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i_0_reg_232_reg_n_1_[2]\,
      DI(1) => \i_0_reg_232_reg_n_1_[1]\,
      DI(0) => \i_0_reg_232_reg_n_1_[0]\,
      O(3 downto 0) => add_ln203_fu_353_p2(3 downto 0),
      S(3) => p_cast11_reg_678(3),
      S(2) => \OUT_addr_reg_691[3]_i_2_n_1\,
      S(1) => \OUT_addr_reg_691[3]_i_3_n_1\,
      S(0) => \OUT_addr_reg_691[3]_i_4_n_1\
    );
\OUT_addr_reg_691_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(4),
      Q => OUT_addr_reg_691(4),
      R => '0'
    );
\OUT_addr_reg_691_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(5),
      Q => OUT_addr_reg_691(5),
      R => '0'
    );
\OUT_addr_reg_691_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(6),
      Q => OUT_addr_reg_691(6),
      R => '0'
    );
\OUT_addr_reg_691_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(7),
      Q => OUT_addr_reg_691(7),
      R => '0'
    );
\OUT_addr_reg_691_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUT_addr_reg_691_reg[3]_i_1_n_1\,
      CO(3) => \OUT_addr_reg_691_reg[7]_i_1_n_1\,
      CO(2) => \OUT_addr_reg_691_reg[7]_i_1_n_2\,
      CO(1) => \OUT_addr_reg_691_reg[7]_i_1_n_3\,
      CO(0) => \OUT_addr_reg_691_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln203_fu_353_p2(7 downto 4),
      S(3 downto 0) => p_cast11_reg_678(7 downto 4)
    );
\OUT_addr_reg_691_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(8),
      Q => OUT_addr_reg_691(8),
      R => '0'
    );
\OUT_addr_reg_691_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_ARVALID,
      D => add_ln203_fu_353_p2(9),
      Q => OUT_addr_reg_691(9),
      R => '0'
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\W_addr_reg_666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(1),
      Q => \W_addr_reg_666_reg_n_1_[0]\,
      R => '0'
    );
\W_addr_reg_666_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(11),
      Q => \W_addr_reg_666_reg_n_1_[10]\,
      R => '0'
    );
\W_addr_reg_666_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(12),
      Q => \W_addr_reg_666_reg_n_1_[11]\,
      R => '0'
    );
\W_addr_reg_666_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(13),
      Q => \W_addr_reg_666_reg_n_1_[12]\,
      R => '0'
    );
\W_addr_reg_666_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(14),
      Q => \W_addr_reg_666_reg_n_1_[13]\,
      R => '0'
    );
\W_addr_reg_666_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(15),
      Q => \W_addr_reg_666_reg_n_1_[14]\,
      R => '0'
    );
\W_addr_reg_666_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(16),
      Q => \W_addr_reg_666_reg_n_1_[15]\,
      R => '0'
    );
\W_addr_reg_666_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(17),
      Q => \W_addr_reg_666_reg_n_1_[16]\,
      R => '0'
    );
\W_addr_reg_666_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(18),
      Q => \W_addr_reg_666_reg_n_1_[17]\,
      R => '0'
    );
\W_addr_reg_666_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(19),
      Q => \W_addr_reg_666_reg_n_1_[18]\,
      R => '0'
    );
\W_addr_reg_666_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(20),
      Q => \W_addr_reg_666_reg_n_1_[19]\,
      R => '0'
    );
\W_addr_reg_666_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(2),
      Q => \W_addr_reg_666_reg_n_1_[1]\,
      R => '0'
    );
\W_addr_reg_666_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(21),
      Q => \W_addr_reg_666_reg_n_1_[20]\,
      R => '0'
    );
\W_addr_reg_666_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(22),
      Q => \W_addr_reg_666_reg_n_1_[21]\,
      R => '0'
    );
\W_addr_reg_666_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(23),
      Q => \W_addr_reg_666_reg_n_1_[22]\,
      R => '0'
    );
\W_addr_reg_666_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(24),
      Q => \W_addr_reg_666_reg_n_1_[23]\,
      R => '0'
    );
\W_addr_reg_666_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(25),
      Q => \W_addr_reg_666_reg_n_1_[24]\,
      R => '0'
    );
\W_addr_reg_666_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(26),
      Q => \W_addr_reg_666_reg_n_1_[25]\,
      R => '0'
    );
\W_addr_reg_666_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(27),
      Q => \W_addr_reg_666_reg_n_1_[26]\,
      R => '0'
    );
\W_addr_reg_666_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(28),
      Q => \W_addr_reg_666_reg_n_1_[27]\,
      R => '0'
    );
\W_addr_reg_666_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(29),
      Q => \W_addr_reg_666_reg_n_1_[28]\,
      R => '0'
    );
\W_addr_reg_666_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(30),
      Q => \W_addr_reg_666_reg_n_1_[29]\,
      R => '0'
    );
\W_addr_reg_666_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(3),
      Q => \W_addr_reg_666_reg_n_1_[2]\,
      R => '0'
    );
\W_addr_reg_666_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(31),
      Q => \W_addr_reg_666_reg_n_1_[30]\,
      R => '0'
    );
\W_addr_reg_666_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(4),
      Q => \W_addr_reg_666_reg_n_1_[3]\,
      R => '0'
    );
\W_addr_reg_666_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(5),
      Q => \W_addr_reg_666_reg_n_1_[4]\,
      R => '0'
    );
\W_addr_reg_666_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(6),
      Q => \W_addr_reg_666_reg_n_1_[5]\,
      R => '0'
    );
\W_addr_reg_666_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(7),
      Q => \W_addr_reg_666_reg_n_1_[6]\,
      R => '0'
    );
\W_addr_reg_666_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(8),
      Q => \W_addr_reg_666_reg_n_1_[7]\,
      R => '0'
    );
\W_addr_reg_666_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(9),
      Q => \W_addr_reg_666_reg_n_1_[8]\,
      R => '0'
    );
\W_addr_reg_666_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => weight_V(10),
      Q => \W_addr_reg_666_reg_n_1_[9]\,
      R => '0'
    );
\ap_CS_fsm[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      O => \ap_CS_fsm[15]_i_2_n_1\
    );
\ap_CS_fsm[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      O => \ap_CS_fsm[16]_i_10_n_1\
    );
\ap_CS_fsm[16]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F335FFF"
    )
        port map (
      I0 => j_reg_706_reg(9),
      I1 => \j_0_reg_253_reg_n_1_[9]\,
      I2 => j_reg_706_reg(7),
      I3 => \ap_CS_fsm[16]_i_10_n_1\,
      I4 => \j_0_reg_253_reg_n_1_[7]\,
      O => \ap_CS_fsm[16]_i_11_n_1\
    );
\ap_CS_fsm[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF77CF47"
    )
        port map (
      I0 => j_reg_706_reg(12),
      I1 => \ap_CS_fsm[16]_i_10_n_1\,
      I2 => \j_0_reg_253_reg_n_1_[12]\,
      I3 => j_reg_706_reg(8),
      I4 => \j_0_reg_253_reg_n_1_[8]\,
      I5 => \ap_CS_fsm[16]_i_13_n_1\,
      O => \ap_CS_fsm[16]_i_12_n_1\
    );
\ap_CS_fsm[16]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_reg_706_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[3]\,
      O => \ap_CS_fsm[16]_i_13_n_1\
    );
\ap_CS_fsm[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter9_reg_n_1,
      I1 => ap_enable_reg_pp0_iter8,
      O => \ap_CS_fsm[16]_i_2_n_1\
    );
\ap_CS_fsm[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[16]_i_4_n_1\,
      I1 => \ap_CS_fsm[16]_i_5_n_1\,
      I2 => \ap_CS_fsm[16]_i_6_n_1\,
      I3 => \ap_CS_fsm[16]_i_7_n_1\,
      I4 => \ap_CS_fsm[16]_i_8_n_1\,
      I5 => \ap_CS_fsm[16]_i_9_n_1\,
      O => \ap_CS_fsm[16]_i_3_n_1\
    );
\ap_CS_fsm[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => j_reg_706_reg(2),
      I1 => \ap_CS_fsm[16]_i_10_n_1\,
      I2 => \j_0_reg_253_reg_n_1_[2]\,
      I3 => j_reg_706_reg(10),
      I4 => \j_0_reg_253_reg_n_1_[10]\,
      I5 => \ap_CS_fsm[16]_i_11_n_1\,
      O => \ap_CS_fsm[16]_i_4_n_1\
    );
\ap_CS_fsm[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_reg_706_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[4]\,
      O => \ap_CS_fsm[16]_i_5_n_1\
    );
\ap_CS_fsm[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_reg_706_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[5]\,
      O => \ap_CS_fsm[16]_i_6_n_1\
    );
\ap_CS_fsm[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_reg_706_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[11]\,
      O => \ap_CS_fsm[16]_i_7_n_1\
    );
\ap_CS_fsm[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => j_reg_706_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[6]\,
      O => \ap_CS_fsm[16]_i_8_n_1\
    );
\ap_CS_fsm[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \ap_CS_fsm[16]_i_12_n_1\,
      I1 => j_reg_706_reg(1),
      I2 => \ap_CS_fsm[16]_i_10_n_1\,
      I3 => \j_0_reg_253_reg_n_1_[1]\,
      I4 => j_reg_706_reg(0),
      I5 => \j_0_reg_253_reg_n_1_[0]\,
      O => \ap_CS_fsm[16]_i_9_n_1\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_state26,
      I4 => \ap_CS_fsm[1]_i_4_n_1\,
      O => \ap_CS_fsm[1]_i_2_n_1\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[3]\,
      I1 => \ap_CS_fsm_reg_n_1_[4]\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => \ap_CS_fsm_reg_n_1_[2]\,
      I4 => \ap_CS_fsm[1]_i_5_n_1\,
      O => \ap_CS_fsm[1]_i_3_n_1\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[12]\,
      I1 => \ap_CS_fsm_reg_n_1_[11]\,
      I2 => \ap_CS_fsm_reg_n_1_[10]\,
      I3 => \ap_CS_fsm_reg_n_1_[9]\,
      O => \ap_CS_fsm[1]_i_4_n_1\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => \ap_CS_fsm_reg_n_1_[6]\,
      I3 => \ap_CS_fsm_reg_n_1_[5]\,
      O => \ap_CS_fsm[1]_i_5_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[9]\,
      Q => \ap_CS_fsm_reg_n_1_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[10]\,
      Q => \ap_CS_fsm_reg_n_1_[11]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[11]\,
      Q => \ap_CS_fsm_reg_n_1_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => B_RREADY,
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => B_ARVALID,
      Q => \ap_CS_fsm_reg_n_1_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[2]\,
      Q => \ap_CS_fsm_reg_n_1_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[3]\,
      Q => \ap_CS_fsm_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[4]\,
      Q => \ap_CS_fsm_reg_n_1_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[5]\,
      Q => \ap_CS_fsm_reg_n_1_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_1_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => IN_r_ARVALID,
      Q => \ap_CS_fsm_reg_n_1_[9]\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => fc_OUT_r_m_axi_U_n_64,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => fc_OUT_r_m_axi_U_n_2,
      Q => ap_enable_reg_pp0_iter1_reg_n_1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone5_in,
      D => ap_enable_reg_pp0_iter1_reg_n_1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone5_in,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone5_in,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone5_in,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone5_in,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone5_in,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone5_in,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => fc_OUT_r_m_axi_U_n_3,
      Q => ap_enable_reg_pp0_iter9_reg_n_1,
      R => '0'
    );
fc_B_m_axi_U: entity work.system_fc_0_0_fc_B_m_axi
     port map (
      B_ARREADY => B_ARREADY,
      D(2) => B_RREADY,
      D(1) => ap_NS_fsm(13),
      D(0) => ap_NS_fsm(1),
      E(0) => \bus_read/rs_rreq/load_p2\,
      Q(2) => ap_CS_fsm_state14,
      Q(1) => \ap_CS_fsm_reg_n_1_[12]\,
      Q(0) => ap_CS_fsm_state2,
      W_ARREADY => W_ARREADY,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm[1]_i_2_n_1\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm[1]_i_3_n_1\,
      \ap_CS_fsm_reg[1]_1\(0) => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_B_ARVALID,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => \^m_axi_b_arlen\(3 downto 0),
      \data_p1_reg[15]\(15 downto 0) => B_RDATA(15 downto 0),
      \data_p2_reg[30]\(30) => \B_addr_reg_660_reg_n_1_[30]\,
      \data_p2_reg[30]\(29) => \B_addr_reg_660_reg_n_1_[29]\,
      \data_p2_reg[30]\(28) => \B_addr_reg_660_reg_n_1_[28]\,
      \data_p2_reg[30]\(27) => \B_addr_reg_660_reg_n_1_[27]\,
      \data_p2_reg[30]\(26) => \B_addr_reg_660_reg_n_1_[26]\,
      \data_p2_reg[30]\(25) => \B_addr_reg_660_reg_n_1_[25]\,
      \data_p2_reg[30]\(24) => \B_addr_reg_660_reg_n_1_[24]\,
      \data_p2_reg[30]\(23) => \B_addr_reg_660_reg_n_1_[23]\,
      \data_p2_reg[30]\(22) => \B_addr_reg_660_reg_n_1_[22]\,
      \data_p2_reg[30]\(21) => \B_addr_reg_660_reg_n_1_[21]\,
      \data_p2_reg[30]\(20) => \B_addr_reg_660_reg_n_1_[20]\,
      \data_p2_reg[30]\(19) => \B_addr_reg_660_reg_n_1_[19]\,
      \data_p2_reg[30]\(18) => \B_addr_reg_660_reg_n_1_[18]\,
      \data_p2_reg[30]\(17) => \B_addr_reg_660_reg_n_1_[17]\,
      \data_p2_reg[30]\(16) => \B_addr_reg_660_reg_n_1_[16]\,
      \data_p2_reg[30]\(15) => \B_addr_reg_660_reg_n_1_[15]\,
      \data_p2_reg[30]\(14) => \B_addr_reg_660_reg_n_1_[14]\,
      \data_p2_reg[30]\(13) => \B_addr_reg_660_reg_n_1_[13]\,
      \data_p2_reg[30]\(12) => \B_addr_reg_660_reg_n_1_[12]\,
      \data_p2_reg[30]\(11) => \B_addr_reg_660_reg_n_1_[11]\,
      \data_p2_reg[30]\(10) => \B_addr_reg_660_reg_n_1_[10]\,
      \data_p2_reg[30]\(9) => \B_addr_reg_660_reg_n_1_[9]\,
      \data_p2_reg[30]\(8) => \B_addr_reg_660_reg_n_1_[8]\,
      \data_p2_reg[30]\(7) => \B_addr_reg_660_reg_n_1_[7]\,
      \data_p2_reg[30]\(6) => \B_addr_reg_660_reg_n_1_[6]\,
      \data_p2_reg[30]\(5) => \B_addr_reg_660_reg_n_1_[5]\,
      \data_p2_reg[30]\(4) => \B_addr_reg_660_reg_n_1_[4]\,
      \data_p2_reg[30]\(3) => \B_addr_reg_660_reg_n_1_[3]\,
      \data_p2_reg[30]\(2) => \B_addr_reg_660_reg_n_1_[2]\,
      \data_p2_reg[30]\(1) => \B_addr_reg_660_reg_n_1_[1]\,
      \data_p2_reg[30]\(0) => \B_addr_reg_660_reg_n_1_[0]\,
      full_n_reg => m_axi_B_RREADY,
      m_axi_B_ARADDR(29 downto 0) => \^m_axi_b_araddr\(31 downto 2),
      m_axi_B_ARREADY => m_axi_B_ARREADY,
      m_axi_B_RRESP(1 downto 0) => m_axi_B_RRESP(1 downto 0),
      m_axi_B_RVALID => m_axi_B_RVALID,
      mem_reg(32) => m_axi_B_RLAST,
      mem_reg(31 downto 0) => m_axi_B_RDATA(31 downto 0)
    );
fc_CTRL_s_axi_U: entity work.system_fc_0_0_fc_CTRL_s_axi
     port map (
      D(0) => ap_NS_fsm(0),
      E(0) => ap_NS_fsm1,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[0]\ => \i_0_reg_232_reg_n_1_[0]\,
      \ap_CS_fsm_reg[0]_0\ => \i_0_reg_232_reg_n_1_[2]\,
      \ap_CS_fsm_reg[0]_1\ => \i_0_reg_232_reg_n_1_[1]\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \int_bias_V_reg[31]_0\(30 downto 0) => bias_V(31 downto 1),
      \int_in_V_reg[31]_0\(30 downto 0) => in_V(31 downto 1),
      \int_out_V_reg[31]_0\(30 downto 0) => out_V(31 downto 1),
      \int_weight_V_reg[31]_0\(30 downto 0) => weight_V(31 downto 1),
      interrupt => interrupt,
      s_axi_CTRL_ARADDR(5 downto 0) => s_axi_CTRL_ARADDR(5 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(5 downto 0) => s_axi_CTRL_AWADDR(5 downto 0),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
fc_IN_r_m_axi_U: entity work.system_fc_0_0_fc_IN_r_m_axi
     port map (
      A(15) => fc_IN_r_m_axi_U_n_44,
      A(14) => fc_IN_r_m_axi_U_n_45,
      A(13) => fc_IN_r_m_axi_U_n_46,
      A(12) => fc_IN_r_m_axi_U_n_47,
      A(11) => fc_IN_r_m_axi_U_n_48,
      A(10) => fc_IN_r_m_axi_U_n_49,
      A(9) => fc_IN_r_m_axi_U_n_50,
      A(8) => fc_IN_r_m_axi_U_n_51,
      A(7) => fc_IN_r_m_axi_U_n_52,
      A(6) => fc_IN_r_m_axi_U_n_53,
      A(5) => fc_IN_r_m_axi_U_n_54,
      A(4) => fc_IN_r_m_axi_U_n_55,
      A(3) => fc_IN_r_m_axi_U_n_56,
      A(2) => fc_IN_r_m_axi_U_n_57,
      A(1) => fc_IN_r_m_axi_U_n_58,
      A(0) => fc_IN_r_m_axi_U_n_59,
      D(0) => ap_NS_fsm(8),
      IN_r_ARVALID => IN_r_ARVALID,
      IN_r_RREADY => IN_r_RREADY,
      Q(2) => ap_CS_fsm_state26,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[8]\ => fc_IN_r_m_axi_U_n_1,
      \ap_CS_fsm_reg[8]_0\ => fc_IN_r_m_axi_U_n_2,
      \ap_CS_fsm_reg[8]_1\ => fc_IN_r_m_axi_U_n_3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_IN_r_ARVALID,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => \^m_axi_in_r_arlen\(3 downto 0),
      \data_p2_reg[0]\ => \i_0_reg_232_reg_n_1_[1]\,
      \data_p2_reg[0]_0\ => \i_0_reg_232_reg_n_1_[2]\,
      \data_p2_reg[0]_1\ => \i_0_reg_232_reg_n_1_[0]\,
      \data_p2_reg[30]\(30 downto 0) => IN_addr_reg_672(30 downto 0),
      full_n_reg => m_axi_IN_r_RREADY,
      i_reg_686(2 downto 0) => i_reg_686(2 downto 0),
      \icmp_ln12_reg_702_reg[0]\ => fc_IN_r_m_axi_U_n_6,
      load_p1 => \bus_read/rs_rdata/load_p1\,
      m_axi_IN_r_ARADDR(29 downto 0) => \^m_axi_in_r_araddr\(31 downto 2),
      m_axi_IN_r_ARREADY => m_axi_IN_r_ARREADY,
      m_axi_IN_r_RRESP(1 downto 0) => m_axi_IN_r_RRESP(1 downto 0),
      m_axi_IN_r_RVALID => m_axi_IN_r_RVALID,
      mem_reg(32) => m_axi_IN_r_RLAST,
      mem_reg(31 downto 0) => m_axi_IN_r_RDATA(31 downto 0),
      \mem_reg_i_12__0\ => \icmp_ln12_reg_702_reg_n_1_[0]\,
      \mem_reg_i_12__0_0\ => ap_enable_reg_pp0_iter1_reg_n_1,
      \mem_reg_i_12__0_1\(0) => W_RVALID
    );
fc_OUT_r_m_axi_U: entity work.system_fc_0_0_fc_OUT_r_m_axi
     port map (
      AWLEN(3 downto 0) => \^m_axi_out_r_awlen\(3 downto 0),
      D(1 downto 0) => ap_NS_fsm(16 downto 15),
      E(0) => fc_OUT_r_m_axi_U_n_47,
      IN_addr_read_reg_7120 => IN_addr_read_reg_7120,
      IN_r_RREADY => IN_r_RREADY,
      I_WDATA(14) => \select_ln340_1_reg_736_reg_n_1_[14]\,
      I_WDATA(13) => \select_ln340_1_reg_736_reg_n_1_[13]\,
      I_WDATA(12) => \select_ln340_1_reg_736_reg_n_1_[12]\,
      I_WDATA(11) => \select_ln340_1_reg_736_reg_n_1_[11]\,
      I_WDATA(10) => \select_ln340_1_reg_736_reg_n_1_[10]\,
      I_WDATA(9) => \select_ln340_1_reg_736_reg_n_1_[9]\,
      I_WDATA(8) => \select_ln340_1_reg_736_reg_n_1_[8]\,
      I_WDATA(7) => \select_ln340_1_reg_736_reg_n_1_[7]\,
      I_WDATA(6) => \select_ln340_1_reg_736_reg_n_1_[6]\,
      I_WDATA(5) => \select_ln340_1_reg_736_reg_n_1_[5]\,
      I_WDATA(4) => \select_ln340_1_reg_736_reg_n_1_[4]\,
      I_WDATA(3) => \select_ln340_1_reg_736_reg_n_1_[3]\,
      I_WDATA(2) => \select_ln340_1_reg_736_reg_n_1_[2]\,
      I_WDATA(1) => \select_ln340_1_reg_736_reg_n_1_[1]\,
      I_WDATA(0) => \select_ln340_1_reg_736_reg_n_1_[0]\,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => ap_CS_fsm_state15,
      SR(0) => j_0_reg_253,
      \ap_CS_fsm_reg[15]\ => fc_OUT_r_m_axi_U_n_64,
      \ap_CS_fsm_reg[15]_0\ => fc_OUT_r_m_axi_U_n_67,
      \ap_CS_fsm_reg[15]_1\ => fc_OUT_r_m_axi_U_n_68,
      \ap_CS_fsm_reg[15]_2\ => fc_OUT_r_m_axi_U_n_69,
      \ap_CS_fsm_reg[15]_3\ => \ap_CS_fsm[15]_i_2_n_1\,
      \ap_CS_fsm_reg[15]_4\ => \ap_CS_fsm[16]_i_2_n_1\,
      ap_block_pp0_stage0_subdone5_in => ap_block_pp0_stage0_subdone5_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_1,
      ap_enable_reg_pp0_iter1_reg_0 => \ap_CS_fsm[16]_i_3_n_1\,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter3_reg => fc_OUT_r_m_axi_U_n_1,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => fc_OUT_r_m_axi_U_n_2,
      ap_rst_n_1 => fc_OUT_r_m_axi_U_n_3,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.WVALID_Dummy_reg\ => m_axi_OUT_r_WVALID,
      \data_p2_reg[30]\(30 downto 0) => OUT_addr_reg_691(30 downto 0),
      empty_n_reg => ap_enable_reg_pp0_iter9_reg_n_1,
      empty_n_reg_0 => fc_IN_r_m_axi_U_n_6,
      full_n_reg => m_axi_OUT_r_RREADY,
      full_n_reg_0 => m_axi_OUT_r_BREADY,
      icmp_ln12_1_reg_722_pp0_iter2_reg => icmp_ln12_1_reg_722_pp0_iter2_reg,
      icmp_ln12_1_reg_722_pp0_iter3_reg => icmp_ln12_1_reg_722_pp0_iter3_reg,
      icmp_ln12_1_reg_722_pp0_iter8_reg => icmp_ln12_1_reg_722_pp0_iter8_reg,
      \icmp_ln12_1_reg_722_reg[0]\ => \icmp_ln12_1_reg_722[0]_i_2_n_1\,
      \icmp_ln12_1_reg_722_reg[0]_0\ => \icmp_ln12_1_reg_722_reg_n_1_[0]\,
      icmp_ln12_reg_702_pp0_iter1_reg => icmp_ln12_reg_702_pp0_iter1_reg,
      icmp_ln12_reg_702_pp0_iter2_reg => icmp_ln12_reg_702_pp0_iter2_reg,
      icmp_ln12_reg_702_pp0_iter3_reg => icmp_ln12_reg_702_pp0_iter3_reg,
      \icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\(15 downto 0) => p_1_in(15 downto 0),
      \j_0_reg_253_reg[0]\ => \icmp_ln12_reg_702_reg_n_1_[0]\,
      j_reg_7060 => j_reg_7060,
      m_axi_OUT_r_AWADDR(29 downto 0) => \^m_axi_out_r_awaddr\(31 downto 2),
      m_axi_OUT_r_AWREADY => m_axi_OUT_r_AWREADY,
      m_axi_OUT_r_AWVALID => m_axi_OUT_r_AWVALID,
      m_axi_OUT_r_BVALID => m_axi_OUT_r_BVALID,
      m_axi_OUT_r_RVALID => m_axi_OUT_r_RVALID,
      m_axi_OUT_r_WDATA(31 downto 0) => m_axi_OUT_r_WDATA(31 downto 0),
      m_axi_OUT_r_WLAST => m_axi_OUT_r_WLAST,
      m_axi_OUT_r_WREADY => m_axi_OUT_r_WREADY,
      m_axi_OUT_r_WSTRB(3 downto 0) => m_axi_OUT_r_WSTRB(3 downto 0),
      \p_Val2_s_reg_243_reg[15]\(15 downto 0) => tmp_V_reg_697(15 downto 0),
      \q_tmp_reg[15]\ => \select_ln340_1_reg_736_reg_n_1_[15]\,
      r_V_2_reg_7260 => r_V_2_reg_7260,
      select_ln340_1_reg_7360 => select_ln340_1_reg_7360,
      \select_ln340_1_reg_736_reg[0]\ => fc_mul_mul_16s_16bkb_U1_n_2
    );
fc_W_m_axi_U: entity work.system_fc_0_0_fc_W_m_axi
     port map (
      B(15) => fc_W_m_axi_U_n_7,
      B(14) => fc_W_m_axi_U_n_8,
      B(13) => fc_W_m_axi_U_n_9,
      B(12) => fc_W_m_axi_U_n_10,
      B(11) => fc_W_m_axi_U_n_11,
      B(10) => fc_W_m_axi_U_n_12,
      B(9) => fc_W_m_axi_U_n_13,
      B(8) => fc_W_m_axi_U_n_14,
      B(7) => fc_W_m_axi_U_n_15,
      B(6) => fc_W_m_axi_U_n_16,
      B(5) => fc_W_m_axi_U_n_17,
      B(4) => fc_W_m_axi_U_n_18,
      B(3) => fc_W_m_axi_U_n_19,
      B(2) => fc_W_m_axi_U_n_20,
      B(1) => fc_W_m_axi_U_n_21,
      B(0) => fc_W_m_axi_U_n_22,
      B_ARREADY => B_ARREADY,
      D(32) => m_axi_W_RLAST,
      D(31 downto 0) => m_axi_W_RDATA(31 downto 0),
      E(0) => \bus_read/rs_rreq/load_p2\,
      IN_r_RREADY => IN_r_RREADY,
      Q(0) => ap_CS_fsm_state2,
      W_ARREADY => W_ARREADY,
      \ap_CS_fsm_reg[1]\(0) => B_ARVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_W_ARVALID,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => \^m_axi_w_arlen\(3 downto 0),
      \data_p2_reg[30]\(30) => \W_addr_reg_666_reg_n_1_[30]\,
      \data_p2_reg[30]\(29) => \W_addr_reg_666_reg_n_1_[29]\,
      \data_p2_reg[30]\(28) => \W_addr_reg_666_reg_n_1_[28]\,
      \data_p2_reg[30]\(27) => \W_addr_reg_666_reg_n_1_[27]\,
      \data_p2_reg[30]\(26) => \W_addr_reg_666_reg_n_1_[26]\,
      \data_p2_reg[30]\(25) => \W_addr_reg_666_reg_n_1_[25]\,
      \data_p2_reg[30]\(24) => \W_addr_reg_666_reg_n_1_[24]\,
      \data_p2_reg[30]\(23) => \W_addr_reg_666_reg_n_1_[23]\,
      \data_p2_reg[30]\(22) => \W_addr_reg_666_reg_n_1_[22]\,
      \data_p2_reg[30]\(21) => \W_addr_reg_666_reg_n_1_[21]\,
      \data_p2_reg[30]\(20) => \W_addr_reg_666_reg_n_1_[20]\,
      \data_p2_reg[30]\(19) => \W_addr_reg_666_reg_n_1_[19]\,
      \data_p2_reg[30]\(18) => \W_addr_reg_666_reg_n_1_[18]\,
      \data_p2_reg[30]\(17) => \W_addr_reg_666_reg_n_1_[17]\,
      \data_p2_reg[30]\(16) => \W_addr_reg_666_reg_n_1_[16]\,
      \data_p2_reg[30]\(15) => \W_addr_reg_666_reg_n_1_[15]\,
      \data_p2_reg[30]\(14) => \W_addr_reg_666_reg_n_1_[14]\,
      \data_p2_reg[30]\(13) => \W_addr_reg_666_reg_n_1_[13]\,
      \data_p2_reg[30]\(12) => \W_addr_reg_666_reg_n_1_[12]\,
      \data_p2_reg[30]\(11) => \W_addr_reg_666_reg_n_1_[11]\,
      \data_p2_reg[30]\(10) => \W_addr_reg_666_reg_n_1_[10]\,
      \data_p2_reg[30]\(9) => \W_addr_reg_666_reg_n_1_[9]\,
      \data_p2_reg[30]\(8) => \W_addr_reg_666_reg_n_1_[8]\,
      \data_p2_reg[30]\(7) => \W_addr_reg_666_reg_n_1_[7]\,
      \data_p2_reg[30]\(6) => \W_addr_reg_666_reg_n_1_[6]\,
      \data_p2_reg[30]\(5) => \W_addr_reg_666_reg_n_1_[5]\,
      \data_p2_reg[30]\(4) => \W_addr_reg_666_reg_n_1_[4]\,
      \data_p2_reg[30]\(3) => \W_addr_reg_666_reg_n_1_[3]\,
      \data_p2_reg[30]\(2) => \W_addr_reg_666_reg_n_1_[2]\,
      \data_p2_reg[30]\(1) => \W_addr_reg_666_reg_n_1_[1]\,
      \data_p2_reg[30]\(0) => \W_addr_reg_666_reg_n_1_[0]\,
      full_n_reg => m_axi_W_RREADY,
      load_p1 => \bus_read/rs_rdata/load_p1_0\,
      m_axi_W_ARADDR(29 downto 0) => \^m_axi_w_araddr\(31 downto 2),
      m_axi_W_ARREADY => m_axi_W_ARREADY,
      m_axi_W_RRESP(1 downto 0) => m_axi_W_RRESP(1 downto 0),
      m_axi_W_RVALID => m_axi_W_RVALID,
      \state_reg[0]\(0) => W_RVALID
    );
fc_mul_mul_16s_16bkb_U1: entity work.system_fc_0_0_fc_mul_mul_16s_16bkb
     port map (
      A(15) => fc_IN_r_m_axi_U_n_44,
      A(14) => fc_IN_r_m_axi_U_n_45,
      A(13) => fc_IN_r_m_axi_U_n_46,
      A(12) => fc_IN_r_m_axi_U_n_47,
      A(11) => fc_IN_r_m_axi_U_n_48,
      A(10) => fc_IN_r_m_axi_U_n_49,
      A(9) => fc_IN_r_m_axi_U_n_50,
      A(8) => fc_IN_r_m_axi_U_n_51,
      A(7) => fc_IN_r_m_axi_U_n_52,
      A(6) => fc_IN_r_m_axi_U_n_53,
      A(5) => fc_IN_r_m_axi_U_n_54,
      A(4) => fc_IN_r_m_axi_U_n_55,
      A(3) => fc_IN_r_m_axi_U_n_56,
      A(2) => fc_IN_r_m_axi_U_n_57,
      A(1) => fc_IN_r_m_axi_U_n_58,
      A(0) => fc_IN_r_m_axi_U_n_59,
      B(15) => fc_W_m_axi_U_n_7,
      B(14) => fc_W_m_axi_U_n_8,
      B(13) => fc_W_m_axi_U_n_9,
      B(12) => fc_W_m_axi_U_n_10,
      B(11) => fc_W_m_axi_U_n_11,
      B(10) => fc_W_m_axi_U_n_12,
      B(9) => fc_W_m_axi_U_n_13,
      B(8) => fc_W_m_axi_U_n_14,
      B(7) => fc_W_m_axi_U_n_15,
      B(6) => fc_W_m_axi_U_n_16,
      B(5) => fc_W_m_axi_U_n_17,
      B(4) => fc_W_m_axi_U_n_18,
      B(3) => fc_W_m_axi_U_n_19,
      B(2) => fc_W_m_axi_U_n_20,
      B(1) => fc_W_m_axi_U_n_21,
      B(0) => fc_W_m_axi_U_n_22,
      DI(1) => \select_ln340_1_reg_736[15]_i_15_n_1\,
      DI(0) => lhs_V_fu_398_p3(25),
      IN_addr_read_reg_7120 => IN_addr_read_reg_7120,
      I_WDATA(14) => \select_ln340_1_reg_736_reg_n_1_[14]\,
      I_WDATA(13) => \select_ln340_1_reg_736_reg_n_1_[13]\,
      I_WDATA(12) => \select_ln340_1_reg_736_reg_n_1_[12]\,
      I_WDATA(11) => \select_ln340_1_reg_736_reg_n_1_[11]\,
      I_WDATA(10) => \select_ln340_1_reg_736_reg_n_1_[10]\,
      I_WDATA(9) => \select_ln340_1_reg_736_reg_n_1_[9]\,
      I_WDATA(8) => \select_ln340_1_reg_736_reg_n_1_[8]\,
      I_WDATA(7) => \select_ln340_1_reg_736_reg_n_1_[7]\,
      I_WDATA(6) => \select_ln340_1_reg_736_reg_n_1_[6]\,
      I_WDATA(5) => \select_ln340_1_reg_736_reg_n_1_[5]\,
      I_WDATA(4) => \select_ln340_1_reg_736_reg_n_1_[4]\,
      I_WDATA(3) => \select_ln340_1_reg_736_reg_n_1_[3]\,
      I_WDATA(2) => \select_ln340_1_reg_736_reg_n_1_[2]\,
      I_WDATA(1) => \select_ln340_1_reg_736_reg_n_1_[1]\,
      I_WDATA(0) => \select_ln340_1_reg_736_reg_n_1_[0]\,
      O(3) => fc_mul_mul_16s_16bkb_U1_n_3,
      O(2) => fc_mul_mul_16s_16bkb_U1_n_4,
      O(1) => tmp_9_fu_524_p3,
      O(0) => tmp_V_3_fu_423_p4(15),
      Q(15 downto 0) => p_Val2_s_reg_243(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      icmp_ln12_reg_702_pp0_iter3_reg => icmp_ln12_reg_702_pp0_iter3_reg,
      load_p1 => \bus_read/rs_rdata/load_p1\,
      load_p1_0 => \bus_read/rs_rdata/load_p1_0\,
      p => fc_mul_mul_16s_16bkb_U1_n_2,
      r_V_2_reg_7260 => r_V_2_reg_7260,
      select_ln340_1_reg_736 => select_ln340_1_reg_736,
      select_ln340_1_reg_7360 => select_ln340_1_reg_7360,
      \select_ln340_1_reg_736[15]_i_8\ => fc_mul_mul_16s_16bkb_U1_n_1,
      \select_ln340_1_reg_736[15]_i_8_0\ => fc_mul_mul_16s_16bkb_U1_n_8,
      \select_ln340_1_reg_736[15]_i_8_1\ => fc_mul_mul_16s_16bkb_U1_n_9,
      \select_ln340_1_reg_736[15]_i_8_10\ => fc_mul_mul_16s_16bkb_U1_n_18,
      \select_ln340_1_reg_736[15]_i_8_11\ => fc_mul_mul_16s_16bkb_U1_n_19,
      \select_ln340_1_reg_736[15]_i_8_12\ => fc_mul_mul_16s_16bkb_U1_n_20,
      \select_ln340_1_reg_736[15]_i_8_13\ => fc_mul_mul_16s_16bkb_U1_n_21,
      \select_ln340_1_reg_736[15]_i_8_14\ => fc_mul_mul_16s_16bkb_U1_n_22,
      \select_ln340_1_reg_736[15]_i_8_2\ => fc_mul_mul_16s_16bkb_U1_n_10,
      \select_ln340_1_reg_736[15]_i_8_3\ => fc_mul_mul_16s_16bkb_U1_n_11,
      \select_ln340_1_reg_736[15]_i_8_4\ => fc_mul_mul_16s_16bkb_U1_n_12,
      \select_ln340_1_reg_736[15]_i_8_5\ => fc_mul_mul_16s_16bkb_U1_n_13,
      \select_ln340_1_reg_736[15]_i_8_6\ => fc_mul_mul_16s_16bkb_U1_n_14,
      \select_ln340_1_reg_736[15]_i_8_7\ => fc_mul_mul_16s_16bkb_U1_n_15,
      \select_ln340_1_reg_736[15]_i_8_8\ => fc_mul_mul_16s_16bkb_U1_n_16,
      \select_ln340_1_reg_736[15]_i_8_9\ => fc_mul_mul_16s_16bkb_U1_n_17,
      \select_ln340_1_reg_736_reg[15]\ => \select_ln340_1_reg_736[15]_i_6_n_1\,
      \select_ln340_1_reg_736_reg[15]_i_9\ => \select_ln340_1_reg_736_reg_n_1_[15]\
    );
\i_0_reg_232[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
        port map (
      I0 => \i_0_reg_232_reg_n_1_[0]\,
      I1 => i_reg_686(0),
      I2 => ap_CS_fsm_state26,
      I3 => ap_CS_fsm_state8,
      O => \i_0_reg_232[0]_i_1_n_1\
    );
\i_0_reg_232[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
        port map (
      I0 => \i_0_reg_232_reg_n_1_[1]\,
      I1 => i_reg_686(1),
      I2 => ap_CS_fsm_state26,
      I3 => ap_CS_fsm_state8,
      O => \i_0_reg_232[1]_i_1_n_1\
    );
\i_0_reg_232[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
        port map (
      I0 => \i_0_reg_232_reg_n_1_[2]\,
      I1 => i_reg_686(2),
      I2 => ap_CS_fsm_state26,
      I3 => ap_CS_fsm_state8,
      O => \i_0_reg_232[2]_i_1_n_1\
    );
\i_0_reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_0_reg_232[0]_i_1_n_1\,
      Q => \i_0_reg_232_reg_n_1_[0]\,
      R => '0'
    );
\i_0_reg_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_0_reg_232[1]_i_1_n_1\,
      Q => \i_0_reg_232_reg_n_1_[1]\,
      R => '0'
    );
\i_0_reg_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_0_reg_232[2]_i_1_n_1\,
      Q => \i_0_reg_232_reg_n_1_[2]\,
      R => '0'
    );
\i_reg_686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fc_IN_r_m_axi_U_n_3,
      Q => i_reg_686(0),
      R => '0'
    );
\i_reg_686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fc_IN_r_m_axi_U_n_2,
      Q => i_reg_686(1),
      R => '0'
    );
\i_reg_686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fc_IN_r_m_axi_U_n_1,
      Q => i_reg_686(2),
      R => '0'
    );
\icmp_ln12_1_reg_722[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \icmp_ln12_1_reg_722[0]_i_3_n_1\,
      I1 => j_reg_706_reg(1),
      I2 => j_reg_706_reg(0),
      I3 => j_reg_706_reg(3),
      I4 => j_reg_706_reg(2),
      I5 => \icmp_ln12_1_reg_722[0]_i_4_n_1\,
      O => \icmp_ln12_1_reg_722[0]_i_2_n_1\
    );
\icmp_ln12_1_reg_722[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => j_reg_706_reg(7),
      I1 => j_reg_706_reg(6),
      I2 => j_reg_706_reg(5),
      I3 => j_reg_706_reg(4),
      O => \icmp_ln12_1_reg_722[0]_i_3_n_1\
    );
\icmp_ln12_1_reg_722[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => j_reg_706_reg(9),
      I1 => j_reg_706_reg(8),
      I2 => j_reg_706_reg(10),
      I3 => j_reg_706_reg(11),
      I4 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I5 => j_reg_706_reg(12),
      O => \icmp_ln12_1_reg_722[0]_i_4_n_1\
    );
\icmp_ln12_1_reg_722_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone5_in,
      D => \icmp_ln12_1_reg_722_reg_n_1_[0]\,
      Q => icmp_ln12_1_reg_722_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln12_1_reg_722_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone5_in,
      D => icmp_ln12_1_reg_722_pp0_iter2_reg,
      Q => icmp_ln12_1_reg_722_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln12_1_reg_722_pp0_iter7_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone5_in,
      CLK => ap_clk,
      D => icmp_ln12_1_reg_722_pp0_iter3_reg,
      Q => \icmp_ln12_1_reg_722_pp0_iter7_reg_reg[0]_srl4_n_1\
    );
\icmp_ln12_1_reg_722_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone5_in,
      D => \icmp_ln12_1_reg_722_pp0_iter7_reg_reg[0]_srl4_n_1\,
      Q => icmp_ln12_1_reg_722_pp0_iter8_reg,
      R => '0'
    );
\icmp_ln12_1_reg_722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fc_OUT_r_m_axi_U_n_67,
      Q => \icmp_ln12_1_reg_722_reg_n_1_[0]\,
      R => '0'
    );
\icmp_ln12_reg_702_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fc_OUT_r_m_axi_U_n_69,
      Q => icmp_ln12_reg_702_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln12_reg_702_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone5_in,
      D => icmp_ln12_reg_702_pp0_iter1_reg,
      Q => icmp_ln12_reg_702_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln12_reg_702_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone5_in,
      D => icmp_ln12_reg_702_pp0_iter2_reg,
      Q => icmp_ln12_reg_702_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln12_reg_702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fc_OUT_r_m_axi_U_n_68,
      Q => \icmp_ln12_reg_702_reg_n_1_[0]\,
      R => '0'
    );
\j_0_reg_253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(0),
      Q => \j_0_reg_253_reg_n_1_[0]\,
      R => j_0_reg_253
    );
\j_0_reg_253_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(10),
      Q => \j_0_reg_253_reg_n_1_[10]\,
      R => j_0_reg_253
    );
\j_0_reg_253_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(11),
      Q => \j_0_reg_253_reg_n_1_[11]\,
      R => j_0_reg_253
    );
\j_0_reg_253_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(12),
      Q => \j_0_reg_253_reg_n_1_[12]\,
      R => j_0_reg_253
    );
\j_0_reg_253_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(1),
      Q => \j_0_reg_253_reg_n_1_[1]\,
      R => j_0_reg_253
    );
\j_0_reg_253_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(2),
      Q => \j_0_reg_253_reg_n_1_[2]\,
      R => j_0_reg_253
    );
\j_0_reg_253_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(3),
      Q => \j_0_reg_253_reg_n_1_[3]\,
      R => j_0_reg_253
    );
\j_0_reg_253_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(4),
      Q => \j_0_reg_253_reg_n_1_[4]\,
      R => j_0_reg_253
    );
\j_0_reg_253_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(5),
      Q => \j_0_reg_253_reg_n_1_[5]\,
      R => j_0_reg_253
    );
\j_0_reg_253_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(6),
      Q => \j_0_reg_253_reg_n_1_[6]\,
      R => j_0_reg_253
    );
\j_0_reg_253_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(7),
      Q => \j_0_reg_253_reg_n_1_[7]\,
      R => j_0_reg_253
    );
\j_0_reg_253_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(8),
      Q => \j_0_reg_253_reg_n_1_[8]\,
      R => j_0_reg_253
    );
\j_0_reg_253_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => IN_r_RREADY,
      D => j_reg_706_reg(9),
      Q => \j_0_reg_253_reg_n_1_[9]\,
      R => j_0_reg_253
    );
\j_reg_706[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_reg_706_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[3]\,
      O => \j_reg_706[0]_i_3_n_1\
    );
\j_reg_706[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_reg_706_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[2]\,
      O => \j_reg_706[0]_i_4_n_1\
    );
\j_reg_706[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_reg_706_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[1]\,
      O => \j_reg_706[0]_i_5_n_1\
    );
\j_reg_706[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \j_0_reg_253_reg_n_1_[0]\,
      I1 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_706_reg(0),
      O => \j_reg_706[0]_i_6_n_1\
    );
\j_reg_706[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \j_0_reg_253_reg_n_1_[12]\,
      I1 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_706_reg(12),
      O => \j_reg_706[12]_i_2_n_1\
    );
\j_reg_706[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => j_reg_706_reg(7),
      I1 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \j_0_reg_253_reg_n_1_[7]\,
      O => \j_reg_706[4]_i_2_n_1\
    );
\j_reg_706[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \j_0_reg_253_reg_n_1_[6]\,
      I1 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_706_reg(6),
      O => \j_reg_706[4]_i_3_n_1\
    );
\j_reg_706[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_reg_706_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[5]\,
      O => \j_reg_706[4]_i_4_n_1\
    );
\j_reg_706[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_reg_706_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[4]\,
      O => \j_reg_706[4]_i_5_n_1\
    );
\j_reg_706[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_reg_706_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[11]\,
      O => \j_reg_706[8]_i_2_n_1\
    );
\j_reg_706[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_reg_706_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[10]\,
      O => \j_reg_706[8]_i_3_n_1\
    );
\j_reg_706[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => j_reg_706_reg(9),
      I1 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \j_0_reg_253_reg_n_1_[9]\,
      O => \j_reg_706[8]_i_4_n_1\
    );
\j_reg_706[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => j_reg_706_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => \icmp_ln12_reg_702_reg_n_1_[0]\,
      I4 => \j_0_reg_253_reg_n_1_[8]\,
      O => \j_reg_706[8]_i_5_n_1\
    );
\j_reg_706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[0]_i_2_n_8\,
      Q => j_reg_706_reg(0),
      R => '0'
    );
\j_reg_706_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_reg_706_reg[0]_i_2_n_1\,
      CO(2) => \j_reg_706_reg[0]_i_2_n_2\,
      CO(1) => \j_reg_706_reg[0]_i_2_n_3\,
      CO(0) => \j_reg_706_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_reg_706_reg[0]_i_2_n_5\,
      O(2) => \j_reg_706_reg[0]_i_2_n_6\,
      O(1) => \j_reg_706_reg[0]_i_2_n_7\,
      O(0) => \j_reg_706_reg[0]_i_2_n_8\,
      S(3) => \j_reg_706[0]_i_3_n_1\,
      S(2) => \j_reg_706[0]_i_4_n_1\,
      S(1) => \j_reg_706[0]_i_5_n_1\,
      S(0) => \j_reg_706[0]_i_6_n_1\
    );
\j_reg_706_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[8]_i_1_n_6\,
      Q => j_reg_706_reg(10),
      R => '0'
    );
\j_reg_706_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[8]_i_1_n_5\,
      Q => j_reg_706_reg(11),
      R => '0'
    );
\j_reg_706_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[12]_i_1_n_8\,
      Q => j_reg_706_reg(12),
      R => '0'
    );
\j_reg_706_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_706_reg[8]_i_1_n_1\,
      CO(3 downto 0) => \NLW_j_reg_706_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_j_reg_706_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \j_reg_706_reg[12]_i_1_n_8\,
      S(3 downto 1) => B"000",
      S(0) => \j_reg_706[12]_i_2_n_1\
    );
\j_reg_706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[0]_i_2_n_7\,
      Q => j_reg_706_reg(1),
      R => '0'
    );
\j_reg_706_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[0]_i_2_n_6\,
      Q => j_reg_706_reg(2),
      R => '0'
    );
\j_reg_706_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[0]_i_2_n_5\,
      Q => j_reg_706_reg(3),
      R => '0'
    );
\j_reg_706_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[4]_i_1_n_8\,
      Q => j_reg_706_reg(4),
      R => '0'
    );
\j_reg_706_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_706_reg[0]_i_2_n_1\,
      CO(3) => \j_reg_706_reg[4]_i_1_n_1\,
      CO(2) => \j_reg_706_reg[4]_i_1_n_2\,
      CO(1) => \j_reg_706_reg[4]_i_1_n_3\,
      CO(0) => \j_reg_706_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_706_reg[4]_i_1_n_5\,
      O(2) => \j_reg_706_reg[4]_i_1_n_6\,
      O(1) => \j_reg_706_reg[4]_i_1_n_7\,
      O(0) => \j_reg_706_reg[4]_i_1_n_8\,
      S(3) => \j_reg_706[4]_i_2_n_1\,
      S(2) => \j_reg_706[4]_i_3_n_1\,
      S(1) => \j_reg_706[4]_i_4_n_1\,
      S(0) => \j_reg_706[4]_i_5_n_1\
    );
\j_reg_706_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[4]_i_1_n_7\,
      Q => j_reg_706_reg(5),
      R => '0'
    );
\j_reg_706_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[4]_i_1_n_6\,
      Q => j_reg_706_reg(6),
      R => '0'
    );
\j_reg_706_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[4]_i_1_n_5\,
      Q => j_reg_706_reg(7),
      R => '0'
    );
\j_reg_706_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[8]_i_1_n_8\,
      Q => j_reg_706_reg(8),
      R => '0'
    );
\j_reg_706_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_706_reg[4]_i_1_n_1\,
      CO(3) => \j_reg_706_reg[8]_i_1_n_1\,
      CO(2) => \j_reg_706_reg[8]_i_1_n_2\,
      CO(1) => \j_reg_706_reg[8]_i_1_n_3\,
      CO(0) => \j_reg_706_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_706_reg[8]_i_1_n_5\,
      O(2) => \j_reg_706_reg[8]_i_1_n_6\,
      O(1) => \j_reg_706_reg[8]_i_1_n_7\,
      O(0) => \j_reg_706_reg[8]_i_1_n_8\,
      S(3) => \j_reg_706[8]_i_2_n_1\,
      S(2) => \j_reg_706[8]_i_3_n_1\,
      S(1) => \j_reg_706[8]_i_4_n_1\,
      S(0) => \j_reg_706[8]_i_5_n_1\
    );
\j_reg_706_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_7060,
      D => \j_reg_706_reg[8]_i_1_n_7\,
      Q => j_reg_706_reg(9),
      R => '0'
    );
\p_Val2_s_reg_243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(0),
      Q => p_Val2_s_reg_243(0),
      R => '0'
    );
\p_Val2_s_reg_243_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(10),
      Q => p_Val2_s_reg_243(10),
      R => '0'
    );
\p_Val2_s_reg_243_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(11),
      Q => p_Val2_s_reg_243(11),
      R => '0'
    );
\p_Val2_s_reg_243_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(12),
      Q => p_Val2_s_reg_243(12),
      R => '0'
    );
\p_Val2_s_reg_243_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(13),
      Q => p_Val2_s_reg_243(13),
      R => '0'
    );
\p_Val2_s_reg_243_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(14),
      Q => p_Val2_s_reg_243(14),
      R => '0'
    );
\p_Val2_s_reg_243_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(15),
      Q => p_Val2_s_reg_243(15),
      R => '0'
    );
\p_Val2_s_reg_243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(1),
      Q => p_Val2_s_reg_243(1),
      R => '0'
    );
\p_Val2_s_reg_243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(2),
      Q => p_Val2_s_reg_243(2),
      R => '0'
    );
\p_Val2_s_reg_243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(3),
      Q => p_Val2_s_reg_243(3),
      R => '0'
    );
\p_Val2_s_reg_243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(4),
      Q => p_Val2_s_reg_243(4),
      R => '0'
    );
\p_Val2_s_reg_243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(5),
      Q => p_Val2_s_reg_243(5),
      R => '0'
    );
\p_Val2_s_reg_243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(6),
      Q => p_Val2_s_reg_243(6),
      R => '0'
    );
\p_Val2_s_reg_243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(7),
      Q => p_Val2_s_reg_243(7),
      R => '0'
    );
\p_Val2_s_reg_243_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(8),
      Q => p_Val2_s_reg_243(8),
      R => '0'
    );
\p_Val2_s_reg_243_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_47,
      D => p_1_in(9),
      Q => p_Val2_s_reg_243(9),
      R => '0'
    );
\p_cast11_reg_678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(0),
      Q => p_cast11_reg_678(0),
      R => '0'
    );
\p_cast11_reg_678_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(10),
      Q => p_cast11_reg_678(10),
      R => '0'
    );
\p_cast11_reg_678_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(11),
      Q => p_cast11_reg_678(11),
      R => '0'
    );
\p_cast11_reg_678_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(12),
      Q => p_cast11_reg_678(12),
      R => '0'
    );
\p_cast11_reg_678_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(13),
      Q => p_cast11_reg_678(13),
      R => '0'
    );
\p_cast11_reg_678_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(14),
      Q => p_cast11_reg_678(14),
      R => '0'
    );
\p_cast11_reg_678_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(15),
      Q => p_cast11_reg_678(15),
      R => '0'
    );
\p_cast11_reg_678_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(16),
      Q => p_cast11_reg_678(16),
      R => '0'
    );
\p_cast11_reg_678_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(17),
      Q => p_cast11_reg_678(17),
      R => '0'
    );
\p_cast11_reg_678_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(18),
      Q => p_cast11_reg_678(18),
      R => '0'
    );
\p_cast11_reg_678_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(19),
      Q => p_cast11_reg_678(19),
      R => '0'
    );
\p_cast11_reg_678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(1),
      Q => p_cast11_reg_678(1),
      R => '0'
    );
\p_cast11_reg_678_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(20),
      Q => p_cast11_reg_678(20),
      R => '0'
    );
\p_cast11_reg_678_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(21),
      Q => p_cast11_reg_678(21),
      R => '0'
    );
\p_cast11_reg_678_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(22),
      Q => p_cast11_reg_678(22),
      R => '0'
    );
\p_cast11_reg_678_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(23),
      Q => p_cast11_reg_678(23),
      R => '0'
    );
\p_cast11_reg_678_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(24),
      Q => p_cast11_reg_678(24),
      R => '0'
    );
\p_cast11_reg_678_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(25),
      Q => p_cast11_reg_678(25),
      R => '0'
    );
\p_cast11_reg_678_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(26),
      Q => p_cast11_reg_678(26),
      R => '0'
    );
\p_cast11_reg_678_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(27),
      Q => p_cast11_reg_678(27),
      R => '0'
    );
\p_cast11_reg_678_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(28),
      Q => p_cast11_reg_678(28),
      R => '0'
    );
\p_cast11_reg_678_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(29),
      Q => p_cast11_reg_678(29),
      R => '0'
    );
\p_cast11_reg_678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(2),
      Q => p_cast11_reg_678(2),
      R => '0'
    );
\p_cast11_reg_678_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(30),
      Q => p_cast11_reg_678(30),
      R => '0'
    );
\p_cast11_reg_678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(3),
      Q => p_cast11_reg_678(3),
      R => '0'
    );
\p_cast11_reg_678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(4),
      Q => p_cast11_reg_678(4),
      R => '0'
    );
\p_cast11_reg_678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(5),
      Q => p_cast11_reg_678(5),
      R => '0'
    );
\p_cast11_reg_678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(6),
      Q => p_cast11_reg_678(6),
      R => '0'
    );
\p_cast11_reg_678_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(7),
      Q => p_cast11_reg_678(7),
      R => '0'
    );
\p_cast11_reg_678_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(8),
      Q => p_cast11_reg_678(8),
      R => '0'
    );
\p_cast11_reg_678_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => tmp_3_reg_655(9),
      Q => p_cast11_reg_678(9),
      R => '0'
    );
\select_ln340_1_reg_736[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => p_Val2_s_reg_243(15),
      I1 => icmp_ln12_reg_702_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => \select_ln340_1_reg_736_reg_n_1_[15]\,
      O => \select_ln340_1_reg_736[15]_i_15_n_1\
    );
\select_ln340_1_reg_736[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \select_ln340_1_reg_736_reg_n_1_[15]\,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln12_reg_702_pp0_iter3_reg,
      I3 => p_Val2_s_reg_243(15),
      O => lhs_V_fu_398_p3(25)
    );
\select_ln340_1_reg_736[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => fc_mul_mul_16s_16bkb_U1_n_3,
      I1 => fc_mul_mul_16s_16bkb_U1_n_4,
      I2 => tmp_9_fu_524_p3,
      I3 => tmp_V_3_fu_423_p4(15),
      O => \select_ln340_1_reg_736[15]_i_6_n_1\
    );
\select_ln340_1_reg_736_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_8,
      Q => \select_ln340_1_reg_736_reg_n_1_[0]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_18,
      Q => \select_ln340_1_reg_736_reg_n_1_[10]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_19,
      Q => \select_ln340_1_reg_736_reg_n_1_[11]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_20,
      Q => \select_ln340_1_reg_736_reg_n_1_[12]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_21,
      Q => \select_ln340_1_reg_736_reg_n_1_[13]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_22,
      Q => \select_ln340_1_reg_736_reg_n_1_[14]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_1,
      Q => \select_ln340_1_reg_736_reg_n_1_[15]\,
      R => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_9,
      Q => \select_ln340_1_reg_736_reg_n_1_[1]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_10,
      Q => \select_ln340_1_reg_736_reg_n_1_[2]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_11,
      Q => \select_ln340_1_reg_736_reg_n_1_[3]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_12,
      Q => \select_ln340_1_reg_736_reg_n_1_[4]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_13,
      Q => \select_ln340_1_reg_736_reg_n_1_[5]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_14,
      Q => \select_ln340_1_reg_736_reg_n_1_[6]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_15,
      Q => \select_ln340_1_reg_736_reg_n_1_[7]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_16,
      Q => \select_ln340_1_reg_736_reg_n_1_[8]\,
      S => select_ln340_1_reg_736
    );
\select_ln340_1_reg_736_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => fc_OUT_r_m_axi_U_n_1,
      D => fc_mul_mul_16s_16bkb_U1_n_17,
      Q => \select_ln340_1_reg_736_reg_n_1_[9]\,
      S => select_ln340_1_reg_736
    );
\tmp_3_reg_655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(1),
      Q => tmp_3_reg_655(0),
      R => '0'
    );
\tmp_3_reg_655_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(11),
      Q => tmp_3_reg_655(10),
      R => '0'
    );
\tmp_3_reg_655_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(12),
      Q => tmp_3_reg_655(11),
      R => '0'
    );
\tmp_3_reg_655_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(13),
      Q => tmp_3_reg_655(12),
      R => '0'
    );
\tmp_3_reg_655_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(14),
      Q => tmp_3_reg_655(13),
      R => '0'
    );
\tmp_3_reg_655_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(15),
      Q => tmp_3_reg_655(14),
      R => '0'
    );
\tmp_3_reg_655_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(16),
      Q => tmp_3_reg_655(15),
      R => '0'
    );
\tmp_3_reg_655_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(17),
      Q => tmp_3_reg_655(16),
      R => '0'
    );
\tmp_3_reg_655_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(18),
      Q => tmp_3_reg_655(17),
      R => '0'
    );
\tmp_3_reg_655_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(19),
      Q => tmp_3_reg_655(18),
      R => '0'
    );
\tmp_3_reg_655_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(20),
      Q => tmp_3_reg_655(19),
      R => '0'
    );
\tmp_3_reg_655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(2),
      Q => tmp_3_reg_655(1),
      R => '0'
    );
\tmp_3_reg_655_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(21),
      Q => tmp_3_reg_655(20),
      R => '0'
    );
\tmp_3_reg_655_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(22),
      Q => tmp_3_reg_655(21),
      R => '0'
    );
\tmp_3_reg_655_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(23),
      Q => tmp_3_reg_655(22),
      R => '0'
    );
\tmp_3_reg_655_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(24),
      Q => tmp_3_reg_655(23),
      R => '0'
    );
\tmp_3_reg_655_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(25),
      Q => tmp_3_reg_655(24),
      R => '0'
    );
\tmp_3_reg_655_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(26),
      Q => tmp_3_reg_655(25),
      R => '0'
    );
\tmp_3_reg_655_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(27),
      Q => tmp_3_reg_655(26),
      R => '0'
    );
\tmp_3_reg_655_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(28),
      Q => tmp_3_reg_655(27),
      R => '0'
    );
\tmp_3_reg_655_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(29),
      Q => tmp_3_reg_655(28),
      R => '0'
    );
\tmp_3_reg_655_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(30),
      Q => tmp_3_reg_655(29),
      R => '0'
    );
\tmp_3_reg_655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(3),
      Q => tmp_3_reg_655(2),
      R => '0'
    );
\tmp_3_reg_655_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(31),
      Q => tmp_3_reg_655(30),
      R => '0'
    );
\tmp_3_reg_655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(4),
      Q => tmp_3_reg_655(3),
      R => '0'
    );
\tmp_3_reg_655_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(5),
      Q => tmp_3_reg_655(4),
      R => '0'
    );
\tmp_3_reg_655_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(6),
      Q => tmp_3_reg_655(5),
      R => '0'
    );
\tmp_3_reg_655_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(7),
      Q => tmp_3_reg_655(6),
      R => '0'
    );
\tmp_3_reg_655_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(8),
      Q => tmp_3_reg_655(7),
      R => '0'
    );
\tmp_3_reg_655_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(9),
      Q => tmp_3_reg_655(8),
      R => '0'
    );
\tmp_3_reg_655_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_V(10),
      Q => tmp_3_reg_655(9),
      R => '0'
    );
\tmp_V_reg_697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(0),
      Q => tmp_V_reg_697(0),
      R => '0'
    );
\tmp_V_reg_697_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(10),
      Q => tmp_V_reg_697(10),
      R => '0'
    );
\tmp_V_reg_697_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(11),
      Q => tmp_V_reg_697(11),
      R => '0'
    );
\tmp_V_reg_697_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(12),
      Q => tmp_V_reg_697(12),
      R => '0'
    );
\tmp_V_reg_697_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(13),
      Q => tmp_V_reg_697(13),
      R => '0'
    );
\tmp_V_reg_697_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(14),
      Q => tmp_V_reg_697(14),
      R => '0'
    );
\tmp_V_reg_697_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(15),
      Q => tmp_V_reg_697(15),
      R => '0'
    );
\tmp_V_reg_697_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(1),
      Q => tmp_V_reg_697(1),
      R => '0'
    );
\tmp_V_reg_697_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(2),
      Q => tmp_V_reg_697(2),
      R => '0'
    );
\tmp_V_reg_697_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(3),
      Q => tmp_V_reg_697(3),
      R => '0'
    );
\tmp_V_reg_697_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(4),
      Q => tmp_V_reg_697(4),
      R => '0'
    );
\tmp_V_reg_697_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(5),
      Q => tmp_V_reg_697(5),
      R => '0'
    );
\tmp_V_reg_697_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(6),
      Q => tmp_V_reg_697(6),
      R => '0'
    );
\tmp_V_reg_697_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(7),
      Q => tmp_V_reg_697(7),
      R => '0'
    );
\tmp_V_reg_697_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(8),
      Q => tmp_V_reg_697(8),
      R => '0'
    );
\tmp_V_reg_697_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_RREADY,
      D => B_RDATA(9),
      Q => tmp_V_reg_697(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_fc_0_0 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_IN_r_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IN_r_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_IN_r_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IN_r_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IN_r_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_AWVALID : out STD_LOGIC;
    m_axi_IN_r_AWREADY : in STD_LOGIC;
    m_axi_IN_r_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IN_r_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_WLAST : out STD_LOGIC;
    m_axi_IN_r_WVALID : out STD_LOGIC;
    m_axi_IN_r_WREADY : in STD_LOGIC;
    m_axi_IN_r_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_BVALID : in STD_LOGIC;
    m_axi_IN_r_BREADY : out STD_LOGIC;
    m_axi_IN_r_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IN_r_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_IN_r_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IN_r_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_IN_r_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_IN_r_ARVALID : out STD_LOGIC;
    m_axi_IN_r_ARREADY : in STD_LOGIC;
    m_axi_IN_r_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_IN_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_IN_r_RLAST : in STD_LOGIC;
    m_axi_IN_r_RVALID : in STD_LOGIC;
    m_axi_IN_r_RREADY : out STD_LOGIC;
    m_axi_W_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_W_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_W_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_W_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_W_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_AWVALID : out STD_LOGIC;
    m_axi_W_AWREADY : in STD_LOGIC;
    m_axi_W_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_W_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_WLAST : out STD_LOGIC;
    m_axi_W_WVALID : out STD_LOGIC;
    m_axi_W_WREADY : in STD_LOGIC;
    m_axi_W_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_BVALID : in STD_LOGIC;
    m_axi_W_BREADY : out STD_LOGIC;
    m_axi_W_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_W_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_W_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_W_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_W_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_W_ARVALID : out STD_LOGIC;
    m_axi_W_ARREADY : in STD_LOGIC;
    m_axi_W_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_W_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_W_RLAST : in STD_LOGIC;
    m_axi_W_RVALID : in STD_LOGIC;
    m_axi_W_RREADY : out STD_LOGIC;
    m_axi_B_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_B_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_B_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_B_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_B_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_AWVALID : out STD_LOGIC;
    m_axi_B_AWREADY : in STD_LOGIC;
    m_axi_B_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_B_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_WLAST : out STD_LOGIC;
    m_axi_B_WVALID : out STD_LOGIC;
    m_axi_B_WREADY : in STD_LOGIC;
    m_axi_B_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_BVALID : in STD_LOGIC;
    m_axi_B_BREADY : out STD_LOGIC;
    m_axi_B_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_B_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_B_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_B_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_B_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_B_ARVALID : out STD_LOGIC;
    m_axi_B_ARREADY : in STD_LOGIC;
    m_axi_B_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_B_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_B_RLAST : in STD_LOGIC;
    m_axi_B_RVALID : in STD_LOGIC;
    m_axi_B_RREADY : out STD_LOGIC;
    m_axi_OUT_r_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUT_r_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_OUT_r_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUT_r_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUT_r_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_AWVALID : out STD_LOGIC;
    m_axi_OUT_r_AWREADY : in STD_LOGIC;
    m_axi_OUT_r_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUT_r_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_WLAST : out STD_LOGIC;
    m_axi_OUT_r_WVALID : out STD_LOGIC;
    m_axi_OUT_r_WREADY : in STD_LOGIC;
    m_axi_OUT_r_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_BVALID : in STD_LOGIC;
    m_axi_OUT_r_BREADY : out STD_LOGIC;
    m_axi_OUT_r_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUT_r_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_OUT_r_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUT_r_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUT_r_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUT_r_ARVALID : out STD_LOGIC;
    m_axi_OUT_r_ARREADY : in STD_LOGIC;
    m_axi_OUT_r_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUT_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUT_r_RLAST : in STD_LOGIC;
    m_axi_OUT_r_RVALID : in STD_LOGIC;
    m_axi_OUT_r_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_fc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_fc_0_0 : entity is "system_fc_0_0,fc,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_fc_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_fc_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_fc_0_0 : entity is "fc,Vivado 2019.2";
  attribute hls_module : string;
  attribute hls_module of system_fc_0_0 : entity is "yes";
end system_fc_0_0;

architecture STRUCTURE of system_fc_0_0 is
  signal NLW_inst_m_axi_B_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_B_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_B_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_B_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_B_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_B_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_IN_r_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_IN_r_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_IN_r_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_IN_r_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_IN_r_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_IN_r_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_OUT_r_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_OUT_r_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_OUT_r_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_OUT_r_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_OUT_r_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_OUT_r_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_W_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_W_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_W_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_W_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_W_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_W_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_B_ADDR_WIDTH : integer;
  attribute C_M_AXI_B_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_B_ARUSER_WIDTH : integer;
  attribute C_M_AXI_B_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_AWUSER_WIDTH : integer;
  attribute C_M_AXI_B_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_BUSER_WIDTH : integer;
  attribute C_M_AXI_B_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_CACHE_VALUE : integer;
  attribute C_M_AXI_B_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_B_DATA_WIDTH : integer;
  attribute C_M_AXI_B_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_B_ID_WIDTH : integer;
  attribute C_M_AXI_B_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_PROT_VALUE : integer;
  attribute C_M_AXI_B_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_B_RUSER_WIDTH : integer;
  attribute C_M_AXI_B_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_B_USER_VALUE : integer;
  attribute C_M_AXI_B_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_B_WSTRB_WIDTH : integer;
  attribute C_M_AXI_B_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_B_WUSER_WIDTH : integer;
  attribute C_M_AXI_B_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_IN_R_ADDR_WIDTH : integer;
  attribute C_M_AXI_IN_R_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_IN_R_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IN_R_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_IN_R_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IN_R_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_IN_R_BUSER_WIDTH : integer;
  attribute C_M_AXI_IN_R_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_IN_R_CACHE_VALUE : integer;
  attribute C_M_AXI_IN_R_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_IN_R_DATA_WIDTH : integer;
  attribute C_M_AXI_IN_R_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_IN_R_ID_WIDTH : integer;
  attribute C_M_AXI_IN_R_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_IN_R_PROT_VALUE : integer;
  attribute C_M_AXI_IN_R_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_IN_R_RUSER_WIDTH : integer;
  attribute C_M_AXI_IN_R_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_IN_R_USER_VALUE : integer;
  attribute C_M_AXI_IN_R_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_IN_R_WSTRB_WIDTH : integer;
  attribute C_M_AXI_IN_R_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_IN_R_WUSER_WIDTH : integer;
  attribute C_M_AXI_IN_R_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUT_R_ADDR_WIDTH : integer;
  attribute C_M_AXI_OUT_R_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_OUT_R_ARUSER_WIDTH : integer;
  attribute C_M_AXI_OUT_R_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUT_R_AWUSER_WIDTH : integer;
  attribute C_M_AXI_OUT_R_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUT_R_BUSER_WIDTH : integer;
  attribute C_M_AXI_OUT_R_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUT_R_CACHE_VALUE : integer;
  attribute C_M_AXI_OUT_R_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_OUT_R_DATA_WIDTH : integer;
  attribute C_M_AXI_OUT_R_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_OUT_R_ID_WIDTH : integer;
  attribute C_M_AXI_OUT_R_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUT_R_PROT_VALUE : integer;
  attribute C_M_AXI_OUT_R_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_OUT_R_RUSER_WIDTH : integer;
  attribute C_M_AXI_OUT_R_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUT_R_USER_VALUE : integer;
  attribute C_M_AXI_OUT_R_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_OUT_R_WSTRB_WIDTH : integer;
  attribute C_M_AXI_OUT_R_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_OUT_R_WUSER_WIDTH : integer;
  attribute C_M_AXI_OUT_R_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_W_ADDR_WIDTH : integer;
  attribute C_M_AXI_W_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_W_ARUSER_WIDTH : integer;
  attribute C_M_AXI_W_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_W_AWUSER_WIDTH : integer;
  attribute C_M_AXI_W_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_W_BUSER_WIDTH : integer;
  attribute C_M_AXI_W_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_W_CACHE_VALUE : integer;
  attribute C_M_AXI_W_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_W_DATA_WIDTH : integer;
  attribute C_M_AXI_W_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_W_ID_WIDTH : integer;
  attribute C_M_AXI_W_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_W_PROT_VALUE : integer;
  attribute C_M_AXI_W_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_W_RUSER_WIDTH : integer;
  attribute C_M_AXI_W_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_W_USER_VALUE : integer;
  attribute C_M_AXI_W_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_W_WSTRB_WIDTH : integer;
  attribute C_M_AXI_W_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_W_WUSER_WIDTH : integer;
  attribute C_M_AXI_W_WUSER_WIDTH of inst : label is 1;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "17'b01000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "17'b00000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "17'b00000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "17'b00000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "17'b00000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "17'b00001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "17'b00010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "17'b00100000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "17'b00000000000000010";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "17'b10000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "17'b00000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "17'b00000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "17'b00000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "17'b00000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "17'b00000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "17'b00000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "17'b00000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axi_IN_r:m_axi_W:m_axi_B:m_axi_OUT_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_B_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_B ARREADY";
  attribute X_INTERFACE_INFO of m_axi_B_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_B ARVALID";
  attribute X_INTERFACE_INFO of m_axi_B_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_B AWREADY";
  attribute X_INTERFACE_INFO of m_axi_B_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_B AWVALID";
  attribute X_INTERFACE_INFO of m_axi_B_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_B BREADY";
  attribute X_INTERFACE_INFO of m_axi_B_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_B BVALID";
  attribute X_INTERFACE_INFO of m_axi_B_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_B RLAST";
  attribute X_INTERFACE_INFO of m_axi_B_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_B RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_B_RREADY : signal is "XIL_INTERFACENAME m_axi_B, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_B_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_B RVALID";
  attribute X_INTERFACE_INFO of m_axi_B_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_B WLAST";
  attribute X_INTERFACE_INFO of m_axi_B_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_B WREADY";
  attribute X_INTERFACE_INFO of m_axi_B_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_B WVALID";
  attribute X_INTERFACE_INFO of m_axi_IN_r_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARREADY";
  attribute X_INTERFACE_INFO of m_axi_IN_r_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARVALID";
  attribute X_INTERFACE_INFO of m_axi_IN_r_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWREADY";
  attribute X_INTERFACE_INFO of m_axi_IN_r_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWVALID";
  attribute X_INTERFACE_INFO of m_axi_IN_r_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r BREADY";
  attribute X_INTERFACE_INFO of m_axi_IN_r_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r BVALID";
  attribute X_INTERFACE_INFO of m_axi_IN_r_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r RLAST";
  attribute X_INTERFACE_INFO of m_axi_IN_r_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_IN_r_RREADY : signal is "XIL_INTERFACENAME m_axi_IN_r, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_IN_r_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r RVALID";
  attribute X_INTERFACE_INFO of m_axi_IN_r_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r WLAST";
  attribute X_INTERFACE_INFO of m_axi_IN_r_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r WREADY";
  attribute X_INTERFACE_INFO of m_axi_IN_r_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r WVALID";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARREADY";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARVALID";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWREADY";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWVALID";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r BREADY";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r BVALID";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RLAST";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_OUT_r_RREADY : signal is "XIL_INTERFACENAME m_axi_OUT_r, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RVALID";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WLAST";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WREADY";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WVALID";
  attribute X_INTERFACE_INFO of m_axi_W_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_W ARREADY";
  attribute X_INTERFACE_INFO of m_axi_W_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_W ARVALID";
  attribute X_INTERFACE_INFO of m_axi_W_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_W AWREADY";
  attribute X_INTERFACE_INFO of m_axi_W_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_W AWVALID";
  attribute X_INTERFACE_INFO of m_axi_W_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_W BREADY";
  attribute X_INTERFACE_INFO of m_axi_W_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_W BVALID";
  attribute X_INTERFACE_INFO of m_axi_W_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_W RLAST";
  attribute X_INTERFACE_INFO of m_axi_W_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_W RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_W_RREADY : signal is "XIL_INTERFACENAME m_axi_W, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_W_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_W RVALID";
  attribute X_INTERFACE_INFO of m_axi_W_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_W WLAST";
  attribute X_INTERFACE_INFO of m_axi_W_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_W WREADY";
  attribute X_INTERFACE_INFO of m_axi_W_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_W WVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of m_axi_B_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_B ARADDR";
  attribute X_INTERFACE_INFO of m_axi_B_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_B ARBURST";
  attribute X_INTERFACE_INFO of m_axi_B_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_B ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_B_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_B ARLEN";
  attribute X_INTERFACE_INFO of m_axi_B_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_B ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_B_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_B ARPROT";
  attribute X_INTERFACE_INFO of m_axi_B_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_B ARQOS";
  attribute X_INTERFACE_INFO of m_axi_B_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_B ARREGION";
  attribute X_INTERFACE_INFO of m_axi_B_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_B ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_B_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_B AWADDR";
  attribute X_INTERFACE_INFO of m_axi_B_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_B AWBURST";
  attribute X_INTERFACE_INFO of m_axi_B_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_B AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_B_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_B AWLEN";
  attribute X_INTERFACE_INFO of m_axi_B_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_B AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_B_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_B AWPROT";
  attribute X_INTERFACE_INFO of m_axi_B_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_B AWQOS";
  attribute X_INTERFACE_INFO of m_axi_B_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_B AWREGION";
  attribute X_INTERFACE_INFO of m_axi_B_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_B AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_B_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_B BRESP";
  attribute X_INTERFACE_INFO of m_axi_B_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_B RDATA";
  attribute X_INTERFACE_INFO of m_axi_B_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_B RRESP";
  attribute X_INTERFACE_INFO of m_axi_B_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_B WDATA";
  attribute X_INTERFACE_INFO of m_axi_B_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_B WSTRB";
  attribute X_INTERFACE_INFO of m_axi_IN_r_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARADDR";
  attribute X_INTERFACE_INFO of m_axi_IN_r_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARBURST";
  attribute X_INTERFACE_INFO of m_axi_IN_r_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_IN_r_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARLEN";
  attribute X_INTERFACE_INFO of m_axi_IN_r_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_IN_r_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARPROT";
  attribute X_INTERFACE_INFO of m_axi_IN_r_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARQOS";
  attribute X_INTERFACE_INFO of m_axi_IN_r_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARREGION";
  attribute X_INTERFACE_INFO of m_axi_IN_r_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_IN_r_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWADDR";
  attribute X_INTERFACE_INFO of m_axi_IN_r_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWBURST";
  attribute X_INTERFACE_INFO of m_axi_IN_r_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_IN_r_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWLEN";
  attribute X_INTERFACE_INFO of m_axi_IN_r_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_IN_r_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWPROT";
  attribute X_INTERFACE_INFO of m_axi_IN_r_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWQOS";
  attribute X_INTERFACE_INFO of m_axi_IN_r_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWREGION";
  attribute X_INTERFACE_INFO of m_axi_IN_r_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_IN_r_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r BRESP";
  attribute X_INTERFACE_INFO of m_axi_IN_r_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r RDATA";
  attribute X_INTERFACE_INFO of m_axi_IN_r_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r RRESP";
  attribute X_INTERFACE_INFO of m_axi_IN_r_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r WDATA";
  attribute X_INTERFACE_INFO of m_axi_IN_r_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_IN_r WSTRB";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARADDR";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARBURST";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARLEN";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARPROT";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARQOS";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARREGION";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWADDR";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWBURST";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWLEN";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWPROT";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWQOS";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWREGION";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r BRESP";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RDATA";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RRESP";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WDATA";
  attribute X_INTERFACE_INFO of m_axi_OUT_r_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WSTRB";
  attribute X_INTERFACE_INFO of m_axi_W_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_W ARADDR";
  attribute X_INTERFACE_INFO of m_axi_W_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_W ARBURST";
  attribute X_INTERFACE_INFO of m_axi_W_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_W ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_W_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_W ARLEN";
  attribute X_INTERFACE_INFO of m_axi_W_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_W ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_W_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_W ARPROT";
  attribute X_INTERFACE_INFO of m_axi_W_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_W ARQOS";
  attribute X_INTERFACE_INFO of m_axi_W_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_W ARREGION";
  attribute X_INTERFACE_INFO of m_axi_W_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_W ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_W_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_W AWADDR";
  attribute X_INTERFACE_INFO of m_axi_W_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_W AWBURST";
  attribute X_INTERFACE_INFO of m_axi_W_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_W AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_W_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_W AWLEN";
  attribute X_INTERFACE_INFO of m_axi_W_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_W AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_W_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_W AWPROT";
  attribute X_INTERFACE_INFO of m_axi_W_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_W AWQOS";
  attribute X_INTERFACE_INFO of m_axi_W_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_W AWREGION";
  attribute X_INTERFACE_INFO of m_axi_W_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_W AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_W_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_W BRESP";
  attribute X_INTERFACE_INFO of m_axi_W_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_W RDATA";
  attribute X_INTERFACE_INFO of m_axi_W_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_W RRESP";
  attribute X_INTERFACE_INFO of m_axi_W_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_W WDATA";
  attribute X_INTERFACE_INFO of m_axi_W_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_W WSTRB";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
begin
inst: entity work.system_fc_0_0_fc
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_B_ARADDR(31 downto 0) => m_axi_B_ARADDR(31 downto 0),
      m_axi_B_ARBURST(1 downto 0) => m_axi_B_ARBURST(1 downto 0),
      m_axi_B_ARCACHE(3 downto 0) => m_axi_B_ARCACHE(3 downto 0),
      m_axi_B_ARID(0) => NLW_inst_m_axi_B_ARID_UNCONNECTED(0),
      m_axi_B_ARLEN(7 downto 0) => m_axi_B_ARLEN(7 downto 0),
      m_axi_B_ARLOCK(1 downto 0) => m_axi_B_ARLOCK(1 downto 0),
      m_axi_B_ARPROT(2 downto 0) => m_axi_B_ARPROT(2 downto 0),
      m_axi_B_ARQOS(3 downto 0) => m_axi_B_ARQOS(3 downto 0),
      m_axi_B_ARREADY => m_axi_B_ARREADY,
      m_axi_B_ARREGION(3 downto 0) => m_axi_B_ARREGION(3 downto 0),
      m_axi_B_ARSIZE(2 downto 0) => m_axi_B_ARSIZE(2 downto 0),
      m_axi_B_ARUSER(0) => NLW_inst_m_axi_B_ARUSER_UNCONNECTED(0),
      m_axi_B_ARVALID => m_axi_B_ARVALID,
      m_axi_B_AWADDR(31 downto 0) => m_axi_B_AWADDR(31 downto 0),
      m_axi_B_AWBURST(1 downto 0) => m_axi_B_AWBURST(1 downto 0),
      m_axi_B_AWCACHE(3 downto 0) => m_axi_B_AWCACHE(3 downto 0),
      m_axi_B_AWID(0) => NLW_inst_m_axi_B_AWID_UNCONNECTED(0),
      m_axi_B_AWLEN(7 downto 0) => m_axi_B_AWLEN(7 downto 0),
      m_axi_B_AWLOCK(1 downto 0) => m_axi_B_AWLOCK(1 downto 0),
      m_axi_B_AWPROT(2 downto 0) => m_axi_B_AWPROT(2 downto 0),
      m_axi_B_AWQOS(3 downto 0) => m_axi_B_AWQOS(3 downto 0),
      m_axi_B_AWREADY => m_axi_B_AWREADY,
      m_axi_B_AWREGION(3 downto 0) => m_axi_B_AWREGION(3 downto 0),
      m_axi_B_AWSIZE(2 downto 0) => m_axi_B_AWSIZE(2 downto 0),
      m_axi_B_AWUSER(0) => NLW_inst_m_axi_B_AWUSER_UNCONNECTED(0),
      m_axi_B_AWVALID => m_axi_B_AWVALID,
      m_axi_B_BID(0) => '0',
      m_axi_B_BREADY => m_axi_B_BREADY,
      m_axi_B_BRESP(1 downto 0) => m_axi_B_BRESP(1 downto 0),
      m_axi_B_BUSER(0) => '0',
      m_axi_B_BVALID => m_axi_B_BVALID,
      m_axi_B_RDATA(31 downto 0) => m_axi_B_RDATA(31 downto 0),
      m_axi_B_RID(0) => '0',
      m_axi_B_RLAST => m_axi_B_RLAST,
      m_axi_B_RREADY => m_axi_B_RREADY,
      m_axi_B_RRESP(1 downto 0) => m_axi_B_RRESP(1 downto 0),
      m_axi_B_RUSER(0) => '0',
      m_axi_B_RVALID => m_axi_B_RVALID,
      m_axi_B_WDATA(31 downto 0) => m_axi_B_WDATA(31 downto 0),
      m_axi_B_WID(0) => NLW_inst_m_axi_B_WID_UNCONNECTED(0),
      m_axi_B_WLAST => m_axi_B_WLAST,
      m_axi_B_WREADY => m_axi_B_WREADY,
      m_axi_B_WSTRB(3 downto 0) => m_axi_B_WSTRB(3 downto 0),
      m_axi_B_WUSER(0) => NLW_inst_m_axi_B_WUSER_UNCONNECTED(0),
      m_axi_B_WVALID => m_axi_B_WVALID,
      m_axi_IN_r_ARADDR(31 downto 0) => m_axi_IN_r_ARADDR(31 downto 0),
      m_axi_IN_r_ARBURST(1 downto 0) => m_axi_IN_r_ARBURST(1 downto 0),
      m_axi_IN_r_ARCACHE(3 downto 0) => m_axi_IN_r_ARCACHE(3 downto 0),
      m_axi_IN_r_ARID(0) => NLW_inst_m_axi_IN_r_ARID_UNCONNECTED(0),
      m_axi_IN_r_ARLEN(7 downto 0) => m_axi_IN_r_ARLEN(7 downto 0),
      m_axi_IN_r_ARLOCK(1 downto 0) => m_axi_IN_r_ARLOCK(1 downto 0),
      m_axi_IN_r_ARPROT(2 downto 0) => m_axi_IN_r_ARPROT(2 downto 0),
      m_axi_IN_r_ARQOS(3 downto 0) => m_axi_IN_r_ARQOS(3 downto 0),
      m_axi_IN_r_ARREADY => m_axi_IN_r_ARREADY,
      m_axi_IN_r_ARREGION(3 downto 0) => m_axi_IN_r_ARREGION(3 downto 0),
      m_axi_IN_r_ARSIZE(2 downto 0) => m_axi_IN_r_ARSIZE(2 downto 0),
      m_axi_IN_r_ARUSER(0) => NLW_inst_m_axi_IN_r_ARUSER_UNCONNECTED(0),
      m_axi_IN_r_ARVALID => m_axi_IN_r_ARVALID,
      m_axi_IN_r_AWADDR(31 downto 0) => m_axi_IN_r_AWADDR(31 downto 0),
      m_axi_IN_r_AWBURST(1 downto 0) => m_axi_IN_r_AWBURST(1 downto 0),
      m_axi_IN_r_AWCACHE(3 downto 0) => m_axi_IN_r_AWCACHE(3 downto 0),
      m_axi_IN_r_AWID(0) => NLW_inst_m_axi_IN_r_AWID_UNCONNECTED(0),
      m_axi_IN_r_AWLEN(7 downto 0) => m_axi_IN_r_AWLEN(7 downto 0),
      m_axi_IN_r_AWLOCK(1 downto 0) => m_axi_IN_r_AWLOCK(1 downto 0),
      m_axi_IN_r_AWPROT(2 downto 0) => m_axi_IN_r_AWPROT(2 downto 0),
      m_axi_IN_r_AWQOS(3 downto 0) => m_axi_IN_r_AWQOS(3 downto 0),
      m_axi_IN_r_AWREADY => m_axi_IN_r_AWREADY,
      m_axi_IN_r_AWREGION(3 downto 0) => m_axi_IN_r_AWREGION(3 downto 0),
      m_axi_IN_r_AWSIZE(2 downto 0) => m_axi_IN_r_AWSIZE(2 downto 0),
      m_axi_IN_r_AWUSER(0) => NLW_inst_m_axi_IN_r_AWUSER_UNCONNECTED(0),
      m_axi_IN_r_AWVALID => m_axi_IN_r_AWVALID,
      m_axi_IN_r_BID(0) => '0',
      m_axi_IN_r_BREADY => m_axi_IN_r_BREADY,
      m_axi_IN_r_BRESP(1 downto 0) => m_axi_IN_r_BRESP(1 downto 0),
      m_axi_IN_r_BUSER(0) => '0',
      m_axi_IN_r_BVALID => m_axi_IN_r_BVALID,
      m_axi_IN_r_RDATA(31 downto 0) => m_axi_IN_r_RDATA(31 downto 0),
      m_axi_IN_r_RID(0) => '0',
      m_axi_IN_r_RLAST => m_axi_IN_r_RLAST,
      m_axi_IN_r_RREADY => m_axi_IN_r_RREADY,
      m_axi_IN_r_RRESP(1 downto 0) => m_axi_IN_r_RRESP(1 downto 0),
      m_axi_IN_r_RUSER(0) => '0',
      m_axi_IN_r_RVALID => m_axi_IN_r_RVALID,
      m_axi_IN_r_WDATA(31 downto 0) => m_axi_IN_r_WDATA(31 downto 0),
      m_axi_IN_r_WID(0) => NLW_inst_m_axi_IN_r_WID_UNCONNECTED(0),
      m_axi_IN_r_WLAST => m_axi_IN_r_WLAST,
      m_axi_IN_r_WREADY => m_axi_IN_r_WREADY,
      m_axi_IN_r_WSTRB(3 downto 0) => m_axi_IN_r_WSTRB(3 downto 0),
      m_axi_IN_r_WUSER(0) => NLW_inst_m_axi_IN_r_WUSER_UNCONNECTED(0),
      m_axi_IN_r_WVALID => m_axi_IN_r_WVALID,
      m_axi_OUT_r_ARADDR(31 downto 0) => m_axi_OUT_r_ARADDR(31 downto 0),
      m_axi_OUT_r_ARBURST(1 downto 0) => m_axi_OUT_r_ARBURST(1 downto 0),
      m_axi_OUT_r_ARCACHE(3 downto 0) => m_axi_OUT_r_ARCACHE(3 downto 0),
      m_axi_OUT_r_ARID(0) => NLW_inst_m_axi_OUT_r_ARID_UNCONNECTED(0),
      m_axi_OUT_r_ARLEN(7 downto 0) => m_axi_OUT_r_ARLEN(7 downto 0),
      m_axi_OUT_r_ARLOCK(1 downto 0) => m_axi_OUT_r_ARLOCK(1 downto 0),
      m_axi_OUT_r_ARPROT(2 downto 0) => m_axi_OUT_r_ARPROT(2 downto 0),
      m_axi_OUT_r_ARQOS(3 downto 0) => m_axi_OUT_r_ARQOS(3 downto 0),
      m_axi_OUT_r_ARREADY => m_axi_OUT_r_ARREADY,
      m_axi_OUT_r_ARREGION(3 downto 0) => m_axi_OUT_r_ARREGION(3 downto 0),
      m_axi_OUT_r_ARSIZE(2 downto 0) => m_axi_OUT_r_ARSIZE(2 downto 0),
      m_axi_OUT_r_ARUSER(0) => NLW_inst_m_axi_OUT_r_ARUSER_UNCONNECTED(0),
      m_axi_OUT_r_ARVALID => m_axi_OUT_r_ARVALID,
      m_axi_OUT_r_AWADDR(31 downto 0) => m_axi_OUT_r_AWADDR(31 downto 0),
      m_axi_OUT_r_AWBURST(1 downto 0) => m_axi_OUT_r_AWBURST(1 downto 0),
      m_axi_OUT_r_AWCACHE(3 downto 0) => m_axi_OUT_r_AWCACHE(3 downto 0),
      m_axi_OUT_r_AWID(0) => NLW_inst_m_axi_OUT_r_AWID_UNCONNECTED(0),
      m_axi_OUT_r_AWLEN(7 downto 0) => m_axi_OUT_r_AWLEN(7 downto 0),
      m_axi_OUT_r_AWLOCK(1 downto 0) => m_axi_OUT_r_AWLOCK(1 downto 0),
      m_axi_OUT_r_AWPROT(2 downto 0) => m_axi_OUT_r_AWPROT(2 downto 0),
      m_axi_OUT_r_AWQOS(3 downto 0) => m_axi_OUT_r_AWQOS(3 downto 0),
      m_axi_OUT_r_AWREADY => m_axi_OUT_r_AWREADY,
      m_axi_OUT_r_AWREGION(3 downto 0) => m_axi_OUT_r_AWREGION(3 downto 0),
      m_axi_OUT_r_AWSIZE(2 downto 0) => m_axi_OUT_r_AWSIZE(2 downto 0),
      m_axi_OUT_r_AWUSER(0) => NLW_inst_m_axi_OUT_r_AWUSER_UNCONNECTED(0),
      m_axi_OUT_r_AWVALID => m_axi_OUT_r_AWVALID,
      m_axi_OUT_r_BID(0) => '0',
      m_axi_OUT_r_BREADY => m_axi_OUT_r_BREADY,
      m_axi_OUT_r_BRESP(1 downto 0) => m_axi_OUT_r_BRESP(1 downto 0),
      m_axi_OUT_r_BUSER(0) => '0',
      m_axi_OUT_r_BVALID => m_axi_OUT_r_BVALID,
      m_axi_OUT_r_RDATA(31 downto 0) => m_axi_OUT_r_RDATA(31 downto 0),
      m_axi_OUT_r_RID(0) => '0',
      m_axi_OUT_r_RLAST => m_axi_OUT_r_RLAST,
      m_axi_OUT_r_RREADY => m_axi_OUT_r_RREADY,
      m_axi_OUT_r_RRESP(1 downto 0) => m_axi_OUT_r_RRESP(1 downto 0),
      m_axi_OUT_r_RUSER(0) => '0',
      m_axi_OUT_r_RVALID => m_axi_OUT_r_RVALID,
      m_axi_OUT_r_WDATA(31 downto 0) => m_axi_OUT_r_WDATA(31 downto 0),
      m_axi_OUT_r_WID(0) => NLW_inst_m_axi_OUT_r_WID_UNCONNECTED(0),
      m_axi_OUT_r_WLAST => m_axi_OUT_r_WLAST,
      m_axi_OUT_r_WREADY => m_axi_OUT_r_WREADY,
      m_axi_OUT_r_WSTRB(3 downto 0) => m_axi_OUT_r_WSTRB(3 downto 0),
      m_axi_OUT_r_WUSER(0) => NLW_inst_m_axi_OUT_r_WUSER_UNCONNECTED(0),
      m_axi_OUT_r_WVALID => m_axi_OUT_r_WVALID,
      m_axi_W_ARADDR(31 downto 0) => m_axi_W_ARADDR(31 downto 0),
      m_axi_W_ARBURST(1 downto 0) => m_axi_W_ARBURST(1 downto 0),
      m_axi_W_ARCACHE(3 downto 0) => m_axi_W_ARCACHE(3 downto 0),
      m_axi_W_ARID(0) => NLW_inst_m_axi_W_ARID_UNCONNECTED(0),
      m_axi_W_ARLEN(7 downto 0) => m_axi_W_ARLEN(7 downto 0),
      m_axi_W_ARLOCK(1 downto 0) => m_axi_W_ARLOCK(1 downto 0),
      m_axi_W_ARPROT(2 downto 0) => m_axi_W_ARPROT(2 downto 0),
      m_axi_W_ARQOS(3 downto 0) => m_axi_W_ARQOS(3 downto 0),
      m_axi_W_ARREADY => m_axi_W_ARREADY,
      m_axi_W_ARREGION(3 downto 0) => m_axi_W_ARREGION(3 downto 0),
      m_axi_W_ARSIZE(2 downto 0) => m_axi_W_ARSIZE(2 downto 0),
      m_axi_W_ARUSER(0) => NLW_inst_m_axi_W_ARUSER_UNCONNECTED(0),
      m_axi_W_ARVALID => m_axi_W_ARVALID,
      m_axi_W_AWADDR(31 downto 0) => m_axi_W_AWADDR(31 downto 0),
      m_axi_W_AWBURST(1 downto 0) => m_axi_W_AWBURST(1 downto 0),
      m_axi_W_AWCACHE(3 downto 0) => m_axi_W_AWCACHE(3 downto 0),
      m_axi_W_AWID(0) => NLW_inst_m_axi_W_AWID_UNCONNECTED(0),
      m_axi_W_AWLEN(7 downto 0) => m_axi_W_AWLEN(7 downto 0),
      m_axi_W_AWLOCK(1 downto 0) => m_axi_W_AWLOCK(1 downto 0),
      m_axi_W_AWPROT(2 downto 0) => m_axi_W_AWPROT(2 downto 0),
      m_axi_W_AWQOS(3 downto 0) => m_axi_W_AWQOS(3 downto 0),
      m_axi_W_AWREADY => m_axi_W_AWREADY,
      m_axi_W_AWREGION(3 downto 0) => m_axi_W_AWREGION(3 downto 0),
      m_axi_W_AWSIZE(2 downto 0) => m_axi_W_AWSIZE(2 downto 0),
      m_axi_W_AWUSER(0) => NLW_inst_m_axi_W_AWUSER_UNCONNECTED(0),
      m_axi_W_AWVALID => m_axi_W_AWVALID,
      m_axi_W_BID(0) => '0',
      m_axi_W_BREADY => m_axi_W_BREADY,
      m_axi_W_BRESP(1 downto 0) => m_axi_W_BRESP(1 downto 0),
      m_axi_W_BUSER(0) => '0',
      m_axi_W_BVALID => m_axi_W_BVALID,
      m_axi_W_RDATA(31 downto 0) => m_axi_W_RDATA(31 downto 0),
      m_axi_W_RID(0) => '0',
      m_axi_W_RLAST => m_axi_W_RLAST,
      m_axi_W_RREADY => m_axi_W_RREADY,
      m_axi_W_RRESP(1 downto 0) => m_axi_W_RRESP(1 downto 0),
      m_axi_W_RUSER(0) => '0',
      m_axi_W_RVALID => m_axi_W_RVALID,
      m_axi_W_WDATA(31 downto 0) => m_axi_W_WDATA(31 downto 0),
      m_axi_W_WID(0) => NLW_inst_m_axi_W_WID_UNCONNECTED(0),
      m_axi_W_WLAST => m_axi_W_WLAST,
      m_axi_W_WREADY => m_axi_W_WREADY,
      m_axi_W_WSTRB(3 downto 0) => m_axi_W_WSTRB(3 downto 0),
      m_axi_W_WUSER(0) => NLW_inst_m_axi_W_WUSER_UNCONNECTED(0),
      m_axi_W_WVALID => m_axi_W_WVALID,
      s_axi_CTRL_ARADDR(5 downto 0) => s_axi_CTRL_ARADDR(5 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(5 downto 0) => s_axi_CTRL_AWADDR(5 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => s_axi_CTRL_BRESP(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => s_axi_CTRL_RRESP(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
end STRUCTURE;
