; SMT-LIBv2 description generated by Yosys 0.55 (git sha1 60f126cd0, clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-module wb_interconnect
(declare-sort |wb_interconnect_s| 0)
(declare-fun |wb_interconnect_is| (|wb_interconnect_s|) Bool)
(declare-fun |wb_interconnect#0| (|wb_interconnect_s|) (_ BitVec 16)) ; \WBM_ADR_O [31:16]
(define-fun |wb_interconnect#1| ((state |wb_interconnect_s|)) Bool (= (|wb_interconnect#0| state) #b0000000100000000)) ; \uart_sel
; yosys-smt2-wire uart_sel 1
(define-fun |wb_interconnect_n uart_sel| ((state |wb_interconnect_s|)) Bool (|wb_interconnect#1| state))
(define-fun |wb_interconnect#2| ((state |wb_interconnect_s|)) Bool (= (|wb_interconnect#0| state) #b0000000000010000)) ; \dmem_sel
; yosys-smt2-wire dmem_sel 1
(define-fun |wb_interconnect_n dmem_sel| ((state |wb_interconnect_s|)) Bool (|wb_interconnect#2| state))
; yosys-smt2-anyseq wb_interconnect#3 1 $auto$setundef.cc:348:execute$186
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": 3, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |wb_interconnect#3| (|wb_interconnect_s|) (_ BitVec 1)) ; \clk
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
(define-fun |wb_interconnect_n clk| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#3| state)) #b1))
(declare-fun |wb_interconnect#4| (|wb_interconnect_s|) Bool) ; \WBM_WE_O
; yosys-smt2-output WBS_WE_I 1
; yosys-smt2-wire WBS_WE_I 1
(define-fun |wb_interconnect_n WBS_WE_I| ((state |wb_interconnect_s|)) Bool (|wb_interconnect#4| state))
(declare-fun |wb_interconnect#5| (|wb_interconnect_s|) (_ BitVec 4)) ; \WBM_SEL_O
; yosys-smt2-output WBS_SEL_I 4
; yosys-smt2-wire WBS_SEL_I 4
(define-fun |wb_interconnect_n WBS_SEL_I| ((state |wb_interconnect_s|)) (_ BitVec 4) (|wb_interconnect#5| state))
(declare-fun |wb_interconnect#6| (|wb_interconnect_s|) (_ BitVec 32)) ; \WBM_DAT_O
; yosys-smt2-output WBS_DAT_I 32
; yosys-smt2-wire WBS_DAT_I 32
(define-fun |wb_interconnect_n WBS_DAT_I| ((state |wb_interconnect_s|)) (_ BitVec 32) (|wb_interconnect#6| state))
(declare-fun |wb_interconnect#7| (|wb_interconnect_s|) (_ BitVec 16)) ; \WBM_ADR_O [15:0]
; yosys-smt2-output WBS_ADR_I 32
; yosys-smt2-wire WBS_ADR_I 32
(define-fun |wb_interconnect_n WBS_ADR_I| ((state |wb_interconnect_s|)) (_ BitVec 32) (concat (|wb_interconnect#0| state) (|wb_interconnect#7| state)))
; yosys-smt2-input WBM_WE_O 1
; yosys-smt2-wire WBM_WE_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_WE_O"], "smtname": "WBM_WE_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n WBM_WE_O| ((state |wb_interconnect_s|)) Bool (|wb_interconnect#4| state))
(declare-fun |wb_interconnect#8| (|wb_interconnect_s|) Bool) ; \WBM_STB_O
; yosys-smt2-input WBM_STB_O 1
; yosys-smt2-wire WBM_STB_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_STB_O"], "smtname": "WBM_STB_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n WBM_STB_O| ((state |wb_interconnect_s|)) Bool (|wb_interconnect#8| state))
; yosys-smt2-input WBM_SEL_O 4
; yosys-smt2-wire WBM_SEL_O 4
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_SEL_O"], "smtname": "WBM_SEL_O", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |wb_interconnect_n WBM_SEL_O| ((state |wb_interconnect_s|)) (_ BitVec 4) (|wb_interconnect#5| state))
(declare-fun |wb_interconnect#9| (|wb_interconnect_s|) (_ BitVec 1)) ; \UART_WBS_ERR_O
(define-fun |wb_interconnect#10| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#1| state) (|wb_interconnect#9| state) #b0)) ; $verific$n115$11
(declare-fun |wb_interconnect#11| (|wb_interconnect_s|) (_ BitVec 1)) ; \DMEM_WBS_ERR_O
(define-fun |wb_interconnect#12| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#2| state) (|wb_interconnect#11| state) (|wb_interconnect#10| state))) ; \WBM_ERR_I
; yosys-smt2-output WBM_ERR_I 1
; yosys-smt2-wire WBM_ERR_I 1
(define-fun |wb_interconnect_n WBM_ERR_I| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#12| state)) #b1))
; yosys-smt2-input WBM_DAT_O 32
; yosys-smt2-wire WBM_DAT_O 32
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_DAT_O"], "smtname": "WBM_DAT_O", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |wb_interconnect_n WBM_DAT_O| ((state |wb_interconnect_s|)) (_ BitVec 32) (|wb_interconnect#6| state))
(declare-fun |wb_interconnect#13| (|wb_interconnect_s|) (_ BitVec 32)) ; \UART_WBS_DAT_O
(define-fun |wb_interconnect#14| ((state |wb_interconnect_s|)) (_ BitVec 32) (ite (|wb_interconnect#1| state) (|wb_interconnect#13| state) #b00000000000000000000000000000000)) ; $verific$n82$56
(declare-fun |wb_interconnect#15| (|wb_interconnect_s|) (_ BitVec 32)) ; \DMEM_WBS_DAT_O
(define-fun |wb_interconnect#16| ((state |wb_interconnect_s|)) (_ BitVec 32) (ite (|wb_interconnect#2| state) (|wb_interconnect#15| state) (|wb_interconnect#14| state))) ; \WBM_DAT_I
; yosys-smt2-output WBM_DAT_I 32
; yosys-smt2-wire WBM_DAT_I 32
(define-fun |wb_interconnect_n WBM_DAT_I| ((state |wb_interconnect_s|)) (_ BitVec 32) (|wb_interconnect#16| state))
(declare-fun |wb_interconnect#17| (|wb_interconnect_s|) Bool) ; \WBM_CYC_O
; yosys-smt2-input WBM_CYC_O 1
; yosys-smt2-wire WBM_CYC_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_CYC_O"], "smtname": "WBM_CYC_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n WBM_CYC_O| ((state |wb_interconnect_s|)) Bool (|wb_interconnect#17| state))
; yosys-smt2-input WBM_ADR_O 32
; yosys-smt2-wire WBM_ADR_O 32
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_ADR_O"], "smtname": "WBM_ADR_O", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |wb_interconnect_n WBM_ADR_O| ((state |wb_interconnect_s|)) (_ BitVec 32) (concat (|wb_interconnect#0| state) (|wb_interconnect#7| state)))
(declare-fun |wb_interconnect#18| (|wb_interconnect_s|) (_ BitVec 1)) ; \UART_WBS_ACK_O
(define-fun |wb_interconnect#19| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#1| state) (|wb_interconnect#18| state) #b0)) ; $verific$n116$12
(declare-fun |wb_interconnect#20| (|wb_interconnect_s|) (_ BitVec 1)) ; \DMEM_WBS_ACK_O
(define-fun |wb_interconnect#21| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#2| state) (|wb_interconnect#20| state) (|wb_interconnect#19| state))) ; \WBM_ACK_I
; yosys-smt2-output WBM_ACK_I 1
; yosys-smt2-wire WBM_ACK_I 1
(define-fun |wb_interconnect_n WBM_ACK_I| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#21| state)) #b1))
(define-fun |wb_interconnect#22| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#1| state) (ite (|wb_interconnect#8| state) #b1 #b0) #b0)) ; $verific$n118$14
(define-fun |wb_interconnect#23| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#2| state) #b0 (|wb_interconnect#22| state))) ; \UART_WBS_STB_I
; yosys-smt2-output UART_WBS_STB_I 1
; yosys-smt2-wire UART_WBS_STB_I 1
(define-fun |wb_interconnect_n UART_WBS_STB_I| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#23| state)) #b1))
; yosys-smt2-input UART_WBS_ERR_O 1
; yosys-smt2-wire UART_WBS_ERR_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\UART_WBS_ERR_O"], "smtname": "UART_WBS_ERR_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n UART_WBS_ERR_O| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#9| state)) #b1))
; yosys-smt2-input UART_WBS_DAT_O 32
; yosys-smt2-wire UART_WBS_DAT_O 32
; yosys-smt2-witness {"offset": 0, "path": ["\\UART_WBS_DAT_O"], "smtname": "UART_WBS_DAT_O", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |wb_interconnect_n UART_WBS_DAT_O| ((state |wb_interconnect_s|)) (_ BitVec 32) (|wb_interconnect#13| state))
(define-fun |wb_interconnect#24| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#1| state) (ite (|wb_interconnect#17| state) #b1 #b0) #b0)) ; $verific$n117$13
(define-fun |wb_interconnect#25| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#2| state) #b0 (|wb_interconnect#24| state))) ; \UART_WBS_CYC_I
; yosys-smt2-output UART_WBS_CYC_I 1
; yosys-smt2-wire UART_WBS_CYC_I 1
(define-fun |wb_interconnect_n UART_WBS_CYC_I| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#25| state)) #b1))
; yosys-smt2-input UART_WBS_ACK_O 1
; yosys-smt2-wire UART_WBS_ACK_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\UART_WBS_ACK_O"], "smtname": "UART_WBS_ACK_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n UART_WBS_ACK_O| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#18| state)) #b1))
(define-fun |wb_interconnect#26| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#2| state) (ite (|wb_interconnect#8| state) #b1 #b0) #b0)) ; \DMEM_WBS_STB_I
; yosys-smt2-output DMEM_WBS_STB_I 1
; yosys-smt2-wire DMEM_WBS_STB_I 1
(define-fun |wb_interconnect_n DMEM_WBS_STB_I| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#26| state)) #b1))
; yosys-smt2-input DMEM_WBS_ERR_O 1
; yosys-smt2-wire DMEM_WBS_ERR_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\DMEM_WBS_ERR_O"], "smtname": "DMEM_WBS_ERR_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n DMEM_WBS_ERR_O| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#11| state)) #b1))
; yosys-smt2-input DMEM_WBS_DAT_O 32
; yosys-smt2-wire DMEM_WBS_DAT_O 32
; yosys-smt2-witness {"offset": 0, "path": ["\\DMEM_WBS_DAT_O"], "smtname": "DMEM_WBS_DAT_O", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |wb_interconnect_n DMEM_WBS_DAT_O| ((state |wb_interconnect_s|)) (_ BitVec 32) (|wb_interconnect#15| state))
(define-fun |wb_interconnect#27| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#2| state) (ite (|wb_interconnect#17| state) #b1 #b0) #b0)) ; \DMEM_WBS_CYC_I
; yosys-smt2-output DMEM_WBS_CYC_I 1
; yosys-smt2-wire DMEM_WBS_CYC_I 1
(define-fun |wb_interconnect_n DMEM_WBS_CYC_I| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#27| state)) #b1))
; yosys-smt2-input DMEM_WBS_ACK_O 1
; yosys-smt2-wire DMEM_WBS_ACK_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\DMEM_WBS_ACK_O"], "smtname": "DMEM_WBS_ACK_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n DMEM_WBS_ACK_O| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#20| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$verificsva.cc:1821:import$183"], "smtname": 28, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |wb_interconnect#28| (|wb_interconnect_s|) (_ BitVec 1)) ; $auto$verificsva.cc:1821:import$183
; yosys-smt2-register $auto$verificsva.cc:1821:import$183 1
(define-fun |wb_interconnect_n $auto$verificsva.cc:1821:import$183| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#28| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$verificsva.cc:1821:import$154"], "smtname": 29, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |wb_interconnect#29| (|wb_interconnect_s|) (_ BitVec 1)) ; $auto$verificsva.cc:1821:import$154
; yosys-smt2-register $auto$verificsva.cc:1821:import$154 1
(define-fun |wb_interconnect_n $auto$verificsva.cc:1821:import$154| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#29| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$verificsva.cc:1820:import$182"], "smtname": 30, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |wb_interconnect#30| (|wb_interconnect_s|) (_ BitVec 1)) ; $auto$verificsva.cc:1820:import$182
; yosys-smt2-register $auto$verificsva.cc:1820:import$182 1
(define-fun |wb_interconnect_n $auto$verificsva.cc:1820:import$182| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#30| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$verificsva.cc:1820:import$153"], "smtname": 31, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |wb_interconnect#31| (|wb_interconnect_s|) (_ BitVec 1)) ; $auto$verificsva.cc:1820:import$153
; yosys-smt2-register $auto$verificsva.cc:1820:import$153 1
(define-fun |wb_interconnect_n $auto$verificsva.cc:1820:import$153| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#31| state)) #b1))
(define-fun |wb_interconnect#32| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#3| state))) ; $auto$rtlil.cc:2957:Not$189
; yosys-smt2-assume 0 $auto$formalff.cc:981:execute$190
(define-fun |wb_interconnect_u 0| ((state |wb_interconnect_s|)) Bool (or (= ((_ extract 0 0) (|wb_interconnect#32| state)) #b1) (not true))) ; $auto$formalff.cc:981:execute$190
; yosys-smt2-assert 0 _witness_.assert_auto_verificsva_cc_1735_import_157 wb_interconnect.sv:95.3-101.31
(define-fun |wb_interconnect_a 0| ((state |wb_interconnect_s|)) Bool (or (= ((_ extract 0 0) (|wb_interconnect#30| state)) #b1) (not (= ((_ extract 0 0) (|wb_interconnect#28| state)) #b1)))) ; _witness_.assert_auto_verificsva_cc_1735_import_157
; yosys-smt2-assert 1 _witness_.assert_auto_verificsva_cc_1735_import_128 wb_interconnect.sv:103.3-109.39
(define-fun |wb_interconnect_a 1| ((state |wb_interconnect_s|)) Bool (or (= ((_ extract 0 0) (|wb_interconnect#31| state)) #b1) (not (= ((_ extract 0 0) (|wb_interconnect#29| state)) #b1)))) ; _witness_.assert_auto_verificsva_cc_1735_import_128
(define-fun |wb_interconnect#33| ((state |wb_interconnect_s|)) Bool (= (|wb_interconnect#16| state) (|wb_interconnect#13| state))) ; $verific$n252$35
(define-fun |wb_interconnect#34| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvxor (|wb_interconnect#12| state) (|wb_interconnect#9| state))) ; $verific$n253$36
(define-fun |wb_interconnect#35| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#34| state))) ; $verific$n254$37
(define-fun |wb_interconnect#36| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvand (ite (|wb_interconnect#33| state) #b1 #b0) (|wb_interconnect#35| state))) ; $verific$n255$38
(define-fun |wb_interconnect#37| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvxor (|wb_interconnect#21| state) (|wb_interconnect#18| state))) ; $verific$n256$39
(define-fun |wb_interconnect#38| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#37| state))) ; $verific$n257$40
(define-fun |wb_interconnect#39| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvand (|wb_interconnect#36| state) (|wb_interconnect#38| state))) ; $verific$n258$41
(define-fun |wb_interconnect#40| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#27| state))) ; $verific$n259$42
(define-fun |wb_interconnect#41| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvand (|wb_interconnect#39| state) (|wb_interconnect#40| state))) ; $verific$n260$43
(define-fun |wb_interconnect#42| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#26| state))) ; $verific$n261$44
(define-fun |wb_interconnect#43| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvand (|wb_interconnect#41| state) (|wb_interconnect#42| state))) ; $verific$n262$45
(define-fun |wb_interconnect#44| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvxor (|wb_interconnect#25| state) (ite (|wb_interconnect#17| state) #b1 #b0))) ; $verific$n263$46
(define-fun |wb_interconnect#45| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#44| state))) ; $verific$n264$47
(define-fun |wb_interconnect#46| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvand (|wb_interconnect#43| state) (|wb_interconnect#45| state))) ; $verific$n265$48
(define-fun |wb_interconnect#47| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvxor (|wb_interconnect#23| state) (ite (|wb_interconnect#8| state) #b1 #b0))) ; $verific$n266$49
(define-fun |wb_interconnect#48| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#47| state))) ; $verific$n267$50
(define-fun |wb_interconnect#49| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvand (|wb_interconnect#46| state) (|wb_interconnect#48| state))) ; $verific$n268$51
(define-fun |wb_interconnect#50| ((state |wb_interconnect_s|)) Bool (= (concat (ite (|wb_interconnect#1| state) #b1 #b0) (|wb_interconnect#49| state)) #b10)) ; $auto$rtlil.cc:3005:Or$152
(define-fun |wb_interconnect#51| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (ite (|wb_interconnect#50| state) #b1 #b0))) ; $auto$rtlil.cc:2957:Not$150
(define-fun |wb_interconnect#52| ((state |wb_interconnect_s|)) Bool (= (|wb_interconnect#16| state) (|wb_interconnect#15| state))) ; $verific$n232$16
(define-fun |wb_interconnect#53| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvxor (|wb_interconnect#12| state) (|wb_interconnect#11| state))) ; $verific$n233$17
(define-fun |wb_interconnect#54| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#53| state))) ; $verific$n234$18
(define-fun |wb_interconnect#55| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvand (ite (|wb_interconnect#52| state) #b1 #b0) (|wb_interconnect#54| state))) ; $verific$n235$19
(define-fun |wb_interconnect#56| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvxor (|wb_interconnect#21| state) (|wb_interconnect#20| state))) ; $verific$n236$20
(define-fun |wb_interconnect#57| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#56| state))) ; $verific$n237$21
(define-fun |wb_interconnect#58| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvand (|wb_interconnect#55| state) (|wb_interconnect#57| state))) ; $verific$n238$22
(define-fun |wb_interconnect#59| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvxor (|wb_interconnect#27| state) (ite (|wb_interconnect#17| state) #b1 #b0))) ; $verific$n239$23
(define-fun |wb_interconnect#60| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#59| state))) ; $verific$n240$24
(define-fun |wb_interconnect#61| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvand (|wb_interconnect#58| state) (|wb_interconnect#60| state))) ; $verific$n241$25
(define-fun |wb_interconnect#62| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvxor (|wb_interconnect#26| state) (ite (|wb_interconnect#8| state) #b1 #b0))) ; $verific$n242$26
(define-fun |wb_interconnect#63| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#62| state))) ; $verific$n243$27
(define-fun |wb_interconnect#64| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvand (|wb_interconnect#61| state) (|wb_interconnect#63| state))) ; $verific$n244$28
(define-fun |wb_interconnect#65| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#25| state))) ; $verific$n245$29
(define-fun |wb_interconnect#66| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvand (|wb_interconnect#64| state) (|wb_interconnect#65| state))) ; $verific$n246$30
(define-fun |wb_interconnect#67| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#23| state))) ; $verific$n247$31
(define-fun |wb_interconnect#68| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvand (|wb_interconnect#66| state) (|wb_interconnect#67| state))) ; $verific$n248$32
(define-fun |wb_interconnect#69| ((state |wb_interconnect_s|)) Bool (= (concat (ite (|wb_interconnect#2| state) #b1 #b0) (|wb_interconnect#68| state)) #b10)) ; $auto$rtlil.cc:3005:Or$181
(define-fun |wb_interconnect#70| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (ite (|wb_interconnect#69| state) #b1 #b0))) ; $auto$rtlil.cc:2957:Not$179
(define-fun |wb_interconnect_a| ((state |wb_interconnect_s|)) Bool (and
  (|wb_interconnect_a 0| state)
  (|wb_interconnect_a 1| state)
))
(define-fun |wb_interconnect_u| ((state |wb_interconnect_s|)) Bool 
  (|wb_interconnect_u 0| state)
)
(define-fun |wb_interconnect_i| ((state |wb_interconnect_s|)) Bool (and
  (= (= ((_ extract 0 0) (|wb_interconnect#28| state)) #b1) false) ; $auto$verificsva.cc:1821:import$183
  (= (= ((_ extract 0 0) (|wb_interconnect#29| state)) #b1) false) ; $auto$verificsva.cc:1821:import$154
  (= (= ((_ extract 0 0) (|wb_interconnect#30| state)) #b1) false) ; $auto$verificsva.cc:1820:import$182
  (= (= ((_ extract 0 0) (|wb_interconnect#31| state)) #b1) false) ; $auto$verificsva.cc:1820:import$153
))
(define-fun |wb_interconnect_h| ((state |wb_interconnect_s|)) Bool true)
(define-fun |wb_interconnect_t| ((state |wb_interconnect_s|) (next_state |wb_interconnect_s|)) Bool (and
  (= (|wb_interconnect#51| state) (|wb_interconnect#31| next_state)) ; $auto$verificsva.cc:1822:import$155 $auto$verificsva.cc:1820:import$153
  (= (|wb_interconnect#70| state) (|wb_interconnect#30| next_state)) ; $auto$verificsva.cc:1822:import$184 $auto$verificsva.cc:1820:import$182
  (= (ite (|wb_interconnect#50| state) #b1 #b0) (|wb_interconnect#29| next_state)) ; $auto$verificsva.cc:1823:import$156 $auto$verificsva.cc:1821:import$154
  (= (ite (|wb_interconnect#69| state) #b1 #b0) (|wb_interconnect#28| next_state)) ; $auto$verificsva.cc:1823:import$185 $auto$verificsva.cc:1821:import$183
)) ; end of module wb_interconnect
; yosys-smt2-topmod wb_interconnect
; end of yosys output
