/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/jessica/Desktop/final_final_working/qam_16/synthesis  -sap  /home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design.sap  -otap  /home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design.tap  -omap  /home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design.map   -part MPFS025T  -package FCVG484  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/jessica/Desktop/final_final_working/qam_16/synthesis/synlog/report/my_design_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  my_design  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  /home/jessica/Desktop/final_final_working/qam_16/synthesis/scratchproject.prs  -multisrs  -ovm  /home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design.vm   -freq 100.000   -tcl  /home/jessica/Desktop/final_final_working/qam_16/designer/my_design/synthesis.fdc  /home/jessica/Desktop/final_final_working/qam_16/synthesis/synwork/my_design_prem.srd  -devicelib  /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v  -ologparam  /home/jessica/Desktop/final_final_working/qam_16/synthesis/syntmp/my_design.plg  -osyn  /home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design.srm  -prjdir  /home/jessica/Desktop/final_final_working/qam_16/synthesis/  -prjname  my_design_syn  -log  /home/jessica/Desktop/final_final_working/qam_16/synthesis/synlog/my_design_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -sap ../my_design.sap -otap ../my_design.tap -omap ../my_design.map -part MPFS025T -package FCVG484 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/my_design_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module my_design -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ../scratchproject.prs -multisrs -ovm ../my_design.vm -freq 100.000 -tcl ../../designer/my_design/synthesis.fdc ../synwork/my_design_prem.srd -devicelib /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v -ologparam my_design.plg -osyn ../my_design.srm -prjdir ../ -prjname my_design_syn -log ../synlog/my_design_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:../my_design.sap|io:o|time:1754680448|size:6309|exec:0|csum:
file:../my_design.tap|io:o|time:0|size:-1|exec:0|csum:
file:../my_design.map|io:o|time:1754680453|size:27|exec:0|csum:
file:../scratchproject.prs|io:o|time:1754680445|size:7353|exec:0|csum:
file:../my_design.vm|io:o|time:1754680452|size:708555|exec:0|csum:
file:../../designer/my_design/synthesis.fdc|io:i|time:1754680444|size:60|exec:0|csum:D4983C22F121AB4945D012633F9F0EA3
file:../synwork/my_design_prem.srd|io:i|time:1754680448|size:286187|exec:0|csum:8F5E4469835D24FA293DCF5B3F0B9174
file:/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v|io:i|time:1721922091|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:my_design.plg|io:o|time:1754680453|size:455|exec:0|csum:
file:../my_design.srm|io:o|time:1754680453|size:14668|exec:0|csum:
file:../synlog/my_design_fpga_mapper.srr|io:o|time:1754680453|size:61334|exec:0|csum:
file:/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/linux_a_64/m_generic|io:i|time:1721924138|size:124847304|exec:1|csum:4E816089C12F3CAAA8E7B79FDFF84A73
file:/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/m_generic|io:i|time:1721922421|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
