

================================================================
== Vivado HLS Report for 'pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'
================================================================
* Date:           Sun Apr 14 17:00:20 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.760|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  242433|  715521|  242433|  715521|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |                     |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |- Loop 1             |  242432|  715520| 1894 ~ 5590 |          -|          -|   128|    no    |
        | + Loop 1.1          |    1892|    5588|   43 ~ 127  |          -|          -|    44|    no    |
        |  ++ Loop 1.1.1      |      12|      96|    6 ~ 48   |          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1  |       4|      46|    2 ~ 23   |          -|          -|     2|    no    |
        |  ++ Loop 1.1.2      |       9|       9|            3|          -|          -|     3|    no    |
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|     222|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     356|     251|
|Memory           |        0|      -|      32|       1|
|Multiplexer      |        -|      -|       -|     322|
|Register         |        -|      -|     472|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     860|     796|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |myproject_mux_832_16_1_1_U569              |myproject_mux_832_16_1_1              |        0|      0|    0|   41|
    |myproject_urem_13ns_11ns_13_17_seq_1_U570  |myproject_urem_13ns_11ns_13_17_seq_1  |        0|      0|  166|   96|
    |myproject_urem_15ns_13ns_15_19_seq_1_U568  |myproject_urem_15ns_13ns_15_19_seq_1  |        0|      0|  190|  114|
    +-------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                      |        0|      0|  356|  251|
    +-------------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-----------------------------------------+------------------------------------+-----------+
    |                 Instance                |               Module               | Expression|
    +-----------------------------------------+------------------------------------+-----------+
    |myproject_mul_mul_13ns_15ns_28_3_1_U572  |myproject_mul_mul_13ns_15ns_28_3_1  |  i0 * i1  |
    |myproject_mul_mul_17ns_15ns_32_3_1_U571  |myproject_mul_mul_17ns_15ns_32_3_1  |  i0 * i1  |
    +-----------------------------------------+------------------------------------+-----------+

    * Memory: 
    +----------+-----------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |                                 Module                                | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |pool_V_U  |pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_pool_V  |        0|  32|   1|     4|   16|     1|           64|
    +----------+-----------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                                                                       |        0|  32|   1|     4|   16|     1|           64|
    +----------+-----------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |ff_1_fu_438_p2          |     +    |      0|  0|  15|           8|           1|
    |i_fu_641_p2             |     +    |      0|  0|  12|           3|           1|
    |ii_4_fu_691_p2          |     +    |      0|  0|  15|           7|           2|
    |kk_1_fu_460_p2          |     +    |      0|  0|  10|           2|           1|
    |ll_1_fu_498_p2          |     +    |      0|  0|  10|           2|           1|
    |tmp_14_fu_625_p2        |     +    |      0|  0|  20|          13|          13|
    |tmp_15_fu_466_p2        |     +    |      0|  0|  15|           7|           7|
    |tmp_19_fu_504_p2        |     +    |      0|  0|  10|           2|           2|
    |tmp_22_fu_530_p2        |     +    |      0|  0|  22|          15|          15|
    |exitcond_fu_432_p2      |   icmp   |      0|  0|  13|           8|           9|
    |exitcond_i_i_fu_630_p2  |   icmp   |      0|  0|   9|           3|           4|
    |tmp_13_fu_454_p2        |   icmp   |      0|  0|   9|           2|           3|
    |tmp_16_fu_472_p2        |   icmp   |      0|  0|  11|           7|           7|
    |tmp_18_fu_492_p2        |   icmp   |      0|  0|   9|           2|           3|
    |tmp_i_i_46_fu_655_p2    |   icmp   |      0|  0|  13|          16|          16|
    |tmp_s_fu_444_p2         |   icmp   |      0|  0|  11|           7|           7|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |y_V_2_fu_660_p3         |  select  |      0|  0|  16|           1|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 222|         106|         109|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |agg_result_V_i_i_reg_399  |    9|          2|   16|         32|
    |ap_NS_fsm                 |  217|         50|    1|         50|
    |ap_done                   |    9|          2|    1|          2|
    |ff_reg_353                |    9|          2|    8|         16|
    |i_i_i_reg_417             |    9|          2|    3|          6|
    |ii_reg_365                |    9|          2|    7|         14|
    |kk_reg_377                |    9|          2|    2|          4|
    |ll_reg_388                |    9|          2|    2|          4|
    |pool_V_address0           |   27|          5|    2|         10|
    |pool_V_d0                 |   15|          3|   16|         48|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  322|         72|   58|        186|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |agg_result_V_i_i_reg_399  |  16|   0|   16|          0|
    |ap_CS_fsm                 |  49|   0|   49|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |arrayNo2_reg_921          |  13|   0|   13|          0|
    |data_0_V_load_reg_831     |  15|   0|   15|          0|
    |data_1_V_load_reg_836     |  15|   0|   15|          0|
    |data_2_V_load_reg_841     |  15|   0|   15|          0|
    |data_3_V_load_reg_846     |  15|   0|   15|          0|
    |data_4_V_load_reg_851     |  15|   0|   15|          0|
    |data_5_V_load_reg_856     |  15|   0|   15|          0|
    |data_6_V_load_reg_861     |  15|   0|   15|          0|
    |data_7_V_load_reg_866     |  15|   0|   15|          0|
    |ff_1_reg_722              |   8|   0|    8|          0|
    |ff_cast1_reg_714          |   8|   0|   13|          5|
    |ff_reg_353                |   8|   0|    8|          0|
    |i_i_i_reg_417             |   3|   0|    3|          0|
    |i_reg_890                 |   3|   0|    3|          0|
    |ii_reg_365                |   7|   0|    7|          0|
    |kk_1_reg_733              |   2|   0|    2|          0|
    |kk_reg_377                |   2|   0|    2|          0|
    |ll_1_reg_755              |   2|   0|    2|          0|
    |ll_reg_388                |   2|   0|    2|          0|
    |mul2_reg_776              |  32|   0|   32|          0|
    |mul_reg_911               |  28|   0|   28|          0|
    |newIndex_reg_786          |  15|   0|   15|          0|
    |pool_V_load_reg_900       |  16|   0|   16|          0|
    |res_0_V_addr_reg_925      |  10|   0|   10|          0|
    |res_1_V_addr_reg_930      |  10|   0|   10|          0|
    |res_2_V_addr_reg_935      |  10|   0|   10|          0|
    |res_3_V_addr_reg_940      |  10|   0|   10|          0|
    |res_4_V_addr_reg_945      |  10|   0|   10|          0|
    |res_5_V_addr_reg_950      |  10|   0|   10|          0|
    |res_6_V_addr_reg_955      |  10|   0|   10|          0|
    |res_7_V_addr_reg_960      |  10|   0|   10|          0|
    |tmp_14_reg_871            |  13|   0|   13|          0|
    |tmp_16_reg_738            |   1|   0|    1|          0|
    |tmp_17_reg_747            |  15|   0|   15|          0|
    |tmp_20_reg_760            |   2|   0|   64|         62|
    |tmp_22_reg_765            |  15|   0|   15|          0|
    |tmp_32_reg_742            |   1|   0|    2|          1|
    |tmp_33_reg_916            |   5|   0|    5|          0|
    |tmp_35_reg_781            |   5|   0|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 472|   0|  540|         68|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> | return value |
|ap_done            | out |    1| ap_ctrl_hs | pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> | return value |
|data_0_V_address0  | out |   12|  ap_memory |                                  data_0_V                                 |     array    |
|data_0_V_ce0       | out |    1|  ap_memory |                                  data_0_V                                 |     array    |
|data_0_V_q0        |  in |   15|  ap_memory |                                  data_0_V                                 |     array    |
|data_1_V_address0  | out |   12|  ap_memory |                                  data_1_V                                 |     array    |
|data_1_V_ce0       | out |    1|  ap_memory |                                  data_1_V                                 |     array    |
|data_1_V_q0        |  in |   15|  ap_memory |                                  data_1_V                                 |     array    |
|data_2_V_address0  | out |   12|  ap_memory |                                  data_2_V                                 |     array    |
|data_2_V_ce0       | out |    1|  ap_memory |                                  data_2_V                                 |     array    |
|data_2_V_q0        |  in |   15|  ap_memory |                                  data_2_V                                 |     array    |
|data_3_V_address0  | out |   12|  ap_memory |                                  data_3_V                                 |     array    |
|data_3_V_ce0       | out |    1|  ap_memory |                                  data_3_V                                 |     array    |
|data_3_V_q0        |  in |   15|  ap_memory |                                  data_3_V                                 |     array    |
|data_4_V_address0  | out |   12|  ap_memory |                                  data_4_V                                 |     array    |
|data_4_V_ce0       | out |    1|  ap_memory |                                  data_4_V                                 |     array    |
|data_4_V_q0        |  in |   15|  ap_memory |                                  data_4_V                                 |     array    |
|data_5_V_address0  | out |   12|  ap_memory |                                  data_5_V                                 |     array    |
|data_5_V_ce0       | out |    1|  ap_memory |                                  data_5_V                                 |     array    |
|data_5_V_q0        |  in |   15|  ap_memory |                                  data_5_V                                 |     array    |
|data_6_V_address0  | out |   12|  ap_memory |                                  data_6_V                                 |     array    |
|data_6_V_ce0       | out |    1|  ap_memory |                                  data_6_V                                 |     array    |
|data_6_V_q0        |  in |   15|  ap_memory |                                  data_6_V                                 |     array    |
|data_7_V_address0  | out |   12|  ap_memory |                                  data_7_V                                 |     array    |
|data_7_V_ce0       | out |    1|  ap_memory |                                  data_7_V                                 |     array    |
|data_7_V_q0        |  in |   15|  ap_memory |                                  data_7_V                                 |     array    |
|res_0_V_address0   | out |   10|  ap_memory |                                  res_0_V                                  |     array    |
|res_0_V_ce0        | out |    1|  ap_memory |                                  res_0_V                                  |     array    |
|res_0_V_we0        | out |    1|  ap_memory |                                  res_0_V                                  |     array    |
|res_0_V_d0         | out |   16|  ap_memory |                                  res_0_V                                  |     array    |
|res_1_V_address0   | out |   10|  ap_memory |                                  res_1_V                                  |     array    |
|res_1_V_ce0        | out |    1|  ap_memory |                                  res_1_V                                  |     array    |
|res_1_V_we0        | out |    1|  ap_memory |                                  res_1_V                                  |     array    |
|res_1_V_d0         | out |   16|  ap_memory |                                  res_1_V                                  |     array    |
|res_2_V_address0   | out |   10|  ap_memory |                                  res_2_V                                  |     array    |
|res_2_V_ce0        | out |    1|  ap_memory |                                  res_2_V                                  |     array    |
|res_2_V_we0        | out |    1|  ap_memory |                                  res_2_V                                  |     array    |
|res_2_V_d0         | out |   16|  ap_memory |                                  res_2_V                                  |     array    |
|res_3_V_address0   | out |   10|  ap_memory |                                  res_3_V                                  |     array    |
|res_3_V_ce0        | out |    1|  ap_memory |                                  res_3_V                                  |     array    |
|res_3_V_we0        | out |    1|  ap_memory |                                  res_3_V                                  |     array    |
|res_3_V_d0         | out |   16|  ap_memory |                                  res_3_V                                  |     array    |
|res_4_V_address0   | out |   10|  ap_memory |                                  res_4_V                                  |     array    |
|res_4_V_ce0        | out |    1|  ap_memory |                                  res_4_V                                  |     array    |
|res_4_V_we0        | out |    1|  ap_memory |                                  res_4_V                                  |     array    |
|res_4_V_d0         | out |   16|  ap_memory |                                  res_4_V                                  |     array    |
|res_5_V_address0   | out |   10|  ap_memory |                                  res_5_V                                  |     array    |
|res_5_V_ce0        | out |    1|  ap_memory |                                  res_5_V                                  |     array    |
|res_5_V_we0        | out |    1|  ap_memory |                                  res_5_V                                  |     array    |
|res_5_V_d0         | out |   16|  ap_memory |                                  res_5_V                                  |     array    |
|res_6_V_address0   | out |   10|  ap_memory |                                  res_6_V                                  |     array    |
|res_6_V_ce0        | out |    1|  ap_memory |                                  res_6_V                                  |     array    |
|res_6_V_we0        | out |    1|  ap_memory |                                  res_6_V                                  |     array    |
|res_6_V_d0         | out |   16|  ap_memory |                                  res_6_V                                  |     array    |
|res_7_V_address0   | out |   10|  ap_memory |                                  res_7_V                                  |     array    |
|res_7_V_ce0        | out |    1|  ap_memory |                                  res_7_V                                  |     array    |
|res_7_V_we0        | out |    1|  ap_memory |                                  res_7_V                                  |     array    |
|res_7_V_d0         | out |   16|  ap_memory |                                  res_7_V                                  |     array    |
+-------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

