#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jul  5 18:00:45 2023
# Process ID: 56614
# Current directory: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1
# Command line: vivado -log tap_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tap_top.tcl
# Log file: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/tap_top.vds
# Journal file: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/vivado.jou
# Running On: binhkieudo, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 10, Host memory: 134739 MB
#-----------------------------------------------------------
source tap_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/utils_1/imports/synth_1/OutputCell.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/utils_1/imports/synth_1/OutputCell.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tap_top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56633
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2424.664 ; gain = 378.707 ; free physical = 110798 ; free virtual = 118999
Synthesis current peak Physical Memory [PSS] (MB): peak = 1853.252; parent = 1643.749; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3422.746; parent = 2424.668; children = 998.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tap_top' [/home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/sources_1/new/tap_top.v:41]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/sources_1/new/tap_top.v:189]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/sources_1/new/tap_top.v:296]
INFO: [Synth 8-6155] done synthesizing module 'tap_top' (0#1) [/home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/sources_1/new/tap_top.v:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2499.633 ; gain = 453.676 ; free physical = 110835 ; free virtual = 119042
Synthesis current peak Physical Memory [PSS] (MB): peak = 1853.252; parent = 1643.749; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3497.715; parent = 2499.637; children = 998.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2514.477 ; gain = 468.520 ; free physical = 110819 ; free virtual = 119027
Synthesis current peak Physical Memory [PSS] (MB): peak = 1853.252; parent = 1643.749; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3512.559; parent = 2514.480; children = 998.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2522.480 ; gain = 476.523 ; free physical = 110818 ; free virtual = 119025
Synthesis current peak Physical Memory [PSS] (MB): peak = 1853.252; parent = 1643.749; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3520.562; parent = 2522.484; children = 998.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2531.387 ; gain = 485.430 ; free physical = 110811 ; free virtual = 119018
Synthesis current peak Physical Memory [PSS] (MB): peak = 1853.252; parent = 1643.749; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3529.469; parent = 2531.391; children = 998.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2531.387 ; gain = 485.430 ; free physical = 110796 ; free virtual = 119003
Synthesis current peak Physical Memory [PSS] (MB): peak = 1853.252; parent = 1643.749; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3529.469; parent = 2531.391; children = 998.078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'TAP_state_reg' in module 'tap_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE12 |                 0000000000000001 |                             1111
                 iSTATE3 |                 0000000000000010 |                             1100
                 iSTATE9 |                 0000000000000100 |                             0111
                 iSTATE0 |                 0000000000001000 |                             0100
                iSTATE13 |                 0000000000010000 |                             1110
                 iSTATE5 |                 0000000000100000 |                             1010
                 iSTATE8 |                 0000000001000000 |                             1001
                 iSTATE4 |                 0000000010000000 |                             1011
                iSTATE10 |                 0000000100000000 |                             1000
                 iSTATE2 |                 0000001000000000 |                             1101
                iSTATE11 |                 0000010000000000 |                             0110
                 iSTATE1 |                 0000100000000000 |                             0010
                 iSTATE6 |                 0001000000000000 |                             0001
                  iSTATE |                 0010000000000000 |                             0011
                 iSTATE7 |                 0100000000000000 |                             0000
                iSTATE14 |                 1000000000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TAP_state_reg' using encoding 'one-hot' in module 'tap_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2539.395 ; gain = 493.438 ; free physical = 110766 ; free virtual = 118974
Synthesis current peak Physical Memory [PSS] (MB): peak = 1853.252; parent = 1643.749; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3537.477; parent = 2539.398; children = 998.078
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2658.777 ; gain = 612.820 ; free physical = 110529 ; free virtual = 118740
Synthesis current peak Physical Memory [PSS] (MB): peak = 2071.430; parent = 1862.070; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3656.859; parent = 2658.781; children = 998.078
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2658.777 ; gain = 612.820 ; free physical = 110526 ; free virtual = 118736
Synthesis current peak Physical Memory [PSS] (MB): peak = 2074.535; parent = 1865.176; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3656.859; parent = 2658.781; children = 998.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2658.777 ; gain = 612.820 ; free physical = 110520 ; free virtual = 118731
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.020; parent = 1865.660; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3656.859; parent = 2658.781; children = 998.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2658.777 ; gain = 612.820 ; free physical = 110520 ; free virtual = 118730
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.250; parent = 1865.891; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3656.859; parent = 2658.781; children = 998.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2658.777 ; gain = 612.820 ; free physical = 110520 ; free virtual = 118730
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.266; parent = 1865.906; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3656.859; parent = 2658.781; children = 998.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2658.777 ; gain = 612.820 ; free physical = 110520 ; free virtual = 118730
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.344; parent = 1865.984; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3656.859; parent = 2658.781; children = 998.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2658.777 ; gain = 612.820 ; free physical = 110520 ; free virtual = 118730
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.391; parent = 1866.031; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3656.859; parent = 2658.781; children = 998.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2658.777 ; gain = 612.820 ; free physical = 110520 ; free virtual = 118730
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.406; parent = 1866.047; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3656.859; parent = 2658.781; children = 998.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2658.777 ; gain = 612.820 ; free physical = 110520 ; free virtual = 118730
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.422; parent = 1866.062; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3656.859; parent = 2658.781; children = 998.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    44|
|4     |LUT3 |    12|
|5     |LUT4 |     8|
|6     |LUT5 |     2|
|7     |LUT6 |     6|
|8     |FDCE |    43|
|9     |FDPE |    14|
|10    |FDRE |     2|
|11    |IBUF |     7|
|12    |OBUF |    13|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   153|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2658.777 ; gain = 612.820 ; free physical = 110520 ; free virtual = 118730
Synthesis current peak Physical Memory [PSS] (MB): peak = 2075.469; parent = 1866.109; children = 209.503
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3656.859; parent = 2658.781; children = 998.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2658.777 ; gain = 612.820 ; free physical = 110530 ; free virtual = 118740
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2658.785 ; gain = 612.820 ; free physical = 110530 ; free virtual = 118740
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.590 ; gain = 0.000 ; free physical = 110620 ; free virtual = 118830
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.301 ; gain = 0.000 ; free physical = 110543 ; free virtual = 118753
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9a9a37ec
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2800.301 ; gain = 761.281 ; free physical = 110752 ; free virtual = 118963
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/tap_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tap_top_utilization_synth.rpt -pb tap_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  5 18:01:09 2023...
