{
	"cts__timing__setup__tns__pre_repair": -0.31984,
	"cts__timing__setup__ws__pre_repair": -0.194987,
	"cts__clock__skew__setup__pre_repair": 0.794904,
	"cts__clock__skew__hold__pre_repair": 1.60216,
	"cts__timing__drv__max_slew_limit__pre_repair": -1.07396,
	"cts__timing__drv__max_slew__pre_repair": 6,
	"cts__timing__drv__max_cap_limit__pre_repair": -1.09831,
	"cts__timing__drv__max_cap__pre_repair": 5,
	"cts__timing__drv__max_fanout_limit__pre_repair": 10,
	"cts__timing__drv__max_fanout__pre_repair": 82,
	"cts__timing__drv__setup_violation_count__pre_repair": 3,
	"cts__timing__drv__hold_violation_count__pre_repair": 964,
	"cts__power__internal__total__pre_repair": 0.0401971,
	"cts__power__switching__total__pre_repair": 0.0248797,
	"cts__power__leakage__total__pre_repair": 3.10701e-07,
	"cts__power__total__pre_repair": 0.0650771,
	"cts__design__io__pre_repair": 141,
	"cts__design__die__area__pre_repair": 1.02784e+07,
	"cts__design__core__area__pre_repair": 1.01434e+07,
	"cts__design__instance__count__pre_repair": 152737,
	"cts__design__instance__area__pre_repair": 4.8045e+06,
	"cts__design__instance__count__stdcell__pre_repair": 152731,
	"cts__design__instance__area__stdcell__pre_repair": 878025,
	"cts__design__instance__count__macros__pre_repair": 6,
	"cts__design__instance__area__macros__pre_repair": 3.92647e+06,
	"cts__design__instance__utilization__pre_repair": 0.473657,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.141231,
	"cts__timing__setup__tns__post_repair": -0.319442,
	"cts__timing__setup__ws__post_repair": -0.194591,
	"cts__clock__skew__setup__post_repair": 0.5388,
	"cts__clock__skew__hold__post_repair": 0.978025,
	"cts__timing__drv__max_slew_limit__post_repair": -0.00973355,
	"cts__timing__drv__max_slew__post_repair": 4,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0120077,
	"cts__timing__drv__max_cap__post_repair": 4,
	"cts__timing__drv__max_fanout_limit__post_repair": 10,
	"cts__timing__drv__max_fanout__post_repair": 82,
	"cts__timing__drv__setup_violation_count__post_repair": 3,
	"cts__timing__drv__hold_violation_count__post_repair": 883,
	"cts__power__internal__total__post_repair": 0.0402091,
	"cts__power__switching__total__post_repair": 0.0249587,
	"cts__power__leakage__total__post_repair": 3.10714e-07,
	"cts__power__total__post_repair": 0.0651681,
	"cts__design__io__post_repair": 141,
	"cts__design__die__area__post_repair": 1.02784e+07,
	"cts__design__core__area__post_repair": 1.01434e+07,
	"cts__design__instance__count__post_repair": 152738,
	"cts__design__instance__area__post_repair": 4.80453e+06,
	"cts__design__instance__count__stdcell__post_repair": 152732,
	"cts__design__instance__area__stdcell__post_repair": 878052,
	"cts__design__instance__count__macros__post_repair": 6,
	"cts__design__instance__area__macros__post_repair": 3.92647e+06,
	"cts__design__instance__utilization__post_repair": 0.47366,
	"cts__design__instance__utilization__stdcell__post_repair": 0.141236,
	"cts__design__instance__displacement__total": 6880.58,
	"cts__design__instance__displacement__mean": 0.045,
	"cts__design__instance__displacement__max": 84.282,
	"cts__route__wirelength__estimated": 6.25181e+06,
	"cts__design__instance__count__setup_buffer": 3,
	"cts__design__instance__count__hold_buffer": 4036,
	"cts__design__instance__displacement__total": 25956.3,
	"cts__design__instance__displacement__mean": 0.165,
	"cts__design__instance__displacement__max": 365.186,
	"cts__route__wirelength__estimated": 6.43706e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.00696332,
	"cts__clock__skew__setup": 0.529283,
	"cts__clock__skew__hold": 0.977287,
	"cts__timing__drv__max_slew_limit": -0.013423,
	"cts__timing__drv__max_slew": 4,
	"cts__timing__drv__max_cap_limit": -0.0159177,
	"cts__timing__drv__max_cap": 4,
	"cts__timing__drv__max_fanout_limit": 10,
	"cts__timing__drv__max_fanout": 82,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0402138,
	"cts__power__switching__total": 0.0247224,
	"cts__power__leakage__total": 3.39268e-07,
	"cts__power__total": 0.0649365,
	"cts__design__io": 141,
	"cts__design__die__area": 1.02784e+07,
	"cts__design__core__area": 1.01434e+07,
	"cts__design__instance__count": 156777,
	"cts__design__instance__area": 4.84696e+06,
	"cts__design__instance__count__stdcell": 156771,
	"cts__design__instance__area__stdcell": 920488,
	"cts__design__instance__count__macros": 6,
	"cts__design__instance__area__macros": 3.92647e+06,
	"cts__design__instance__utilization": 0.477843,
	"cts__design__instance__utilization__stdcell": 0.148061
}