#[doc = "Register `CPSW_CPDMA_INT_CPDMA_TH_INTMASK_CLEAR_REG` reader"]
pub type R = crate::R<CpswCpdmaIntCpdmaThIntmaskClearRegSpec>;
#[doc = "Register `CPSW_CPDMA_INT_CPDMA_TH_INTMASK_CLEAR_REG` writer"]
pub type W = crate::W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec>;
#[doc = "Field `CPDMA_THOST_CHANNEL_15` reader - 0:0\\]
CPDMA THost Channel 0 Interrupt Pending CLR"]
pub type CpdmaThostChannel15R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_15` writer - 0:0\\]
CPDMA THost Channel 0 Interrupt Pending CLR"]
pub type CpdmaThostChannel15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_14` reader - 1:1\\]
CPDMA THost Channel 1 Interrupt Pending CLR"]
pub type CpdmaThostChannel14R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_14` writer - 1:1\\]
CPDMA THost Channel 1 Interrupt Pending CLR"]
pub type CpdmaThostChannel14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_13` reader - 2:2\\]
CPDMA THost Channel 2 Interrupt Pending CLR"]
pub type CpdmaThostChannel13R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_13` writer - 2:2\\]
CPDMA THost Channel 2 Interrupt Pending CLR"]
pub type CpdmaThostChannel13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_12` reader - 3:3\\]
CPDMA THost Channel 3 Interrupt Pending CLR"]
pub type CpdmaThostChannel12R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_12` writer - 3:3\\]
CPDMA THost Channel 3 Interrupt Pending CLR"]
pub type CpdmaThostChannel12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_11` reader - 4:4\\]
CPDMA THost Channel 4 Interrupt Pending CLR"]
pub type CpdmaThostChannel11R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_11` writer - 4:4\\]
CPDMA THost Channel 4 Interrupt Pending CLR"]
pub type CpdmaThostChannel11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_10` reader - 5:5\\]
CPDMA THost Channel 5 Interrupt Pending CLR"]
pub type CpdmaThostChannel10R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_10` writer - 5:5\\]
CPDMA THost Channel 5 Interrupt Pending CLR"]
pub type CpdmaThostChannel10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_9` reader - 6:6\\]
CPDMA THost Channel 6 Interrupt Pending CLR"]
pub type CpdmaThostChannel9R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_9` writer - 6:6\\]
CPDMA THost Channel 6 Interrupt Pending CLR"]
pub type CpdmaThostChannel9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_8` reader - 7:7\\]
CPDMA THost Channel 7 Interrupt Pending CLR"]
pub type CpdmaThostChannel8R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_8` writer - 7:7\\]
CPDMA THost Channel 7 Interrupt Pending CLR"]
pub type CpdmaThostChannel8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_7` reader - 8:8\\]
CPDMA THost Channel 0 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel7R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_7` writer - 8:8\\]
CPDMA THost Channel 0 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_6` reader - 9:9\\]
CPDMA THost Channel 1 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel6R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_6` writer - 9:9\\]
CPDMA THost Channel 1 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_5` reader - 10:10\\]
CPDMA THost Channel 2 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel5R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_5` writer - 10:10\\]
CPDMA THost Channel 2 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_4` reader - 11:11\\]
CPDMA THost Channel 3 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel4R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_4` writer - 11:11\\]
CPDMA THost Channel 3 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_3` reader - 12:12\\]
CPDMA THost Channel 4 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel3R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_3` writer - 12:12\\]
CPDMA THost Channel 4 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_2` reader - 13:13\\]
CPDMA THost Channel 5 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel2R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_2` writer - 13:13\\]
CPDMA THost Channel 5 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL_1` reader - 14:14\\]
CPDMA THost Channel 6 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel1R = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL_1` writer - 14:14\\]
CPDMA THost Channel 6 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannel1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CPDMA_THOST_CHANNEL` reader - 15:15\\]
CPDMA THost Channel 7 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannelR = crate::BitReader;
#[doc = "Field `CPDMA_THOST_CHANNEL` writer - 15:15\\]
CPDMA THost Channel 7 Threshold Interrupt Pending CLR"]
pub type CpdmaThostChannelW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
CPDMA THost Channel 0 Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_15(&self) -> CpdmaThostChannel15R {
        CpdmaThostChannel15R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
CPDMA THost Channel 1 Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_14(&self) -> CpdmaThostChannel14R {
        CpdmaThostChannel14R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
CPDMA THost Channel 2 Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_13(&self) -> CpdmaThostChannel13R {
        CpdmaThostChannel13R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
CPDMA THost Channel 3 Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_12(&self) -> CpdmaThostChannel12R {
        CpdmaThostChannel12R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
CPDMA THost Channel 4 Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_11(&self) -> CpdmaThostChannel11R {
        CpdmaThostChannel11R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
CPDMA THost Channel 5 Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_10(&self) -> CpdmaThostChannel10R {
        CpdmaThostChannel10R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
CPDMA THost Channel 6 Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_9(&self) -> CpdmaThostChannel9R {
        CpdmaThostChannel9R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
CPDMA THost Channel 7 Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_8(&self) -> CpdmaThostChannel8R {
        CpdmaThostChannel8R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
CPDMA THost Channel 0 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_7(&self) -> CpdmaThostChannel7R {
        CpdmaThostChannel7R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
CPDMA THost Channel 1 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_6(&self) -> CpdmaThostChannel6R {
        CpdmaThostChannel6R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
CPDMA THost Channel 2 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_5(&self) -> CpdmaThostChannel5R {
        CpdmaThostChannel5R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
CPDMA THost Channel 3 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_4(&self) -> CpdmaThostChannel4R {
        CpdmaThostChannel4R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
CPDMA THost Channel 4 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_3(&self) -> CpdmaThostChannel3R {
        CpdmaThostChannel3R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
CPDMA THost Channel 5 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_2(&self) -> CpdmaThostChannel2R {
        CpdmaThostChannel2R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
CPDMA THost Channel 6 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel_1(&self) -> CpdmaThostChannel1R {
        CpdmaThostChannel1R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
CPDMA THost Channel 7 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    pub fn cpdma_thost_channel(&self) -> CpdmaThostChannelR {
        CpdmaThostChannelR::new(((self.bits >> 15) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
CPDMA THost Channel 0 Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_15(
        &mut self,
    ) -> CpdmaThostChannel15W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel15W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
CPDMA THost Channel 1 Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_14(
        &mut self,
    ) -> CpdmaThostChannel14W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel14W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
CPDMA THost Channel 2 Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_13(
        &mut self,
    ) -> CpdmaThostChannel13W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel13W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
CPDMA THost Channel 3 Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_12(
        &mut self,
    ) -> CpdmaThostChannel12W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel12W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
CPDMA THost Channel 4 Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_11(
        &mut self,
    ) -> CpdmaThostChannel11W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel11W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
CPDMA THost Channel 5 Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_10(
        &mut self,
    ) -> CpdmaThostChannel10W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel10W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
CPDMA THost Channel 6 Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_9(
        &mut self,
    ) -> CpdmaThostChannel9W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel9W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
CPDMA THost Channel 7 Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_8(
        &mut self,
    ) -> CpdmaThostChannel8W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel8W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
CPDMA THost Channel 0 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_7(
        &mut self,
    ) -> CpdmaThostChannel7W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel7W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
CPDMA THost Channel 1 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_6(
        &mut self,
    ) -> CpdmaThostChannel6W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel6W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
CPDMA THost Channel 2 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_5(
        &mut self,
    ) -> CpdmaThostChannel5W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel5W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
CPDMA THost Channel 3 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_4(
        &mut self,
    ) -> CpdmaThostChannel4W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel4W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
CPDMA THost Channel 4 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_3(
        &mut self,
    ) -> CpdmaThostChannel3W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel3W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
CPDMA THost Channel 5 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_2(
        &mut self,
    ) -> CpdmaThostChannel2W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel2W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
CPDMA THost Channel 6 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel_1(
        &mut self,
    ) -> CpdmaThostChannel1W<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannel1W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
CPDMA THost Channel 7 Threshold Interrupt Pending CLR"]
    #[inline(always)]
    #[must_use]
    pub fn cpdma_thost_channel(
        &mut self,
    ) -> CpdmaThostChannelW<CpswCpdmaIntCpdmaThIntmaskClearRegSpec> {
        CpdmaThostChannelW::new(self, 15)
    }
}
#[doc = "CPDMA THost Interrupt Masked CLR\n\nYou can [`read`](crate::Reg::read) this register and get [`cpsw_cpdma_int_cpdma_th_intmask_clear_reg::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cpsw_cpdma_int_cpdma_th_intmask_clear_reg::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CpswCpdmaIntCpdmaThIntmaskClearRegSpec;
impl crate::RegisterSpec for CpswCpdmaIntCpdmaThIntmaskClearRegSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cpsw_cpdma_int_cpdma_th_intmask_clear_reg::R`](R) reader structure"]
impl crate::Readable for CpswCpdmaIntCpdmaThIntmaskClearRegSpec {}
#[doc = "`write(|w| ..)` method takes [`cpsw_cpdma_int_cpdma_th_intmask_clear_reg::W`](W) writer structure"]
impl crate::Writable for CpswCpdmaIntCpdmaThIntmaskClearRegSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets CPSW_CPDMA_INT_CPDMA_TH_INTMASK_CLEAR_REG to value 0"]
impl crate::Resettable for CpswCpdmaIntCpdmaThIntmaskClearRegSpec {
    const RESET_VALUE: u32 = 0;
}
