// Seed: 1774532510
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout tri1 id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign {id_3, id_5 == id_8, 1, 1} = -1 - -1'd0;
  assign id_4 = -1 ? 1 : 'b0;
endmodule
module module_1 #(
    parameter id_4 = 32'd6
) (
    input supply0 id_0,
    input wand id_1,
    output wor id_2,
    output wor id_3,
    input wire _id_4,
    output tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    output tri1 id_9,
    output wand id_10,
    input tri0 id_11
);
  wire [id_4 : ~  id_4] id_13, id_14, id_15;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_13,
      id_13,
      id_14,
      id_15,
      id_14,
      id_14
  );
  assign modCall_1.id_4 = 0;
endmodule
