;redcode
;assert 1
	SPL 0, <332
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 273, 1
	SPL 0, <332
	SUB @0, @0
	DJN -7, @-20
	SLT 3, @1
	SUB @121, 106
	SUB @121, 106
	SUB 700, 10
	JMP -1, @-20
	SUB @127, 100
	SUB @127, 106
	SUB @127, 706
	MOV -1, <-20
	MOV -1, <-20
	SUB @127, 100
	SUB @-3, 0
	ADD 3, 320
	ADD 3, 320
	ADD 3, 320
	MOV -1, <-20
	MOV -1, <-20
	ADD <-30, 9
	ADD 3, 320
	SUB @0, @2
	SUB @127, 106
	SUB @0, @2
	SUB @127, 100
	SUB @121, 106
	MOV -1, <-20
	SUB @124, 0
	SUB @127, 100
	SUB @121, 106
	SUB #72, @200
	CMP -7, <-420
	ADD 210, 61
	CMP #0, -0
	SPL 0, <332
	SPL 0, <332
	CMP #0, -0
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	MOV -7, <-20
	CMP -7, <-420
	CMP 4, <-420
	MOV -7, <-20
