--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Jul 12 11:06:09 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk]
            97 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.184ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             counter_3910_3955__i0  (from clk +)
   Destination:    FD1S3AX    D              counter_3910_3955__i11  (to clk +)

   Delay:                   4.656ns  (57.0% logic, 43.0% route), 8 logic levels.

 Constraint Details:

      4.656ns data_path counter_3910_3955__i0 to counter_3910_3955__i11 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.184ns

 Path Details: counter_3910_3955__i0 to counter_3910_3955__i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              counter_3910_3955__i0 (from clk)
Route         1   e 0.941                                  n13_adj_77
A1_TO_FCO   ---     0.827           A[2] to COUT           counter_3910_3955_add_4_1
Route         1   e 0.020                                  n12901
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_3
Route         1   e 0.020                                  n12902
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_5
Route         1   e 0.020                                  n12903
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_7
Route         1   e 0.020                                  n12904
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_9
Route         1   e 0.020                                  n12905
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_11
Route         1   e 0.020                                  n12906
FCI_TO_F    ---     0.598            CIN to S[2]           counter_3910_3955_add_4_13
Route         1   e 0.941                                  n59_adj_16
                  --------
                    4.656  (57.0% logic, 43.0% route), 8 logic levels.


Passed:  The following path meets requirements by 0.184ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             counter_3910_3955__i0  (from clk +)
   Destination:    FD1S3AX    D              counter_3910_3955__i12  (to clk +)

   Delay:                   4.656ns  (57.0% logic, 43.0% route), 8 logic levels.

 Constraint Details:

      4.656ns data_path counter_3910_3955__i0 to counter_3910_3955__i12 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.184ns

 Path Details: counter_3910_3955__i0 to counter_3910_3955__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              counter_3910_3955__i0 (from clk)
Route         1   e 0.941                                  n13_adj_77
A1_TO_FCO   ---     0.827           A[2] to COUT           counter_3910_3955_add_4_1
Route         1   e 0.020                                  n12901
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_3
Route         1   e 0.020                                  n12902
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_5
Route         1   e 0.020                                  n12903
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_7
Route         1   e 0.020                                  n12904
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_9
Route         1   e 0.020                                  n12905
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_11
Route         1   e 0.020                                  n12906
FCI_TO_F    ---     0.598            CIN to S[2]           counter_3910_3955_add_4_13
Route         1   e 0.941                                  n58_adj_20
                  --------
                    4.656  (57.0% logic, 43.0% route), 8 logic levels.


Passed:  The following path meets requirements by 0.361ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             counter_3910_3955__i0  (from clk +)
   Destination:    FD1S3AX    D              counter_3910_3955__i9  (to clk +)

   Delay:                   4.479ns  (55.7% logic, 44.3% route), 7 logic levels.

 Constraint Details:

      4.479ns data_path counter_3910_3955__i0 to counter_3910_3955__i9 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.361ns

 Path Details: counter_3910_3955__i0 to counter_3910_3955__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              counter_3910_3955__i0 (from clk)
Route         1   e 0.941                                  n13_adj_77
A1_TO_FCO   ---     0.827           A[2] to COUT           counter_3910_3955_add_4_1
Route         1   e 0.020                                  n12901
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_3
Route         1   e 0.020                                  n12902
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_5
Route         1   e 0.020                                  n12903
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_7
Route         1   e 0.020                                  n12904
FCI_TO_FCO  ---     0.157            CIN to COUT           counter_3910_3955_add_4_9
Route         1   e 0.020                                  n12905
FCI_TO_F    ---     0.598            CIN to S[2]           counter_3910_3955_add_4_11
Route         1   e 0.941                                  n61_adj_94
                  --------
                    4.479  (55.7% logic, 44.3% route), 7 logic levels.

Report: 4.816 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets MEMADDR_c_12]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 15.630ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         DP8KC      CLKA           memory_d00  (from MEMADDR_c_12 +)
   Destination:    FD1P3AX    D              SREG[0]_673  (to MEMADDR_c_12 -)

   Delay:                  17.970ns  (54.3% logic, 45.7% route), 12 logic levels.

 Constraint Details:

     17.970ns data_path memory_d00 to SREG[0]_673 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 15.630ns

 Path Details: memory_d00 to SREG[0]_673

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.908           CLKA to DOA[9]         memory_d00 (from MEMADDR_c_12)
Route         2   e 1.141                                  n6936
LUT4        ---     0.493              A to Z              i6782_2_lut_rep_291
Route         2   e 1.141                                  n15251
A1_TO_FCO   ---     0.827           B[2] to COUT           add_1288_1
Route         1   e 0.020                                  n12865
FCI_TO_FCO  ---     0.157            CIN to COUT           add_1288_3
Route         1   e 0.020                                  n12866
FCI_TO_FCO  ---     0.157            CIN to COUT           add_1288_5
Route         1   e 0.020                                  n12867
FCI_TO_FCO  ---     0.157            CIN to COUT           add_1288_7
Route         1   e 0.020                                  n12868
FCI_TO_F    ---     0.598            CIN to S[2]           add_1288_9
Route         1   e 0.941                                  n3188
LUT4        ---     0.493              A to Z              i5_4_lut_adj_81
Route         2   e 1.141                                  n13_adj_114
LUT4        ---     0.493              B to Z              i6788_3_lut_rep_189
Route         1   e 0.941                                  n15149
LUT4        ---     0.493              B to Z              mux_1479_i1_4_lut
Route         1   e 0.941                                  MEMADDR_0__N_116
LUT4        ---     0.493              A to Z              i4_4_lut_adj_72
Route         1   e 0.941                                  n12
LUT4        ---     0.493              C to Z              i7_4_lut_adj_64
Route         1   e 0.941                                  n12975
                  --------
                   17.970  (54.3% logic, 45.7% route), 12 logic levels.


Error:  The following path violates requirements by 15.630ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         DP8KC      CLKA           memory_d00  (from MEMADDR_c_12 +)
   Destination:    FD1P3AX    D              SREG[0]_673  (to MEMADDR_c_12 -)

   Delay:                  17.970ns  (54.3% logic, 45.7% route), 12 logic levels.

 Constraint Details:

     17.970ns data_path memory_d00 to SREG[0]_673 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 15.630ns

 Path Details: memory_d00 to SREG[0]_673

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.908           CLKA to DOA[9]         memory_d00 (from MEMADDR_c_12)
Route         2   e 1.141                                  n6936
LUT4        ---     0.493              A to Z              i6782_2_lut_rep_291
Route         2   e 1.141                                  n15251
A1_TO_FCO   ---     0.827           B[2] to COUT           add_1288_1
Route         1   e 0.020                                  n12865
FCI_TO_FCO  ---     0.157            CIN to COUT           add_1288_3
Route         1   e 0.020                                  n12866
FCI_TO_FCO  ---     0.157            CIN to COUT           add_1288_5
Route         1   e 0.020                                  n12867
FCI_TO_FCO  ---     0.157            CIN to COUT           add_1288_7
Route         1   e 0.020                                  n12868
FCI_TO_F    ---     0.598            CIN to S[2]           add_1288_9
Route         1   e 0.941                                  n3188
LUT4        ---     0.493              A to Z              i5_4_lut_adj_81
Route         2   e 1.141                                  n13_adj_114
LUT4        ---     0.493              B to Z              i6829_2_lut_4_lut
Route         1   e 0.941                                  n3684
LUT4        ---     0.493              C to Z              select_2773_Select_0_i4_4_lut
Route         1   e 0.941                                  n4_adj_100
LUT4        ---     0.493              C to Z              i5_4_lut_adj_69
Route         1   e 0.941                                  n13_adj_52
LUT4        ---     0.493              A to Z              i7_4_lut_adj_64
Route         1   e 0.941                                  n12975
                  --------
                   17.970  (54.3% logic, 45.7% route), 12 logic levels.


Error:  The following path violates requirements by 15.539ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             IREG_i0_i0  (from MEMADDR_c_12 +)
   Destination:    FD1P3AX    SP             CI_674  (to MEMADDR_c_12 -)

   Delay:                  17.754ns  (27.5% logic, 72.5% route), 10 logic levels.

 Constraint Details:

     17.754ns data_path IREG_i0_i0 to CI_674 violates
      2.500ns delay constraint less
      0.285ns LCE_S requirement (totaling 2.215ns) by 15.539ns

 Path Details: IREG_i0_i0 to CI_674

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              IREG_i0_i0 (from MEMADDR_c_12)
Route        97   e 2.527                                  IREG[0]
LUT4        ---     0.493              B to Z              i4_2_lut_rep_274
Route         3   e 1.258                                  n15234
LUT4        ---     0.493              C to Z              i1_2_lut_3_lut_4_lut_4_lut_adj_88
Route         2   e 1.141                                  n13942
LUT4        ---     0.493              B to Z              i1_4_lut_adj_34
Route         1   e 0.941                                  n4_adj_25
LUT4        ---     0.493              B to Z              i1_4_lut_4_lut_adj_95
Route         8   e 1.540                                  n13865
LUT4        ---     0.493              A to Z              i1_2_lut_rep_190_3_lut
Route         7   e 1.502                                  n15150
LUT4        ---     0.493              A to Z              i1_3_lut_4_lut_adj_66
Route         2   e 1.141                                  n6797
LUT4        ---     0.493              C to Z              i2_3_lut_4_lut_adj_33
Route         1   e 0.941                                  n13046
LUT4        ---     0.493              B to Z              i11068_4_lut
Route         1   e 0.941                                  n14243
LUT4        ---     0.493              B to Z              i11069_4_lut
Route         1   e 0.941                                  counter_12__N_25_enable_59
                  --------
                   17.754  (27.5% logic, 72.5% route), 10 logic levels.

Warning: 18.130 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |     5.000 ns|     4.816 ns|     8  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets MEMADDR_c_12]            |     5.000 ns|    36.260 ns|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n12874                                  |       1|    1389|     33.91%
                                        |        |        |
n2918                                   |      11|    1271|     31.03%
                                        |        |        |
n12875                                  |       1|    1221|     29.81%
                                        |        |        |
n12873                                  |       1|    1039|     25.37%
                                        |        |        |
n14                                     |       1|     886|     21.63%
                                        |        |        |
n14181                                  |       8|     840|     20.51%
                                        |        |        |
n11_adj_76                              |       1|     648|     15.82%
                                        |        |        |
n3094                                   |       2|     648|     15.82%
                                        |        |        |
n14151                                  |       8|     640|     15.63%
                                        |        |        |
SCNT[1]                                 |      23|     561|     13.70%
                                        |        |        |
SCNT[2]                                 |      22|     561|     13.70%
                                        |        |        |
n15195                                  |       6|     558|     13.62%
                                        |        |        |
n15196                                  |      25|     558|     13.62%
                                        |        |        |
n2770                                   |       1|     555|     13.55%
                                        |        |        |
n12876                                  |       1|     545|     13.31%
                                        |        |        |
n14183                                  |       8|     520|     12.70%
                                        |        |        |
IREG[0]                                 |      97|     500|     12.21%
                                        |        |        |
n9_adj_72                               |       1|     460|     11.23%
                                        |        |        |
n2771                                   |       1|     453|     11.06%
                                        |        |        |
n2772                                   |       1|     453|     11.06%
                                        |        |        |
n2916                                   |       2|     430|     10.50%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4096  Score: 89454394

Constraints cover  21810 paths, 920 nets, and 2955 connections (99.4% coverage)


Peak memory: 81403904 bytes, TRCE: 5652480 bytes, DLYMAN: 12288 bytes
CPU_TIME_REPORT: 0 secs 
