#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 16 01:24:52 2023
# Process ID: 27508
# Current directory: C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/top.vds
# Journal file: C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zrh463259112/Desktop/apriltag_demo/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vitis/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1114.359 ; gain = 0.000
Command: synth_design -top top -part xczu2cg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29360
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OUT_FIFO [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/OUT_FIFO.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1600.727 ; gain = 81.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/new/Top.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx_Vitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx_Vitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_De_Resolution_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_De_Resolution_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_De_Resolution_0_0' (2#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_De_Resolution_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_GaussBlur_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_GaussBlur_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_GaussBlur_0_0' (3#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_GaussBlur_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'o_s_ready' of module 'design_1_GaussBlur_0_0' is unconnected for instance 'GaussBlur_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:433]
WARNING: [Synth 8-7023] instance 'GaussBlur_0' of module 'design_1_GaussBlur_0_0' has 12 connections declared, but only 11 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:433]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1134]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:2951]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (4#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:2951]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4310]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (5#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4461]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 40 connections declared, but only 39 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4461]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (6#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4310]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4503]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (7#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4654]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 40 connections declared, but only 39 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4654]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (8#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4503]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_N071UN' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4696]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_2' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_2' (9#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_auto_us_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_2' is unconnected for instance 'auto_us' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4847]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_2' has 40 connections declared, but only 39 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4847]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_N071UN' (10#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4696]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (11#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1804]
WARNING: [Synth 8-7071] port 's_axi_arready' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1804]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1804]
WARNING: [Synth 8-7071] port 's_axi_rdata' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1804]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1804]
WARNING: [Synth 8-7071] port 's_axi_rlast' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1804]
WARNING: [Synth 8-7071] port 's_axi_rvalid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1804]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1804]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1804]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 78 connections declared, but only 69 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1804]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (12#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1134]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (13#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:541]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' has 44 connections declared, but only 43 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:541]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_1' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axi_vdma_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_1' (14#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axi_vdma_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'design_1_axi_vdma_0_1' is unconnected for instance 'axi_vdma_1' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:585]
WARNING: [Synth 8-7071] port 's_axis_s2mm_tready' of module 'design_1_axi_vdma_0_1' is unconnected for instance 'axi_vdma_1' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:585]
WARNING: [Synth 8-7023] instance 'axi_vdma_1' of module 'design_1_axi_vdma_0_1' has 44 connections declared, but only 42 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:585]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_2_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axi_vdma_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_2_0' (15#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axi_vdma_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'design_1_axi_vdma_2_0' is unconnected for instance 'axi_vdma_2' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:628]
WARNING: [Synth 8-7023] instance 'axi_vdma_2' of module 'design_1_axi_vdma_2_0' has 44 connections declared, but only 43 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:628]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_broadcaster_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axis_broadcaster_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_broadcaster_0_0' (16#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axis_broadcaster_0_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tdest' does not match port width (2) of module 'design_1_axis_broadcaster_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:676]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tid' does not match port width (2) of module 'design_1_axis_broadcaster_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:677]
WARNING: [Synth 8-689] width (4) of port connection 'm_axis_tkeep' does not match port width (8) of module 'design_1_axis_broadcaster_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:678]
WARNING: [Synth 8-689] width (4) of port connection 'm_axis_tstrb' does not match port width (8) of module 'design_1_axis_broadcaster_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:681]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_broadcaster_1_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axis_broadcaster_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_broadcaster_1_0' (17#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axis_broadcaster_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_0_0' (18#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tstrb' of module 'design_1_axis_subset_converter_0_0' is unconnected for instance 'axis_subset_converter_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:706]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'design_1_axis_subset_converter_0_0' is unconnected for instance 'axis_subset_converter_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:706]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'design_1_axis_subset_converter_0_0' is unconnected for instance 'axis_subset_converter_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:706]
WARNING: [Synth 8-7023] instance 'axis_subset_converter_0' of module 'design_1_axis_subset_converter_0_0' has 20 connections declared, but only 17 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:706]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_0_1' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axis_subset_converter_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_0_1' (19#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_axis_subset_converter_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'design_1_axis_subset_converter_0_1' is unconnected for instance 'axis_subset_converter_1' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:724]
WARNING: [Synth 8-7023] instance 'axis_subset_converter_1' of module 'design_1_axis_subset_converter_0_1' has 13 connections declared, but only 12 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:724]
INFO: [Synth 8-6157] synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' (20#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rxbyteclkhs' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:737]
WARNING: [Synth 8-7071] port 'clkoutphy_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:737]
WARNING: [Synth 8-7071] port 'system_rst_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:737]
WARNING: [Synth 8-7071] port 'pll_lock_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:737]
WARNING: [Synth 8-7023] instance 'mipi_csi2_rx_subsyst_0' of module 'design_1_mipi_csi2_rx_subsyst_0_0' has 39 connections declared, but only 35 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:737]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_150M_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_proc_sys_reset_150M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_150M_0' (21#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_proc_sys_reset_150M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_150M_0' is unconnected for instance 'proc_sys_reset_150M' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:773]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_150M_0' is unconnected for instance 'proc_sys_reset_150M' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:773]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_150M_0' is unconnected for instance 'proc_sys_reset_150M' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:773]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_150M' of module 'design_1_proc_sys_reset_150M_0' has 10 connections declared, but only 7 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:773]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1876]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (22#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3223]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3369]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (23#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3369]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3501]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (24#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3501]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (25#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3633]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_NB1YAO' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3758]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_NB1YAO' (26#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3758]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1FZ4A9T' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3883]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1FZ4A9T' (27#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3883]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4008]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (28#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (29#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4008]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (30#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (18) of module 'design_1_xbar_1' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:2912]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (18) of module 'design_1_xbar_1' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:2916]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_wstrb' does not match port width (24) of module 'design_1_xbar_1' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:2928]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (31#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1876]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_v_demosaic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0' (32#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_v_demosaic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_v_gamma_lut_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0' (33#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_v_gamma_lut_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_rgb2ycrcb_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_v_rgb2ycrcb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_rgb2ycrcb_0_0' (34#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_v_rgb2ycrcb_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (35#1) [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (36#1) [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (37#1) [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (38#1) [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (39#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1038]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1038]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 95 connections declared, but only 93 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (40#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (41#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Th_Seg' [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/Th_Seg.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ROW_SIZE bound to: 360 - type: integer 
	Parameter COL_SIZE bound to: 640 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter RD bound to: 1'b1 
	Parameter T_ROW bound to: 420 - type: integer 
	Parameter T_COL bound to: 800 - type: integer 
	Parameter HS bound to: 143 - type: integer 
	Parameter VS bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'max_min_h4' [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/max_min_h4.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ROW_SIZE bound to: 360 - type: integer 
	Parameter COL_SIZE bound to: 640 - type: integer 
	Parameter KSIZE bound to: 4 - type: integer 
	Parameter ksize_width bound to: 2 - type: integer 
	Parameter IDLE bound to: 3'b001 
	Parameter O_FSTART bound to: 3'b010 
	Parameter I_FSTART bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'max4' [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/max4.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max4' (42#1) [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/max4.v:23]
INFO: [Synth 8-6157] synthesizing module 'min4' [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/min4.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'min4' (43#1) [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/min4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'max_min_h4' (44#1) [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/max_min_h4.v:23]
INFO: [Synth 8-6157] synthesizing module 'max_min_v4' [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/max_min_v4.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ROW_SIZE bound to: 360 - type: integer 
	Parameter COL_SIZE bound to: 160 - type: integer 
	Parameter KSIZE bound to: 4 - type: integer 
	Parameter ksize_width bound to: 2 - type: integer 
	Parameter shift_size bound to: 481 - type: integer 
	Parameter shift_width bound to: 9 - type: integer 
	Parameter row_width bound to: 2 - type: integer 
	Parameter col_width bound to: 8 - type: integer 
	Parameter IDLE bound to: 3'b001 
	Parameter O_FSTART bound to: 3'b010 
	Parameter I_FSTART bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'max_min_v4' (45#1) [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/max_min_v4.v:23]
INFO: [Synth 8-6157] synthesizing module 'peak_h' [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/peak_h.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ROW_SIZE bound to: 90 - type: integer 
	Parameter COL_SIZE bound to: 160 - type: integer 
	Parameter KSIZE bound to: 3 - type: integer 
	Parameter row_width bound to: 7 - type: integer 
	Parameter col_width bound to: 8 - type: integer 
	Parameter i_width bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'INF_FIFO' [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/INF_FIFO.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter depth bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'INF_FIFO' (46#1) [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/INF_FIFO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'peak_h' (47#1) [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/peak_h.v:23]
INFO: [Synth 8-6157] synthesizing module 'peak_v' [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/peak_v.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ROW_SIZE bound to: 90 - type: integer 
	Parameter COL_SIZE bound to: 160 - type: integer 
	Parameter KSIZE bound to: 3 - type: integer 
	Parameter row_width bound to: 7 - type: integer 
	Parameter col_width bound to: 8 - type: integer 
	Parameter shift_size bound to: 321 - type: integer 
	Parameter shift_width bound to: 9 - type: integer 
	Parameter rm_width bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'INF_FIFO__parameterized0' [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/INF_FIFO.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 4 - type: integer 
	Parameter addr_width bound to: 2 - type: integer 
	Parameter depth bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'INF_FIFO__parameterized0' (47#1) [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/INF_FIFO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'peak_v' (48#1) [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/peak_v.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seg' [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/Seg.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ROW_SIZE bound to: 360 - type: integer 
	Parameter COL_SIZE bound to: 640 - type: integer 
	Parameter th_col_size bound to: 160 - type: integer 
	Parameter th_row_size bound to: 90 - type: integer 
	Parameter col_width bound to: 10 - type: integer 
	Parameter row_width bound to: 9 - type: integer 
	Parameter th_col_width bound to: 8 - type: integer 
	Parameter th_row_width bound to: 7 - type: integer 
	Parameter th_size bound to: 2560 - type: integer 
	Parameter i_width bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SYN_FIFO' [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/SYN_FIFO.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter addr_width bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BRAM_8x8192' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/BRAM_8x8192_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_8x8192' (49#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/BRAM_8x8192_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SYN_FIFO' (50#1) [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/SYN_FIFO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seg' (51#1) [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/Seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO' [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/OUT_FIFO.v:23]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter addr_width bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BRAM_10x65535' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/BRAM_10x65535_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_10x65535' (52#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/.Xil/Vivado-27508-LAPTOP-LC3M2DQ5/realtime/BRAM_10x65535_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (53#1) [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/OUT_FIFO.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/Th_Seg.v:258]
INFO: [Synth 8-6155] done synthesizing module 'Th_Seg' (54#1) [C:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/new/Th_Seg.v:23]
WARNING: [Synth 8-7071] port 'o_m_fs' of module 'Th_Seg' is unconnected for instance 'Th_Seg_0' [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/new/Top.v:66]
WARNING: [Synth 8-7023] instance 'Th_Seg_0' of module 'Th_Seg' has 13 connections declared, but only 12 given [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/new/Top.v:66]
INFO: [Synth 8-6155] done synthesizing module 'top' (55#1) [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/new/Top.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6614.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM/prj/Th_Seg/Th_Seg.srcs/sources_1/ip/BRAM_8x8192/BRAM_8x8192/BRAM_8x8192_in_context.xdc] for cell 'Th_Seg_0/Seg_u0/SYN_FIFO_U0/BRAM_8x8192_u0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM/prj/Th_Seg/Th_Seg.srcs/sources_1/ip/BRAM_8x8192/BRAM_8x8192/BRAM_8x8192_in_context.xdc] for cell 'Th_Seg_0/Seg_u0/SYN_FIFO_U0/BRAM_8x8192_u0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_vdma_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_vdma_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axis_subset_converter_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axis_subset_converter_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc:10]
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_150M_0/design_1_proc_sys_reset_150M_0/design_1_proc_sys_reset_150M_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/proc_sys_reset_150M'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_150M_0/design_1_proc_sys_reset_150M_0/design_1_proc_sys_reset_150M_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/proc_sys_reset_150M'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/v_demosaic_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/v_demosaic_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/v_gamma_lut_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/v_gamma_lut_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axis_broadcaster_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axis_broadcaster_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_vdma_1'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_vdma_1'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/design_1_axis_subset_converter_0_1/design_1_axis_subset_converter_0_1_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axis_subset_converter_1'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/design_1_axis_subset_converter_0_1/design_1_axis_subset_converter_0_1_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axis_subset_converter_1'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_1_0/design_1_axis_broadcaster_1_0/design_1_axis_broadcaster_1_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axis_broadcaster_1'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_1_0/design_1_axis_broadcaster_1_0/design_1_axis_broadcaster_1_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axis_broadcaster_1'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_vdma_2'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_vdma_2'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_De_Resolution_0_0/design_1_De_Resolution_0_0/design_1_De_Resolution_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/De_Resolution_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_De_Resolution_0_0/design_1_De_Resolution_0_0/design_1_De_Resolution_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/De_Resolution_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_GaussBlur_0_0/design_1_GaussBlur_0_0/design_1_GaussBlur_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/GaussBlur_0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_GaussBlur_0_0/design_1_GaussBlur_0_0/design_1_GaussBlur_0_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/GaussBlur_0'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/ip/BRAM_10x65535/BRAM_10x65535/BRAM_10x65535_in_context.xdc] for cell 'Th_Seg_0/OUT_FIFO_U0/BRAM_10x65535_u0'
Finished Parsing XDC File [c:/Users/zrh463259112/Desktop/AprilZynq/sub_system/Th_Seg_BRAM_new/prj/Th_Seg/Th_Seg.srcs/sources_1/ip/BRAM_10x65535/BRAM_10x65535/BRAM_10x65535_in_context.xdc] for cell 'Th_Seg_0/OUT_FIFO_U0/BRAM_10x65535_u0'
Parsing XDC File [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/constrs_1/new/mipi.xdc]
Finished Parsing XDC File [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/constrs_1/new/mipi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/constrs_1/new/mipi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/constrs_1/new/system.xdc]
Parsing XDC File [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 6614.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.455 . Memory (MB): peak = 6614.988 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Th_Seg_0/OUT_FIFO_U0/BRAM_10x65535_u0' at clock pin 'clka' is different from the actual clock period '6.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Th_Seg_0/Seg_u0/SYN_FIFO_U0/BRAM_8x8192_u0' at clock pin 'clka' is different from the actual clock period '6.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_wrapper_0/design_1_i/axi_vdma_0' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '6.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_wrapper_0/design_1_i/axi_vdma_1' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '6.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_wrapper_0/design_1_i/axi_vdma_2' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '6.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_wrapper_0/design_1_i/axis_broadcaster_0' at clock pin 'aclk' is different from the actual clock period '6.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_wrapper_0/design_1_i/axis_broadcaster_1' at clock pin 'aclk' is different from the actual clock period '6.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0' at clock pin 'lite_aclk' is different from the actual clock period '6.750', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_n. (constraint file  c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_n. (constraint file  c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_p. (constraint file  c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_p. (constraint file  c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[0]. (constraint file  c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[0]. (constraint file  c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[1]. (constraint file  c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[1]. (constraint file  c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[0]. (constraint file  c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[0]. (constraint file  c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[1]. (constraint file  c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[1]. (constraint file  c:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 22).
Applied set_property DONT_TOUCH = true for Th_Seg_0/Seg_u0/SYN_FIFO_U0/BRAM_8x8192_u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axis_subset_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/proc_sys_reset_150M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/v_demosaic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/v_gamma_lut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axis_broadcaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axis_subset_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axis_broadcaster_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_vdma_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/De_Resolution_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/GaussBlur_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Th_Seg_0/OUT_FIFO_U0/BRAM_10x65535_u0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'max_min_h4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'max_min_v4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                O_FSTART |                              010 |                              010
                I_FSTART |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'max_min_h4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                O_FSTART |                              010 |                              010
                I_FSTART |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'max_min_v4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:54 ; elapsed = 00:02:58 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 8     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6749  
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---Multipliers : 
	               9x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 70    
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 45    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'o_m_th_data_reg[0]' (FDR) to 'o_m_th_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'o_m_th_data_reg[1]' (FDR) to 'o_m_th_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'o_m_th_data_reg[2]' (FDR) to 'o_m_th_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'o_m_th_data_reg[3]' (FDR) to 'o_m_th_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'o_m_th_data_reg[4]' (FDR) to 'o_m_th_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'o_m_th_data_reg[5]' (FDR) to 'o_m_th_data_reg[6]'
DSP Report: Generating DSP Df_M1, operation Mode is: C'+A*(B:0xa0).
DSP Report: register col_pointer_reg is absorbed into DSP Df_M1.
DSP Report: operator Df_M1 is absorbed into DSP Df_M1.
DSP Report: operator Df_M2 is absorbed into DSP Df_M1.
WARNING: [Synth 8-7129] Port o_s_ready in module peak_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_m_ready in module peak_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_s_ready in module peak_h is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_m_ready in module peak_h is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_s_ready in module max_min_v4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_m_last in module max_min_v4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_s_last in module max_min_v4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_m_ready in module max_min_v4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_s_ready in module max_min_h4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_m_last in module max_min_h4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_s_last in module max_min_h4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_m_ready in module max_min_h4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:53 ; elapsed = 00:04:07 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Seg         | C'+A*(B:0xa0) | 12     | 9      | 12     | -      | 12     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:06 ; elapsed = 00:04:20 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:44 ; elapsed = 00:07:59 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:09 ; elapsed = 00:08:38 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:22 ; elapsed = 00:08:51 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:22 ; elapsed = 00:08:51 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:34 ; elapsed = 00:09:03 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:34 ; elapsed = 00:09:03 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:34 ; elapsed = 00:09:03 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:34 ; elapsed = 00:09:03 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | Th_Seg_0/max_min_v4_u0/shift_reg_max_reg[160][7] | 160    | 24    | YES          | NO                 | YES               | 0      | 120     | 
|top         | Th_Seg_0/max_min_v4_u0/shift_reg_min_reg[160][7] | 160    | 24    | YES          | NO                 | YES               | 0      | 120     | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |BRAM_10x65535                      |         1|
|2     |BRAM_8x8192                        |         1|
|3     |design_1_xbar_0                    |         1|
|4     |design_1_auto_us_0                 |         1|
|5     |design_1_auto_us_1                 |         1|
|6     |design_1_auto_us_2                 |         1|
|7     |design_1_xbar_1                    |         1|
|8     |design_1_auto_pc_0                 |         1|
|9     |design_1_De_Resolution_0_0         |         1|
|10    |design_1_GaussBlur_0_0             |         1|
|11    |design_1_axi_vdma_0_0              |         1|
|12    |design_1_axi_vdma_0_1              |         1|
|13    |design_1_axi_vdma_2_0              |         1|
|14    |design_1_axis_broadcaster_0_0      |         1|
|15    |design_1_axis_broadcaster_1_0      |         1|
|16    |design_1_axis_subset_converter_0_0 |         1|
|17    |design_1_axis_subset_converter_0_1 |         1|
|18    |design_1_mipi_csi2_rx_subsyst_0_0  |         1|
|19    |design_1_proc_sys_reset_150M_0     |         1|
|20    |design_1_v_demosaic_0_0            |         1|
|21    |design_1_v_gamma_lut_0_0           |         1|
|22    |design_1_v_rgb2ycrcb_0_0           |         1|
|23    |design_1_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |BRAM_10x65535                    |     1|
|2     |BRAM_8x8192                      |     1|
|3     |design_1_De_Resolution_0         |     1|
|4     |design_1_GaussBlur_0             |     1|
|5     |design_1_auto_pc                 |     1|
|6     |design_1_auto_us                 |     3|
|9     |design_1_axi_vdma_0              |     2|
|11    |design_1_axi_vdma_2              |     1|
|12    |design_1_axis_broadcaster_0      |     1|
|13    |design_1_axis_broadcaster_1      |     1|
|14    |design_1_axis_subset_converter_0 |     2|
|16    |design_1_mipi_csi2_rx_subsyst_0  |     1|
|17    |design_1_proc_sys_reset_150M     |     1|
|18    |design_1_v_demosaic_0            |     1|
|19    |design_1_v_gamma_lut_0           |     1|
|20    |design_1_v_rgb2ycrcb_0           |     1|
|21    |design_1_xbar                    |     2|
|23    |design_1_zynq_ultra_ps_e_0       |     1|
|24    |CARRY8                           |    71|
|25    |DSP_ALU                          |     1|
|26    |DSP_A_B_DATA                     |     1|
|27    |DSP_C_DATA                       |     1|
|28    |DSP_MULTIPLIER                   |     1|
|29    |DSP_M_DATA                       |     1|
|30    |DSP_OUTPUT                       |     1|
|31    |DSP_PREADD                       |     1|
|32    |DSP_PREADD_DATA                  |     1|
|33    |LUT1                             |    36|
|34    |LUT2                             |   244|
|35    |LUT3                             |   445|
|36    |LUT4                             |   607|
|37    |LUT5                             |   552|
|38    |LUT6                             | 15203|
|39    |MUXF7                            |  6144|
|40    |MUXF8                            |  3056|
|41    |SRLC32E                          |   240|
|42    |FDRE                             | 46936|
|43    |FDSE                             |    66|
|44    |IBUF                             |     1|
|45    |IOBUF                            |    11|
|46    |OBUF                             |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:34 ; elapsed = 00:09:03 . Memory (MB): peak = 6614.988 ; gain = 5095.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:43 ; elapsed = 00:08:47 . Memory (MB): peak = 6614.988 ; gain = 5095.465
Synthesis Optimization Complete : Time (s): cpu = 00:08:34 ; elapsed = 00:09:05 . Memory (MB): peak = 6614.988 ; gain = 5095.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.992 . Memory (MB): peak = 6614.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'Seg' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 6614.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 79 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:55 ; elapsed = 00:09:28 . Memory (MB): peak = 6614.988 ; gain = 5500.629
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zrh463259112/Desktop/AprilZynq/main_system/prj/project_1.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6614.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 01:34:41 2023...
