# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vga.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.vhdl" \
"../../../../vga.srcs/sources_1/new/sync.vhd" \
"../../../../vga.srcs/sources_1/new/controller.vhd" \

# Do not sort compile order
nosort
