<module name="L4PER_CM2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_L4PER_CLKSTCTRL" acronym="CM_L4PER_CLKSTCTRL" offset="0x0" width="32" description="This register enables the domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PER_ABE_24M_FCLK" width="1" begin="25" end="25" resetval="0" description="This field indicates the state of the PER_ABE_24M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PER_ABE_24M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_ABE_24M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PER_MCBSP4_FCLK" width="1" begin="22" end="22" resetval="0" description="This field indicates the state of the PER_MCBSP4_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PER_MCBSP4_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_MCBSP4_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PER_96M_FCLK" width="1" begin="19" end="19" resetval="0" description="This field indicates the state of the PER_96M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PER_96M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_96M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_48M_FCLK" width="1" begin="18" end="18" resetval="0" description="This field indicates the state of the PER_48M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PER_48M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_48M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_32K_FCLK" width="1" begin="17" end="17" resetval="0" description="This field indicates the state of the PER_32K_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PER_32K_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_32K_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_24MC_FCLK" width="1" begin="16" end="16" resetval="0" description="This field indicates the state of the PER_24MC_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PER_24MC_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_24MC_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_12M_FCLK" width="1" begin="15" end="15" resetval="0" description="This field indicates the state of the FUNC_12M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_12M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_12M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPT9_FCLK" width="1" begin="14" end="14" resetval="0" description="This field indicates the state of the DMT9_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_GPT9_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPT9_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPT4_FCLK" width="1" begin="13" end="13" resetval="0" description="This field indicates the state of the DMT4_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_GPT4_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPT4_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPT3_FCLK" width="1" begin="12" end="12" resetval="0" description="This field indicates the state of the DMT3_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_GPT3_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPT3_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPT2_FCLK" width="1" begin="11" end="11" resetval="0" description="This field indicates the state of the DMT2_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_GPT2_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPT2_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPT11_FCLK" width="1" begin="10" end="10" resetval="0" description="This field indicates the state of the DMT11_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_GPT11_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPT11_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPT10_FCLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the DMT10_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_GPT10_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPT10_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L4_PER_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L4_PER_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L4_PER_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L4_PER_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L4PER clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_DYNAMICDEP" acronym="CM_L4PER_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain dependencies from L4PER domain towards 'target' domains. It is relevant only for domain having INTERCONN master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor INTRCONN interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="23" end="15" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L4SEC_DYNDEP" width="1" begin="14" end="14" resetval="1" description="Dynamic dependency towards L4SEC clock domain" range="" rwaccess="R">
      <bitenum value="1" id="1" token="L4SEC_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSS_DYNDEP" width="1" begin="8" end="8" resetval="1" description="Dynamic dependency towards DSS clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="DSS_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_INIT_DYNDEP" width="1" begin="7" end="7" resetval="1" description="Dynamic dependency towards L3INIT clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_INIT_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4PER_GPTIMER10_CLKCTRL" acronym="CM_L4PER_GPTIMER10_CLKCTRL" offset="0x28" width="32" description="This register manages the DMTIMER10 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPTIMER11_CLKCTRL" acronym="CM_L4PER_GPTIMER11_CLKCTRL" offset="0x30" width="32" description="This register manages the DMTIMER11 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPTIMER2_CLKCTRL" acronym="CM_L4PER_GPTIMER2_CLKCTRL" offset="0x38" width="32" description="This register manages the DMTIMER2 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPTIMER3_CLKCTRL" acronym="CM_L4PER_GPTIMER3_CLKCTRL" offset="0x40" width="32" description="This register manages the DMTIMER3 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPTIMER4_CLKCTRL" acronym="CM_L4PER_GPTIMER4_CLKCTRL" offset="0x48" width="32" description="This register manages the DMTIMER4 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPTIMER9_CLKCTRL" acronym="CM_L4PER_GPTIMER9_CLKCTRL" offset="0x50" width="32" description="This register manages the DMTIMER9 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_ELM_CLKCTRL" acronym="CM_L4PER_ELM_CLKCTRL" offset="0x58" width="32" description="This register manages the ELM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO2_CLKCTRL" acronym="CM_L4PER_GPIO2_CLKCTRL" offset="0x60" width="32" description="This register manages the GPIO2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO3_CLKCTRL" acronym="CM_L4PER_GPIO3_CLKCTRL" offset="0x68" width="32" description="This register manages the GPIO3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO4_CLKCTRL" acronym="CM_L4PER_GPIO4_CLKCTRL" offset="0x70" width="32" description="This register manages the GPIO4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO5_CLKCTRL" acronym="CM_L4PER_GPIO5_CLKCTRL" offset="0x78" width="32" description="This register manages the GPIO5 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO6_CLKCTRL" acronym="CM_L4PER_GPIO6_CLKCTRL" offset="0x80" width="32" description="This register manages the GPIO6 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_HDQ1W_CLKCTRL" acronym="CM_L4PER_HDQ1W_CLKCTRL" offset="0x88" width="32" description="This register manages the HDQ1W clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C1_CLKCTRL" acronym="CM_L4PER_I2C1_CLKCTRL" offset="0xA0" width="32" description="This register manages the I2C1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C2_CLKCTRL" acronym="CM_L4PER_I2C2_CLKCTRL" offset="0xA8" width="32" description="This register manages the I2C2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C3_CLKCTRL" acronym="CM_L4PER_I2C3_CLKCTRL" offset="0xB0" width="32" description="This register manages the I2C3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C4_CLKCTRL" acronym="CM_L4PER_I2C4_CLKCTRL" offset="0xB8" width="32" description="This register manages the I2C4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_L4PER_CLKCTRL" acronym="CM_L4PER_L4PER_CLKCTRL" offset="0xC0" width="32" description="This register manages the L4PER clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCBSP4_CLKCTRL" acronym="CM_L4PER_MCBSP4_CLKCTRL" offset="0xE0" width="32" description="This register manages the MCBSP4 clocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_INTERNAL_SOURCE" width="1" begin="25" end="25" resetval="0" description="Selects the internal clock to be used as the functional clock in case CLKSEL_SOURCE selects the internal clock source as the functional clock source." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_INTERNAL_SOURCE_0" description="96MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="1" id="1" token="CLKSEL_INTERNAL_SOURCE_1" description="98MHz clock derived from DPLL_ABE is selected"/>
    </bitfield>
    <bitfield id="CLKSEL_SOURCE" width="1" begin="24" end="24" resetval="0" description="Selects the source of the functional clock between, internal source and CLKS pad. The switching between the clocks is not guaranteed to be glitchless." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_SOURCE_0" description="Functional clock is sourced from an internal clock"/>
      <bitenum value="1" id="1" token="CLKSEL_SOURCE_1" description="Functional clock is sourced from CLKS pad"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCSPI1_CLKCTRL" acronym="CM_L4PER_MCSPI1_CLKCTRL" offset="0xF0" width="32" description="This register manages the MCSPI1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCSPI2_CLKCTRL" acronym="CM_L4PER_MCSPI2_CLKCTRL" offset="0xF8" width="32" description="This register manages the MCSPI2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCSPI3_CLKCTRL" acronym="CM_L4PER_MCSPI3_CLKCTRL" offset="0x100" width="32" description="This register manages the MCSPI3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCSPI4_CLKCTRL" acronym="CM_L4PER_MCSPI4_CLKCTRL" offset="0x108" width="32" description="This register manages the MCSPI4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MMCSD3_CLKCTRL" acronym="CM_L4PER_MMCSD3_CLKCTRL" offset="0x120" width="32" description="This register manages the MMCSD3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MMCSD4_CLKCTRL" acronym="CM_L4PER_MMCSD4_CLKCTRL" offset="0x128" width="32" description="This register manages the MMCSD4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_SLIMBUS2_CLKCTRL" acronym="CM_L4PER_SLIMBUS2_CLKCTRL" offset="0x138" width="32" description="This register manages the SLIMBUS2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_SLIMBUS_CLK" width="1" begin="10" end="10" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_SLIMBUS_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_SLIMBUS_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_PERABE24M_FCLK" width="1" begin="9" end="9" resetval="0" description="Optional functional clock control for PER_ABE_24M_FCLK clock." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_PERABE24M_FCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_PERABE24M_FCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_PER24MC_FCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control for PER_24MC_FCLK clock." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_PER24MC_FCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_PER24MC_FCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART1_CLKCTRL" acronym="CM_L4PER_UART1_CLKCTRL" offset="0x140" width="32" description="This register manages the UART1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART2_CLKCTRL" acronym="CM_L4PER_UART2_CLKCTRL" offset="0x148" width="32" description="This register manages the UART2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART3_CLKCTRL" acronym="CM_L4PER_UART3_CLKCTRL" offset="0x150" width="32" description="This register manages the UART3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART4_CLKCTRL" acronym="CM_L4PER_UART4_CLKCTRL" offset="0x158" width="32" description="This register manages the UART4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MMCSD5_CLKCTRL" acronym="CM_L4PER_MMCSD5_CLKCTRL" offset="0x160" width="32" description="This register manages the MMCSD5 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_CLKSTCTRL" acronym="CM_L4SEC_CLKSTCTRL" offset="0x180" width="32" description="This register enables the domain power state transition. It controls the hardware-supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L4_SECURE_GICLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the L4_SECURE_GICLK clock in the domain." range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L4_SECURE_GICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L4_SECURE_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3_SECURE_GICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_SECURE_GICLK clock in the domain." range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L3_SECURE_GICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L3_SECURE_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the L4SEC clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_STATICDEP" acronym="CM_L4SEC_STATICDEP" offset="0x184" width="32" description="This register controls the static domain dependencies from L4SEC domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0" description="Static dependency towards L4PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="12" end="7" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L3_2_STATDEP" width="1" begin="6" end="6" resetval="1" description="Static dependency towards L3_2 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="1" token="L3_2_STATDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_1_STATDEP" width="1" begin="5" end="5" resetval="0" description="Static dependency towards L3_1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3_1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3_1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="MEMIF_STATDEP" width="1" begin="4" end="4" resetval="0" description="Static dependency towards MEMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MEMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="MEMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4SEC_DYNAMICDEP" acronym="CM_L4SEC_DYNAMICDEP" offset="0x188" width="32" description="This register controls the dynamic domain dependencies from L4SEC domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L3_2_DYNDEP" width="1" begin="6" end="6" resetval="0" description="Dynamic dependency towards L3_2 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L3_2_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4SEC_AES1_CLKCTRL" acronym="CM_L4SEC_AES1_CLKCTRL" offset="0x1A0" width="32" description="This register manages the AES1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_AES2_CLKCTRL" acronym="CM_L4SEC_AES2_CLKCTRL" offset="0x1A8" width="32" description="This register manages the AES2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_DES3DES_CLKCTRL" acronym="CM_L4SEC_DES3DES_CLKCTRL" offset="0x1B0" width="32" description="This register manages the DES3DES clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_PKA_CLKCTRL" acronym="CM_L4SEC_PKA_CLKCTRL" offset="0x1B8" width="32" description="This register manages the PKA clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_RNG_CLKCTRL" acronym="CM_L4SEC_RNG_CLKCTRL" offset="0x1C0" width="32" description="This register manages the RNG clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_SHA2MD5_CLKCTRL" acronym="CM_L4SEC_SHA2MD5_CLKCTRL" offset="0x1C8" width="32" description="This register manages the SHA2MD5 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
</module>
