INFO-FLOW: Workspace /primary/HLS/Alex_Net/Pool2 opened at Sat Jan 25 23:53:19 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
Execute       create_platform xczu7ev-ffvc1156-2-i -board  
Command       create_platform done; 0.26 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.49 sec.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.21 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.16 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:09; Allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.212 GB.
Execute         set_directive_top pool2 -name=pool2 
INFO: [HLS 200-10] Analyzing design file 'AlexNet-FPGA-implementation/Pool2/src/pool2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AlexNet-FPGA-implementation/Pool2/src/pool2.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang AlexNet-FPGA-implementation/Pool2/src/pool2.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Pool2/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Pool2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Pool2/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Pool2/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Pool2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Pool2/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Pool2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Pool2/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.12 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 2.56 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.78 seconds. CPU system time: 2.11 seconds. Elapsed time: 10.9 seconds; current allocated memory: 1.212 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.0.bc -args  "/primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.g.bc"  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.g.bc -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.0.bc > /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.1.lower.bc -args /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.1.lower.bc > /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.14 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.2.m1.bc -args /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.2.m1.bc > /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 3.07 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.3.fpc.bc -args /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pool2 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pool2 -reflow-float-conversion -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.3.fpc.bc > /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.33 sec.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.4.m2.bc -args /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.4.m2.bc > /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.5.gdce.bc -args /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pool2 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pool2 -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.5.gdce.bc > /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.14 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pool2 -mllvm -hls-db-dir -mllvm /primary/HLS/Alex_Net/Pool2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/primary/HLS/Alex_Net/Pool2/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/primary/HLS/Alex_Net/Pool2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.5.gdce.bc -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i 2> /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 386 Compile/Link /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 386 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 399 Unroll/Inline (step 1) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 399 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 280 Unroll/Inline (step 2) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 166 Unroll/Inline (step 3) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 166 Unroll/Inline (step 4) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 475 Array/Struct (step 1) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 341 Array/Struct (step 2) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 341 Array/Struct (step 3) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 341 Array/Struct (step 4) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 428 Array/Struct (step 5) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 428 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 425 Performance (step 1) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 425 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 338 Performance (step 2) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 338 Performance (step 3) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 338 Performance (step 4) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 367 HW Transforms (step 1) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 373 HW Transforms (step 2) /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 373 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Pool2/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L15' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:111:6)
INFO: [HLS 214-291] Loop 'L16' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:120:6)
INFO: [HLS 214-291] Loop 'L17' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:123:6)
INFO: [HLS 214-291] Loop 'L18' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:132:6)
INFO: [HLS 214-291] Loop 'L19' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:134:6)
INFO: [HLS 214-291] Loop 'L20' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:141:6)
INFO: [HLS 214-291] Loop 'L21' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:143:6)
INFO: [HLS 214-291] Loop 'L8' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:78:5)
INFO: [HLS 214-291] Loop 'L10' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:86:6)
INFO: [HLS 214-291] Loop 'L11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:88:6)
INFO: [HLS 214-291] Loop 'L12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:98:6)
INFO: [HLS 214-291] Loop 'L13' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:100:6)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:152:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:154:27)
INFO: [HLS 214-186] Unrolling loop 'L15' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:111:6) in function 'pool2' completely with a factor of 2 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L16' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:120:6) in function 'pool2' completely with a factor of 2 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L17' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:123:6) in function 'pool2' completely with a factor of 2 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L18' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:132:6) in function 'pool2' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L19' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:134:6) in function 'pool2' completely with a factor of 1 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L20' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:141:6) in function 'pool2' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L21' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:143:6) in function 'pool2' completely with a factor of 2 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L8' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:78:5) in function 'pool2' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L10' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:86:6) in function 'pool2' completely with a factor of 2 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L11' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:88:6) in function 'pool2' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L12' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:98:6) in function 'pool2' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'L13' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:100:6) in function 'pool2' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_2' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:152:22) in function 'pool2' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_3' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:154:27) in function 'pool2' completely with a factor of 3 (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42:11)
INFO: [HLS 214-115] Multiple burst writes of length 43264 and bit width 32 in loop 'VITIS_LOOP_51_1'(AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51:19)
INFO: [HLS 214-115] Multiple burst reads of length 27 and bit width 32 in loop 'L4'(AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57:5)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:91:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126:39)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /primary/HLS/Alex_Net/Pool2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.82 seconds. CPU system time: 1.49 seconds. Elapsed time: 11.48 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pool2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.0.bc -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.1.bc -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.2.prechk.bc -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.212 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.g.1.bc to /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /primary/HLS/Alex_Net/Pool2/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.o.1.bc -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.14 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.o.1.tmp.bc -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.233 GB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.o.2.bc -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'L5'(AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68:5) and 'L6'(AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71:5) in function 'pool2' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L5' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68:5) in function 'pool2'.
Execute             auto_get_db
Command           transform done; 0.21 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.o.3.bc -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.244 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.66 sec.
Command       elaborate done; 23.05 sec.
Execute       ap_eval exec zip -j /primary/HLS/Alex_Net/Pool2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.12 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pool2' ...
Execute         ap_set_top_model pool2 
Execute         get_model_list pool2 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model pool2 
Execute         preproc_iomode -model pool2_Pipeline_L5_L6 
Execute         preproc_iomode -model pool2_Pipeline_L4 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list pool2 -filter all-wo-channel 
INFO-FLOW: Model list for configure: pool2_Pipeline_L4 pool2_Pipeline_L5_L6 pool2
INFO-FLOW: Configuring Module : pool2_Pipeline_L4 ...
Execute         set_default_model pool2_Pipeline_L4 
Execute         apply_spec_resource_limit pool2_Pipeline_L4 
INFO-FLOW: Configuring Module : pool2_Pipeline_L5_L6 ...
Execute         set_default_model pool2_Pipeline_L5_L6 
Execute         apply_spec_resource_limit pool2_Pipeline_L5_L6 
INFO-FLOW: Configuring Module : pool2 ...
Execute         set_default_model pool2 
Execute         apply_spec_resource_limit pool2 
INFO-FLOW: Model list for preprocess: pool2_Pipeline_L4 pool2_Pipeline_L5_L6 pool2
INFO-FLOW: Preprocessing Module: pool2_Pipeline_L4 ...
Execute         set_default_model pool2_Pipeline_L4 
Execute         cdfg_preprocess -model pool2_Pipeline_L4 
Execute         rtl_gen_preprocess pool2_Pipeline_L4 
INFO-FLOW: Preprocessing Module: pool2_Pipeline_L5_L6 ...
Execute         set_default_model pool2_Pipeline_L5_L6 
Execute         cdfg_preprocess -model pool2_Pipeline_L5_L6 
Execute         rtl_gen_preprocess pool2_Pipeline_L5_L6 
INFO-FLOW: Preprocessing Module: pool2 ...
Execute         set_default_model pool2 
Execute         cdfg_preprocess -model pool2 
Execute         rtl_gen_preprocess pool2 
INFO-FLOW: Model list for synthesis: pool2_Pipeline_L4 pool2_Pipeline_L5_L6 pool2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2_Pipeline_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pool2_Pipeline_L4 
Execute         schedule -model pool2_Pipeline_L4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.246 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L4.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L4.sched.adb -f 
INFO-FLOW: Finish scheduling pool2_Pipeline_L4.
Execute         set_default_model pool2_Pipeline_L4 
Execute         bind -model pool2_Pipeline_L4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.246 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L4.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L4.bind.adb -f 
INFO-FLOW: Finish binding pool2_Pipeline_L4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pool2_Pipeline_L5_L6 
Execute         schedule -model pool2_Pipeline_L5_L6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L5_L6'.
WARNING: [HLS 200-880] The II Violation in module 'pool2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_3_read_1', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126) on port 'gmem' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126) and bus read operation ('gmem_addr_3_read', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126) on port 'gmem' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126).
WARNING: [HLS 200-880] The II Violation in module 'pool2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_2', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:91) on port 'gmem' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:91) and bus read operation ('gmem_addr_1_read', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:91) on port 'gmem' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:91).
WARNING: [HLS 200-885] The II Violation in module 'pool2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to schedule bus request operation ('empty_34', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126) on port 'gmem' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'pool2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to schedule bus read operation ('gmem_addr_4_read_1', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126) on port 'gmem' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'pool2_Pipeline_L5_L6' (loop 'L5_L6'): Unable to schedule bus read operation ('gmem_addr_2_read_2', AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:91) on port 'gmem' (AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:91) due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 26, loop 'L5_L6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.01 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.256 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L5_L6.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L5_L6.sched.adb -f 
INFO-FLOW: Finish scheduling pool2_Pipeline_L5_L6.
Execute         set_default_model pool2_Pipeline_L5_L6 
Execute         bind -model pool2_Pipeline_L5_L6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.256 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L5_L6.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L5_L6.bind.adb -f 
INFO-FLOW: Finish binding pool2_Pipeline_L5_L6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pool2 
Execute         schedule -model pool2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.256 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.sched.adb -f 
INFO-FLOW: Finish scheduling pool2.
Execute         set_default_model pool2 
Execute         bind -model pool2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.256 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.bind.adb -f 
INFO-FLOW: Finish binding pool2.
Execute         get_model_list pool2 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess pool2_Pipeline_L4 
Execute         rtl_gen_preprocess pool2_Pipeline_L5_L6 
Execute         rtl_gen_preprocess pool2 
INFO-FLOW: Model list for RTL generation: pool2_Pipeline_L4 pool2_Pipeline_L5_L6 pool2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2_Pipeline_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pool2_Pipeline_L4 -top_prefix pool2_ -sub_prefix pool2_ -mg_file /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool2_Pipeline_L4' pipeline 'L4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L4/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L4/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L4/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L4/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L4/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L4/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L4/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L4/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L4/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L4/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L4/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L4/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2_Pipeline_L4'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.256 GB.
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.rtl_wrap.cfg.tcl 
Execute         gen_rtl pool2_Pipeline_L4 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Pool2/syn/vhdl/pool2_pool2_Pipeline_L4 
Execute         gen_rtl pool2_Pipeline_L4 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Pool2/syn/verilog/pool2_pool2_Pipeline_L4 
Execute         syn_report -csynth -model pool2_Pipeline_L4 -o /primary/HLS/Alex_Net/Pool2/syn/report/pool2_Pipeline_L4_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model pool2_Pipeline_L4 -o /primary/HLS/Alex_Net/Pool2/syn/report/pool2_Pipeline_L4_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model pool2_Pipeline_L4 -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L4.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model pool2_Pipeline_L4 -f -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L4.adb 
Execute         db_write -model pool2_Pipeline_L4 -bindview -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pool2_Pipeline_L4 -p /primary/HLS/Alex_Net/Pool2/.autopilot/db -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pool2_Pipeline_L5_L6 -top_prefix pool2_ -sub_prefix pool2_ -mg_file /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L5_L6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool2_Pipeline_L5_L6' pipeline 'L5_L6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool2_Pipeline_L5_L6/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_5_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2_Pipeline_L5_L6'.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.257 GB.
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.rtl_wrap.cfg.tcl 
Execute         gen_rtl pool2_Pipeline_L5_L6 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Pool2/syn/vhdl/pool2_pool2_Pipeline_L5_L6 
Execute         gen_rtl pool2_Pipeline_L5_L6 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Pool2/syn/verilog/pool2_pool2_Pipeline_L5_L6 
Execute         syn_report -csynth -model pool2_Pipeline_L5_L6 -o /primary/HLS/Alex_Net/Pool2/syn/report/pool2_Pipeline_L5_L6_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model pool2_Pipeline_L5_L6 -o /primary/HLS/Alex_Net/Pool2/syn/report/pool2_Pipeline_L5_L6_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model pool2_Pipeline_L5_L6 -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L5_L6.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model pool2_Pipeline_L5_L6 -f -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L5_L6.adb 
Execute         db_write -model pool2_Pipeline_L5_L6 -bindview -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pool2_Pipeline_L5_L6 -p /primary/HLS/Alex_Net/Pool2/.autopilot/db -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L5_L6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pool2 -top_prefix  -sub_prefix pool2_ -mg_file /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool2/inp_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool2/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inp_img', 'out_img' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.267 GB.
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.rtl_wrap.cfg.tcl 
Execute         gen_rtl pool2 -istop -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Pool2/syn/vhdl/pool2 
Execute         gen_rtl pool2 -istop -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Pool2/syn/verilog/pool2 
Execute         syn_report -csynth -model pool2 -o /primary/HLS/Alex_Net/Pool2/syn/report/pool2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model pool2 -o /primary/HLS/Alex_Net/Pool2/syn/report/pool2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model pool2 -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model pool2 -f -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.adb 
Execute         db_write -model pool2 -bindview -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pool2 -p /primary/HLS/Alex_Net/Pool2/.autopilot/db -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2 
Execute         export_constraint_db -f -tool general -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.constraint.tcl 
Execute         syn_report -designview -model pool2 -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.design.xml 
Execute         syn_report -csynthDesign -model pool2 -o /primary/HLS/Alex_Net/Pool2/syn/report/csynth.rpt -MHOut /primary/HLS/Alex_Net/Pool2/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -wcfg -model pool2 -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model pool2 -o /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.protoinst 
Execute         sc_get_clocks pool2 
Execute         sc_get_portdomain pool2 
INFO-FLOW: Model list for RTL component generation: pool2_Pipeline_L4 pool2_Pipeline_L5_L6 pool2
INFO-FLOW: Handling components in module [pool2_Pipeline_L4] ... 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L4.compgen.tcl 
INFO-FLOW: Found component pool2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pool2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool2_Pipeline_L5_L6] ... 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L5_L6.compgen.tcl 
INFO-FLOW: Found component pool2_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model pool2_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component pool2_mul_4ns_7ns_10_1_1.
INFO-FLOW: Append model pool2_mul_4ns_7ns_10_1_1
INFO-FLOW: Found component pool2_sparsemux_25_5_32_1_1.
INFO-FLOW: Append model pool2_sparsemux_25_5_32_1_1
INFO-FLOW: Found component pool2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pool2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool2] ... 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.compgen.tcl 
INFO-FLOW: Found component pool2_gmem_m_axi.
INFO-FLOW: Append model pool2_gmem_m_axi
INFO-FLOW: Found component pool2_control_s_axi.
INFO-FLOW: Append model pool2_control_s_axi
INFO-FLOW: Append model pool2_Pipeline_L4
INFO-FLOW: Append model pool2_Pipeline_L5_L6
INFO-FLOW: Append model pool2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pool2_flow_control_loop_pipe_sequential_init pool2_fcmp_32ns_32ns_1_2_no_dsp_1 pool2_mul_4ns_7ns_10_1_1 pool2_sparsemux_25_5_32_1_1 pool2_flow_control_loop_pipe_sequential_init pool2_gmem_m_axi pool2_control_s_axi pool2_Pipeline_L4 pool2_Pipeline_L5_L6 pool2
INFO-FLOW: Generating /primary/HLS/Alex_Net/Pool2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model pool2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pool2_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model pool2_mul_4ns_7ns_10_1_1
INFO-FLOW: To file: write model pool2_sparsemux_25_5_32_1_1
INFO-FLOW: To file: write model pool2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pool2_gmem_m_axi
INFO-FLOW: To file: write model pool2_control_s_axi
INFO-FLOW: To file: write model pool2_Pipeline_L4
INFO-FLOW: To file: write model pool2_Pipeline_L5_L6
INFO-FLOW: To file: write model pool2
INFO-FLOW: Generating /primary/HLS/Alex_Net/Pool2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='1' dstSCDir='' dstVhdlDir='/primary/HLS/Alex_Net/Pool2/.autopilot/db/vhdl' dstVlogDir='/primary/HLS/Alex_Net/Pool2/.autopilot/db/vlog' tclDir='/primary/HLS/Alex_Net/Pool2/.autopilot/db' modelList='pool2_flow_control_loop_pipe_sequential_init
pool2_fcmp_32ns_32ns_1_2_no_dsp_1
pool2_mul_4ns_7ns_10_1_1
pool2_sparsemux_25_5_32_1_1
pool2_flow_control_loop_pipe_sequential_init
pool2_gmem_m_axi
pool2_control_s_axi
pool2_Pipeline_L4
pool2_Pipeline_L5_L6
pool2
' expOnly='0'
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L4.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L5_L6.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Command         ap_source done; 0.45 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.270 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='pool2_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/primary/HLS/Alex_Net/Pool2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='pool2_flow_control_loop_pipe_sequential_init
pool2_fcmp_32ns_32ns_1_2_no_dsp_1
pool2_mul_4ns_7ns_10_1_1
pool2_sparsemux_25_5_32_1_1
pool2_flow_control_loop_pipe_sequential_init
pool2_gmem_m_axi
pool2_control_s_axi
pool2_Pipeline_L4
pool2_Pipeline_L5_L6
pool2
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/top-io-be.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.rtl_wrap.cfg.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L4.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L5_L6.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.constraint.tcl 
Execute         sc_get_clocks pool2 
Execute         source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Pool2/impl/misc/pool2_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST pool2 MODULE2INSTS {pool2 pool2 pool2_Pipeline_L4 grp_pool2_Pipeline_L4_fu_359 pool2_Pipeline_L5_L6 grp_pool2_Pipeline_L5_L6_fu_420} INST2MODULE {pool2 pool2 grp_pool2_Pipeline_L4_fu_359 pool2_Pipeline_L4 grp_pool2_Pipeline_L5_L6_fu_420 pool2_Pipeline_L5_L6} INSTDATA {pool2 {DEPTH 1 CHILDREN {grp_pool2_Pipeline_L4_fu_359 grp_pool2_Pipeline_L5_L6_fu_420}} grp_pool2_Pipeline_L4_fu_359 {DEPTH 2 CHILDREN {}} grp_pool2_Pipeline_L5_L6_fu_420 {DEPTH 2 CHILDREN {}}} MODULEDATA {pool2_Pipeline_L4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln57_fu_827_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57 VARIABLE icmp_ln57 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_833_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57 VARIABLE add_ln57 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} pool2_Pipeline_L5_L6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_fu_1057_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE icmp_ln68 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_1063_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE add_ln68 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_1078_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71 VARIABLE icmp_ln71 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_fu_1084_p3 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71 VARIABLE select_ln71 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln71_1_fu_1092_p3 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71 VARIABLE select_ln71_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_1100_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE add_ln68_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_fu_1106_p3 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE select_ln68 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_7ns_10_1_1_U59 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE empty_27 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_1470_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE tmp1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_28_fu_1479_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE empty_28 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_29_fu_1496_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE empty_29 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_1124_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE tmp2 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_30_fu_1134_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE empty_30 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_1152_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE empty_31 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_1414_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE tmp3 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_1158_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 VARIABLE tmp4 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_1445_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:76 VARIABLE add_ln76_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_3_fu_1224_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:76 VARIABLE add_ln76_3 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_fu_1230_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:76 VARIABLE icmp_ln76 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_5_32_1_1_U60 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114 VARIABLE line_buffer_2D_18 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_5_32_1_1_U61 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114 VARIABLE line_buffer_2D_10 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_fu_1942_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_1_fu_1948_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_fu_1954_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U57 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_5 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_fu_1960_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_48_fu_1966_p3 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_48 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_2_fu_2020_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_2 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_3_fu_2026_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_3 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_1_fu_2032_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_4_fu_2038_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_4 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_5_fu_2044_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_5 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_2_fu_2050_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_2 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_1_fu_2056_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U57 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_11 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_2_fu_2062_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_2 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_49_fu_2068_p3 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_49 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_6_fu_2116_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_6 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_7_fu_2122_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_7 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_3_fu_2128_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_3 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_8_fu_2134_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_8 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_9_fu_2140_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_9 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_4_fu_2146_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_4 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_3_fu_2152_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_3 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U57 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_17 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_4_fu_2158_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_4 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_50_fu_2164_p3 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_50 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_10_fu_2207_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_10 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_11_fu_2213_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_11 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_5_fu_2219_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_5 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_12_fu_2225_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_12 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_13_fu_2231_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_13 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_6_fu_2237_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_6 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_5_fu_2243_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_5 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U57 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_20 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_6_fu_2249_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_6 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_51_fu_2255_p3 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_51 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_14_fu_2298_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_14 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_15_fu_2304_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_15 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_7_fu_2310_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_7 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_16_fu_2316_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_16 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_17_fu_2322_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_17 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_8_fu_2328_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_8 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_7_fu_2334_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_7 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U57 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_23 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_8_fu_2340_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_8 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_52_fu_2346_p3 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_52 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_18_fu_2389_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_18 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_19_fu_2395_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_19 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_9_fu_2401_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_9 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_20_fu_2407_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_20 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_21_fu_2413_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_21 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_10_fu_2419_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_10 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_9_fu_2425_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_9 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U57 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_26 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_10_fu_2431_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_10 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_53_fu_2437_p3 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_53 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_22_fu_2480_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_22 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_23_fu_2486_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_23 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_11_fu_2492_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_11 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_24_fu_2498_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_24 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_25_fu_2504_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_25 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_12_fu_2510_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_12 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_11_fu_2516_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_11 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U58 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_29 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_12_fu_2522_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_12 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_54_fu_2528_p3 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_54 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_26_fu_2571_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_26 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_27_fu_2577_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_27 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_13_fu_2583_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_13 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_28_fu_2589_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_28 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_29_fu_2595_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_29 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_14_fu_2601_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_14 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_13_fu_2607_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_13 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U58 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_32 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_14_fu_2613_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_14 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_55_fu_2619_p3 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_55 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_30_fu_2662_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_30 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_31_fu_2668_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_31 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_15_fu_2674_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_15 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln156_32_fu_2680_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_32 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_33_fu_2686_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE icmp_ln156_33 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln156_16_fu_2692_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE or_ln156_16 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_15_fu_2698_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_15 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U58 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_35 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_16_fu_2704_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE and_ln156_16 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_56_fu_2710_p3 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 VARIABLE tmp_56 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_1382_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71 VARIABLE add_ln71 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_1388_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71 VARIABLE add_ln71_1 LOOP L5_L6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} pool2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_533_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_51_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_2_fu_539_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51 VARIABLE add_ln51_2 LOOP VITIS_LOOP_51_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_545_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51 VARIABLE icmp_ln51 LOOP VITIS_LOOP_51_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_551_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_51_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_561_p2 SOURCE AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51 VARIABLE empty_41 LOOP VITIS_LOOP_51_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.276 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pool2.
INFO: [VLOG 209-307] Generating Verilog RTL for pool2.
Execute         syn_report -model pool2 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 5.09 sec.
Command     csynth_design done; 28.43 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:28; Allocated memory: 65.395 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
Execute       ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=pool2 xml_exists=0
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pool2
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=10 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='pool2_flow_control_loop_pipe_sequential_init
pool2_fcmp_32ns_32ns_1_2_no_dsp_1
pool2_mul_4ns_7ns_10_1_1
pool2_sparsemux_25_5_32_1_1
pool2_flow_control_loop_pipe_sequential_init
pool2_gmem_m_axi
pool2_control_s_axi
pool2_Pipeline_L4
pool2_Pipeline_L5_L6
pool2
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/top-io-be.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L4.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2_Pipeline_L5_L6.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.constraint.tcl 
Execute       sc_get_clocks pool2 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/impl/misc/pool2_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.constraint.tcl 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/pool2.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/Pool2/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /primary/HLS/Alex_Net/Pool2/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /primary/HLS/Alex_Net/Pool2/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s Alex_Net/Pool2/impl/export.zip 
INFO: [HLS 200-802] Generated output file Alex_Net/Pool2/impl/export.zip
Command     export_design done; 31.02 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:31; Allocated memory: 2.133 MB.
Execute     remove_files AlexNet-FPGA-implementation/Pool2/src/pool2.h AlexNet-FPGA-implementation/Pool2/src/pool2.cpp 
INFO: [HLS 200-1510] Running: remove_files AlexNet-FPGA-implementation/Pool2/src/pool2.h AlexNet-FPGA-implementation/Pool2/src/pool2.cpp 
Execute     remove_files /primary/HLS/AlexNet-FPGA-implementation/Pool2/src/testbench.cpp 
INFO: [HLS 200-1510] Running: remove_files /primary/HLS/AlexNet-FPGA-implementation/Pool2/src/testbench.cpp 
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h' to the project
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp' to the project
Execute     add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Pool5/src/testbench.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Pool5/src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/testbench.cpp' to the project
Execute     set_top pool5 
INFO: [HLS 200-1510] Running: set_top pool5 
Execute     open_solution -reset Pool5 
INFO: [HLS 200-1510] Running: open_solution -reset Pool5 
Execute       cleanup_all 
Execute       cleanup_all 
