// Seed: 133055456
module module_0 (
    input supply1 id_0,
    input supply1 id_1
);
  wire id_3;
  wire id_4;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd49,
    parameter id_6 = 32'd99
) (
    output wand id_0,
    input tri id_1,
    input tri0 id_2,
    output tri1 _id_3,
    output logic id_4,
    input supply1 id_5,
    input uwire _id_6
);
  wire [1 : id_3] id_8;
  integer id_9;
  ;
  wire id_10;
  assign id_4 = 1'b0;
  wire id_11[(  id_6  ) : 1];
  module_0 modCall_1 (
      id_2,
      id_1
  );
  always_latch begin : LABEL_0
    id_4 <= id_1;
  end
endmodule
