<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 444</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page444-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce444.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">11-32&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MEMORY&#160;CACHE CONTROL</p>
<p style="position:absolute;top:106px;left:115px;white-space:nowrap" class="ft02">flush TLBs;</p>
<p style="position:absolute;top:124px;left:115px;white-space:nowrap" class="ft02">disable MTRRs;</p>
<p style="position:absolute;top:142px;left:115px;white-space:nowrap" class="ft02">IF multiprocessing</p>
<p style="position:absolute;top:160px;left:142px;white-space:nowrap" class="ft02">THEN maintain consistency&#160;through&#160;IPIs;</p>
<p style="position:absolute;top:178px;left:115px;white-space:nowrap" class="ft02">FI;</p>
<p style="position:absolute;top:196px;left:88px;white-space:nowrap" class="ft02">END</p>
<p style="position:absolute;top:214px;left:68px;white-space:nowrap" class="ft02">post_mtrr_change()</p>
<p style="position:absolute;top:232px;left:88px;white-space:nowrap" class="ft02">BEGIN</p>
<p style="position:absolute;top:250px;left:115px;white-space:nowrap" class="ft02">flush caches and&#160;TLBs;</p>
<p style="position:absolute;top:268px;left:115px;white-space:nowrap" class="ft02">enable MTRRs;</p>
<p style="position:absolute;top:286px;left:115px;white-space:nowrap" class="ft02">enable caches;</p>
<p style="position:absolute;top:304px;left:115px;white-space:nowrap" class="ft02">restore value&#160;of CR4;</p>
<p style="position:absolute;top:322px;left:115px;white-space:nowrap" class="ft02">enable interrupts;</p>
<p style="position:absolute;top:340px;left:88px;white-space:nowrap" class="ft02">END</p>
<p style="position:absolute;top:376px;left:68px;white-space:nowrap" class="ft06">The physical address&#160;to variable&#160;range mapping algorithm in the&#160;MemTypeSet function detects conflicts&#160;with&#160;<br/>current variable range&#160;registers&#160;by cycling through&#160;them&#160;and determining whether&#160;the&#160;physical address in question&#160;<br/>matches any&#160;of the current&#160;ranges.&#160;During&#160;this scan, the&#160;algorithm&#160;can detect&#160;whether any&#160;current variable ranges&#160;<br/>overlap and&#160;can be concatenated into&#160;a single range.<br/>The&#160;pre_mtrr_change()&#160;function&#160;disables&#160;interrupts&#160;prior&#160;to&#160;changing&#160;the MTRRs,&#160;to avoid executing code with a&#160;<br/>partially valid MTRR setup.&#160;The&#160;algorithm disables&#160;caching by&#160;setting the CD flag and clearing the NW flag in control&#160;<br/>register CR0.&#160;The caches&#160;are invalidated&#160;using the WBINVD&#160;instruction. The algorithm flushes all TLB entries&#160;either&#160;<br/>by&#160;clearing the page-global enable (PGE) flag in control register CR4&#160;(if PGE was&#160;already set) or by&#160;updating control&#160;<br/>register CR3&#160;(if&#160;PGE was&#160;already&#160;clear).&#160;Finally,&#160;it disables&#160;MTRRs by clearing the&#160;E flag&#160;in the&#160;<br/>IA32_MTRR_DEF_TYPE&#160;MSR.<br/>After&#160;the memory type is&#160;updated,&#160;the post_mtrr_change()&#160;function re-enables&#160;the MTRRs&#160;and again invalidates&#160;<br/>the&#160;caches&#160;and TLBs.&#160;This second invalidation is&#160;required&#160;because of the processor's aggressive&#160;prefetch&#160;of&#160;both&#160;<br/>instructions&#160;and data. The algorithm&#160;restores&#160;interrupts and&#160;re-enables&#160;caching by setting the&#160;CD flag.<br/>An&#160;operating system can&#160;batch multiple&#160;MTRR updates&#160;so&#160;that&#160;only&#160;a single pair of cache&#160;invalidations&#160;occur.</p>
<p style="position:absolute;top:664px;left:68px;white-space:nowrap" class="ft03">11.11.8&#160;&#160;MTRR Considerations in MP Systems</p>
<p style="position:absolute;top:694px;left:68px;white-space:nowrap" class="ft05">In MP (multiple-processor)&#160;systems, the&#160;operating systems&#160;must&#160;maintain&#160;MTRR&#160;consistency between all&#160;the&#160;<br/>processors in&#160;the system. The&#160;Pentium&#160;4,&#160;Intel&#160;Xeon, and&#160;P6&#160;family processors provide no&#160;hardware&#160;support to&#160;<br/>maintain&#160;this consistency.&#160;In general, all&#160;processors must have&#160;the same&#160;MTRR&#160;values.<br/>This requirement implies that&#160;when&#160;the operating&#160;system initializes&#160;an MP system,&#160;it&#160;must load the&#160;MTRRs of the&#160;<br/>boot processor while the&#160;E&#160;flag&#160;in register MTRRdefType&#160;is&#160;0.&#160;The&#160;operating&#160;system then directs other&#160;processors&#160;to&#160;<br/>load&#160;their MTRRs with the&#160;same memory map.&#160;After&#160;all&#160;the processors have&#160;loaded&#160;their MTRRs,&#160;the&#160;operating&#160;<br/>system signals&#160;them to&#160;enable&#160;their MTRRs.&#160;Barrier&#160;synchronization&#160;is used&#160;to&#160;prevent further memory accesses&#160;<br/>until&#160;all processors indicate that&#160;the MTRRs are enabled.&#160;This synchronization is&#160;likely&#160;to be&#160;a&#160;shoot-down style&#160;<br/>algorithm, with shared variables&#160;and&#160;interprocessor&#160;interrupts.<br/>Any change to&#160;the value of the MTRRs in&#160;an&#160;MP&#160;system&#160;requires&#160;the operating&#160;system to&#160;repeat&#160;the&#160;loading&#160;and&#160;<br/>enabling process to maintain consistency,&#160;using&#160;the following procedure:<br/>1.&#160;Broadcast to all processors to execute the following code sequence.<br/>2.&#160;Disable interrupts.<br/>3.&#160;Wait for all&#160;processors&#160;to reach&#160;this point.<br/>4.&#160;Enter the no-fill cache&#160;mode. (Set the&#160;CD flag&#160;in&#160;control&#160;register CR0&#160;to 1&#160;and the NW&#160;flag to&#160;0.)<br/>5.&#160;Flush all&#160;caches using&#160;the WBINVD&#160;instructions. Note&#160;on&#160;a&#160;processor&#160;that supports self-snooping,&#160;CPUID&#160;</p>
<p style="position:absolute;top:1011px;left:93px;white-space:nowrap" class="ft02">feature&#160;flag bit 27,&#160;this step&#160;is&#160;unnecessary.</p>
<p style="position:absolute;top:1035px;left:68px;white-space:nowrap" class="ft02">6.&#160;If the&#160;PGE&#160;flag is&#160;set in&#160;control&#160;register CR4, flush all&#160;TLBs&#160;by&#160;clearing&#160;that flag.</p>
</div>
</body>
</html>
