Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1262
design__inferred_latch__count,0
design__instance__count,7269
design__instance__area,87587.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.000014245454622141551
power__switching__total,0.000007019713848421816
power__leakage__total,1.4087903821291548E-7
power__total,0.00002140604738087859
clock__skew__worst_hold__corner:nom_tt_025C_1v80,201.40119830815328
clock__skew__worst_setup__corner:nom_tt_025C_1v80,201.90119303459377
timing__hold__ws__corner:nom_tt_025C_1v80,1.8243133076109455
timing__setup__ws__corner:nom_tt_025C_1v80,116.27463765372565
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,1.824313
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,988.213684
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,23
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,202.66178642217187
clock__skew__worst_setup__corner:nom_ss_100C_1v60,203.16178114861236
timing__hold__ws__corner:nom_ss_100C_1v60,3.779114461665608
timing__setup__ws__corner:nom_ss_100C_1v60,-62.27918623758618
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-160.31299763666817
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-62.27918623758618
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,3.779114
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,4
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,976.869873
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,200.8547056637696
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,201.3547003902101
timing__hold__ws__corner:nom_ff_n40C_1v95,1.0768046759042407
timing__setup__ws__corner:nom_ff_n40C_1v95,185.98752220307335
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.076805
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,992.656860
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,30
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,202.8040655036044
clock__skew__worst_setup,201.29637904080946
timing__hold__ws,1.0430667735885484
timing__setup__ws,-66.86645026939007
timing__hold__tns,0.0
timing__setup__tns,-177.48823713121027
timing__hold__wns,0
timing__setup__wns,-66.86645026939007
timing__hold_vio__count,0
timing__hold_r2r__ws,1.043067
timing__hold_r2r_vio__count,0
timing__setup_vio__count,12
timing__setup_r2r__ws,976.546204
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,7269
design__instance__area__stdcell,87587.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.789977
design__instance__utilization__stdcell,0.789977
design__instance__count__class:buffer,75
design__instance__count__class:inverter,232
design__instance__count__class:sequential_cell,1274
design__instance__count__class:multi_input_combinational_cell,2067
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,3764
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,193231
design__violations,0
design__instance__count__class:clock_buffer,1530
design__instance__count__class:timing_repair_buffer,178
design__instance__count__class:clock_inverter,308
design__instance__count__class:timing_repair_inverter,21
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,28
design__instance__count__class:antenna_cell,28
route__net,5319
route__net__special,2
route__drc_errors__iter:1,5024
route__wirelength__iter:1,210419
route__drc_errors__iter:2,1877
route__wirelength__iter:2,209171
route__drc_errors__iter:3,1647
route__wirelength__iter:3,208724
route__drc_errors__iter:4,227
route__wirelength__iter:4,208568
route__drc_errors__iter:5,4
route__wirelength__iter:5,208509
route__drc_errors__iter:6,0
route__wirelength__iter:6,208507
route__drc_errors,0
route__wirelength,208507
route__vias,39712
route__vias__singlecut,39712
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,839.9
timing__unannotated_net__count__corner:nom_tt_025C_1v80,401
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,401
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,401
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,201.31031988967936
clock__skew__worst_setup__corner:min_tt_025C_1v80,201.81031461611983
timing__hold__ws__corner:min_tt_025C_1v80,1.7729982428499693
timing__setup__ws__corner:min_tt_025C_1v80,118.91728827130387
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,1.772998
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,988.405212
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,401
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,21
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,202.49571836927328
clock__skew__worst_setup__corner:min_ss_100C_1v60,202.99571309571377
timing__hold__ws__corner:min_ss_100C_1v60,3.6859292217258663
timing__setup__ws__corner:min_ss_100C_1v60,-57.4839889737087
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-142.34695247656902
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-57.4839889737087
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,3.685929
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,4
timing__setup_r2r__ws__corner:min_ss_100C_1v60,977.213745
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,401
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,200.796384314369
clock__skew__worst_setup__corner:min_ff_n40C_1v95,201.29637904080946
timing__hold__ws__corner:min_ff_n40C_1v95,1.0430667735885484
timing__setup__ws__corner:min_ff_n40C_1v95,187.83209119727454
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.043067
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,992.787048
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,401
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,201.47716953960938
clock__skew__worst_setup__corner:max_tt_025C_1v80,201.97716426604987
timing__hold__ws__corner:max_tt_025C_1v80,1.8698088051568529
timing__setup__ws__corner:max_tt_025C_1v80,113.63704610056911
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,1.869809
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,988.030518
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,401
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,30
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,202.8040655036044
clock__skew__worst_setup__corner:max_ss_100C_1v60,203.30406023004488
timing__hold__ws__corner:max_ss_100C_1v60,3.86445286708998
timing__setup__ws__corner:max_ss_100C_1v60,-66.86645026939007
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-177.48823713121027
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-66.86645026939007
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,3.864453
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,4
timing__setup_r2r__ws__corner:max_ss_100C_1v60,976.546204
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,401
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,200.90351995109688
clock__skew__worst_setup__corner:max_ff_n40C_1v95,201.40351467753737
timing__hold__ws__corner:max_ff_n40C_1v95,1.1071556207429192
timing__setup__ws__corner:max_ff_n40C_1v95,184.082869713437
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.107156
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,992.526794
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,401
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,401
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00000155179
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00000162096
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,5.75676E-8
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00000162096
design_powergrid__voltage__worst,0.00000162096
design_powergrid__voltage__worst__net:VPWR,1.8
design_powergrid__drop__worst,0.00000162096
design_powergrid__drop__worst__net:VPWR,0.00000155179
design_powergrid__voltage__worst__net:VGND,0.00000162096
design_powergrid__drop__worst__net:VGND,0.00000162096
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,5.770000000000000051240004535386962647436348561313934624195098876953125E-8
ir__drop__worst,0.00000154999999999999998279913253351747215447176131419837474822998046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
