// Seed: 2268740816
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd54
) (
    input tri id_0,
    input wor _id_1
);
  wire id_3;
  wire [{  -1  ,  1 'b0 ==  -1  } : !  id_1] id_4;
  wor id_5;
  wire id_6;
  logic id_7 = id_3, id_8 = -1'h0;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_4,
      id_7,
      id_5,
      id_3,
      id_3,
      id_4
  );
  assign id_5 = id_5 + -1;
endmodule
