<profile>

<section name = "Vitis HLS Report for 'cabac_top'" level="0">
<item name = "Date">Sun May  7 10:30:21 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">cabac_top</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581">cabac_top_Pipeline_VITIS_LOOP_40_1, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595">cabac_top_Pipeline_VITIS_LOOP_29_1, 584, 584, 5.840 us, 5.840 us, 584, 584, no</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603">cabac_top_Pipeline_VITIS_LOOP_8_1, 7, 514, 70.000 ns, 5.140 us, 7, 514, no</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611">cabac_top_Pipeline_VITIS_LOOP_45_1, 9, 9, 90.000 ns, 90.000 ns, 9, 9, no</column>
<column name="grp_sao_top_fu_618">sao_top, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687">cabac_top_Pipeline_VITIS_LOOP_14_1, 75, 582, 0.750 us, 5.820 us, 75, 582, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 117, -</column>
<column name="FIFO">1, -, 161, 79, -</column>
<column name="Instance">3, 0, 4237, 8025, 0</column>
<column name="Memory">1, -, 48, 5, 0</column>
<column name="Multiplexer">-, -, -, 512, -</column>
<column name="Register">-, -, 1077, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 5, 16, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687">cabac_top_Pipeline_VITIS_LOOP_14_1, 0, 0, 91, 413, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595">cabac_top_Pipeline_VITIS_LOOP_29_1, 0, 0, 93, 429, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581">cabac_top_Pipeline_VITIS_LOOP_40_1, 0, 0, 86, 228, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611">cabac_top_Pipeline_VITIS_LOOP_45_1, 0, 0, 5, 59, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603">cabac_top_Pipeline_VITIS_LOOP_8_1, 0, 0, 23, 73, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 113, 170, 0</column>
<column name="ctx_m_axi_U">ctx_m_axi, 2, 0, 548, 700, 0</column>
<column name="grp_sao_top_fu_618">sao_top, 1, 0, 3278, 5953, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ctxTables_U">ctxTables_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 8, 1, 4096</column>
<column name="data_out_1_U">data_out_1_RAM_AUTO_1R1W, 0, 32, 4, 0, 15, 16, 1, 240</column>
<column name="tempBst_U">tempBst_RAM_AUTO_1R1W, 0, 16, 1, 0, 7, 8, 1, 56</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="streamCtxRAM_fifo_U">1, 161, 0, -, 512, 8, 4096</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="cmp_i1_i_i_i_i_i_fu_1323_p2">icmp, 0, 0, 17, 31, 6</column>
<column name="icmp_ln69_1_fu_1275_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln69_fu_1261_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln79_1_fu_1296_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln79_fu_1289_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25">or, 0, 0, 2, 1, 1</column>
<column name="a_assign_fu_1311_p3">select, 0, 0, 31, 1, 1</column>
<column name="initType_2_fu_1267_p3">select, 0, 0, 3, 1, 2</column>
<column name="initType_3_fu_1281_p3">select, 0, 0, 2, 1, 2</column>
<column name="qp_assign_fu_1329_p3">select, 0, 0, 6, 1, 6</column>
<column name="initType_1_fu_1251_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">117, 26, 1, 26</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="baeState_0_constprop">9, 2, 32, 64</column>
<column name="bitStream_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="ctxTables_address0">20, 4, 9, 36</column>
<column name="ctxTables_ce0">20, 4, 1, 4</column>
<column name="ctxTables_d0">14, 3, 8, 24</column>
<column name="ctxTables_we0">14, 3, 1, 3</column>
<column name="ctxWritten_reg_567">9, 2, 3, 6</column>
<column name="ctx_ARVALID">9, 2, 1, 2</column>
<column name="ctx_AWVALID">9, 2, 1, 2</column>
<column name="ctx_BREADY">9, 2, 1, 2</column>
<column name="ctx_RREADY">9, 2, 1, 2</column>
<column name="ctx_WVALID">9, 2, 1, 2</column>
<column name="data_in_s_TDATA_blk_n">9, 2, 1, 2</column>
<column name="data_out_1_address0">53, 10, 4, 40</column>
<column name="data_out_1_address1">48, 9, 4, 36</column>
<column name="data_out_1_ce0">14, 3, 1, 3</column>
<column name="data_out_1_ce1">14, 3, 1, 3</column>
<column name="data_out_1_we0">9, 2, 1, 2</column>
<column name="data_out_1_we1">9, 2, 1, 2</column>
<column name="data_out_s_TDATA_blk_n">9, 2, 1, 2</column>
<column name="streamCtxRAM_din">9, 2, 8, 16</column>
<column name="streamCtxRAM_read">9, 2, 1, 2</column>
<column name="streamCtxRAM_write">14, 3, 1, 3</column>
<column name="tempBst_address0">20, 4, 3, 12</column>
<column name="tempBst_ce0">20, 4, 1, 4</column>
<column name="tempBst_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="baeState_0_constprop">32, 0, 32, 0</column>
<column name="ctxWritten_reg_567">3, 0, 10, 7</column>
<column name="data_in_firstCTU_reg_1780">1, 0, 1, 0</column>
<column name="data_in_left_ctu_SaoEOClass_0_reg_1620">8, 0, 8, 0</column>
<column name="data_in_left_ctu_SaoEOClass_1_reg_1625">8, 0, 8, 0</column>
<column name="data_in_left_ctu_SaoEOClass_2_reg_1630">8, 0, 8, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_0_0_reg_1545">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_0_1_reg_1570">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_0_2_reg_1595">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_1_0_reg_1550">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_1_1_reg_1575">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_1_2_reg_1600">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_2_0_reg_1555">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_2_1_reg_1580">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_2_2_reg_1605">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_3_0_reg_1560">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_3_1_reg_1585">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_3_2_reg_1610">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_4_0_reg_1565">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_4_1_reg_1590">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoOffsetVal_4_2_reg_1615">16, 0, 16, 0</column>
<column name="data_in_left_ctu_SaoTypeIdx_0_reg_1530">8, 0, 8, 0</column>
<column name="data_in_left_ctu_SaoTypeIdx_1_reg_1535">8, 0, 8, 0</column>
<column name="data_in_left_ctu_SaoTypeIdx_2_reg_1540">8, 0, 8, 0</column>
<column name="data_in_left_ctu_is_available_reg_1650">1, 0, 1, 0</column>
<column name="data_in_left_ctu_sao_band_position_0_reg_1635">8, 0, 8, 0</column>
<column name="data_in_left_ctu_sao_band_position_1_reg_1640">8, 0, 8, 0</column>
<column name="data_in_left_ctu_sao_band_position_2_reg_1645">8, 0, 8, 0</column>
<column name="data_in_s_header_slice_sao_chroma_flag_reg_1525">1, 0, 1, 0</column>
<column name="data_in_s_header_slice_sao_luma_flag_reg_1520">1, 0, 1, 0</column>
<column name="data_in_up_ctu_SaoEOClass_0_reg_1745">8, 0, 8, 0</column>
<column name="data_in_up_ctu_SaoEOClass_1_reg_1750">8, 0, 8, 0</column>
<column name="data_in_up_ctu_SaoEOClass_2_reg_1755">8, 0, 8, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_0_0_reg_1670">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_0_1_reg_1695">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_0_2_reg_1720">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_1_0_reg_1675">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_1_1_reg_1700">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_1_2_reg_1725">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_2_0_reg_1680">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_2_1_reg_1705">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_2_2_reg_1730">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_3_0_reg_1685">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_3_1_reg_1710">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_3_2_reg_1735">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_4_0_reg_1690">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_4_1_reg_1715">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoOffsetVal_4_2_reg_1740">16, 0, 16, 0</column>
<column name="data_in_up_ctu_SaoTypeIdx_0_reg_1655">8, 0, 8, 0</column>
<column name="data_in_up_ctu_SaoTypeIdx_1_reg_1660">8, 0, 8, 0</column>
<column name="data_in_up_ctu_SaoTypeIdx_2_reg_1665">8, 0, 8, 0</column>
<column name="data_in_up_ctu_is_available_reg_1775">1, 0, 1, 0</column>
<column name="data_in_up_ctu_sao_band_position_0_reg_1760">8, 0, 8, 0</column>
<column name="data_in_up_ctu_sao_band_position_1_reg_1765">8, 0, 8, 0</column>
<column name="data_in_up_ctu_sao_band_position_2_reg_1770">8, 0, 8, 0</column>
<column name="data_out_1_load_10_reg_1924">16, 0, 16, 0</column>
<column name="data_out_1_load_11_reg_1929">16, 0, 16, 0</column>
<column name="data_out_1_load_12_reg_1934">16, 0, 16, 0</column>
<column name="data_out_1_load_1_reg_1879">16, 0, 16, 0</column>
<column name="data_out_1_load_2_reg_1884">16, 0, 16, 0</column>
<column name="data_out_1_load_3_reg_1889">16, 0, 16, 0</column>
<column name="data_out_1_load_4_reg_1894">16, 0, 16, 0</column>
<column name="data_out_1_load_5_reg_1899">16, 0, 16, 0</column>
<column name="data_out_1_load_6_reg_1904">16, 0, 16, 0</column>
<column name="data_out_1_load_7_reg_1909">16, 0, 16, 0</column>
<column name="data_out_1_load_8_reg_1914">16, 0, 16, 0</column>
<column name="data_out_1_load_9_reg_1919">16, 0, 16, 0</column>
<column name="data_out_1_load_reg_1874">16, 0, 16, 0</column>
<column name="data_out_SaoEOClass_0_reg_1854">8, 0, 8, 0</column>
<column name="data_out_SaoEOClass_1_reg_1849">8, 0, 8, 0</column>
<column name="data_out_SaoEOClass_2_reg_1844">8, 0, 8, 0</column>
<column name="data_out_SaoTypeIdx_0_reg_1859">8, 0, 8, 0</column>
<column name="data_out_SaoTypeIdx_1_reg_1864">8, 0, 8, 0</column>
<column name="data_out_SaoTypeIdx_2_reg_1869">8, 0, 8, 0</column>
<column name="data_out_sao_band_position_0_reg_1839">8, 0, 8, 0</column>
<column name="data_out_sao_band_position_1_reg_1834">8, 0, 8, 0</column>
<column name="data_out_sao_band_position_2_reg_1829">8, 0, 8, 0</column>
<column name="globalCtx_read_reg_1432">64, 0, 64, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sao_top_fu_618_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln79_1_reg_1789">1, 0, 1, 0</column>
<column name="icmp_ln79_reg_1784">1, 0, 1, 0</column>
<column name="qp_assign_reg_1794">6, 0, 6, 0</column>
<column name="retVal_27_reg_1814">8, 0, 8, 0</column>
<column name="retVal_reg_1809">8, 0, 8, 0</column>
<column name="tmp_11_reg_1819">1, 0, 1, 0</column>
<column name="trunc_ln11_2_reg_1824">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_chain, cabac_top, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, cabac_top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, cabac_top, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, cabac_top, return value</column>
<column name="m_axi_ctx_AWVALID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWREADY">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWADDR">out, 64, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWLEN">out, 8, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWSIZE">out, 3, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWBURST">out, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWLOCK">out, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWCACHE">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWPROT">out, 3, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWQOS">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWREGION">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWUSER">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WVALID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WREADY">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WDATA">out, 32, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WSTRB">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WLAST">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WUSER">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARVALID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARREADY">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARADDR">out, 64, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARLEN">out, 8, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARSIZE">out, 3, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARBURST">out, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARLOCK">out, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARCACHE">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARPROT">out, 3, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARQOS">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARREGION">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARUSER">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RVALID">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RREADY">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RDATA">in, 32, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RLAST">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RID">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RUSER">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RRESP">in, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BVALID">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BREADY">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BRESP">in, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BID">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BUSER">in, 1, m_axi, ctx, pointer</column>
<column name="bitStream_TDATA">in, 8, axis, bitStream, pointer</column>
<column name="bitStream_TVALID">in, 1, axis, bitStream, pointer</column>
<column name="bitStream_TREADY">out, 1, axis, bitStream, pointer</column>
<column name="bitOut_TDATA">in, 8, axis, bitOut, pointer</column>
<column name="bitOut_TVALID">in, 1, axis, bitOut, pointer</column>
<column name="bitOut_TREADY">out, 1, axis, bitOut, pointer</column>
<column name="data_in_s_TDATA">in, 4096, axis, data_in_s, pointer</column>
<column name="data_in_s_TVALID">in, 1, axis, data_in_s, pointer</column>
<column name="data_in_s_TREADY">out, 1, axis, data_in_s, pointer</column>
<column name="data_out_s_TDATA">out, 336, axis, data_out_s, pointer</column>
<column name="data_out_s_TVALID">out, 1, axis, data_out_s, pointer</column>
<column name="data_out_s_TREADY">in, 1, axis, data_out_s, pointer</column>
</table>
</item>
</section>
</profile>
