Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 26 16:57:40 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clock_top_control_sets_placed.rpt
| Design       : clock_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             253 |           60 |
| No           | No                    | Yes                    |              89 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              73 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                         Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_uart_fifo/U_UART/U_Transmitter/tx_done_reg_reg_i_2_n_0 |                                                              |                  |                1 |              1 |         1.00 |
|  U_FndController/U_ClkDiv/CLK                             |                                                              | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                            | U_Clock_CU/state_next                                        | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                            | U_uart_fifo/U_UART/U_Receiver/br_cnt_next                    | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                            | U_uart_fifo/U_UART/U_Transmitter/br_cnt_reg[3]_i_1_n_0       | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                            | U_Clock_CU/E[0]                                              | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                            | U_Clock_CU/clear_reg_up_reg_0[0]                             | reset_IBUF       |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                                            | U_Clock_CU/r_tick_reg[0]                                     | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                            | U_Clock_CU/run_stop_reg_reg_0[0]                             | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                            | U_Clock_CU/r_tick_reg_0[0]                                   | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                            | U_uart_fifo/U_UART/U_Receiver/rx_data_reg[7]_i_1_n_0         | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                            | U_uart_fifo/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1_n_0 | reset_IBUF       |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                            | U_Display_CU/display_upper_reg[5]_i_1_n_0                    | reset_IBUF       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                                            | U_uart_fifo/U_UART/U_Receiver/I7                             |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                            | U_uart_fifo/U_Tx_Fifo/U_FIFO_CU/full_reg_reg_0               |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                            |                                                              | reset_IBUF       |               27 |             87 |         3.22 |
|  clk_IBUF_BUFG                                            |                                                              |                  |               59 |            252 |         4.27 |
+-----------------------------------------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+


