Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/marko/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5cb94b6e1fd34daa940c954e943e265d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot im_tb_behav xil_defaultlib.im_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.data_path [data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture struct of entity xil_defaultlib.IM_block [im_block_default]
Compiling architecture arch of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture arch of entity xil_defaultlib.IM [im_default]
Compiling architecture behavior of entity xil_defaultlib.im_tb
Built simulation snapshot im_tb_behav
