Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 13 19:04:57 2017
| Host         : DESKTOP-6JO3LCV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab8_top_control_sets_placed.rpt
| Design       : lab8_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            3 |
| Yes          | No                    | No                     |             126 |           33 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | CORD/iter_counter[4]_i_2_n_0 | CORD/iter_counter[4]_i_1_n_0  |                2 |              5 |
|  clk_IBUF_BUFG | CORD/z_result[15]_i_1_n_0    | CORD/shift_counter[4]_i_1_n_0 |                2 |              5 |
|  clk_IBUF_BUFG | CORD/rom_content[13]_i_1_n_0 |                               |                5 |             14 |
|  clk_IBUF_BUFG |                              | ini                           |                3 |             16 |
|  clk_IBUF_BUFG | CORD/z_result[15]_i_1_n_0    |                               |                3 |             16 |
|  clk_IBUF_BUFG | btn_IBUF                     |                               |                4 |             16 |
|  clk_IBUF_BUFG |                              |                               |                9 |             29 |
|  clk_IBUF_BUFG | CORD/x_result[15]_i_1_n_0    |                               |                6 |             32 |
|  clk_IBUF_BUFG | CORD/x[15]_i_1_n_0           |                               |               15 |             48 |
+----------------+------------------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     2 |
| 14     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


