{
  "module_name": "dcn302_fpu.c",
  "hash_id": "61db4b4d5817556ed018c26c70024c6beb8fcc98e53d1f628ad36d37d3685813",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dml/dcn302/dcn302_fpu.c",
  "human_readable_source": " \n\n#include \"resource.h\"\n#include \"clk_mgr.h\"\n#include \"dcn20/dcn20_resource.h\"\n#include \"dcn302/dcn302_resource.h\"\n\n#include \"dml/dcn20/dcn20_fpu.h\"\n#include \"dcn302_fpu.h\"\n\nstruct _vcs_dpi_ip_params_st dcn3_02_ip = {\n\t\t.use_min_dcfclk = 0,\n\t\t.clamp_min_dcfclk = 0,\n\t\t.odm_capable = 1,\n\t\t.gpuvm_enable = 1,\n\t\t.hostvm_enable = 0,\n\t\t.gpuvm_max_page_table_levels = 4,\n\t\t.hostvm_max_page_table_levels = 4,\n\t\t.hostvm_cached_page_table_levels = 0,\n\t\t.pte_group_size_bytes = 2048,\n\t\t.num_dsc = 5,\n\t\t.rob_buffer_size_kbytes = 184,\n\t\t.det_buffer_size_kbytes = 184,\n\t\t.dpte_buffer_size_in_pte_reqs_luma = 64,\n\t\t.dpte_buffer_size_in_pte_reqs_chroma = 34,\n\t\t.pde_proc_buffer_size_64k_reqs = 48,\n\t\t.dpp_output_buffer_pixels = 2560,\n\t\t.opp_output_buffer_lines = 1,\n\t\t.pixel_chunk_size_kbytes = 8,\n\t\t.pte_enable = 1,\n\t\t.max_page_table_levels = 2,\n\t\t.pte_chunk_size_kbytes = 2,  \n\t\t.meta_chunk_size_kbytes = 2,\n\t\t.writeback_chunk_size_kbytes = 8,\n\t\t.line_buffer_size_bits = 789504,\n\t\t.is_line_buffer_bpp_fixed = 0,  \n\t\t.line_buffer_fixed_bpp = 0,     \n\t\t.dcc_supported = true,\n\t\t.writeback_interface_buffer_size_kbytes = 90,\n\t\t.writeback_line_buffer_buffer_size = 0,\n\t\t.max_line_buffer_lines = 12,\n\t\t.writeback_luma_buffer_size_kbytes = 12,  \n\t\t.writeback_chroma_buffer_size_kbytes = 8,\n\t\t.writeback_chroma_line_buffer_width_pixels = 4,\n\t\t.writeback_max_hscl_ratio = 1,\n\t\t.writeback_max_vscl_ratio = 1,\n\t\t.writeback_min_hscl_ratio = 1,\n\t\t.writeback_min_vscl_ratio = 1,\n\t\t.writeback_max_hscl_taps = 1,\n\t\t.writeback_max_vscl_taps = 1,\n\t\t.writeback_line_buffer_luma_buffer_size = 0,\n\t\t.writeback_line_buffer_chroma_buffer_size = 14643,\n\t\t.cursor_buffer_size = 8,\n\t\t.cursor_chunk_size = 2,\n\t\t.max_num_otg = 5,\n\t\t.max_num_dpp = 5,\n\t\t.max_num_wb = 1,\n\t\t.max_dchub_pscl_bw_pix_per_clk = 4,\n\t\t.max_pscl_lb_bw_pix_per_clk = 2,\n\t\t.max_lb_vscl_bw_pix_per_clk = 4,\n\t\t.max_vscl_hscl_bw_pix_per_clk = 4,\n\t\t.max_hscl_ratio = 6,\n\t\t.max_vscl_ratio = 6,\n\t\t.hscl_mults = 4,\n\t\t.vscl_mults = 4,\n\t\t.max_hscl_taps = 8,\n\t\t.max_vscl_taps = 8,\n\t\t.dispclk_ramp_margin_percent = 1,\n\t\t.underscan_factor = 1.11,\n\t\t.min_vblank_lines = 32,\n\t\t.dppclk_delay_subtotal = 46,\n\t\t.dynamic_metadata_vm_enabled = true,\n\t\t.dppclk_delay_scl_lb_only = 16,\n\t\t.dppclk_delay_scl = 50,\n\t\t.dppclk_delay_cnvc_formatter = 27,\n\t\t.dppclk_delay_cnvc_cursor = 6,\n\t\t.dispclk_delay_subtotal = 119,\n\t\t.dcfclk_cstate_latency = 5.2, \n\t\t.max_inter_dcn_tile_repeaters = 8,\n\t\t.max_num_hdmi_frl_outputs = 1,\n\t\t.odm_combine_4to1_supported = true,\n\n\t\t.xfc_supported = false,\n\t\t.xfc_fill_bw_overhead_percent = 10.0,\n\t\t.xfc_fill_constant_bytes = 0,\n\t\t.gfx7_compat_tiling_supported = 0,\n\t\t.number_of_cursors = 1,\n};\n\nstruct _vcs_dpi_soc_bounding_box_st dcn3_02_soc = {\n\t\t.clock_limits = {\n\t\t\t\t{\n\t\t\t\t\t\t.state = 0,\n\t\t\t\t\t\t.dispclk_mhz = 562.0,\n\t\t\t\t\t\t.dppclk_mhz = 300.0,\n\t\t\t\t\t\t.phyclk_mhz = 300.0,\n\t\t\t\t\t\t.phyclk_d18_mhz = 667.0,\n\t\t\t\t\t\t.dscclk_mhz = 405.6,\n\t\t\t\t},\n\t\t},\n\n\t\t.min_dcfclk = 500.0,  \n\t\t.num_states = 1,\n\t\t.sr_exit_time_us = 26.5,\n\t\t.sr_enter_plus_exit_time_us = 31,\n\t\t.urgent_latency_us = 4.0,\n\t\t.urgent_latency_pixel_data_only_us = 4.0,\n\t\t.urgent_latency_pixel_mixed_with_vm_data_us = 4.0,\n\t\t.urgent_latency_vm_data_only_us = 4.0,\n\t\t.urgent_out_of_order_return_per_channel_pixel_only_bytes = 4096,\n\t\t.urgent_out_of_order_return_per_channel_pixel_and_vm_bytes = 4096,\n\t\t.urgent_out_of_order_return_per_channel_vm_only_bytes = 4096,\n\t\t.pct_ideal_dram_sdp_bw_after_urgent_pixel_only = 80.0,\n\t\t.pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm = 60.0,\n\t\t.pct_ideal_dram_sdp_bw_after_urgent_vm_only = 40.0,\n\t\t.max_avg_sdp_bw_use_normal_percent = 60.0,\n\t\t.max_avg_dram_bw_use_normal_percent = 40.0,\n\t\t.writeback_latency_us = 12.0,\n\t\t.max_request_size_bytes = 256,\n\t\t.fabric_datapath_to_dcn_data_return_bytes = 64,\n\t\t.dcn_downspread_percent = 0.5,\n\t\t.downspread_percent = 0.38,\n\t\t.dram_page_open_time_ns = 50.0,\n\t\t.dram_rw_turnaround_time_ns = 17.5,\n\t\t.dram_return_buffer_per_channel_bytes = 8192,\n\t\t.round_trip_ping_latency_dcfclk_cycles = 156,\n\t\t.urgent_out_of_order_return_per_channel_bytes = 4096,\n\t\t.channel_interleave_bytes = 256,\n\t\t.num_banks = 8,\n\t\t.gpuvm_min_page_size_bytes = 4096,\n\t\t.hostvm_min_page_size_bytes = 4096,\n\t\t.dram_clock_change_latency_us = 404,\n\t\t.dummy_pstate_latency_us = 5,\n\t\t.writeback_dram_clock_change_latency_us = 23.0,\n\t\t.return_bus_width_bytes = 64,\n\t\t.dispclk_dppclk_vco_speed_mhz = 3650,\n\t\t.xfc_bus_transport_time_us = 20,      \n\t\t.xfc_xbuf_latency_tolerance_us = 4,  \n\t\t.use_urgent_burst_bw = 1,            \n\t\t.do_urgent_latency_adjustment = true,\n\t\t.urgent_latency_adjustment_fabric_clock_component_us = 1.0,\n\t\t.urgent_latency_adjustment_fabric_clock_reference_mhz = 1000,\n};\n\nstatic void dcn302_get_optimal_dcfclk_fclk_for_uclk(unsigned int uclk_mts,\n\tunsigned int *optimal_dcfclk,\n\tunsigned int *optimal_fclk)\n{\n\n\t\t\tdouble bw_from_dram, bw_from_dram1, bw_from_dram2;\n\n\t\t\tbw_from_dram1 = uclk_mts * dcn3_02_soc.num_chans *\n\t\t\t\tdcn3_02_soc.dram_channel_width_bytes *\n\t\t\t\t(dcn3_02_soc.max_avg_dram_bw_use_normal_percent / 100);\n\t\t\tbw_from_dram2 = uclk_mts * dcn3_02_soc.num_chans *\n\t\t\t\tdcn3_02_soc.dram_channel_width_bytes *\n\t\t\t\t(dcn3_02_soc.max_avg_sdp_bw_use_normal_percent / 100);\n\n\t\t\tbw_from_dram = (bw_from_dram1 < bw_from_dram2) ? bw_from_dram1 : bw_from_dram2;\n\n\t\t\tif (optimal_fclk)\n\t\t\t\t*optimal_fclk = bw_from_dram /\n\t\t\t\t(dcn3_02_soc.fabric_datapath_to_dcn_data_return_bytes *\n\t\t\t\t (dcn3_02_soc.max_avg_sdp_bw_use_normal_percent / 100));\n\n\t\t\tif (optimal_dcfclk)\n\t\t\t\t*optimal_dcfclk =  bw_from_dram /\n\t\t\t\t(dcn3_02_soc.return_bus_width_bytes *\n\t\t\t\t (dcn3_02_soc.max_avg_sdp_bw_use_normal_percent / 100));\n}\n\nvoid dcn302_fpu_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params)\n{\n\tunsigned int i, j;\n\tunsigned int num_states = 0;\n\n\tunsigned int dcfclk_mhz[DC__VOLTAGE_STATES] = {0};\n\tunsigned int dram_speed_mts[DC__VOLTAGE_STATES] = {0};\n\tunsigned int optimal_uclk_for_dcfclk_sta_targets[DC__VOLTAGE_STATES] = {0};\n\tunsigned int optimal_dcfclk_for_uclk[DC__VOLTAGE_STATES] = {0};\n\n\tunsigned int dcfclk_sta_targets[DC__VOLTAGE_STATES] = {694, 875, 1000, 1200};\n\tunsigned int num_dcfclk_sta_targets = 4;\n\tunsigned int num_uclk_states;\n\n\tdc_assert_fp_enabled();\n\n\tif (dc->ctx->dc_bios->vram_info.num_chans)\n\t\tdcn3_02_soc.num_chans = dc->ctx->dc_bios->vram_info.num_chans;\n\n\tif (dc->ctx->dc_bios->vram_info.dram_channel_width_bytes)\n\t\tdcn3_02_soc.dram_channel_width_bytes = dc->ctx->dc_bios->vram_info.dram_channel_width_bytes;\n\n\tdcn3_02_soc.dispclk_dppclk_vco_speed_mhz = dc->clk_mgr->dentist_vco_freq_khz / 1000.0;\n\tdc->dml.soc.dispclk_dppclk_vco_speed_mhz = dc->clk_mgr->dentist_vco_freq_khz / 1000.0;\n\n\tif (bw_params->clk_table.entries[0].memclk_mhz) {\n\t\tint max_dcfclk_mhz = 0, max_dispclk_mhz = 0, max_dppclk_mhz = 0, max_phyclk_mhz = 0;\n\n\t\tfor (i = 0; i < MAX_NUM_DPM_LVL; i++) {\n\t\t\tif (bw_params->clk_table.entries[i].dcfclk_mhz > max_dcfclk_mhz)\n\t\t\t\tmax_dcfclk_mhz = bw_params->clk_table.entries[i].dcfclk_mhz;\n\t\t\tif (bw_params->clk_table.entries[i].dispclk_mhz > max_dispclk_mhz)\n\t\t\t\tmax_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz;\n\t\t\tif (bw_params->clk_table.entries[i].dppclk_mhz > max_dppclk_mhz)\n\t\t\t\tmax_dppclk_mhz = bw_params->clk_table.entries[i].dppclk_mhz;\n\t\t\tif (bw_params->clk_table.entries[i].phyclk_mhz > max_phyclk_mhz)\n\t\t\t\tmax_phyclk_mhz = bw_params->clk_table.entries[i].phyclk_mhz;\n\t\t}\n\t\tif (!max_dcfclk_mhz)\n\t\t\tmax_dcfclk_mhz = dcn3_02_soc.clock_limits[0].dcfclk_mhz;\n\t\tif (!max_dispclk_mhz)\n\t\t\tmax_dispclk_mhz = dcn3_02_soc.clock_limits[0].dispclk_mhz;\n\t\tif (!max_dppclk_mhz)\n\t\t\tmax_dppclk_mhz = dcn3_02_soc.clock_limits[0].dppclk_mhz;\n\t\tif (!max_phyclk_mhz)\n\t\t\tmax_phyclk_mhz = dcn3_02_soc.clock_limits[0].phyclk_mhz;\n\n\t\tif (max_dcfclk_mhz > dcfclk_sta_targets[num_dcfclk_sta_targets-1]) {\n\t\t\t \n\t\t\tdcfclk_sta_targets[num_dcfclk_sta_targets] = max_dcfclk_mhz;\n\t\t\tnum_dcfclk_sta_targets++;\n\t\t} else if (max_dcfclk_mhz < dcfclk_sta_targets[num_dcfclk_sta_targets-1]) {\n\t\t\t \n\t\t\tfor (i = 0; i < num_dcfclk_sta_targets; i++) {\n\t\t\t\tif (dcfclk_sta_targets[i] > max_dcfclk_mhz) {\n\t\t\t\t\tdcfclk_sta_targets[i] = max_dcfclk_mhz;\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\t\t\t \n\t\t\tnum_dcfclk_sta_targets = i + 1;\n\t\t}\n\n\t\tnum_uclk_states = bw_params->clk_table.num_entries;\n\n\t\t \n\t\tfor (i = 0; i < num_uclk_states; i++) {\n\t\t\tdcn302_get_optimal_dcfclk_fclk_for_uclk(bw_params->clk_table.entries[i].memclk_mhz * 16,\n\t\t\t\t\t&optimal_dcfclk_for_uclk[i], NULL);\n\t\t\tif (optimal_dcfclk_for_uclk[i] < bw_params->clk_table.entries[0].dcfclk_mhz)\n\t\t\t\toptimal_dcfclk_for_uclk[i] = bw_params->clk_table.entries[0].dcfclk_mhz;\n\t\t}\n\n\t\t \n\t\tfor (i = 0; i < num_dcfclk_sta_targets; i++) {\n\t\t\tfor (j = 0; j < num_uclk_states; j++) {\n\t\t\t\tif (dcfclk_sta_targets[i] < optimal_dcfclk_for_uclk[j]) {\n\t\t\t\t\toptimal_uclk_for_dcfclk_sta_targets[i] =\n\t\t\t\t\t\t\tbw_params->clk_table.entries[j].memclk_mhz * 16;\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\n\t\ti = 0;\n\t\tj = 0;\n\t\t \n\t\twhile (i < num_dcfclk_sta_targets && j < num_uclk_states && num_states < DC__VOLTAGE_STATES) {\n\t\t\tif (dcfclk_sta_targets[i] < optimal_dcfclk_for_uclk[j] && i < num_dcfclk_sta_targets) {\n\t\t\t\tdcfclk_mhz[num_states] = dcfclk_sta_targets[i];\n\t\t\t\tdram_speed_mts[num_states++] = optimal_uclk_for_dcfclk_sta_targets[i++];\n\t\t\t} else {\n\t\t\t\tif (j < num_uclk_states && optimal_dcfclk_for_uclk[j] <= max_dcfclk_mhz) {\n\t\t\t\t\tdcfclk_mhz[num_states] = optimal_dcfclk_for_uclk[j];\n\t\t\t\t\tdram_speed_mts[num_states++] = bw_params->clk_table.entries[j++].memclk_mhz * 16;\n\t\t\t\t} else {\n\t\t\t\t\tj = num_uclk_states;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\n\t\twhile (i < num_dcfclk_sta_targets && num_states < DC__VOLTAGE_STATES) {\n\t\t\tdcfclk_mhz[num_states] = dcfclk_sta_targets[i];\n\t\t\tdram_speed_mts[num_states++] = optimal_uclk_for_dcfclk_sta_targets[i++];\n\t\t}\n\n\t\twhile (j < num_uclk_states && num_states < DC__VOLTAGE_STATES &&\n\t\t\t\toptimal_dcfclk_for_uclk[j] <= max_dcfclk_mhz) {\n\t\t\tdcfclk_mhz[num_states] = optimal_dcfclk_for_uclk[j];\n\t\t\tdram_speed_mts[num_states++] = bw_params->clk_table.entries[j++].memclk_mhz * 16;\n\t\t}\n\n\t\tdcn3_02_soc.num_states = num_states;\n\t\tfor (i = 0; i < dcn3_02_soc.num_states; i++) {\n\t\t\tdcn3_02_soc.clock_limits[i].state = i;\n\t\t\tdcn3_02_soc.clock_limits[i].dcfclk_mhz = dcfclk_mhz[i];\n\t\t\tdcn3_02_soc.clock_limits[i].fabricclk_mhz = dcfclk_mhz[i];\n\t\t\tdcn3_02_soc.clock_limits[i].dram_speed_mts = dram_speed_mts[i];\n\n\t\t\t \n\t\t\tdcn3_02_soc.clock_limits[i].dispclk_mhz = max_dispclk_mhz;\n\t\t\tdcn3_02_soc.clock_limits[i].dppclk_mhz  = max_dppclk_mhz;\n\t\t\tdcn3_02_soc.clock_limits[i].phyclk_mhz  = max_phyclk_mhz;\n\t\t\t \n\t\t\tif (!bw_params->clk_table.entries[i].dtbclk_mhz && i > 0)\n\t\t\t\tdcn3_02_soc.clock_limits[i].dtbclk_mhz  = dcn3_02_soc.clock_limits[i-1].dtbclk_mhz;\n\t\t\telse\n\t\t\t\tdcn3_02_soc.clock_limits[i].dtbclk_mhz  = bw_params->clk_table.entries[i].dtbclk_mhz;\n\t\t\tif (!bw_params->clk_table.entries[i].socclk_mhz && i > 0)\n\t\t\t\tdcn3_02_soc.clock_limits[i].socclk_mhz = dcn3_02_soc.clock_limits[i-1].socclk_mhz;\n\t\t\telse\n\t\t\t\tdcn3_02_soc.clock_limits[i].socclk_mhz = bw_params->clk_table.entries[i].socclk_mhz;\n\t\t\t \n\t\t\t \n\t\t\tdcn3_02_soc.clock_limits[i].phyclk_d18_mhz = dcn3_02_soc.clock_limits[0].phyclk_d18_mhz;\n\t\t\tdcn3_02_soc.clock_limits[i].dscclk_mhz = dcn3_02_soc.clock_limits[0].dscclk_mhz;\n\t\t}\n\t\t \n\t\tdml_init_instance(&dc->dml, &dcn3_02_soc, &dcn3_02_ip, DML_PROJECT_DCN30);\n\t\tif (dc->current_state)\n\t\t\tdml_init_instance(&dc->current_state->bw_ctx.dml, &dcn3_02_soc, &dcn3_02_ip, DML_PROJECT_DCN30);\n\t}\n}\n\nvoid dcn302_fpu_init_soc_bounding_box(struct bp_soc_bb_info bb_info)\n{\n\n\t\t\tdc_assert_fp_enabled();\n\n\t\t\tif (bb_info.dram_clock_change_latency_100ns > 0)\n\t\t\t\tdcn3_02_soc.dram_clock_change_latency_us =\n\t\t\t\t\tbb_info.dram_clock_change_latency_100ns * 10;\n\n\t\t\tif (bb_info.dram_sr_enter_exit_latency_100ns > 0)\n\t\t\t\tdcn3_02_soc.sr_enter_plus_exit_time_us =\n\t\t\t\t\tbb_info.dram_sr_enter_exit_latency_100ns * 10;\n\n\t\t\tif (bb_info.dram_sr_exit_latency_100ns > 0)\n\t\t\t\tdcn3_02_soc.sr_exit_time_us =\n\t\t\t\t\tbb_info.dram_sr_exit_latency_100ns * 10;\n}\n\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}