Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'read_register3' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:326]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
