

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 16:38:40 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_39 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103|  1.030 us|  1.030 us|  104|  104|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 37 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 38 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 39 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add385_3937_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add385_3937_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add346938_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add346938_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add346_1104939_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add346_1104939_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add346_2118940_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add346_2118940_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add346_190941_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add346_190941_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add346_190_1942_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add346_190_1942_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add346_190_2943_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add346_190_2943_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add245950_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add245950_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 68 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 72 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 73 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 74 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 75 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 76 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 77 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:18]   --->   Operation 80 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:25]   --->   Operation 81 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:219]   --->   Operation 82 'partselect' 'trunc_ln219_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln18_1" [d5.cpp:18]   --->   Operation 83 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln18" [d5.cpp:18]   --->   Operation 84 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 86 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 87 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 88 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 89 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 90 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 91 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 92 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 93 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 94 [1/2] (1.21ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 94 'call' 'call_ln18' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln25_1" [d5.cpp:25]   --->   Operation 95 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln25" [d5.cpp:25]   --->   Operation 96 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [8/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 97 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 98 [7/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 98 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 99 [6/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 99 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 100 [5/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 100 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 101 [4/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 101 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 102 [3/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 102 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 103 [2/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 103 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 104 [1/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 104 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 105 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 106 [1/2] (1.21ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 106 'call' 'call_ln25' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.59>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 107 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 108 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 109 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 110 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 111 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 112 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 113 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 114 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 115 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 116 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 117 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 118 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 119 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 120 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 121 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 122 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 123 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 124 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 125 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 126 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 127 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 128 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 129 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 130 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 131 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 132 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 133 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_15_loc_load" [d5.cpp:50]   --->   Operation 134 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln50_14 = zext i32 %arg1_r_15_loc_load" [d5.cpp:50]   --->   Operation 135 'zext' 'zext_ln50_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %arg2_r_14_loc_load" [d5.cpp:50]   --->   Operation 136 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %arg2_r_13_loc_load" [d5.cpp:50]   --->   Operation 137 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %arg2_r_12_loc_load" [d5.cpp:50]   --->   Operation 138 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %arg2_r_11_loc_load" [d5.cpp:50]   --->   Operation 139 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %arg2_r_10_loc_load" [d5.cpp:50]   --->   Operation 140 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i32 %arg2_r_9_loc_load" [d5.cpp:50]   --->   Operation 141 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i32 %arg1_r_14_loc_load" [d5.cpp:50]   --->   Operation 142 'zext' 'zext_ln50_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln50_15 = zext i32 %arg1_r_14_loc_load" [d5.cpp:50]   --->   Operation 143 'zext' 'zext_ln50_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i32 %arg1_r_13_loc_load" [d5.cpp:50]   --->   Operation 144 'zext' 'zext_ln50_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln50_16 = zext i32 %arg1_r_13_loc_load" [d5.cpp:50]   --->   Operation 145 'zext' 'zext_ln50_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i32 %arg1_r_12_loc_load" [d5.cpp:50]   --->   Operation 146 'zext' 'zext_ln50_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln50_17 = zext i32 %arg1_r_12_loc_load" [d5.cpp:50]   --->   Operation 147 'zext' 'zext_ln50_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln50_10 = zext i32 %arg1_r_11_loc_load" [d5.cpp:50]   --->   Operation 148 'zext' 'zext_ln50_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln50_18 = zext i32 %arg1_r_11_loc_load" [d5.cpp:50]   --->   Operation 149 'zext' 'zext_ln50_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln50_11 = zext i32 %arg1_r_10_loc_load" [d5.cpp:50]   --->   Operation 150 'zext' 'zext_ln50_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln50_19 = zext i32 %arg1_r_10_loc_load" [d5.cpp:50]   --->   Operation 151 'zext' 'zext_ln50_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln50_12 = zext i32 %arg1_r_9_loc_load" [d5.cpp:50]   --->   Operation 152 'zext' 'zext_ln50_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i32 %arg2_r_8_loc_load" [d5.cpp:90]   --->   Operation 153 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i32 %arg2_r_6_loc_load" [d5.cpp:90]   --->   Operation 154 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i32 %arg2_r_5_loc_load" [d5.cpp:90]   --->   Operation 155 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i32 %arg2_r_4_loc_load" [d5.cpp:90]   --->   Operation 156 'zext' 'zext_ln90_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln90_7 = zext i32 %arg1_r_8_loc_load" [d5.cpp:90]   --->   Operation 157 'zext' 'zext_ln90_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln90_8 = zext i32 %arg1_r_7_loc_load" [d5.cpp:90]   --->   Operation 158 'zext' 'zext_ln90_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln90_16 = zext i32 %arg1_r_7_loc_load" [d5.cpp:90]   --->   Operation 159 'zext' 'zext_ln90_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln90_9 = zext i32 %arg1_r_6_loc_load" [d5.cpp:90]   --->   Operation 160 'zext' 'zext_ln90_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln90_17 = zext i32 %arg1_r_6_loc_load" [d5.cpp:90]   --->   Operation 161 'zext' 'zext_ln90_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln90_10 = zext i32 %arg1_r_5_loc_load" [d5.cpp:90]   --->   Operation 162 'zext' 'zext_ln90_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln90_18 = zext i32 %arg1_r_5_loc_load" [d5.cpp:90]   --->   Operation 163 'zext' 'zext_ln90_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln90_11 = zext i32 %arg1_r_4_loc_load" [d5.cpp:90]   --->   Operation 164 'zext' 'zext_ln90_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln90_19 = zext i32 %arg1_r_4_loc_load" [d5.cpp:90]   --->   Operation 165 'zext' 'zext_ln90_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln90_12 = zext i32 %arg1_r_3_loc_load" [d5.cpp:90]   --->   Operation 166 'zext' 'zext_ln90_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln90_20 = zext i32 %arg1_r_3_loc_load" [d5.cpp:90]   --->   Operation 167 'zext' 'zext_ln90_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln90_21 = zext i32 %arg1_r_2_loc_load" [d5.cpp:90]   --->   Operation 168 'zext' 'zext_ln90_21' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 169 '%mul_ln50_7 = mul i64 %zext_ln50_2, i64 %zext_ln50_7'
ST_22 : Operation 169 [1/1] (2.10ns)   --->   "%mul_ln50_7 = mul i64 %zext_ln50_2, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 169 'mul' 'mul_ln50_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 170 '%mul_ln50_8 = mul i64 %zext_ln50_1, i64 %zext_ln50_8'
ST_22 : Operation 170 [1/1] (2.10ns)   --->   "%mul_ln50_8 = mul i64 %zext_ln50_1, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 170 'mul' 'mul_ln50_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 171 '%mul_ln50_9 = mul i64 %conv36, i64 %zext_ln50_9'
ST_22 : Operation 171 [1/1] (2.10ns)   --->   "%mul_ln50_9 = mul i64 %conv36, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 171 'mul' 'mul_ln50_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln90_15 = zext i32 %arg2_r_7_loc_load" [d5.cpp:90]   --->   Operation 172 'zext' 'zext_ln90_15' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 173 '%mul_ln50_10 = mul i64 %zext_ln50_3, i64 %zext_ln50'
ST_22 : Operation 173 [1/1] (2.10ns)   --->   "%mul_ln50_10 = mul i64 %zext_ln50_3, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 173 'mul' 'mul_ln50_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 174 '%mul_ln50_11 = mul i64 %conv36, i64 %zext_ln50_7'
ST_22 : Operation 174 [1/1] (2.10ns)   --->   "%mul_ln50_11 = mul i64 %conv36, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 174 'mul' 'mul_ln50_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 175 [1/1] (1.08ns)   --->   "%add_ln50_6 = add i64 %mul_ln50_10, i64 %mul_ln50_8" [d5.cpp:50]   --->   Operation 175 'add' 'add_ln50_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 176 [1/1] (1.08ns)   --->   "%add_ln50_7 = add i64 %mul_ln50_7, i64 %mul_ln50_9" [d5.cpp:50]   --->   Operation 176 'add' 'add_ln50_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i64 %add_ln50_6" [d5.cpp:50]   --->   Operation 177 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln50_3 = trunc i64 %add_ln50_7" [d5.cpp:50]   --->   Operation 178 'trunc' 'trunc_ln50_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (1.08ns)   --->   "%add_ln50_8 = add i64 %add_ln50_7, i64 %add_ln50_6" [d5.cpp:50]   --->   Operation 179 'add' 'add_ln50_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 180 '%mul_ln90_23 = mul i64 %zext_ln90_1, i64 %zext_ln50_8'
ST_22 : Operation 180 [1/1] (2.10ns)   --->   "%mul_ln90_23 = mul i64 %zext_ln90_1, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 180 'mul' 'mul_ln90_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 181 '%mul_ln90_24 = mul i64 %zext_ln90_15, i64 %zext_ln50_9'
ST_22 : Operation 181 [1/1] (2.10ns)   --->   "%mul_ln90_24 = mul i64 %zext_ln90_15, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 181 'mul' 'mul_ln90_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 182 '%mul_ln90_27 = mul i64 %zext_ln50_5, i64 %zext_ln50_12'
ST_22 : Operation 182 [1/1] (2.10ns)   --->   "%mul_ln90_27 = mul i64 %zext_ln50_5, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 182 'mul' 'mul_ln90_27' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 183 '%mul_ln90_28 = mul i64 %zext_ln50_4, i64 %zext_ln90_7'
ST_22 : Operation 183 [1/1] (2.10ns)   --->   "%mul_ln90_28 = mul i64 %zext_ln50_4, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 183 'mul' 'mul_ln90_28' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 184 '%mul_ln50_12 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_22 : Operation 184 [1/1] (2.10ns)   --->   "%mul_ln50_12 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 184 'mul' 'mul_ln50_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 185 '%mul_ln50_13 = mul i64 %zext_ln50_4, i64 %zext_ln50_7'
ST_22 : Operation 185 [1/1] (2.10ns)   --->   "%mul_ln50_13 = mul i64 %zext_ln50_4, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 185 'mul' 'mul_ln50_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 186 '%mul_ln50_14 = mul i64 %zext_ln50_3, i64 %zext_ln50_8'
ST_22 : Operation 186 [1/1] (2.10ns)   --->   "%mul_ln50_14 = mul i64 %zext_ln50_3, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 186 'mul' 'mul_ln50_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 187 '%mul_ln50_15 = mul i64 %zext_ln50_2, i64 %zext_ln50_9'
ST_22 : Operation 187 [1/1] (2.10ns)   --->   "%mul_ln50_15 = mul i64 %zext_ln50_2, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 187 'mul' 'mul_ln50_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 188 '%mul_ln50_16 = mul i64 %zext_ln50_1, i64 %zext_ln50_10'
ST_22 : Operation 188 [1/1] (2.10ns)   --->   "%mul_ln50_16 = mul i64 %zext_ln50_1, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 188 'mul' 'mul_ln50_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 189 '%mul_ln50_17 = mul i64 %conv36, i64 %zext_ln50_11'
ST_22 : Operation 189 [1/1] (2.10ns)   --->   "%mul_ln50_17 = mul i64 %conv36, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 189 'mul' 'mul_ln50_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 190 '%mul_ln90_36 = mul i64 %zext_ln90_2, i64 %zext_ln50_8'
ST_22 : Operation 190 [1/1] (2.10ns)   --->   "%mul_ln90_36 = mul i64 %zext_ln90_2, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 190 'mul' 'mul_ln90_36' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 191 '%mul_ln90_38 = mul i64 %zext_ln90_1, i64 %zext_ln50_9'
ST_22 : Operation 191 [1/1] (2.10ns)   --->   "%mul_ln90_38 = mul i64 %zext_ln90_1, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 191 'mul' 'mul_ln90_38' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 192 '%mul_ln90_40 = mul i64 %zext_ln90_15, i64 %zext_ln50_10'
ST_22 : Operation 192 [1/1] (2.10ns)   --->   "%mul_ln90_40 = mul i64 %zext_ln90_15, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 192 'mul' 'mul_ln90_40' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 193 '%mul_ln90_42 = mul i64 %zext_ln90, i64 %zext_ln50_11'
ST_22 : Operation 193 [1/1] (2.10ns)   --->   "%mul_ln90_42 = mul i64 %zext_ln90, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 193 'mul' 'mul_ln90_42' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 194 '%mul_ln90_44 = mul i64 %zext_ln50_6, i64 %zext_ln50_12'
ST_22 : Operation 194 [1/1] (2.10ns)   --->   "%mul_ln90_44 = mul i64 %zext_ln50_6, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 194 'mul' 'mul_ln90_44' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 195 '%mul_ln90_45 = mul i64 %zext_ln50_2, i64 %zext_ln90_7'
ST_22 : Operation 195 [1/1] (2.10ns)   --->   "%mul_ln90_45 = mul i64 %zext_ln50_2, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 195 'mul' 'mul_ln90_45' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 196 '%mul_ln90_46 = mul i64 %zext_ln50_5, i64 %zext_ln90_7'
ST_22 : Operation 196 [1/1] (2.10ns)   --->   "%mul_ln90_46 = mul i64 %zext_ln50_5, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 196 'mul' 'mul_ln90_46' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 197 '%mul_ln90_47 = mul i64 %zext_ln50_1, i64 %zext_ln90_8'
ST_22 : Operation 197 [1/1] (2.10ns)   --->   "%mul_ln90_47 = mul i64 %zext_ln50_1, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 197 'mul' 'mul_ln90_47' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 198 '%mul_ln90_48 = mul i64 %zext_ln50_4, i64 %zext_ln90_8'
ST_22 : Operation 198 [1/1] (2.10ns)   --->   "%mul_ln90_48 = mul i64 %zext_ln50_4, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 198 'mul' 'mul_ln90_48' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 199 '%mul_ln90_49 = mul i64 %zext_ln50_3, i64 %zext_ln90_9'
ST_22 : Operation 199 [1/1] (2.10ns)   --->   "%mul_ln90_49 = mul i64 %zext_ln50_3, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 199 'mul' 'mul_ln90_49' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 200 '%mul_ln90_50 = mul i64 %zext_ln50_2, i64 %zext_ln90_10'
ST_22 : Operation 200 [1/1] (2.10ns)   --->   "%mul_ln90_50 = mul i64 %zext_ln50_2, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 200 'mul' 'mul_ln90_50' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 201 '%mul_ln90_51 = mul i64 %zext_ln50_1, i64 %zext_ln90_11'
ST_22 : Operation 201 [1/1] (2.10ns)   --->   "%mul_ln90_51 = mul i64 %zext_ln50_1, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 201 'mul' 'mul_ln90_51' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 202 '%mul_ln50_18 = mul i64 %zext_ln50_5, i64 %zext_ln50'
ST_22 : Operation 202 [1/1] (2.10ns)   --->   "%mul_ln50_18 = mul i64 %zext_ln50_5, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 202 'mul' 'mul_ln50_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 203 '%mul_ln50_19 = mul i64 %zext_ln50_1, i64 %zext_ln50_7'
ST_22 : Operation 203 [1/1] (2.10ns)   --->   "%mul_ln50_19 = mul i64 %zext_ln50_1, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 203 'mul' 'mul_ln50_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 204 '%mul_ln50_20 = mul i64 %zext_ln50_3, i64 %zext_ln50_7'
ST_22 : Operation 204 [1/1] (2.10ns)   --->   "%mul_ln50_20 = mul i64 %zext_ln50_3, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 204 'mul' 'mul_ln50_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 205 '%mul_ln50_21 = mul i64 %conv36, i64 %zext_ln50_8'
ST_22 : Operation 205 [1/1] (2.10ns)   --->   "%mul_ln50_21 = mul i64 %conv36, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 205 'mul' 'mul_ln50_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 206 '%mul_ln50_22 = mul i64 %zext_ln50_2, i64 %zext_ln50_8'
ST_22 : Operation 206 [1/1] (2.10ns)   --->   "%mul_ln50_22 = mul i64 %zext_ln50_2, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 206 'mul' 'mul_ln50_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 207 '%mul_ln50_23 = mul i64 %zext_ln50_1, i64 %zext_ln50_9'
ST_22 : Operation 207 [1/1] (2.10ns)   --->   "%mul_ln50_23 = mul i64 %zext_ln50_1, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 207 'mul' 'mul_ln50_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 208 '%mul_ln50_24 = mul i64 %conv36, i64 %zext_ln50_10'
ST_22 : Operation 208 [1/1] (2.10ns)   --->   "%mul_ln50_24 = mul i64 %conv36, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 208 'mul' 'mul_ln50_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_10 = add i64 %mul_ln50_16, i64 %mul_ln50_14" [d5.cpp:50]   --->   Operation 209 'add' 'add_ln50_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 210 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_11 = add i64 %add_ln50_10, i64 %mul_ln50_15" [d5.cpp:50]   --->   Operation 210 'add' 'add_ln50_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_12 = add i64 %mul_ln50_13, i64 %mul_ln50_17" [d5.cpp:50]   --->   Operation 211 'add' 'add_ln50_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 212 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_13 = add i64 %add_ln50_12, i64 %mul_ln50_18" [d5.cpp:50]   --->   Operation 212 'add' 'add_ln50_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln50_4 = trunc i64 %add_ln50_11" [d5.cpp:50]   --->   Operation 213 'trunc' 'trunc_ln50_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln50_5 = trunc i64 %add_ln50_13" [d5.cpp:50]   --->   Operation 214 'trunc' 'trunc_ln50_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (1.08ns)   --->   "%add_ln50_14 = add i64 %add_ln50_13, i64 %add_ln50_11" [d5.cpp:50]   --->   Operation 215 'add' 'add_ln50_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 216 '%mul_ln90_57 = mul i64 %zext_ln90, i64 %zext_ln50_7'
ST_22 : Operation 216 [1/1] (2.10ns)   --->   "%mul_ln90_57 = mul i64 %zext_ln90, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 216 'mul' 'mul_ln90_57' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 217 '%mul_ln90_60 = mul i64 %zext_ln50_6, i64 %zext_ln50_8'
ST_22 : Operation 217 [1/1] (2.10ns)   --->   "%mul_ln90_60 = mul i64 %zext_ln50_6, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 217 'mul' 'mul_ln90_60' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 218 '%mul_ln90_62 = mul i64 %zext_ln90_3, i64 %zext_ln50_8'
ST_22 : Operation 218 [1/1] (2.10ns)   --->   "%mul_ln90_62 = mul i64 %zext_ln90_3, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 218 'mul' 'mul_ln90_62' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 219 '%mul_ln90_63 = mul i64 %zext_ln50_5, i64 %zext_ln50_9'
ST_22 : Operation 219 [1/1] (2.10ns)   --->   "%mul_ln90_63 = mul i64 %zext_ln50_5, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 219 'mul' 'mul_ln90_63' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 220 '%mul_ln90_65 = mul i64 %zext_ln90_2, i64 %zext_ln50_9'
ST_22 : Operation 220 [1/1] (2.10ns)   --->   "%mul_ln90_65 = mul i64 %zext_ln90_2, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 220 'mul' 'mul_ln90_65' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 221 '%mul_ln90_66 = mul i64 %zext_ln50_4, i64 %zext_ln50_10'
ST_22 : Operation 221 [1/1] (2.10ns)   --->   "%mul_ln90_66 = mul i64 %zext_ln50_4, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 221 'mul' 'mul_ln90_66' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 222 '%mul_ln90_68 = mul i64 %zext_ln90_1, i64 %zext_ln50_10'
ST_22 : Operation 222 [1/1] (2.10ns)   --->   "%mul_ln90_68 = mul i64 %zext_ln90_1, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 222 'mul' 'mul_ln90_68' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 223 '%mul_ln90_69 = mul i64 %zext_ln50_3, i64 %zext_ln50_11'
ST_22 : Operation 223 [1/1] (2.10ns)   --->   "%mul_ln90_69 = mul i64 %zext_ln50_3, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 223 'mul' 'mul_ln90_69' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 224 '%mul_ln90_70 = mul i64 %zext_ln50_5, i64 %zext_ln50_11'
ST_22 : Operation 224 [1/1] (2.10ns)   --->   "%mul_ln90_70 = mul i64 %zext_ln50_5, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 224 'mul' 'mul_ln90_70' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 225 '%mul_ln90_71 = mul i64 %zext_ln90_15, i64 %zext_ln50_11'
ST_22 : Operation 225 [1/1] (2.10ns)   --->   "%mul_ln90_71 = mul i64 %zext_ln90_15, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 225 'mul' 'mul_ln90_71' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 226 '%mul_ln90_72 = mul i64 %zext_ln50_2, i64 %zext_ln50_12'
ST_22 : Operation 226 [1/1] (2.10ns)   --->   "%mul_ln90_72 = mul i64 %zext_ln50_2, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 226 'mul' 'mul_ln90_72' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 227 '%mul_ln90_73 = mul i64 %zext_ln50_4, i64 %zext_ln50_12'
ST_22 : Operation 227 [1/1] (2.10ns)   --->   "%mul_ln90_73 = mul i64 %zext_ln50_4, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 227 'mul' 'mul_ln90_73' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 228 '%mul_ln90_74 = mul i64 %zext_ln90, i64 %zext_ln50_12'
ST_22 : Operation 228 [1/1] (2.10ns)   --->   "%mul_ln90_74 = mul i64 %zext_ln90, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 228 'mul' 'mul_ln90_74' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 229 '%mul_ln90_75 = mul i64 %zext_ln50_1, i64 %zext_ln90_7'
ST_22 : Operation 229 [1/1] (2.10ns)   --->   "%mul_ln90_75 = mul i64 %zext_ln50_1, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 229 'mul' 'mul_ln90_75' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 230 '%mul_ln90_77 = mul i64 %zext_ln50_6, i64 %zext_ln90_7'
ST_22 : Operation 230 [1/1] (2.10ns)   --->   "%mul_ln90_77 = mul i64 %zext_ln50_6, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 230 'mul' 'mul_ln90_77' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 231 '%mul_ln90_78 = mul i64 %conv36, i64 %zext_ln90_8'
ST_22 : Operation 231 [1/1] (2.10ns)   --->   "%mul_ln90_78 = mul i64 %conv36, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 231 'mul' 'mul_ln90_78' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 232 '%mul_ln90_80 = mul i64 %zext_ln50_5, i64 %zext_ln90_8'
ST_22 : Operation 232 [1/1] (2.10ns)   --->   "%mul_ln90_80 = mul i64 %zext_ln50_5, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 232 'mul' 'mul_ln90_80' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 233 '%mul_ln90_85 = mul i64 %zext_ln50_3, i64 %zext_ln90_10'
ST_22 : Operation 233 [1/1] (2.10ns)   --->   "%mul_ln90_85 = mul i64 %zext_ln50_3, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 233 'mul' 'mul_ln90_85' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 234 '%mul_ln90_87 = mul i64 %zext_ln50_2, i64 %zext_ln90_11'
ST_22 : Operation 234 [1/1] (2.10ns)   --->   "%mul_ln90_87 = mul i64 %zext_ln50_2, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 234 'mul' 'mul_ln90_87' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 235 '%mul_ln90_88 = mul i64 %zext_ln50_1, i64 %zext_ln90_12'
ST_22 : Operation 235 [1/1] (2.10ns)   --->   "%mul_ln90_88 = mul i64 %zext_ln50_1, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 235 'mul' 'mul_ln90_88' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 236 '%mul_ln50_25 = mul i64 %zext_ln50_2, i64 %zext_ln50'
ST_22 : Operation 236 [1/1] (2.10ns)   --->   "%mul_ln50_25 = mul i64 %zext_ln50_2, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 236 'mul' 'mul_ln50_25' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 237 '%mul_ln50_26 = mul i64 %zext_ln50_4, i64 %zext_ln50'
ST_22 : Operation 237 [1/1] (2.10ns)   --->   "%mul_ln50_26 = mul i64 %zext_ln50_4, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 237 'mul' 'mul_ln50_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_15 = add i64 %mul_ln50_25, i64 %mul_ln50_21" [d5.cpp:50]   --->   Operation 238 'add' 'add_ln50_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 239 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_16 = add i64 %add_ln50_15, i64 %mul_ln50_19" [d5.cpp:50]   --->   Operation 239 'add' 'add_ln50_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 240 [1/1] (1.08ns)   --->   "%add_ln50_17 = add i64 %mul_ln50_22, i64 %mul_ln50_23" [d5.cpp:50]   --->   Operation 240 'add' 'add_ln50_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_18 = add i64 %mul_ln50_20, i64 %mul_ln50_24" [d5.cpp:50]   --->   Operation 241 'add' 'add_ln50_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 242 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_19 = add i64 %add_ln50_18, i64 %mul_ln50_26" [d5.cpp:50]   --->   Operation 242 'add' 'add_ln50_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln50_6 = trunc i64 %add_ln50_17" [d5.cpp:50]   --->   Operation 243 'trunc' 'trunc_ln50_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln50_7 = trunc i64 %add_ln50_19" [d5.cpp:50]   --->   Operation 244 'trunc' 'trunc_ln50_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (1.08ns)   --->   "%add_ln50_20 = add i64 %add_ln50_19, i64 %add_ln50_17" [d5.cpp:50]   --->   Operation 245 'add' 'add_ln50_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %mul_ln90_72, i64 %mul_ln90_75" [d5.cpp:113]   --->   Operation 246 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 247 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %mul_ln90_69, i64 %mul_ln90_66" [d5.cpp:113]   --->   Operation 247 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_3 = add i64 %mul_ln90_60, i64 %mul_ln90_63" [d5.cpp:113]   --->   Operation 248 'add' 'add_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 249 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %mul_ln90_57, i64 %mul_ln90_78" [d5.cpp:113]   --->   Operation 249 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 250 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_5 = add i64 %add_ln113_4, i64 %add_ln113_3" [d5.cpp:113]   --->   Operation 250 'add' 'add_ln113_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 251 [1/1] (1.01ns)   --->   "%add_ln90 = add i33 %zext_ln50_15, i33 %zext_ln90_17" [d5.cpp:90]   --->   Operation 251 'add' 'add_ln90' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 252 [1/1] (1.01ns)   --->   "%add_ln90_1 = add i33 %zext_ln50_16, i33 %zext_ln90_18" [d5.cpp:90]   --->   Operation 252 'add' 'add_ln90_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 253 [1/1] (1.01ns)   --->   "%add_ln143_17 = add i33 %zext_ln50_14, i33 %zext_ln90_16" [d5.cpp:143]   --->   Operation 253 'add' 'add_ln143_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i33 %add_ln143_17" [d5.cpp:143]   --->   Operation 254 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (1.01ns)   --->   "%add_ln90_2 = add i33 %zext_ln50_17, i33 %zext_ln90_19" [d5.cpp:90]   --->   Operation 255 'add' 'add_ln90_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 256 [1/1] (1.01ns)   --->   "%add_ln90_3 = add i33 %zext_ln50_18, i33 %zext_ln90_20" [d5.cpp:90]   --->   Operation 256 'add' 'add_ln90_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln90_27 = zext i33 %add_ln90_3" [d5.cpp:90]   --->   Operation 257 'zext' 'zext_ln90_27' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.67ns)   --->   Input mux for Operation 258 '%mul_ln90_93 = mul i64 %zext_ln90_27, i64 %conv36'
ST_22 : Operation 258 [1/1] (2.74ns)   --->   "%mul_ln90_93 = mul i64 %zext_ln90_27, i64 %conv36" [d5.cpp:90]   --->   Operation 258 'mul' 'mul_ln90_93' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 259 [1/1] (1.08ns)   --->   "%add_ln143_39 = add i64 %mul_ln90_40, i64 %mul_ln90_42" [d5.cpp:143]   --->   Operation 259 'add' 'add_ln143_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [1/1] (1.08ns)   --->   "%add_ln143_40 = add i64 %mul_ln90_46, i64 %mul_ln50_26" [d5.cpp:143]   --->   Operation 260 'add' 'add_ln143_40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_41 = add i64 %add_ln143_40, i64 %mul_ln90_44" [d5.cpp:143]   --->   Operation 261 'add' 'add_ln143_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 262 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_42 = add i64 %add_ln143_41, i64 %add_ln143_39" [d5.cpp:143]   --->   Operation 262 'add' 'add_ln143_42' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 263 [1/1] (1.08ns)   --->   "%add_ln143_44 = add i64 %mul_ln90_48, i64 %mul_ln50_20" [d5.cpp:143]   --->   Operation 263 'add' 'add_ln143_44' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 264 [1/1] (1.08ns)   --->   "%add_ln143_45 = add i64 %mul_ln90_49, i64 %mul_ln50_22" [d5.cpp:143]   --->   Operation 264 'add' 'add_ln143_45' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 265 [1/1] (1.01ns)   --->   "%add_ln90_4 = add i33 %zext_ln50_19, i33 %zext_ln90_21" [d5.cpp:90]   --->   Operation 265 'add' 'add_ln90_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln90_28 = zext i33 %add_ln90_4" [d5.cpp:90]   --->   Operation 266 'zext' 'zext_ln90_28' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.67ns)   --->   Input mux for Operation 267 '%mul_ln90_94 = mul i64 %zext_ln90_28, i64 %conv36'
ST_22 : Operation 267 [1/1] (2.74ns)   --->   "%mul_ln90_94 = mul i64 %zext_ln90_28, i64 %conv36" [d5.cpp:90]   --->   Operation 267 'mul' 'mul_ln90_94' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 268 [1/1] (1.08ns)   --->   "%add_ln143_57 = add i64 %mul_ln90_71, i64 %mul_ln90_74" [d5.cpp:143]   --->   Operation 268 'add' 'add_ln143_57' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.77ns)   --->   Input mux for Operation 269 '%mul_ln143_5 = mul i64 %zext_ln50_5, i64 %zext_ln143'
ST_22 : Operation 269 [1/1] (2.64ns)   --->   "%mul_ln143_5 = mul i64 %zext_ln50_5, i64 %zext_ln143" [d5.cpp:143]   --->   Operation 269 'mul' 'mul_ln143_5' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_58 = add i64 %mul_ln143_5, i64 %mul_ln90_77" [d5.cpp:143]   --->   Operation 270 'add' 'add_ln143_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 271 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_59 = add i64 %add_ln143_58, i64 %add_ln143_57" [d5.cpp:143]   --->   Operation 271 'add' 'add_ln143_59' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_61 = add i64 %mul_ln90_85, i64 %mul_ln50_15" [d5.cpp:143]   --->   Operation 272 'add' 'add_ln143_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 273 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_62 = add i64 %add_ln143_61, i64 %mul_ln50_14" [d5.cpp:143]   --->   Operation 273 'add' 'add_ln143_62' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 274 [1/1] (1.08ns)   --->   "%add_ln197_4 = add i64 %mul_ln90_80, i64 %mul_ln90_77" [d5.cpp:197]   --->   Operation 274 'add' 'add_ln197_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln197_2 = trunc i64 %add_ln143_57" [d5.cpp:197]   --->   Operation 275 'trunc' 'trunc_ln197_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln197_3 = trunc i64 %add_ln197_4" [d5.cpp:197]   --->   Operation 276 'trunc' 'trunc_ln197_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 277 [1/1] (1.08ns)   --->   "%add_ln197_5 = add i64 %add_ln197_4, i64 %add_ln143_57" [d5.cpp:197]   --->   Operation 277 'add' 'add_ln197_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 278 [1/1] (0.97ns)   --->   "%add_ln197_7 = add i28 %trunc_ln197_3, i28 %trunc_ln197_2" [d5.cpp:197]   --->   Operation 278 'add' 'add_ln197_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 279 [1/1] (1.08ns)   --->   "%add_ln196_2 = add i64 %mul_ln90_49, i64 %mul_ln90_48" [d5.cpp:196]   --->   Operation 279 'add' 'add_ln196_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i64 %add_ln196_2" [d5.cpp:196]   --->   Operation 280 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (1.08ns)   --->   "%add_ln196_4 = add i64 %mul_ln90_46, i64 %mul_ln90_44" [d5.cpp:196]   --->   Operation 281 'add' 'add_ln196_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln196_2 = trunc i64 %add_ln143_39" [d5.cpp:196]   --->   Operation 282 'trunc' 'trunc_ln196_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln196_3 = trunc i64 %add_ln196_4" [d5.cpp:196]   --->   Operation 283 'trunc' 'trunc_ln196_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (1.08ns)   --->   "%add_ln196_5 = add i64 %add_ln196_4, i64 %add_ln143_39" [d5.cpp:196]   --->   Operation 284 'add' 'add_ln196_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [1/1] (0.97ns)   --->   "%add_ln196_7 = add i28 %trunc_ln196_3, i28 %trunc_ln196_2" [d5.cpp:196]   --->   Operation 285 'add' 'add_ln196_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln194_8 = trunc i64 %add_ln50_16" [d5.cpp:194]   --->   Operation 286 'trunc' 'trunc_ln194_8' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.33>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 287 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 288 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 289 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 290 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 291 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 292 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 293 '%mul_ln50 = mul i64 %zext_ln50_6, i64 %zext_ln50'
ST_23 : Operation 293 [1/1] (2.10ns)   --->   "%mul_ln50 = mul i64 %zext_ln50_6, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 293 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln50_20 = zext i32 %arg1_r_9_loc_load" [d5.cpp:50]   --->   Operation 294 'zext' 'zext_ln50_20' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 295 '%mul_ln50_6 = mul i64 %conv36, i64 %zext_ln50_12'
ST_23 : Operation 295 [1/1] (2.10ns)   --->   "%mul_ln50_6 = mul i64 %conv36, i64 %zext_ln50_12" [d5.cpp:50]   --->   Operation 295 'mul' 'mul_ln50_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/1] (1.08ns)   --->   "%add_ln50_3 = add i64 %mul_ln50, i64 %mul_ln50_6" [d5.cpp:50]   --->   Operation 296 'add' 'add_ln50_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i32 %arg2_r_3_loc_load" [d5.cpp:90]   --->   Operation 297 'zext' 'zext_ln90_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i32 %arg2_r_2_loc_load" [d5.cpp:90]   --->   Operation 298 'zext' 'zext_ln90_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 299 '%mul_ln90_5 = mul i64 %zext_ln90_1, i64 %zext_ln50_11'
ST_23 : Operation 299 [1/1] (2.10ns)   --->   "%mul_ln90_5 = mul i64 %zext_ln90_1, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 299 'mul' 'mul_ln90_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 300 '%mul_ln90_7 = mul i64 %conv36, i64 %zext_ln90_7'
ST_23 : Operation 300 [1/1] (2.10ns)   --->   "%mul_ln90_7 = mul i64 %conv36, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 300 'mul' 'mul_ln90_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln90_13 = zext i32 %arg1_r_2_loc_load" [d5.cpp:90]   --->   Operation 301 'zext' 'zext_ln90_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln90_14 = zext i32 %arg1_r_1_loc_load" [d5.cpp:90]   --->   Operation 302 'zext' 'zext_ln90_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i32 %arg1_r_1_loc_load" [d5.cpp:11]   --->   Operation 303 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 304 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_120_17, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i64 %add245950_loc"   --->   Operation 304 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln90_23 = zext i32 %arg2_r_7_loc_load" [d5.cpp:90]   --->   Operation 305 'zext' 'zext_ln90_23' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 306 '%mul_ln90_13 = mul i64 %zext_ln90_15, i64 %zext_ln50_12'
ST_23 : Operation 306 [1/1] (2.10ns)   --->   "%mul_ln90_13 = mul i64 %zext_ln90_15, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 306 'mul' 'mul_ln90_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 307 '%mul_ln90_14 = mul i64 %zext_ln90, i64 %zext_ln90_7'
ST_23 : Operation 307 [1/1] (2.10ns)   --->   "%mul_ln90_14 = mul i64 %zext_ln90, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 307 'mul' 'mul_ln90_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 308 '%mul_ln90_15 = mul i64 %zext_ln50_6, i64 %zext_ln90_8'
ST_23 : Operation 308 [1/1] (2.10ns)   --->   "%mul_ln90_15 = mul i64 %zext_ln50_6, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 308 'mul' 'mul_ln90_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 309 '%mul_ln90_16 = mul i64 %zext_ln50_5, i64 %zext_ln90_9'
ST_23 : Operation 309 [1/1] (2.10ns)   --->   "%mul_ln90_16 = mul i64 %zext_ln50_5, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 309 'mul' 'mul_ln90_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 310 '%mul_ln90_22 = mul i64 %zext_ln90_2, i64 %zext_ln50_7'
ST_23 : Operation 310 [1/1] (2.10ns)   --->   "%mul_ln90_22 = mul i64 %zext_ln90_2, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 310 'mul' 'mul_ln90_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 311 '%mul_ln90_25 = mul i64 %zext_ln90, i64 %zext_ln50_10'
ST_23 : Operation 311 [1/1] (2.10ns)   --->   "%mul_ln90_25 = mul i64 %zext_ln90, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 311 'mul' 'mul_ln90_25' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 312 '%mul_ln90_26 = mul i64 %zext_ln50_6, i64 %zext_ln50_11'
ST_23 : Operation 312 [1/1] (2.10ns)   --->   "%mul_ln90_26 = mul i64 %zext_ln50_6, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 312 'mul' 'mul_ln90_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 313 '%mul_ln90_31 = mul i64 %conv36, i64 %zext_ln90_10'
ST_23 : Operation 313 [1/1] (2.10ns)   --->   "%mul_ln90_31 = mul i64 %conv36, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 313 'mul' 'mul_ln90_31' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 314 [1/1] (1.08ns)   --->   "%add_ln50_9 = add i64 %mul_ln50_11, i64 %mul_ln50_12" [d5.cpp:50]   --->   Operation 314 'add' 'add_ln50_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 315 '%mul_ln90_32 = mul i64 %zext_ln90_3, i64 %zext_ln50'
ST_23 : Operation 315 [1/1] (2.10ns)   --->   "%mul_ln90_32 = mul i64 %zext_ln90_3, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 315 'mul' 'mul_ln90_32' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 316 '%mul_ln90_33 = mul i64 %zext_ln90_15, i64 %zext_ln50_7'
ST_23 : Operation 316 [1/1] (2.10ns)   --->   "%mul_ln90_33 = mul i64 %zext_ln90_15, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 316 'mul' 'mul_ln90_33' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 317 '%mul_ln90_34 = mul i64 %zext_ln90_3, i64 %zext_ln50_7'
ST_23 : Operation 317 [1/1] (2.10ns)   --->   "%mul_ln90_34 = mul i64 %zext_ln90_3, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 317 'mul' 'mul_ln90_34' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 318 '%mul_ln90_35 = mul i64 %zext_ln90, i64 %zext_ln50_8'
ST_23 : Operation 318 [1/1] (2.10ns)   --->   "%mul_ln90_35 = mul i64 %zext_ln90, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 318 'mul' 'mul_ln90_35' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 319 '%mul_ln90_37 = mul i64 %zext_ln50_6, i64 %zext_ln50_9'
ST_23 : Operation 319 [1/1] (2.10ns)   --->   "%mul_ln90_37 = mul i64 %zext_ln50_6, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 319 'mul' 'mul_ln90_37' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 320 '%mul_ln90_39 = mul i64 %zext_ln50_5, i64 %zext_ln50_10'
ST_23 : Operation 320 [1/1] (2.10ns)   --->   "%mul_ln90_39 = mul i64 %zext_ln50_5, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 320 'mul' 'mul_ln90_39' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 321 '%mul_ln90_41 = mul i64 %zext_ln50_4, i64 %zext_ln50_11'
ST_23 : Operation 321 [1/1] (2.10ns)   --->   "%mul_ln90_41 = mul i64 %zext_ln50_4, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 321 'mul' 'mul_ln90_41' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 322 '%mul_ln90_43 = mul i64 %zext_ln50_3, i64 %zext_ln50_12'
ST_23 : Operation 322 [1/1] (2.10ns)   --->   "%mul_ln90_43 = mul i64 %zext_ln50_3, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 322 'mul' 'mul_ln90_43' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 323 '%mul_ln90_52 = mul i64 %conv36, i64 %zext_ln90_12'
ST_23 : Operation 323 [1/1] (2.10ns)   --->   "%mul_ln90_52 = mul i64 %conv36, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 323 'mul' 'mul_ln90_52' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 324 '%mul_ln90_53 = mul i64 %zext_ln90_1, i64 %zext_ln50'
ST_23 : Operation 324 [1/1] (2.10ns)   --->   "%mul_ln90_53 = mul i64 %zext_ln90_1, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 324 'mul' 'mul_ln90_53' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 325 '%mul_ln90_54 = mul i64 %zext_ln90_2, i64 %zext_ln50'
ST_23 : Operation 325 [1/1] (2.10ns)   --->   "%mul_ln90_54 = mul i64 %zext_ln90_2, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 325 'mul' 'mul_ln90_54' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 326 '%mul_ln90_55 = mul i64 %zext_ln90_4, i64 %zext_ln50'
ST_23 : Operation 326 [1/1] (2.10ns)   --->   "%mul_ln90_55 = mul i64 %zext_ln90_4, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 326 'mul' 'mul_ln90_55' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 327 '%mul_ln90_56 = mul i64 %zext_ln90_5, i64 %zext_ln50'
ST_23 : Operation 327 [1/1] (2.10ns)   --->   "%mul_ln90_56 = mul i64 %zext_ln90_5, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 327 'mul' 'mul_ln90_56' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 328 '%mul_ln90_58 = mul i64 %zext_ln90_1, i64 %zext_ln50_7'
ST_23 : Operation 328 [1/1] (2.10ns)   --->   "%mul_ln90_58 = mul i64 %zext_ln90_1, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 328 'mul' 'mul_ln90_58' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 329 '%mul_ln90_59 = mul i64 %zext_ln90_4, i64 %zext_ln50_7'
ST_23 : Operation 329 [1/1] (2.10ns)   --->   "%mul_ln90_59 = mul i64 %zext_ln90_4, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 329 'mul' 'mul_ln90_59' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 330 '%mul_ln90_61 = mul i64 %zext_ln90_15, i64 %zext_ln50_8'
ST_23 : Operation 330 [1/1] (2.10ns)   --->   "%mul_ln90_61 = mul i64 %zext_ln90_15, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 330 'mul' 'mul_ln90_61' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 331 '%mul_ln90_64 = mul i64 %zext_ln90, i64 %zext_ln50_9'
ST_23 : Operation 331 [1/1] (2.10ns)   --->   "%mul_ln90_64 = mul i64 %zext_ln90, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 331 'mul' 'mul_ln90_64' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 332 '%mul_ln90_67 = mul i64 %zext_ln50_6, i64 %zext_ln50_10'
ST_23 : Operation 332 [1/1] (2.10ns)   --->   "%mul_ln90_67 = mul i64 %zext_ln50_6, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 332 'mul' 'mul_ln90_67' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 333 '%mul_ln90_76 = mul i64 %zext_ln50_3, i64 %zext_ln90_7'
ST_23 : Operation 333 [1/1] (2.10ns)   --->   "%mul_ln90_76 = mul i64 %zext_ln50_3, i64 %zext_ln90_7" [d5.cpp:90]   --->   Operation 333 'mul' 'mul_ln90_76' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 334 '%mul_ln90_83 = mul i64 %zext_ln50_4, i64 %zext_ln90_9'
ST_23 : Operation 334 [1/1] (2.10ns)   --->   "%mul_ln90_83 = mul i64 %zext_ln50_4, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 334 'mul' 'mul_ln90_83' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 335 '%mul_ln90_86 = mul i64 %conv36, i64 %zext_ln90_11'
ST_23 : Operation 335 [1/1] (2.10ns)   --->   "%mul_ln90_86 = mul i64 %conv36, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 335 'mul' 'mul_ln90_86' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 336 '%mul_ln90_89 = mul i64 %conv36, i64 %zext_ln90_13'
ST_23 : Operation 336 [1/1] (2.10ns)   --->   "%mul_ln90_89 = mul i64 %conv36, i64 %zext_ln90_13" [d5.cpp:90]   --->   Operation 336 'mul' 'mul_ln90_89' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %arg2_r_15_loc_load, i1 0" [d5.cpp:90]   --->   Operation 337 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln90_cast = zext i33 %shl_ln" [d5.cpp:90]   --->   Operation 338 'zext' 'shl_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 339 [1/1] (1.01ns)   --->   "%tmp = add i34 %shl_ln90_cast, i34 %zext_ln90_23" [d5.cpp:90]   --->   Operation 339 'add' 'tmp' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_cast = zext i34 %tmp" [d5.cpp:90]   --->   Operation 340 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 341 [1/1] (3.41ns)   --->   "%tmp2 = mul i64 %tmp_cast, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 341 'mul' 'tmp2' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_2 = add i64 %add_ln113_1, i64 %add_ln113" [d5.cpp:113]   --->   Operation 342 'add' 'add_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 343 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_6 = add i64 %add_ln113_5, i64 %add_ln113_2" [d5.cpp:113]   --->   Operation 343 'add' 'add_ln113_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 344 [1/1] (1.08ns)   --->   "%arr_37 = add i64 %tmp2, i64 %add_ln113_6" [d5.cpp:113]   --->   Operation 344 'add' 'arr_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln90_24 = zext i33 %add_ln90" [d5.cpp:90]   --->   Operation 345 'zext' 'zext_ln90_24' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.67ns)   --->   Input mux for Operation 346 '%mul_ln90_90 = mul i64 %zext_ln90_24, i64 %conv36'
ST_23 : Operation 346 [1/1] (2.74ns)   --->   "%mul_ln90_90 = mul i64 %zext_ln90_24, i64 %conv36" [d5.cpp:90]   --->   Operation 346 'mul' 'mul_ln90_90' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143 = add i64 %mul_ln90_53, i64 %mul_ln90_35" [d5.cpp:143]   --->   Operation 347 'add' 'add_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 348 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_1 = add i64 %add_ln143, i64 %mul_ln90_33" [d5.cpp:143]   --->   Operation 348 'add' 'add_ln143_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_2 = add i64 %mul_ln90_39, i64 %mul_ln90_41" [d5.cpp:143]   --->   Operation 349 'add' 'add_ln143_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 350 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_3 = add i64 %add_ln143_2, i64 %mul_ln90_37" [d5.cpp:143]   --->   Operation 350 'add' 'add_ln143_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_4 = add i64 %add_ln143_3, i64 %add_ln143_1" [d5.cpp:143]   --->   Operation 351 'add' 'add_ln143_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 352 [1/1] (1.08ns)   --->   "%add_ln143_5 = add i64 %mul_ln90_45, i64 %mul_ln50_12" [d5.cpp:143]   --->   Operation 352 'add' 'add_ln143_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_6 = add i64 %add_ln143_5, i64 %mul_ln90_43" [d5.cpp:143]   --->   Operation 353 'add' 'add_ln143_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_7 = add i64 %mul_ln90_90, i64 %add_ln50_9" [d5.cpp:143]   --->   Operation 354 'add' 'add_ln143_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 355 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_8 = add i64 %add_ln143_7, i64 %mul_ln90_47" [d5.cpp:143]   --->   Operation 355 'add' 'add_ln143_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 356 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_9 = add i64 %add_ln143_8, i64 %add_ln143_6" [d5.cpp:143]   --->   Operation 356 'add' 'add_ln143_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 357 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_26 = add i64 %add_ln143_9, i64 %add_ln143_4" [d5.cpp:143]   --->   Operation 357 'add' 'arr_26' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln90_25 = zext i33 %add_ln90_1" [d5.cpp:90]   --->   Operation 358 'zext' 'zext_ln90_25' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.67ns)   --->   Input mux for Operation 359 '%mul_ln90_91 = mul i64 %zext_ln90_25, i64 %conv36'
ST_23 : Operation 359 [1/1] (2.74ns)   --->   "%mul_ln90_91 = mul i64 %zext_ln90_25, i64 %conv36" [d5.cpp:90]   --->   Operation 359 'mul' 'mul_ln90_91' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_11 = add i64 %mul_ln90_54, i64 %mul_ln90_61" [d5.cpp:143]   --->   Operation 360 'add' 'add_ln143_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 361 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_12 = add i64 %add_ln143_11, i64 %mul_ln90_58" [d5.cpp:143]   --->   Operation 361 'add' 'add_ln143_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_13 = add i64 %mul_ln90_64, i64 %mul_ln90_67" [d5.cpp:143]   --->   Operation 362 'add' 'add_ln143_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 363 [1/1] (1.08ns)   --->   "%add_ln143_14 = add i64 %mul_ln90_70, i64 %mul_ln90_73" [d5.cpp:143]   --->   Operation 363 'add' 'add_ln143_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 364 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_15 = add i64 %add_ln143_14, i64 %add_ln143_13" [d5.cpp:143]   --->   Operation 364 'add' 'add_ln143_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_16 = add i64 %add_ln143_15, i64 %add_ln143_12" [d5.cpp:143]   --->   Operation 365 'add' 'add_ln143_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 366 '%mul_ln143 = mul i64 %zext_ln50_2, i64 %zext_ln143'
ST_23 : Operation 366 [1/1] (2.64ns)   --->   "%mul_ln143 = mul i64 %zext_ln50_2, i64 %zext_ln143" [d5.cpp:143]   --->   Operation 366 'mul' 'mul_ln143' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_19 = add i64 %mul_ln143, i64 %mul_ln90_76" [d5.cpp:143]   --->   Operation 367 'add' 'add_ln143_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 368 '%mul_ln143_1 = mul i64 %zext_ln50_1, i64 %zext_ln90_24'
ST_23 : Operation 368 [1/1] (2.64ns)   --->   "%mul_ln143_1 = mul i64 %zext_ln50_1, i64 %zext_ln90_24" [d5.cpp:143]   --->   Operation 368 'mul' 'mul_ln143_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_20 = add i64 %mul_ln90_91, i64 %add_ln50_16" [d5.cpp:143]   --->   Operation 369 'add' 'add_ln143_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 370 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_21 = add i64 %add_ln143_20, i64 %mul_ln143_1" [d5.cpp:143]   --->   Operation 370 'add' 'add_ln143_21' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 371 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_22 = add i64 %add_ln143_21, i64 %add_ln143_19" [d5.cpp:143]   --->   Operation 371 'add' 'add_ln143_22' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 372 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_27 = add i64 %add_ln143_22, i64 %add_ln143_16" [d5.cpp:143]   --->   Operation 372 'add' 'arr_27' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln90_26 = zext i33 %add_ln90_2" [d5.cpp:90]   --->   Operation 373 'zext' 'zext_ln90_26' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.67ns)   --->   Input mux for Operation 374 '%mul_ln90_92 = mul i64 %zext_ln90_26, i64 %conv36'
ST_23 : Operation 374 [1/1] (2.74ns)   --->   "%mul_ln90_92 = mul i64 %zext_ln90_26, i64 %conv36" [d5.cpp:90]   --->   Operation 374 'mul' 'mul_ln90_92' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_24 = add i64 %mul_ln90_22, i64 %mul_ln90_32" [d5.cpp:143]   --->   Operation 375 'add' 'add_ln143_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 376 [1/1] (1.08ns)   --->   "%add_ln143_25 = add i64 %mul_ln90_23, i64 %mul_ln90_24" [d5.cpp:143]   --->   Operation 376 'add' 'add_ln143_25' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 377 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_26 = add i64 %add_ln143_25, i64 %add_ln143_24" [d5.cpp:143]   --->   Operation 377 'add' 'add_ln143_26' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_27 = add i64 %mul_ln90_25, i64 %mul_ln90_26" [d5.cpp:143]   --->   Operation 378 'add' 'add_ln143_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 379 [1/1] (1.08ns)   --->   "%add_ln143_28 = add i64 %mul_ln90_27, i64 %mul_ln90_28" [d5.cpp:143]   --->   Operation 379 'add' 'add_ln143_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 380 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_29 = add i64 %add_ln143_28, i64 %add_ln143_27" [d5.cpp:143]   --->   Operation 380 'add' 'add_ln143_29' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_30 = add i64 %add_ln143_29, i64 %add_ln143_26" [d5.cpp:143]   --->   Operation 381 'add' 'add_ln143_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 382 '%mul_ln143_2 = mul i64 %zext_ln50_3, i64 %zext_ln143'
ST_23 : Operation 382 [1/1] (2.64ns)   --->   "%mul_ln143_2 = mul i64 %zext_ln50_3, i64 %zext_ln143" [d5.cpp:143]   --->   Operation 382 'mul' 'mul_ln143_2' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 383 '%mul_ln143_3 = mul i64 %zext_ln50_2, i64 %zext_ln90_24'
ST_23 : Operation 383 [1/1] (2.64ns)   --->   "%mul_ln143_3 = mul i64 %zext_ln50_2, i64 %zext_ln90_24" [d5.cpp:143]   --->   Operation 383 'mul' 'mul_ln143_3' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_31 = add i64 %mul_ln143_3, i64 %mul_ln143_2" [d5.cpp:143]   --->   Operation 384 'add' 'add_ln143_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 385 '%mul_ln143_4 = mul i64 %zext_ln50_1, i64 %zext_ln90_25'
ST_23 : Operation 385 [1/1] (2.64ns)   --->   "%mul_ln143_4 = mul i64 %zext_ln50_1, i64 %zext_ln90_25" [d5.cpp:143]   --->   Operation 385 'mul' 'mul_ln143_4' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_32 = add i64 %mul_ln90_92, i64 %add_ln50_8" [d5.cpp:143]   --->   Operation 386 'add' 'add_ln143_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 387 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_33 = add i64 %add_ln143_32, i64 %mul_ln143_4" [d5.cpp:143]   --->   Operation 387 'add' 'add_ln143_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 388 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_34 = add i64 %add_ln143_33, i64 %add_ln143_31" [d5.cpp:143]   --->   Operation 388 'add' 'add_ln143_34' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 389 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_28 = add i64 %add_ln143_34, i64 %add_ln143_30" [d5.cpp:143]   --->   Operation 389 'add' 'arr_28' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_36 = add i64 %mul_ln90_34, i64 %mul_ln90_55" [d5.cpp:143]   --->   Operation 390 'add' 'add_ln143_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 391 [1/1] (1.08ns)   --->   "%add_ln143_37 = add i64 %mul_ln90_36, i64 %mul_ln90_38" [d5.cpp:143]   --->   Operation 391 'add' 'add_ln143_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 392 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_38 = add i64 %add_ln143_37, i64 %add_ln143_36" [d5.cpp:143]   --->   Operation 392 'add' 'add_ln143_38' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_43 = add i64 %add_ln143_42, i64 %add_ln143_38" [d5.cpp:143]   --->   Operation 393 'add' 'add_ln143_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_46 = add i64 %add_ln143_45, i64 %add_ln143_44" [d5.cpp:143]   --->   Operation 394 'add' 'add_ln143_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_47 = add i64 %mul_ln90_50, i64 %mul_ln50_23" [d5.cpp:143]   --->   Operation 395 'add' 'add_ln143_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_48 = add i64 %mul_ln90_93, i64 %add_ln50_20" [d5.cpp:143]   --->   Operation 396 'add' 'add_ln143_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 397 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_49 = add i64 %add_ln143_48, i64 %mul_ln90_51" [d5.cpp:143]   --->   Operation 397 'add' 'add_ln143_49' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 398 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_50 = add i64 %add_ln143_49, i64 %add_ln143_47" [d5.cpp:143]   --->   Operation 398 'add' 'add_ln143_50' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 399 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_51 = add i64 %add_ln143_50, i64 %add_ln143_46" [d5.cpp:143]   --->   Operation 399 'add' 'add_ln143_51' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 400 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_29 = add i64 %add_ln143_51, i64 %add_ln143_43" [d5.cpp:143]   --->   Operation 400 'add' 'arr_29' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_53 = add i64 %mul_ln90_59, i64 %mul_ln90_56" [d5.cpp:143]   --->   Operation 401 'add' 'add_ln143_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_54 = add i64 %mul_ln90_65, i64 %mul_ln90_68" [d5.cpp:143]   --->   Operation 402 'add' 'add_ln143_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 403 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_55 = add i64 %add_ln143_54, i64 %mul_ln90_62" [d5.cpp:143]   --->   Operation 403 'add' 'add_ln143_55' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 404 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_56 = add i64 %add_ln143_55, i64 %add_ln143_53" [d5.cpp:143]   --->   Operation 404 'add' 'add_ln143_56' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_60 = add i64 %add_ln143_59, i64 %add_ln143_56" [d5.cpp:143]   --->   Operation 405 'add' 'add_ln143_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.77ns)   --->   Input mux for Operation 406 '%mul_ln143_6 = mul i64 %zext_ln50_4, i64 %zext_ln90_24'
ST_23 : Operation 406 [1/1] (2.64ns)   --->   "%mul_ln143_6 = mul i64 %zext_ln50_4, i64 %zext_ln90_24" [d5.cpp:143]   --->   Operation 406 'mul' 'mul_ln143_6' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_63 = add i64 %add_ln143_62, i64 %mul_ln143_6" [d5.cpp:143]   --->   Operation 407 'add' 'add_ln143_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_64 = add i64 %mul_ln90_87, i64 %mul_ln50_16" [d5.cpp:143]   --->   Operation 408 'add' 'add_ln143_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_65 = add i64 %mul_ln90_94, i64 %add_ln50_14" [d5.cpp:143]   --->   Operation 409 'add' 'add_ln143_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 410 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_66 = add i64 %add_ln143_65, i64 %mul_ln90_88" [d5.cpp:143]   --->   Operation 410 'add' 'add_ln143_66' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 411 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_67 = add i64 %add_ln143_66, i64 %add_ln143_64" [d5.cpp:143]   --->   Operation 411 'add' 'add_ln143_67' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 412 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_68 = add i64 %add_ln143_67, i64 %add_ln143_63" [d5.cpp:143]   --->   Operation 412 'add' 'add_ln143_68' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 413 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_30 = add i64 %add_ln143_68, i64 %add_ln143_60" [d5.cpp:143]   --->   Operation 413 'add' 'arr_30' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 414 [2/2] (0.42ns)   --->   "%call_ln143 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %arr_30, i64 %arr_29, i64 %arr_28, i64 %arr_27, i64 %arr_26, i64 %arr_37, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_9_loc_load, i64 %add346_190_2943_loc, i64 %add346_190_1942_loc, i64 %add346_190941_loc, i64 %add346_2118940_loc, i64 %add346_1104939_loc, i64 %add346938_loc" [d5.cpp:143]   --->   Operation 414 'call' 'call_ln143' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 415 [1/1] (1.01ns)   --->   "%add_ln90_6 = add i33 %zext_ln50_20, i33 %zext_ln11" [d5.cpp:90]   --->   Operation 415 'add' 'add_ln90_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln90_30 = zext i33 %add_ln90_6" [d5.cpp:90]   --->   Operation 416 'zext' 'zext_ln90_30' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.67ns)   --->   Input mux for Operation 417 '%mul_ln90_97 = mul i64 %zext_ln90_30, i64 %conv36'
ST_23 : Operation 417 [1/1] (2.74ns)   --->   "%mul_ln90_97 = mul i64 %zext_ln90_30, i64 %conv36" [d5.cpp:90]   --->   Operation 417 'mul' 'mul_ln90_97' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_81 = add i64 %mul_ln90_5, i64 %mul_ln90_14" [d5.cpp:143]   --->   Operation 418 'add' 'add_ln143_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 419 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_82 = add i64 %add_ln143_81, i64 %mul_ln90_13" [d5.cpp:143]   --->   Operation 419 'add' 'add_ln143_82' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_83 = add i64 %mul_ln50, i64 %mul_ln90_97" [d5.cpp:143]   --->   Operation 420 'add' 'add_ln143_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 421 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_84 = add i64 %add_ln143_83, i64 %mul_ln90_15" [d5.cpp:143]   --->   Operation 421 'add' 'add_ln143_84' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln143_4 = trunc i64 %add_ln143_82" [d5.cpp:143]   --->   Operation 422 'trunc' 'trunc_ln143_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln143_5 = trunc i64 %add_ln143_84" [d5.cpp:143]   --->   Operation 423 'trunc' 'trunc_ln143_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 424 [1/1] (1.08ns)   --->   "%add_ln143_85 = add i64 %add_ln143_84, i64 %add_ln143_82" [d5.cpp:143]   --->   Operation 424 'add' 'add_ln143_85' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 425 [1/1] (0.97ns)   --->   "%add_ln143_87 = add i28 %trunc_ln143_5, i28 %trunc_ln143_4" [d5.cpp:143]   --->   Operation 425 'add' 'add_ln143_87' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i32 %arg1_r_loc_load" [d5.cpp:184]   --->   Operation 426 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 427 '%mul_ln191_1 = mul i64 %zext_ln90_1, i64 %zext_ln90_14'
ST_23 : Operation 427 [1/1] (2.10ns)   --->   "%mul_ln191_1 = mul i64 %zext_ln90_1, i64 %zext_ln90_14" [d5.cpp:191]   --->   Operation 427 'mul' 'mul_ln191_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 428 '%mul_ln191_2 = mul i64 %zext_ln90_2, i64 %zext_ln90_13'
ST_23 : Operation 428 [1/1] (2.10ns)   --->   "%mul_ln191_2 = mul i64 %zext_ln90_2, i64 %zext_ln90_13" [d5.cpp:191]   --->   Operation 428 'mul' 'mul_ln191_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 429 '%mul_ln191_4 = mul i64 %zext_ln90_4, i64 %zext_ln90_11'
ST_23 : Operation 429 [1/1] (2.10ns)   --->   "%mul_ln191_4 = mul i64 %zext_ln90_4, i64 %zext_ln90_11" [d5.cpp:191]   --->   Operation 429 'mul' 'mul_ln191_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 430 [1/1] (1.08ns)   --->   "%add_ln191_12 = add i64 %mul_ln191_4, i64 %mul_ln191_1" [d5.cpp:191]   --->   Operation 430 'add' 'add_ln191_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 431 [1/1] (1.08ns)   --->   "%add_ln191_13 = add i64 %mul_ln191_2, i64 %mul_ln90_7" [d5.cpp:191]   --->   Operation 431 'add' 'add_ln191_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln191_6 = trunc i64 %add_ln191_12" [d5.cpp:191]   --->   Operation 432 'trunc' 'trunc_ln191_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln191_7 = trunc i64 %add_ln191_13" [d5.cpp:191]   --->   Operation 433 'trunc' 'trunc_ln191_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 434 [1/1] (1.08ns)   --->   "%add_ln191_14 = add i64 %add_ln191_13, i64 %add_ln191_12" [d5.cpp:191]   --->   Operation 434 'add' 'add_ln191_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 435 [1/1] (0.97ns)   --->   "%add_ln191_16 = add i28 %trunc_ln191_7, i28 %trunc_ln191_6" [d5.cpp:191]   --->   Operation 435 'add' 'add_ln191_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 436 '%mul_ln194_1 = mul i64 %zext_ln90_4, i64 %zext_ln90_14'
ST_23 : Operation 436 [1/1] (2.10ns)   --->   "%mul_ln194_1 = mul i64 %zext_ln90_4, i64 %zext_ln90_14" [d5.cpp:194]   --->   Operation 436 'mul' 'mul_ln194_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 437 '%mul_ln195 = mul i64 %zext_ln90_4, i64 %zext_ln184'
ST_23 : Operation 437 [1/1] (2.10ns)   --->   "%mul_ln195 = mul i64 %zext_ln90_4, i64 %zext_ln184" [d5.cpp:195]   --->   Operation 437 'mul' 'mul_ln195' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 438 [1/1] (1.08ns)   --->   "%add_ln90_10 = add i64 %mul_ln90_14, i64 %mul_ln90_13" [d5.cpp:90]   --->   Operation 438 'add' 'add_ln90_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 439 [1/1] (1.08ns)   --->   "%add_ln90_11 = add i64 %mul_ln90_16, i64 %mul_ln90_15" [d5.cpp:90]   --->   Operation 439 'add' 'add_ln90_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln90_2 = trunc i64 %add_ln90_10" [d5.cpp:90]   --->   Operation 440 'trunc' 'trunc_ln90_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln90_3 = trunc i64 %add_ln90_11" [d5.cpp:90]   --->   Operation 441 'trunc' 'trunc_ln90_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 442 [1/1] (1.08ns)   --->   "%add_ln90_12 = add i64 %add_ln90_11, i64 %add_ln90_10" [d5.cpp:90]   --->   Operation 442 'add' 'add_ln90_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 443 [1/1] (0.97ns)   --->   "%add_ln90_14 = add i28 %trunc_ln90_3, i28 %trunc_ln90_2" [d5.cpp:90]   --->   Operation 443 'add' 'add_ln90_14' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 444 [1/1] (1.08ns)   --->   "%add_ln197_1 = add i64 %mul_ln90_87, i64 %mul_ln90_88" [d5.cpp:197]   --->   Operation 444 'add' 'add_ln197_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 445 [1/1] (1.08ns)   --->   "%add_ln197_2 = add i64 %mul_ln90_85, i64 %mul_ln90_83" [d5.cpp:197]   --->   Operation 445 'add' 'add_ln197_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i64 %add_ln197_1" [d5.cpp:197]   --->   Operation 446 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i64 %add_ln197_2" [d5.cpp:197]   --->   Operation 447 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_3 = add i64 %add_ln197_2, i64 %add_ln197_1" [d5.cpp:197]   --->   Operation 448 'add' 'add_ln197_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_6 = add i28 %trunc_ln197_1, i28 %trunc_ln197" [d5.cpp:197]   --->   Operation 449 'add' 'add_ln197_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 450 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln197_8 = add i64 %add_ln197_5, i64 %add_ln197_3" [d5.cpp:197]   --->   Operation 450 'add' 'add_ln197_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 451 [1/1] (1.08ns)   --->   "%add_ln197_12 = add i64 %mul_ln90_59, i64 %mul_ln90_68" [d5.cpp:197]   --->   Operation 451 'add' 'add_ln197_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 452 [1/1] (1.08ns)   --->   "%add_ln197_13 = add i64 %mul_ln90_65, i64 %mul_ln90_89" [d5.cpp:197]   --->   Operation 452 'add' 'add_ln197_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln197_6 = trunc i64 %add_ln197_12" [d5.cpp:197]   --->   Operation 453 'trunc' 'trunc_ln197_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln197_7 = trunc i64 %add_ln197_13" [d5.cpp:197]   --->   Operation 454 'trunc' 'trunc_ln197_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 455 [1/1] (1.08ns)   --->   "%add_ln197_14 = add i64 %add_ln197_13, i64 %add_ln197_12" [d5.cpp:197]   --->   Operation 455 'add' 'add_ln197_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 456 [1/1] (0.97ns)   --->   "%add_ln197_16 = add i28 %trunc_ln197_7, i28 %trunc_ln197_6" [d5.cpp:197]   --->   Operation 456 'add' 'add_ln197_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 457 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln197_18 = add i28 %add_ln197_7, i28 %add_ln197_6" [d5.cpp:197]   --->   Operation 457 'add' 'add_ln197_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 458 [1/1] (1.08ns)   --->   "%add_ln196 = add i64 %mul_ln90_50, i64 %mul_ln90_51" [d5.cpp:196]   --->   Operation 458 'add' 'add_ln196' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %add_ln196" [d5.cpp:196]   --->   Operation 459 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_3 = add i64 %add_ln196_2, i64 %add_ln196" [d5.cpp:196]   --->   Operation 460 'add' 'add_ln196_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_6 = add i28 %trunc_ln196_1, i28 %trunc_ln196" [d5.cpp:196]   --->   Operation 461 'add' 'add_ln196_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 462 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_8 = add i64 %add_ln196_5, i64 %add_ln196_3" [d5.cpp:196]   --->   Operation 462 'add' 'add_ln196_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 463 [1/1] (1.08ns)   --->   "%add_ln196_12 = add i64 %mul_ln90_55, i64 %mul_ln90_38" [d5.cpp:196]   --->   Operation 463 'add' 'add_ln196_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 464 [1/1] (1.08ns)   --->   "%add_ln196_13 = add i64 %mul_ln90_36, i64 %mul_ln90_52" [d5.cpp:196]   --->   Operation 464 'add' 'add_ln196_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln196_6 = trunc i64 %add_ln196_12" [d5.cpp:196]   --->   Operation 465 'trunc' 'trunc_ln196_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln196_7 = trunc i64 %add_ln196_13" [d5.cpp:196]   --->   Operation 466 'trunc' 'trunc_ln196_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 467 [1/1] (1.08ns)   --->   "%add_ln196_14 = add i64 %add_ln196_13, i64 %add_ln196_12" [d5.cpp:196]   --->   Operation 467 'add' 'add_ln196_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 468 [1/1] (0.97ns)   --->   "%add_ln196_16 = add i28 %trunc_ln196_7, i28 %trunc_ln196_6" [d5.cpp:196]   --->   Operation 468 'add' 'add_ln196_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 469 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln196_18 = add i28 %add_ln196_7, i28 %add_ln196_6" [d5.cpp:196]   --->   Operation 469 'add' 'add_ln196_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 470 [1/1] (1.08ns)   --->   "%add_ln195_4 = add i64 %mul_ln90_25, i64 %mul_ln90_24" [d5.cpp:195]   --->   Operation 470 'add' 'add_ln195_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 471 [1/1] (1.08ns)   --->   "%add_ln195_5 = add i64 %mul_ln90_27, i64 %mul_ln90_26" [d5.cpp:195]   --->   Operation 471 'add' 'add_ln195_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = trunc i64 %add_ln195_4" [d5.cpp:195]   --->   Operation 472 'trunc' 'trunc_ln195_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln195_3 = trunc i64 %add_ln195_5" [d5.cpp:195]   --->   Operation 473 'trunc' 'trunc_ln195_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 474 [1/1] (1.08ns)   --->   "%add_ln195_6 = add i64 %add_ln195_5, i64 %add_ln195_4" [d5.cpp:195]   --->   Operation 474 'add' 'add_ln195_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 475 [1/1] (0.97ns)   --->   "%add_ln195_8 = add i28 %trunc_ln195_3, i28 %trunc_ln195_2" [d5.cpp:195]   --->   Operation 475 'add' 'add_ln195_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 476 [1/1] (1.08ns)   --->   "%add_ln195_13 = add i64 %mul_ln195, i64 %mul_ln90_23" [d5.cpp:195]   --->   Operation 476 'add' 'add_ln195_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 477 [1/1] (1.08ns)   --->   "%add_ln195_14 = add i64 %mul_ln90_22, i64 %mul_ln90_86" [d5.cpp:195]   --->   Operation 477 'add' 'add_ln195_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln195_6 = trunc i64 %add_ln195_13" [d5.cpp:195]   --->   Operation 478 'trunc' 'trunc_ln195_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln195_7 = trunc i64 %add_ln195_14" [d5.cpp:195]   --->   Operation 479 'trunc' 'trunc_ln195_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 480 [1/1] (1.08ns)   --->   "%add_ln195_15 = add i64 %add_ln195_14, i64 %add_ln195_13" [d5.cpp:195]   --->   Operation 480 'add' 'add_ln195_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 481 [1/1] (0.97ns)   --->   "%add_ln195_17 = add i28 %trunc_ln195_7, i28 %trunc_ln195_6" [d5.cpp:195]   --->   Operation 481 'add' 'add_ln195_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 482 [1/1] (1.08ns)   --->   "%add_ln194_1 = add i64 %mul_ln90_76, i64 %mul_ln90_73" [d5.cpp:194]   --->   Operation 482 'add' 'add_ln194_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i64 %add_ln194_1" [d5.cpp:194]   --->   Operation 483 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 484 [1/1] (1.08ns)   --->   "%add_ln194_4 = add i64 %mul_ln90_64, i64 %mul_ln90_61" [d5.cpp:194]   --->   Operation 484 'add' 'add_ln194_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 485 [1/1] (1.08ns)   --->   "%add_ln194_5 = add i64 %mul_ln90_70, i64 %mul_ln90_67" [d5.cpp:194]   --->   Operation 485 'add' 'add_ln194_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln194_2 = trunc i64 %add_ln194_4" [d5.cpp:194]   --->   Operation 486 'trunc' 'trunc_ln194_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln194_3 = trunc i64 %add_ln194_5" [d5.cpp:194]   --->   Operation 487 'trunc' 'trunc_ln194_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 488 [1/1] (1.08ns)   --->   "%add_ln194_6 = add i64 %add_ln194_5, i64 %add_ln194_4" [d5.cpp:194]   --->   Operation 488 'add' 'add_ln194_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 489 [1/1] (0.97ns)   --->   "%add_ln194_8 = add i28 %trunc_ln194_3, i28 %trunc_ln194_2" [d5.cpp:194]   --->   Operation 489 'add' 'add_ln194_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 490 [1/1] (1.08ns)   --->   "%add_ln194_13 = add i64 %mul_ln194_1, i64 %mul_ln90_58" [d5.cpp:194]   --->   Operation 490 'add' 'add_ln194_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 491 [1/1] (1.08ns)   --->   "%add_ln194_14 = add i64 %mul_ln90_54, i64 %mul_ln90_31" [d5.cpp:194]   --->   Operation 491 'add' 'add_ln194_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln194_6 = trunc i64 %add_ln194_13" [d5.cpp:194]   --->   Operation 492 'trunc' 'trunc_ln194_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln194_7 = trunc i64 %add_ln194_14" [d5.cpp:194]   --->   Operation 493 'trunc' 'trunc_ln194_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 494 [1/1] (1.08ns)   --->   "%add_ln194_15 = add i64 %add_ln194_14, i64 %add_ln194_13" [d5.cpp:194]   --->   Operation 494 'add' 'add_ln194_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 495 [1/1] (0.97ns)   --->   "%add_ln194_17 = add i28 %trunc_ln194_7, i28 %trunc_ln194_6" [d5.cpp:194]   --->   Operation 495 'add' 'add_ln194_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 496 [1/1] (1.08ns)   --->   "%add_ln193 = add i64 %mul_ln90_45, i64 %mul_ln90_47" [d5.cpp:193]   --->   Operation 496 'add' 'add_ln193' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 497 [1/1] (1.08ns)   --->   "%add_ln193_1 = add i64 %mul_ln90_43, i64 %mul_ln90_41" [d5.cpp:193]   --->   Operation 497 'add' 'add_ln193_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %add_ln193" [d5.cpp:193]   --->   Operation 498 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 499 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 500 [1/1] (1.08ns)   --->   "%add_ln193_3 = add i64 %mul_ln90_35, i64 %mul_ln90_33" [d5.cpp:193]   --->   Operation 500 'add' 'add_ln193_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 501 [1/1] (1.08ns)   --->   "%add_ln193_5 = add i64 %mul_ln90_39, i64 %mul_ln90_37" [d5.cpp:193]   --->   Operation 501 'add' 'add_ln193_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 502 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i64 %add_ln193_5" [d5.cpp:193]   --->   Operation 503 'trunc' 'trunc_ln193_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 504 [1/1] (1.08ns)   --->   "%add_ln193_6 = add i64 %add_ln193_5, i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 504 'add' 'add_ln193_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 505 [1/1] (0.97ns)   --->   "%add_ln193_8 = add i28 %trunc_ln193_3, i28 %trunc_ln193_2" [d5.cpp:193]   --->   Operation 505 'add' 'add_ln193_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln193_8 = trunc i64 %add_ln50_9" [d5.cpp:193]   --->   Operation 506 'trunc' 'trunc_ln193_8' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.59>
ST_24 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln50_13 = zext i32 %arg2_r_15_loc_load" [d5.cpp:50]   --->   Operation 507 'zext' 'zext_ln50_13' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 508 '%mul_ln50_1 = mul i64 %zext_ln50_5, i64 %zext_ln50_7'
ST_24 : Operation 508 [1/1] (2.10ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln50_5, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 508 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 509 '%mul_ln50_2 = mul i64 %zext_ln50_4, i64 %zext_ln50_8'
ST_24 : Operation 509 [1/1] (2.10ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln50_4, i64 %zext_ln50_8" [d5.cpp:50]   --->   Operation 509 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 510 '%mul_ln50_3 = mul i64 %zext_ln50_3, i64 %zext_ln50_9'
ST_24 : Operation 510 [1/1] (2.10ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln50_3, i64 %zext_ln50_9" [d5.cpp:50]   --->   Operation 510 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 511 '%mul_ln50_4 = mul i64 %zext_ln50_2, i64 %zext_ln50_10'
ST_24 : Operation 511 [1/1] (2.10ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln50_2, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 511 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 512 '%mul_ln50_5 = mul i64 %zext_ln50_1, i64 %zext_ln50_11'
ST_24 : Operation 512 [1/1] (2.10ns)   --->   "%mul_ln50_5 = mul i64 %zext_ln50_1, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 512 'mul' 'mul_ln50_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50 = add i64 %mul_ln50_5, i64 %mul_ln50_3" [d5.cpp:50]   --->   Operation 513 'add' 'add_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 514 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_1 = add i64 %add_ln50, i64 %mul_ln50_4" [d5.cpp:50]   --->   Operation 514 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_2 = add i64 %mul_ln50_1, i64 %mul_ln50_2" [d5.cpp:50]   --->   Operation 515 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 516 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_4 = add i64 %add_ln50_3, i64 %add_ln50_2" [d5.cpp:50]   --->   Operation 516 'add' 'add_ln50_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %add_ln50_1" [d5.cpp:50]   --->   Operation 517 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %add_ln50_4" [d5.cpp:50]   --->   Operation 518 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 519 [1/1] (1.08ns)   --->   "%add_ln50_5 = add i64 %add_ln50_4, i64 %add_ln50_1" [d5.cpp:50]   --->   Operation 519 'add' 'add_ln50_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln90_6 = zext i32 %arg2_r_1_loc_load" [d5.cpp:90]   --->   Operation 520 'zext' 'zext_ln90_6' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 521 '%mul_ln90 = mul i64 %zext_ln90_6, i64 %zext_ln50'
ST_24 : Operation 521 [1/1] (2.10ns)   --->   "%mul_ln90 = mul i64 %zext_ln90_6, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 521 'mul' 'mul_ln90' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 522 '%mul_ln90_1 = mul i64 %zext_ln90_5, i64 %zext_ln50_7'
ST_24 : Operation 522 [1/1] (2.10ns)   --->   "%mul_ln90_1 = mul i64 %zext_ln90_5, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 522 'mul' 'mul_ln90_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 523 '%mul_ln90_2 = mul i64 %zext_ln90_4, i64 %zext_ln50_8'
ST_24 : Operation 523 [1/1] (2.10ns)   --->   "%mul_ln90_2 = mul i64 %zext_ln90_4, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 523 'mul' 'mul_ln90_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 524 '%mul_ln90_3 = mul i64 %zext_ln90_3, i64 %zext_ln50_9'
ST_24 : Operation 524 [1/1] (2.10ns)   --->   "%mul_ln90_3 = mul i64 %zext_ln90_3, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 524 'mul' 'mul_ln90_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 525 '%mul_ln90_4 = mul i64 %zext_ln90_2, i64 %zext_ln50_10'
ST_24 : Operation 525 [1/1] (2.10ns)   --->   "%mul_ln90_4 = mul i64 %zext_ln90_2, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 525 'mul' 'mul_ln90_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 526 '%mul_ln90_6 = mul i64 %zext_ln50_1, i64 %zext_ln50_12'
ST_24 : Operation 526 [1/1] (2.10ns)   --->   "%mul_ln90_6 = mul i64 %zext_ln50_1, i64 %zext_ln50_12" [d5.cpp:90]   --->   Operation 526 'mul' 'mul_ln90_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 527 [1/2] (0.78ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_120_17, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i64 %add245950_loc"   --->   Operation 527 'call' 'call_ln0' <Predicate = true> <Delay = 0.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln90_22 = zext i32 %arg2_r_7_loc_load" [d5.cpp:90]   --->   Operation 528 'zext' 'zext_ln90_22' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 529 '%mul_ln90_8 = mul i64 %zext_ln50_6, i64 %zext_ln50_7'
ST_24 : Operation 529 [1/1] (2.10ns)   --->   "%mul_ln90_8 = mul i64 %zext_ln50_6, i64 %zext_ln50_7" [d5.cpp:90]   --->   Operation 529 'mul' 'mul_ln90_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 530 '%mul_ln90_9 = mul i64 %zext_ln50_5, i64 %zext_ln50_8'
ST_24 : Operation 530 [1/1] (2.10ns)   --->   "%mul_ln90_9 = mul i64 %zext_ln50_5, i64 %zext_ln50_8" [d5.cpp:90]   --->   Operation 530 'mul' 'mul_ln90_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 531 '%mul_ln90_10 = mul i64 %zext_ln50_4, i64 %zext_ln50_9'
ST_24 : Operation 531 [1/1] (2.10ns)   --->   "%mul_ln90_10 = mul i64 %zext_ln50_4, i64 %zext_ln50_9" [d5.cpp:90]   --->   Operation 531 'mul' 'mul_ln90_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 532 '%mul_ln90_11 = mul i64 %zext_ln50_3, i64 %zext_ln50_10'
ST_24 : Operation 532 [1/1] (2.10ns)   --->   "%mul_ln90_11 = mul i64 %zext_ln50_3, i64 %zext_ln50_10" [d5.cpp:90]   --->   Operation 532 'mul' 'mul_ln90_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 533 '%mul_ln90_12 = mul i64 %zext_ln50_2, i64 %zext_ln50_11'
ST_24 : Operation 533 [1/1] (2.10ns)   --->   "%mul_ln90_12 = mul i64 %zext_ln50_2, i64 %zext_ln50_11" [d5.cpp:90]   --->   Operation 533 'mul' 'mul_ln90_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 534 '%mul_ln90_17 = mul i64 %zext_ln50_4, i64 %zext_ln90_10'
ST_24 : Operation 534 [1/1] (2.10ns)   --->   "%mul_ln90_17 = mul i64 %zext_ln50_4, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 534 'mul' 'mul_ln90_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 535 '%mul_ln90_18 = mul i64 %zext_ln50_3, i64 %zext_ln90_11'
ST_24 : Operation 535 [1/1] (2.10ns)   --->   "%mul_ln90_18 = mul i64 %zext_ln50_3, i64 %zext_ln90_11" [d5.cpp:90]   --->   Operation 535 'mul' 'mul_ln90_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 536 '%mul_ln90_19 = mul i64 %zext_ln50_2, i64 %zext_ln90_12'
ST_24 : Operation 536 [1/1] (2.10ns)   --->   "%mul_ln90_19 = mul i64 %zext_ln50_2, i64 %zext_ln90_12" [d5.cpp:90]   --->   Operation 536 'mul' 'mul_ln90_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 537 '%mul_ln90_20 = mul i64 %zext_ln50_1, i64 %zext_ln90_13'
ST_24 : Operation 537 [1/1] (2.10ns)   --->   "%mul_ln90_20 = mul i64 %zext_ln50_1, i64 %zext_ln90_13" [d5.cpp:90]   --->   Operation 537 'mul' 'mul_ln90_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 538 '%mul_ln90_21 = mul i64 %conv36, i64 %zext_ln90_14'
ST_24 : Operation 538 [1/1] (2.10ns)   --->   "%mul_ln90_21 = mul i64 %conv36, i64 %zext_ln90_14" [d5.cpp:90]   --->   Operation 538 'mul' 'mul_ln90_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 539 '%mul_ln90_29 = mul i64 %zext_ln50_3, i64 %zext_ln90_8'
ST_24 : Operation 539 [1/1] (2.10ns)   --->   "%mul_ln90_29 = mul i64 %zext_ln50_3, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 539 'mul' 'mul_ln90_29' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 540 '%mul_ln90_30 = mul i64 %zext_ln50_1, i64 %zext_ln90_9'
ST_24 : Operation 540 [1/1] (2.10ns)   --->   "%mul_ln90_30 = mul i64 %zext_ln50_1, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 540 'mul' 'mul_ln90_30' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 541 '%mul_ln90_79 = mul i64 %zext_ln50_2, i64 %zext_ln90_8'
ST_24 : Operation 541 [1/1] (2.10ns)   --->   "%mul_ln90_79 = mul i64 %zext_ln50_2, i64 %zext_ln90_8" [d5.cpp:90]   --->   Operation 541 'mul' 'mul_ln90_79' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 542 '%mul_ln90_82 = mul i64 %zext_ln50_2, i64 %zext_ln90_9'
ST_24 : Operation 542 [1/1] (2.10ns)   --->   "%mul_ln90_82 = mul i64 %zext_ln50_2, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 542 'mul' 'mul_ln90_82' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 543 '%mul_ln90_84 = mul i64 %zext_ln50_1, i64 %zext_ln90_10'
ST_24 : Operation 543 [1/1] (2.10ns)   --->   "%mul_ln90_84 = mul i64 %zext_ln50_1, i64 %zext_ln90_10" [d5.cpp:90]   --->   Operation 543 'mul' 'mul_ln90_84' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 544 [1/2] (1.22ns)   --->   "%call_ln143 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %arr_30, i64 %arr_29, i64 %arr_28, i64 %arr_27, i64 %arr_26, i64 %arr_37, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_9_loc_load, i64 %add346_190_2943_loc, i64 %add346_190_1942_loc, i64 %add346_190941_loc, i64 %add346_2118940_loc, i64 %add346_1104939_loc, i64 %add346938_loc" [d5.cpp:143]   --->   Operation 544 'call' 'call_ln143' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 545 '%mul_ln90_95 = mul i64 %zext_ln90, i64 %zext_ln50'
ST_24 : Operation 545 [1/1] (2.10ns)   --->   "%mul_ln90_95 = mul i64 %zext_ln90, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 545 'mul' 'mul_ln90_95' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 546 [1/1] (1.01ns)   --->   "%add_ln90_5 = add i33 %zext_ln50_13, i33 %zext_ln90_22" [d5.cpp:90]   --->   Operation 546 'add' 'add_ln90_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln90_29 = zext i33 %add_ln90_5" [d5.cpp:90]   --->   Operation 547 'zext' 'zext_ln90_29' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.67ns)   --->   Input mux for Operation 548 '%mul_ln90_96 = mul i64 %zext_ln90_29, i64 %zext_ln50'
ST_24 : Operation 548 [1/1] (2.74ns)   --->   "%mul_ln90_96 = mul i64 %zext_ln90_29, i64 %zext_ln50" [d5.cpp:90]   --->   Operation 548 'mul' 'mul_ln90_96' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.77ns)   --->   Input mux for Operation 549 '%mul_ln143_7 = mul i64 %zext_ln50_1, i64 %zext_ln90_28'
ST_24 : Operation 549 [1/1] (2.64ns)   --->   "%mul_ln143_7 = mul i64 %zext_ln50_1, i64 %zext_ln90_28" [d5.cpp:143]   --->   Operation 549 'mul' 'mul_ln143_7' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 550 [1/1] (1.08ns)   --->   "%add_ln143_70 = add i64 %mul_ln50_4, i64 %mul_ln90_18" [d5.cpp:143]   --->   Operation 550 'add' 'add_ln143_70' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_71 = add i64 %add_ln143_70, i64 %mul_ln90_19" [d5.cpp:143]   --->   Operation 551 'add' 'add_ln143_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 552 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_72 = add i64 %add_ln143_71, i64 %mul_ln143_7" [d5.cpp:143]   --->   Operation 552 'add' 'add_ln143_72' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.77ns)   --->   Input mux for Operation 553 '%mul_ln143_8 = mul i64 %zext_ln50_5, i64 %zext_ln90_24'
ST_24 : Operation 553 [1/1] (2.64ns)   --->   "%mul_ln143_8 = mul i64 %zext_ln50_5, i64 %zext_ln90_24" [d5.cpp:143]   --->   Operation 553 'mul' 'mul_ln143_8' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 554 [1/1] (1.08ns)   --->   "%add_ln143_73 = add i64 %mul_ln50_3, i64 %mul_ln90_17" [d5.cpp:143]   --->   Operation 554 'add' 'add_ln143_73' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_74 = add i64 %add_ln143_73, i64 %mul_ln50_2" [d5.cpp:143]   --->   Operation 555 'add' 'add_ln143_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 556 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_75 = add i64 %add_ln143_74, i64 %mul_ln143_8" [d5.cpp:143]   --->   Operation 556 'add' 'add_ln143_75' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i64 %add_ln143_72" [d5.cpp:143]   --->   Operation 557 'trunc' 'trunc_ln143' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = trunc i64 %add_ln143_75" [d5.cpp:143]   --->   Operation 558 'trunc' 'trunc_ln143_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 559 [1/1] (1.08ns)   --->   "%add_ln143_77 = add i64 %mul_ln90, i64 %mul_ln90_1" [d5.cpp:143]   --->   Operation 559 'add' 'add_ln143_77' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_78 = add i64 %mul_ln90_4, i64 %mul_ln90_3" [d5.cpp:143]   --->   Operation 560 'add' 'add_ln143_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 561 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_79 = add i64 %add_ln143_78, i64 %mul_ln90_2" [d5.cpp:143]   --->   Operation 561 'add' 'add_ln143_79' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln143_2 = trunc i64 %add_ln143_77" [d5.cpp:143]   --->   Operation 562 'trunc' 'trunc_ln143_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln143_3 = trunc i64 %add_ln143_79" [d5.cpp:143]   --->   Operation 563 'trunc' 'trunc_ln143_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_80 = add i64 %add_ln143_79, i64 %add_ln143_77" [d5.cpp:143]   --->   Operation 564 'add' 'add_ln143_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_86 = add i28 %trunc_ln143_3, i28 %trunc_ln143_2" [d5.cpp:143]   --->   Operation 565 'add' 'add_ln143_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 566 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_88 = add i64 %add_ln143_85, i64 %add_ln143_80" [d5.cpp:143]   --->   Operation 566 'add' 'add_ln143_88' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 567 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln143_90 = add i28 %add_ln143_87, i28 %add_ln143_86" [d5.cpp:143]   --->   Operation 567 'add' 'add_ln143_90' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 568 '%mul_ln191 = mul i64 %zext_ln90_15, i64 %zext_ln184'
ST_24 : Operation 568 [1/1] (2.10ns)   --->   "%mul_ln191 = mul i64 %zext_ln90_15, i64 %zext_ln184" [d5.cpp:191]   --->   Operation 568 'mul' 'mul_ln191' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 569 '%mul_ln191_3 = mul i64 %zext_ln90_3, i64 %zext_ln90_12'
ST_24 : Operation 569 [1/1] (2.10ns)   --->   "%mul_ln191_3 = mul i64 %zext_ln90_3, i64 %zext_ln90_12" [d5.cpp:191]   --->   Operation 569 'mul' 'mul_ln191_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 570 '%mul_ln191_5 = mul i64 %zext_ln90_5, i64 %zext_ln90_10'
ST_24 : Operation 570 [1/1] (2.10ns)   --->   "%mul_ln191_5 = mul i64 %zext_ln90_5, i64 %zext_ln90_10" [d5.cpp:191]   --->   Operation 570 'mul' 'mul_ln191_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i32 %arg2_r_loc_load" [d5.cpp:191]   --->   Operation 571 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 572 '%mul_ln191_6 = mul i64 %zext_ln191, i64 %zext_ln90_8'
ST_24 : Operation 572 [1/1] (2.10ns)   --->   "%mul_ln191_6 = mul i64 %zext_ln191, i64 %zext_ln90_8" [d5.cpp:191]   --->   Operation 572 'mul' 'mul_ln191_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 573 '%mul_ln191_7 = mul i64 %zext_ln90_6, i64 %zext_ln90_9'
ST_24 : Operation 573 [1/1] (2.10ns)   --->   "%mul_ln191_7 = mul i64 %zext_ln90_6, i64 %zext_ln90_9" [d5.cpp:191]   --->   Operation 573 'mul' 'mul_ln191_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 574 [1/1] (1.08ns)   --->   "%add_ln191 = add i64 %mul_ln90_12, i64 %mul_ln90_6" [d5.cpp:191]   --->   Operation 574 'add' 'add_ln191' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 575 [1/1] (1.08ns)   --->   "%add_ln191_1 = add i64 %mul_ln90_11, i64 %mul_ln90_10" [d5.cpp:191]   --->   Operation 575 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %add_ln191" [d5.cpp:191]   --->   Operation 576 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = trunc i64 %add_ln191_1" [d5.cpp:191]   --->   Operation 577 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 578 [1/1] (1.08ns)   --->   "%add_ln191_2 = add i64 %add_ln191_1, i64 %add_ln191" [d5.cpp:191]   --->   Operation 578 'add' 'add_ln191_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 579 [1/1] (1.08ns)   --->   "%add_ln191_3 = add i64 %mul_ln90_95, i64 %mul_ln191" [d5.cpp:191]   --->   Operation 579 'add' 'add_ln191_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 580 [1/1] (1.08ns)   --->   "%add_ln191_4 = add i64 %mul_ln90_9, i64 %mul_ln90_8" [d5.cpp:191]   --->   Operation 580 'add' 'add_ln191_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln191_2 = trunc i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 581 'trunc' 'trunc_ln191_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln191_3 = trunc i64 %add_ln191_4" [d5.cpp:191]   --->   Operation 582 'trunc' 'trunc_ln191_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 583 [1/1] (1.08ns)   --->   "%add_ln191_5 = add i64 %add_ln191_4, i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 583 'add' 'add_ln191_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 584 [1/1] (0.97ns)   --->   "%add_ln191_6 = add i28 %trunc_ln191_1, i28 %trunc_ln191" [d5.cpp:191]   --->   Operation 584 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 585 [1/1] (0.97ns)   --->   "%add_ln191_7 = add i28 %trunc_ln191_3, i28 %trunc_ln191_2" [d5.cpp:191]   --->   Operation 585 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 586 [1/1] (1.08ns)   --->   "%add_ln191_9 = add i64 %mul_ln191_7, i64 %mul_ln191_5" [d5.cpp:191]   --->   Operation 586 'add' 'add_ln191_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 587 [1/1] (1.08ns)   --->   "%add_ln191_10 = add i64 %mul_ln191_6, i64 %mul_ln191_3" [d5.cpp:191]   --->   Operation 587 'add' 'add_ln191_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln191_4 = trunc i64 %add_ln191_9" [d5.cpp:191]   --->   Operation 588 'trunc' 'trunc_ln191_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln191_5 = trunc i64 %add_ln191_10" [d5.cpp:191]   --->   Operation 589 'trunc' 'trunc_ln191_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_11 = add i64 %add_ln191_10, i64 %add_ln191_9" [d5.cpp:191]   --->   Operation 590 'add' 'add_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_15 = add i28 %trunc_ln191_5, i28 %trunc_ln191_4" [d5.cpp:191]   --->   Operation 591 'add' 'add_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 592 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln191_17 = add i64 %add_ln191_14, i64 %add_ln191_11" [d5.cpp:191]   --->   Operation 592 'add' 'add_ln191_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 593 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln191_19 = add i28 %add_ln191_16, i28 %add_ln191_15" [d5.cpp:191]   --->   Operation 593 'add' 'add_ln191_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 594 '%mul_ln194 = mul i64 %zext_ln90_3, i64 %zext_ln184'
ST_24 : Operation 594 [1/1] (2.10ns)   --->   "%mul_ln194 = mul i64 %zext_ln90_3, i64 %zext_ln184" [d5.cpp:194]   --->   Operation 594 'mul' 'mul_ln194' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 595 '%mul_ln194_2 = mul i64 %zext_ln90_5, i64 %zext_ln90_13'
ST_24 : Operation 595 [1/1] (2.10ns)   --->   "%mul_ln194_2 = mul i64 %zext_ln90_5, i64 %zext_ln90_13" [d5.cpp:194]   --->   Operation 595 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 596 '%mul_ln194_3 = mul i64 %zext_ln90_6, i64 %zext_ln90_12'
ST_24 : Operation 596 [1/1] (2.10ns)   --->   "%mul_ln194_3 = mul i64 %zext_ln90_6, i64 %zext_ln90_12" [d5.cpp:194]   --->   Operation 596 'mul' 'mul_ln194_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 597 '%mul_ln194_4 = mul i64 %zext_ln191, i64 %zext_ln90_11'
ST_24 : Operation 597 [1/1] (2.10ns)   --->   "%mul_ln194_4 = mul i64 %zext_ln191, i64 %zext_ln90_11" [d5.cpp:194]   --->   Operation 597 'mul' 'mul_ln194_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 598 '%mul_ln195_1 = mul i64 %zext_ln90_5, i64 %zext_ln90_14'
ST_24 : Operation 598 [1/1] (2.10ns)   --->   "%mul_ln195_1 = mul i64 %zext_ln90_5, i64 %zext_ln90_14" [d5.cpp:195]   --->   Operation 598 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 599 '%mul_ln195_2 = mul i64 %zext_ln191, i64 %zext_ln90_12'
ST_24 : Operation 599 [1/1] (2.10ns)   --->   "%mul_ln195_2 = mul i64 %zext_ln191, i64 %zext_ln90_12" [d5.cpp:195]   --->   Operation 599 'mul' 'mul_ln195_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 600 '%mul_ln195_3 = mul i64 %zext_ln90_6, i64 %zext_ln90_13'
ST_24 : Operation 600 [1/1] (2.10ns)   --->   "%mul_ln195_3 = mul i64 %zext_ln90_6, i64 %zext_ln90_13" [d5.cpp:195]   --->   Operation 600 'mul' 'mul_ln195_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 601 '%mul_ln196 = mul i64 %zext_ln90_5, i64 %zext_ln184'
ST_24 : Operation 601 [1/1] (2.10ns)   --->   "%mul_ln196 = mul i64 %zext_ln90_5, i64 %zext_ln184" [d5.cpp:196]   --->   Operation 601 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 602 '%mul_ln196_1 = mul i64 %zext_ln90_6, i64 %zext_ln90_14'
ST_24 : Operation 602 [1/1] (2.10ns)   --->   "%mul_ln196_1 = mul i64 %zext_ln90_6, i64 %zext_ln90_14" [d5.cpp:196]   --->   Operation 602 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 603 '%mul_ln196_2 = mul i64 %zext_ln191, i64 %zext_ln90_13'
ST_24 : Operation 603 [1/1] (2.10ns)   --->   "%mul_ln196_2 = mul i64 %zext_ln191, i64 %zext_ln90_13" [d5.cpp:196]   --->   Operation 603 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 604 '%mul_ln197 = mul i64 %zext_ln191, i64 %zext_ln90_14'
ST_24 : Operation 604 [1/1] (2.10ns)   --->   "%mul_ln197 = mul i64 %zext_ln191, i64 %zext_ln90_14" [d5.cpp:197]   --->   Operation 604 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 605 '%mul_ln197_1 = mul i64 %zext_ln90_6, i64 %zext_ln184'
ST_24 : Operation 605 [1/1] (2.10ns)   --->   "%mul_ln197_1 = mul i64 %zext_ln90_6, i64 %zext_ln184" [d5.cpp:197]   --->   Operation 605 'mul' 'mul_ln197_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 606 [1/1] (1.08ns)   --->   "%add_ln90_7 = add i64 %mul_ln90_19, i64 %mul_ln90_20" [d5.cpp:90]   --->   Operation 606 'add' 'add_ln90_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 607 [1/1] (1.08ns)   --->   "%add_ln90_8 = add i64 %mul_ln90_18, i64 %mul_ln90_17" [d5.cpp:90]   --->   Operation 607 'add' 'add_ln90_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i64 %add_ln90_7" [d5.cpp:90]   --->   Operation 608 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i64 %add_ln90_8" [d5.cpp:90]   --->   Operation 609 'trunc' 'trunc_ln90_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_9 = add i64 %add_ln90_8, i64 %add_ln90_7" [d5.cpp:90]   --->   Operation 610 'add' 'add_ln90_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_13 = add i28 %trunc_ln90_1, i28 %trunc_ln90" [d5.cpp:90]   --->   Operation 611 'add' 'add_ln90_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 612 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_15 = add i64 %add_ln90_12, i64 %add_ln90_9" [d5.cpp:90]   --->   Operation 612 'add' 'add_ln90_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 613 [1/1] (1.08ns)   --->   "%add_ln90_18 = add i64 %mul_ln90_2, i64 %mul_ln90_5" [d5.cpp:90]   --->   Operation 613 'add' 'add_ln90_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 614 [1/1] (1.08ns)   --->   "%add_ln90_19 = add i64 %mul_ln90_4, i64 %mul_ln90_21" [d5.cpp:90]   --->   Operation 614 'add' 'add_ln90_19' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln90_5 = trunc i64 %add_ln90_18" [d5.cpp:90]   --->   Operation 615 'trunc' 'trunc_ln90_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln90_6 = trunc i64 %add_ln90_19" [d5.cpp:90]   --->   Operation 616 'trunc' 'trunc_ln90_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 617 [1/1] (1.08ns)   --->   "%add_ln90_20 = add i64 %add_ln90_19, i64 %add_ln90_18" [d5.cpp:90]   --->   Operation 617 'add' 'add_ln90_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 618 [1/1] (0.97ns)   --->   "%add_ln90_22 = add i28 %trunc_ln90_6, i28 %trunc_ln90_5" [d5.cpp:90]   --->   Operation 618 'add' 'add_ln90_22' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 619 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln90_24 = add i28 %add_ln90_14, i28 %add_ln90_13" [d5.cpp:90]   --->   Operation 619 'add' 'add_ln90_24' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 620 [1/1] (0.97ns)   --->   "%add_ln198 = add i28 %trunc_ln50_1, i28 %trunc_ln50" [d5.cpp:198]   --->   Operation 620 'add' 'add_ln198' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 621 [1/1] (1.08ns)   --->   "%add_ln197_9 = add i64 %mul_ln197_1, i64 %mul_ln90_56" [d5.cpp:197]   --->   Operation 621 'add' 'add_ln197_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 622 [1/1] (1.08ns)   --->   "%add_ln197_10 = add i64 %mul_ln197, i64 %mul_ln90_62" [d5.cpp:197]   --->   Operation 622 'add' 'add_ln197_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln197_4 = trunc i64 %add_ln197_9" [d5.cpp:197]   --->   Operation 623 'trunc' 'trunc_ln197_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln197_5 = trunc i64 %add_ln197_10" [d5.cpp:197]   --->   Operation 624 'trunc' 'trunc_ln197_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_11 = add i64 %add_ln197_10, i64 %add_ln197_9" [d5.cpp:197]   --->   Operation 625 'add' 'add_ln197_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_15 = add i28 %trunc_ln197_5, i28 %trunc_ln197_4" [d5.cpp:197]   --->   Operation 626 'add' 'add_ln197_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 627 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln197_17 = add i64 %add_ln197_14, i64 %add_ln197_11" [d5.cpp:197]   --->   Operation 627 'add' 'add_ln197_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 628 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln197_19 = add i28 %add_ln197_16, i28 %add_ln197_15" [d5.cpp:197]   --->   Operation 628 'add' 'add_ln197_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 629 [1/1] (1.08ns)   --->   "%add_ln196_9 = add i64 %mul_ln196_1, i64 %mul_ln196" [d5.cpp:196]   --->   Operation 629 'add' 'add_ln196_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 630 [1/1] (1.08ns)   --->   "%add_ln196_10 = add i64 %mul_ln196_2, i64 %mul_ln90_34" [d5.cpp:196]   --->   Operation 630 'add' 'add_ln196_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln196_4 = trunc i64 %add_ln196_9" [d5.cpp:196]   --->   Operation 631 'trunc' 'trunc_ln196_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln196_5 = trunc i64 %add_ln196_10" [d5.cpp:196]   --->   Operation 632 'trunc' 'trunc_ln196_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_11 = add i64 %add_ln196_10, i64 %add_ln196_9" [d5.cpp:196]   --->   Operation 633 'add' 'add_ln196_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_15 = add i28 %trunc_ln196_5, i28 %trunc_ln196_4" [d5.cpp:196]   --->   Operation 634 'add' 'add_ln196_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 635 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_17 = add i64 %add_ln196_14, i64 %add_ln196_11" [d5.cpp:196]   --->   Operation 635 'add' 'add_ln196_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 636 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln196_19 = add i28 %add_ln196_16, i28 %add_ln196_15" [d5.cpp:196]   --->   Operation 636 'add' 'add_ln196_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 637 [1/1] (1.08ns)   --->   "%add_ln195 = add i64 %mul_ln90_82, i64 %mul_ln90_84" [d5.cpp:195]   --->   Operation 637 'add' 'add_ln195' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 638 [1/1] (1.08ns)   --->   "%add_ln195_1 = add i64 %mul_ln90_29, i64 %mul_ln90_28" [d5.cpp:195]   --->   Operation 638 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i64 %add_ln195" [d5.cpp:195]   --->   Operation 639 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i64 %add_ln195_1" [d5.cpp:195]   --->   Operation 640 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_3 = add i64 %add_ln195_1, i64 %add_ln195" [d5.cpp:195]   --->   Operation 641 'add' 'add_ln195_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_7 = add i28 %trunc_ln195_1, i28 %trunc_ln195" [d5.cpp:195]   --->   Operation 642 'add' 'add_ln195_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 643 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln195_9 = add i64 %add_ln195_6, i64 %add_ln195_3" [d5.cpp:195]   --->   Operation 643 'add' 'add_ln195_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 644 [1/1] (1.08ns)   --->   "%add_ln195_10 = add i64 %mul_ln195_3, i64 %mul_ln195_1" [d5.cpp:195]   --->   Operation 644 'add' 'add_ln195_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 645 [1/1] (1.08ns)   --->   "%add_ln195_11 = add i64 %mul_ln195_2, i64 %mul_ln90_32" [d5.cpp:195]   --->   Operation 645 'add' 'add_ln195_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln195_4 = trunc i64 %add_ln195_10" [d5.cpp:195]   --->   Operation 646 'trunc' 'trunc_ln195_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln195_5 = trunc i64 %add_ln195_11" [d5.cpp:195]   --->   Operation 647 'trunc' 'trunc_ln195_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_12 = add i64 %add_ln195_11, i64 %add_ln195_10" [d5.cpp:195]   --->   Operation 648 'add' 'add_ln195_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_16 = add i28 %trunc_ln195_5, i28 %trunc_ln195_4" [d5.cpp:195]   --->   Operation 649 'add' 'add_ln195_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 650 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln195_18 = add i64 %add_ln195_15, i64 %add_ln195_12" [d5.cpp:195]   --->   Operation 650 'add' 'add_ln195_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 651 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln195_19 = add i28 %add_ln195_8, i28 %add_ln195_7" [d5.cpp:195]   --->   Operation 651 'add' 'add_ln195_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 652 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln195_20 = add i28 %add_ln195_17, i28 %add_ln195_16" [d5.cpp:195]   --->   Operation 652 'add' 'add_ln195_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 653 [1/1] (1.08ns)   --->   "%add_ln194 = add i64 %mul_ln90_79, i64 %mul_ln90_30" [d5.cpp:194]   --->   Operation 653 'add' 'add_ln194' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i64 %add_ln194" [d5.cpp:194]   --->   Operation 654 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_2 = add i64 %add_ln194_1, i64 %add_ln194" [d5.cpp:194]   --->   Operation 655 'add' 'add_ln194_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_7 = add i28 %trunc_ln194_1, i28 %trunc_ln194" [d5.cpp:194]   --->   Operation 656 'add' 'add_ln194_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 657 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_9 = add i64 %add_ln194_6, i64 %add_ln194_2" [d5.cpp:194]   --->   Operation 657 'add' 'add_ln194_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 658 [1/1] (1.08ns)   --->   "%add_ln194_10 = add i64 %mul_ln194_3, i64 %mul_ln194_2" [d5.cpp:194]   --->   Operation 658 'add' 'add_ln194_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 659 [1/1] (1.08ns)   --->   "%add_ln194_11 = add i64 %mul_ln194_4, i64 %mul_ln194" [d5.cpp:194]   --->   Operation 659 'add' 'add_ln194_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln194_4 = trunc i64 %add_ln194_10" [d5.cpp:194]   --->   Operation 660 'trunc' 'trunc_ln194_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln194_5 = trunc i64 %add_ln194_11" [d5.cpp:194]   --->   Operation 661 'trunc' 'trunc_ln194_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_12 = add i64 %add_ln194_11, i64 %add_ln194_10" [d5.cpp:194]   --->   Operation 662 'add' 'add_ln194_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_16 = add i28 %trunc_ln194_5, i28 %trunc_ln194_4" [d5.cpp:194]   --->   Operation 663 'add' 'add_ln194_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 664 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_18 = add i64 %add_ln194_15, i64 %add_ln194_12" [d5.cpp:194]   --->   Operation 664 'add' 'add_ln194_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 665 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln194_19 = add i28 %add_ln194_8, i28 %add_ln194_7" [d5.cpp:194]   --->   Operation 665 'add' 'add_ln194_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 666 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln194_20 = add i28 %add_ln194_17, i28 %add_ln194_16" [d5.cpp:194]   --->   Operation 666 'add' 'add_ln194_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_2 = add i64 %add_ln193_1, i64 %add_ln193" [d5.cpp:193]   --->   Operation 667 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_7 = add i28 %trunc_ln193_1, i28 %trunc_ln193" [d5.cpp:193]   --->   Operation 668 'add' 'add_ln193_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 669 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_9 = add i64 %add_ln193_6, i64 %add_ln193_2" [d5.cpp:193]   --->   Operation 669 'add' 'add_ln193_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 670 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln193_19 = add i28 %add_ln193_8, i28 %add_ln193_7" [d5.cpp:193]   --->   Operation 670 'add' 'add_ln193_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 5.59>
ST_25 : Operation 671 [1/1] (0.00ns)   --->   "%add245950_loc_load = load i64 %add245950_loc"   --->   Operation 671 'load' 'add245950_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 672 '%mul_ln90_81 = mul i64 %conv36, i64 %zext_ln90_9'
ST_25 : Operation 672 [1/1] (2.10ns)   --->   "%mul_ln90_81 = mul i64 %conv36, i64 %zext_ln90_9" [d5.cpp:90]   --->   Operation 672 'mul' 'mul_ln90_81' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 673 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_173_27, i64 %add245950_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_loc_load, i32 %arg1_r_10_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_2_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_3_loc_load, i64 %add385_3937_loc"   --->   Operation 673 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 674 [1/1] (1.08ns)   --->   "%add_ln143_76 = add i64 %add_ln143_75, i64 %add_ln143_72" [d5.cpp:143]   --->   Operation 674 'add' 'add_ln143_76' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_89 = add i28 %trunc_ln143_1, i28 %trunc_ln143" [d5.cpp:143]   --->   Operation 675 'add' 'add_ln143_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_18 = add i64 %add_ln143_88, i64 %add_ln143_76" [d5.cpp:143]   --->   Operation 676 'add' 'add_ln143_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 677 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln143_91 = add i28 %add_ln143_90, i28 %add_ln143_89" [d5.cpp:143]   --->   Operation 677 'add' 'add_ln143_91' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 678 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_38 = add i64 %add_ln143_18, i64 %add_ln50_5" [d5.cpp:143]   --->   Operation 678 'add' 'arr_38' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_8 = add i64 %add_ln191_5, i64 %add_ln191_2" [d5.cpp:191]   --->   Operation 679 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_18 = add i28 %add_ln191_7, i28 %add_ln191_6" [d5.cpp:191]   --->   Operation 680 'add' 'add_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 681 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_36 = add i64 %add_ln191_17, i64 %add_ln191_8" [d5.cpp:191]   --->   Operation 681 'add' 'arr_36' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 682 '%mul_ln193 = mul i64 %zext_ln90_2, i64 %zext_ln184'
ST_25 : Operation 682 [1/1] (2.10ns)   --->   "%mul_ln193 = mul i64 %zext_ln90_2, i64 %zext_ln184" [d5.cpp:193]   --->   Operation 682 'mul' 'mul_ln193' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 683 '%mul_ln193_2 = mul i64 %zext_ln90_4, i64 %zext_ln90_13'
ST_25 : Operation 683 [1/1] (2.10ns)   --->   "%mul_ln193_2 = mul i64 %zext_ln90_4, i64 %zext_ln90_13" [d5.cpp:193]   --->   Operation 683 'mul' 'mul_ln193_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 684 '%mul_ln198 = mul i64 %zext_ln191, i64 %zext_ln184'
ST_25 : Operation 684 [1/1] (2.10ns)   --->   "%mul_ln198 = mul i64 %zext_ln191, i64 %zext_ln184" [d5.cpp:198]   --->   Operation 684 'mul' 'mul_ln198' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 685 [1/1] (1.08ns)   --->   "%add_ln90_16 = add i64 %mul_ln198, i64 %mul_ln90_3" [d5.cpp:90]   --->   Operation 685 'add' 'add_ln90_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln90_4 = trunc i64 %add_ln90_16" [d5.cpp:90]   --->   Operation 686 'trunc' 'trunc_ln90_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_17 = add i64 %add_ln90_16, i64 %add_ln143_77" [d5.cpp:90]   --->   Operation 687 'add' 'add_ln90_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_21 = add i28 %trunc_ln90_4, i28 %trunc_ln143_2" [d5.cpp:90]   --->   Operation 688 'add' 'add_ln90_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 689 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_23 = add i64 %add_ln90_20, i64 %add_ln90_17" [d5.cpp:90]   --->   Operation 689 'add' 'add_ln90_23' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 690 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln90_25 = add i28 %add_ln90_22, i28 %add_ln90_21" [d5.cpp:90]   --->   Operation 690 'add' 'add_ln90_25' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 691 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_36, i32 28, i32 63" [d5.cpp:200]   --->   Operation 691 'partselect' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_36, i32 28, i32 55" [d5.cpp:200]   --->   Operation 692 'partselect' 'trunc_ln200_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 693 [1/1] (1.08ns)   --->   "%add_ln193_13 = add i64 %mul_ln193_2, i64 %mul_ln90_53" [d5.cpp:193]   --->   Operation 693 'add' 'add_ln193_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 694 [1/1] (1.08ns)   --->   "%add_ln193_14 = add i64 %mul_ln193, i64 %mul_ln90_81" [d5.cpp:193]   --->   Operation 694 'add' 'add_ln193_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln193_6 = trunc i64 %add_ln193_13" [d5.cpp:193]   --->   Operation 695 'trunc' 'trunc_ln193_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln193_7 = trunc i64 %add_ln193_14" [d5.cpp:193]   --->   Operation 696 'trunc' 'trunc_ln193_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 697 [1/1] (1.08ns)   --->   "%add_ln193_15 = add i64 %add_ln193_14, i64 %add_ln193_13" [d5.cpp:193]   --->   Operation 697 'add' 'add_ln193_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 698 [1/1] (0.97ns)   --->   "%add_ln193_17 = add i28 %trunc_ln193_7, i28 %trunc_ln193_6" [d5.cpp:193]   --->   Operation 698 'add' 'add_ln193_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 699 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln207 = add i28 %add_ln191_19, i28 %add_ln191_18" [d5.cpp:207]   --->   Operation 699 'add' 'add_ln207' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_1 = add i28 %add_ln143_91, i28 %trunc_ln200_s" [d5.cpp:208]   --->   Operation 700 'add' 'add_ln208_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 701 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_2 = add i28 %add_ln208_1, i28 %add_ln198" [d5.cpp:208]   --->   Operation 701 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 5.59>
ST_26 : Operation 702 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_173_27, i64 %add245950_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_loc_load, i32 %arg1_r_10_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_2_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_3_loc_load, i64 %add385_3937_loc"   --->   Operation 702 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 703 '%mul_ln188 = mul i64 %zext_ln90_5, i64 %zext_ln90_7'
ST_26 : Operation 703 [1/1] (2.10ns)   --->   "%mul_ln188 = mul i64 %zext_ln90_5, i64 %zext_ln90_7" [d5.cpp:188]   --->   Operation 703 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 704 '%mul_ln189 = mul i64 %zext_ln90_6, i64 %zext_ln90_7'
ST_26 : Operation 704 [1/1] (2.10ns)   --->   "%mul_ln189 = mul i64 %zext_ln90_6, i64 %zext_ln90_7" [d5.cpp:189]   --->   Operation 704 'mul' 'mul_ln189' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 705 '%mul_ln189_1 = mul i64 %zext_ln90_5, i64 %zext_ln90_8'
ST_26 : Operation 705 [1/1] (2.10ns)   --->   "%mul_ln189_1 = mul i64 %zext_ln90_5, i64 %zext_ln90_8" [d5.cpp:189]   --->   Operation 705 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 706 [1/1] (1.08ns)   --->   "%add_ln189 = add i64 %mul_ln189_1, i64 %mul_ln189" [d5.cpp:189]   --->   Operation 706 'add' 'add_ln189' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i64 %add_ln189" [d5.cpp:189]   --->   Operation 707 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 708 '%mul_ln190 = mul i64 %conv36, i64 %zext_ln184'
ST_26 : Operation 708 [1/1] (2.10ns)   --->   "%mul_ln190 = mul i64 %conv36, i64 %zext_ln184" [d5.cpp:190]   --->   Operation 708 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 709 '%mul_ln190_1 = mul i64 %zext_ln50_1, i64 %zext_ln90_14'
ST_26 : Operation 709 [1/1] (2.10ns)   --->   "%mul_ln190_1 = mul i64 %zext_ln50_1, i64 %zext_ln90_14" [d5.cpp:190]   --->   Operation 709 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 710 '%mul_ln190_2 = mul i64 %zext_ln50_2, i64 %zext_ln90_13'
ST_26 : Operation 710 [1/1] (2.10ns)   --->   "%mul_ln190_2 = mul i64 %zext_ln50_2, i64 %zext_ln90_13" [d5.cpp:190]   --->   Operation 710 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 711 '%mul_ln190_3 = mul i64 %zext_ln50_3, i64 %zext_ln90_12'
ST_26 : Operation 711 [1/1] (2.10ns)   --->   "%mul_ln190_3 = mul i64 %zext_ln50_3, i64 %zext_ln90_12" [d5.cpp:190]   --->   Operation 711 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 712 '%mul_ln190_4 = mul i64 %zext_ln50_4, i64 %zext_ln90_11'
ST_26 : Operation 712 [1/1] (2.10ns)   --->   "%mul_ln190_4 = mul i64 %zext_ln50_4, i64 %zext_ln90_11" [d5.cpp:190]   --->   Operation 712 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 713 '%mul_ln190_5 = mul i64 %zext_ln90, i64 %zext_ln90_8'
ST_26 : Operation 713 [1/1] (2.10ns)   --->   "%mul_ln190_5 = mul i64 %zext_ln90, i64 %zext_ln90_8" [d5.cpp:190]   --->   Operation 713 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 714 '%mul_ln190_6 = mul i64 %zext_ln50_6, i64 %zext_ln90_9'
ST_26 : Operation 714 [1/1] (2.10ns)   --->   "%mul_ln190_6 = mul i64 %zext_ln50_6, i64 %zext_ln90_9" [d5.cpp:190]   --->   Operation 714 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 715 '%mul_ln190_7 = mul i64 %zext_ln50_5, i64 %zext_ln90_10'
ST_26 : Operation 715 [1/1] (2.10ns)   --->   "%mul_ln190_7 = mul i64 %zext_ln50_5, i64 %zext_ln90_10" [d5.cpp:190]   --->   Operation 715 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 716 [1/1] (1.08ns)   --->   "%add_ln190 = add i64 %mul_ln190_2, i64 %mul_ln190_1" [d5.cpp:190]   --->   Operation 716 'add' 'add_ln190' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 717 [1/1] (1.08ns)   --->   "%add_ln190_1 = add i64 %mul_ln190_3, i64 %mul_ln190_4" [d5.cpp:190]   --->   Operation 717 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 718 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %add_ln190" [d5.cpp:190]   --->   Operation 718 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i64 %add_ln190_1" [d5.cpp:190]   --->   Operation 719 'trunc' 'trunc_ln190_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 720 [1/1] (1.08ns)   --->   "%add_ln190_2 = add i64 %add_ln190_1, i64 %add_ln190" [d5.cpp:190]   --->   Operation 720 'add' 'add_ln190_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 721 [1/1] (1.08ns)   --->   "%add_ln190_3 = add i64 %mul_ln190_6, i64 %mul_ln190_7" [d5.cpp:190]   --->   Operation 721 'add' 'add_ln190_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 722 [1/1] (1.08ns)   --->   "%add_ln190_4 = add i64 %mul_ln190_5, i64 %mul_ln190" [d5.cpp:190]   --->   Operation 722 'add' 'add_ln190_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln190_2 = trunc i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 723 'trunc' 'trunc_ln190_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln190_3 = trunc i64 %add_ln190_4" [d5.cpp:190]   --->   Operation 724 'trunc' 'trunc_ln190_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 725 [1/1] (1.08ns)   --->   "%add_ln190_5 = add i64 %add_ln190_4, i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 725 'add' 'add_ln190_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 726 [1/1] (0.97ns)   --->   "%add_ln190_7 = add i28 %trunc_ln190_1, i28 %trunc_ln190" [d5.cpp:190]   --->   Operation 726 'add' 'add_ln190_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 727 [1/1] (0.97ns)   --->   "%add_ln190_8 = add i28 %trunc_ln190_3, i28 %trunc_ln190_2" [d5.cpp:190]   --->   Operation 727 'add' 'add_ln190_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 728 '%mul_ln192_3 = mul i64 %zext_ln90_4, i64 %zext_ln90_12'
ST_26 : Operation 728 [1/1] (2.10ns)   --->   "%mul_ln192_3 = mul i64 %zext_ln90_4, i64 %zext_ln90_12" [d5.cpp:192]   --->   Operation 728 'mul' 'mul_ln192_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 729 '%mul_ln192_4 = mul i64 %zext_ln90_5, i64 %zext_ln90_11'
ST_26 : Operation 729 [1/1] (2.10ns)   --->   "%mul_ln192_4 = mul i64 %zext_ln90_5, i64 %zext_ln90_11" [d5.cpp:192]   --->   Operation 729 'mul' 'mul_ln192_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 730 '%mul_ln192_5 = mul i64 %zext_ln90_6, i64 %zext_ln90_10'
ST_26 : Operation 730 [1/1] (2.10ns)   --->   "%mul_ln192_5 = mul i64 %zext_ln90_6, i64 %zext_ln90_10" [d5.cpp:192]   --->   Operation 730 'mul' 'mul_ln192_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 731 '%mul_ln192_6 = mul i64 %zext_ln191, i64 %zext_ln90_9'
ST_26 : Operation 731 [1/1] (2.10ns)   --->   "%mul_ln192_6 = mul i64 %zext_ln191, i64 %zext_ln90_9" [d5.cpp:192]   --->   Operation 731 'mul' 'mul_ln192_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 732 '%mul_ln193_1 = mul i64 %zext_ln90_3, i64 %zext_ln90_14'
ST_26 : Operation 732 [1/1] (2.10ns)   --->   "%mul_ln193_1 = mul i64 %zext_ln90_3, i64 %zext_ln90_14" [d5.cpp:193]   --->   Operation 732 'mul' 'mul_ln193_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 733 '%mul_ln193_3 = mul i64 %zext_ln90_5, i64 %zext_ln90_12'
ST_26 : Operation 733 [1/1] (2.10ns)   --->   "%mul_ln193_3 = mul i64 %zext_ln90_5, i64 %zext_ln90_12" [d5.cpp:193]   --->   Operation 733 'mul' 'mul_ln193_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 734 '%mul_ln193_4 = mul i64 %zext_ln90_6, i64 %zext_ln90_11'
ST_26 : Operation 734 [1/1] (2.10ns)   --->   "%mul_ln193_4 = mul i64 %zext_ln90_6, i64 %zext_ln90_11" [d5.cpp:193]   --->   Operation 734 'mul' 'mul_ln193_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 735 '%mul_ln193_5 = mul i64 %zext_ln191, i64 %zext_ln90_10'
ST_26 : Operation 735 [1/1] (2.10ns)   --->   "%mul_ln193_5 = mul i64 %zext_ln191, i64 %zext_ln90_10" [d5.cpp:193]   --->   Operation 735 'mul' 'mul_ln193_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 736 '%mul_ln200 = mul i64 %zext_ln90, i64 %zext_ln184'
ST_26 : Operation 736 [1/1] (2.10ns)   --->   "%mul_ln200 = mul i64 %zext_ln90, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 736 'mul' 'mul_ln200' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i64 %mul_ln200" [d5.cpp:200]   --->   Operation 737 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 738 '%mul_ln200_1 = mul i64 %zext_ln90_15, i64 %zext_ln90_14'
ST_26 : Operation 738 [1/1] (2.10ns)   --->   "%mul_ln200_1 = mul i64 %zext_ln90_15, i64 %zext_ln90_14" [d5.cpp:200]   --->   Operation 738 'mul' 'mul_ln200_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 739 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 740 '%mul_ln200_2 = mul i64 %zext_ln90_1, i64 %zext_ln90_13'
ST_26 : Operation 740 [1/1] (2.10ns)   --->   "%mul_ln200_2 = mul i64 %zext_ln90_1, i64 %zext_ln90_13" [d5.cpp:200]   --->   Operation 740 'mul' 'mul_ln200_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 741 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 742 '%mul_ln200_3 = mul i64 %zext_ln90_2, i64 %zext_ln90_12'
ST_26 : Operation 742 [1/1] (2.10ns)   --->   "%mul_ln200_3 = mul i64 %zext_ln90_2, i64 %zext_ln90_12" [d5.cpp:200]   --->   Operation 742 'mul' 'mul_ln200_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 743 'zext' 'zext_ln200_4' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 744 '%mul_ln200_4 = mul i64 %zext_ln90_3, i64 %zext_ln90_11'
ST_26 : Operation 744 [1/1] (2.10ns)   --->   "%mul_ln200_4 = mul i64 %zext_ln90_3, i64 %zext_ln90_11" [d5.cpp:200]   --->   Operation 744 'mul' 'mul_ln200_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 745 'zext' 'zext_ln200_5' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 746 '%mul_ln200_5 = mul i64 %zext_ln90_4, i64 %zext_ln90_10'
ST_26 : Operation 746 [1/1] (2.10ns)   --->   "%mul_ln200_5 = mul i64 %zext_ln90_4, i64 %zext_ln90_10" [d5.cpp:200]   --->   Operation 746 'mul' 'mul_ln200_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 747 'zext' 'zext_ln200_6' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 748 '%mul_ln200_6 = mul i64 %zext_ln90_5, i64 %zext_ln90_9'
ST_26 : Operation 748 [1/1] (2.10ns)   --->   "%mul_ln200_6 = mul i64 %zext_ln90_5, i64 %zext_ln90_9" [d5.cpp:200]   --->   Operation 748 'mul' 'mul_ln200_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 749 'zext' 'zext_ln200_7' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 750 '%mul_ln200_7 = mul i64 %zext_ln90_6, i64 %zext_ln90_8'
ST_26 : Operation 750 [1/1] (2.10ns)   --->   "%mul_ln200_7 = mul i64 %zext_ln90_6, i64 %zext_ln90_8" [d5.cpp:200]   --->   Operation 750 'mul' 'mul_ln200_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 751 'zext' 'zext_ln200_8' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 752 '%mul_ln200_8 = mul i64 %zext_ln191, i64 %zext_ln90_7'
ST_26 : Operation 752 [1/1] (2.10ns)   --->   "%mul_ln200_8 = mul i64 %zext_ln191, i64 %zext_ln90_7" [d5.cpp:200]   --->   Operation 752 'mul' 'mul_ln200_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 753 'zext' 'zext_ln200_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 754 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 755 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = trunc i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 756 'trunc' 'trunc_ln200_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = trunc i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 757 'trunc' 'trunc_ln200_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = trunc i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 758 'trunc' 'trunc_ln200_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = trunc i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 759 'trunc' 'trunc_ln200_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = trunc i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 760 'trunc' 'trunc_ln200_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = trunc i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 761 'trunc' 'trunc_ln200_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = trunc i64 %mul_ln200" [d5.cpp:200]   --->   Operation 762 'trunc' 'trunc_ln200_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 763 [1/1] (1.08ns)   --->   "%add_ln200_4 = add i65 %zext_ln200_9, i65 %zext_ln200_7" [d5.cpp:200]   --->   Operation 763 'add' 'add_ln200_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln200_12 = zext i65 %add_ln200_4" [d5.cpp:200]   --->   Operation 764 'zext' 'zext_ln200_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 765 [1/1] (1.09ns)   --->   "%add_ln200_5 = add i66 %zext_ln200_12, i66 %zext_ln200_8" [d5.cpp:200]   --->   Operation 765 'add' 'add_ln200_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 766 [1/1] (1.08ns)   --->   "%add_ln200_6 = add i65 %zext_ln200_5, i65 %zext_ln200_4" [d5.cpp:200]   --->   Operation 766 'add' 'add_ln200_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln200_14 = zext i65 %add_ln200_6" [d5.cpp:200]   --->   Operation 767 'zext' 'zext_ln200_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 768 [1/1] (1.09ns)   --->   "%add_ln200_7 = add i66 %zext_ln200_14, i66 %zext_ln200_6" [d5.cpp:200]   --->   Operation 768 'add' 'add_ln200_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 769 [1/1] (1.08ns)   --->   "%add_ln200_9 = add i65 %zext_ln200_2, i65 %zext_ln200_1" [d5.cpp:200]   --->   Operation 769 'add' 'add_ln200_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln200_17 = zext i65 %add_ln200_9" [d5.cpp:200]   --->   Operation 770 'zext' 'zext_ln200_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 771 [1/1] (1.09ns)   --->   "%add_ln200_10 = add i66 %zext_ln200_17, i66 %zext_ln200_3" [d5.cpp:200]   --->   Operation 771 'add' 'add_ln200_10' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 772 [1/1] (1.08ns)   --->   "%add_ln193_10 = add i64 %mul_ln193_4, i64 %mul_ln193_3" [d5.cpp:193]   --->   Operation 772 'add' 'add_ln193_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 773 [1/1] (1.08ns)   --->   "%add_ln193_11 = add i64 %mul_ln193_5, i64 %mul_ln193_1" [d5.cpp:193]   --->   Operation 773 'add' 'add_ln193_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln193_4 = trunc i64 %add_ln193_10" [d5.cpp:193]   --->   Operation 774 'trunc' 'trunc_ln193_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln193_5 = trunc i64 %add_ln193_11" [d5.cpp:193]   --->   Operation 775 'trunc' 'trunc_ln193_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_12 = add i64 %add_ln193_11, i64 %add_ln193_10" [d5.cpp:193]   --->   Operation 776 'add' 'add_ln193_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_16 = add i28 %trunc_ln193_5, i28 %trunc_ln193_4" [d5.cpp:193]   --->   Operation 777 'add' 'add_ln193_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 778 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_18 = add i64 %add_ln193_15, i64 %add_ln193_12" [d5.cpp:193]   --->   Operation 778 'add' 'add_ln193_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 779 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln193_20 = add i28 %add_ln193_17, i28 %add_ln193_16" [d5.cpp:193]   --->   Operation 779 'add' 'add_ln193_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 780 [1/1] (1.08ns)   --->   "%add_ln192_3 = add i64 %mul_ln192_6, i64 %mul_ln192_5" [d5.cpp:192]   --->   Operation 780 'add' 'add_ln192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_4 = add i64 %mul_ln192_4, i64 %mul_ln90_96" [d5.cpp:192]   --->   Operation 781 'add' 'add_ln192_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 782 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_5 = add i64 %add_ln192_4, i64 %mul_ln192_3" [d5.cpp:192]   --->   Operation 782 'add' 'add_ln192_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln192_2 = trunc i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 783 'trunc' 'trunc_ln192_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln192_3 = trunc i64 %add_ln192_5" [d5.cpp:192]   --->   Operation 784 'trunc' 'trunc_ln192_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 785 [1/1] (1.08ns)   --->   "%add_ln192_6 = add i64 %add_ln192_5, i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 785 'add' 'add_ln192_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 786 [1/1] (0.97ns)   --->   "%add_ln192_8 = add i28 %trunc_ln192_3, i28 %trunc_ln192_2" [d5.cpp:192]   --->   Operation 786 'add' 'add_ln192_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i28 %trunc_ln200_9, i28 %trunc_ln200_8" [d5.cpp:208]   --->   Operation 787 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 788 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_5 = add i28 %add_ln208_4, i28 %trunc_ln200_7" [d5.cpp:208]   --->   Operation 788 'add' 'add_ln208_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 789 [1/1] (0.97ns)   --->   "%add_ln208_7 = add i28 %trunc_ln200_3, i28 %trunc_ln200" [d5.cpp:208]   --->   Operation 789 'add' 'add_ln208_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 790 [1/1] (0.00ns)   --->   "%add346_190_2943_loc_load = load i64 %add346_190_2943_loc"   --->   Operation 790 'load' 'add346_190_2943_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 791 [1/1] (0.00ns)   --->   "%add346_190_1942_loc_load = load i64 %add346_190_1942_loc"   --->   Operation 791 'load' 'add346_190_1942_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 792 [1/1] (0.00ns)   --->   "%add346_190941_loc_load = load i64 %add346_190941_loc"   --->   Operation 792 'load' 'add346_190941_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 793 [1/1] (0.00ns)   --->   "%add385_3937_loc_load = load i64 %add385_3937_loc"   --->   Operation 793 'load' 'add385_3937_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 794 '%mul_ln184 = mul i64 %zext_ln90_1, i64 %zext_ln90_7'
ST_27 : Operation 794 [1/1] (2.10ns)   --->   "%mul_ln184 = mul i64 %zext_ln90_1, i64 %zext_ln90_7" [d5.cpp:184]   --->   Operation 794 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 795 '%mul_ln184_1 = mul i64 %zext_ln90_15, i64 %zext_ln90_8'
ST_27 : Operation 795 [1/1] (2.10ns)   --->   "%mul_ln184_1 = mul i64 %zext_ln90_15, i64 %zext_ln90_8" [d5.cpp:184]   --->   Operation 795 'mul' 'mul_ln184_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 796 '%mul_ln184_2 = mul i64 %zext_ln90, i64 %zext_ln90_9'
ST_27 : Operation 796 [1/1] (2.10ns)   --->   "%mul_ln184_2 = mul i64 %zext_ln90, i64 %zext_ln90_9" [d5.cpp:184]   --->   Operation 796 'mul' 'mul_ln184_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 797 '%mul_ln184_3 = mul i64 %zext_ln50_6, i64 %zext_ln90_10'
ST_27 : Operation 797 [1/1] (2.10ns)   --->   "%mul_ln184_3 = mul i64 %zext_ln50_6, i64 %zext_ln90_10" [d5.cpp:184]   --->   Operation 797 'mul' 'mul_ln184_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 798 '%mul_ln184_4 = mul i64 %zext_ln50_5, i64 %zext_ln90_11'
ST_27 : Operation 798 [1/1] (2.10ns)   --->   "%mul_ln184_4 = mul i64 %zext_ln50_5, i64 %zext_ln90_11" [d5.cpp:184]   --->   Operation 798 'mul' 'mul_ln184_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 799 '%mul_ln184_5 = mul i64 %zext_ln50_4, i64 %zext_ln90_12'
ST_27 : Operation 799 [1/1] (2.10ns)   --->   "%mul_ln184_5 = mul i64 %zext_ln50_4, i64 %zext_ln90_12" [d5.cpp:184]   --->   Operation 799 'mul' 'mul_ln184_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 800 '%mul_ln184_6 = mul i64 %zext_ln50_3, i64 %zext_ln90_13'
ST_27 : Operation 800 [1/1] (2.10ns)   --->   "%mul_ln184_6 = mul i64 %zext_ln50_3, i64 %zext_ln90_13" [d5.cpp:184]   --->   Operation 800 'mul' 'mul_ln184_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 801 '%mul_ln184_7 = mul i64 %zext_ln50_2, i64 %zext_ln90_14'
ST_27 : Operation 801 [1/1] (2.10ns)   --->   "%mul_ln184_7 = mul i64 %zext_ln50_2, i64 %zext_ln90_14" [d5.cpp:184]   --->   Operation 801 'mul' 'mul_ln184_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 802 '%mul_ln184_8 = mul i64 %zext_ln50_1, i64 %zext_ln184'
ST_27 : Operation 802 [1/1] (2.10ns)   --->   "%mul_ln184_8 = mul i64 %zext_ln50_1, i64 %zext_ln184" [d5.cpp:184]   --->   Operation 802 'mul' 'mul_ln184_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 803 '%mul_ln185 = mul i64 %zext_ln90_2, i64 %zext_ln90_7'
ST_27 : Operation 803 [1/1] (2.10ns)   --->   "%mul_ln185 = mul i64 %zext_ln90_2, i64 %zext_ln90_7" [d5.cpp:185]   --->   Operation 803 'mul' 'mul_ln185' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 804 '%mul_ln185_1 = mul i64 %zext_ln90_1, i64 %zext_ln90_8'
ST_27 : Operation 804 [1/1] (2.10ns)   --->   "%mul_ln185_1 = mul i64 %zext_ln90_1, i64 %zext_ln90_8" [d5.cpp:185]   --->   Operation 804 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 805 '%mul_ln185_2 = mul i64 %zext_ln90, i64 %zext_ln90_10'
ST_27 : Operation 805 [1/1] (2.10ns)   --->   "%mul_ln185_2 = mul i64 %zext_ln90, i64 %zext_ln90_10" [d5.cpp:185]   --->   Operation 805 'mul' 'mul_ln185_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 806 '%mul_ln185_3 = mul i64 %zext_ln50_6, i64 %zext_ln90_11'
ST_27 : Operation 806 [1/1] (2.10ns)   --->   "%mul_ln185_3 = mul i64 %zext_ln50_6, i64 %zext_ln90_11" [d5.cpp:185]   --->   Operation 806 'mul' 'mul_ln185_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 807 '%mul_ln185_4 = mul i64 %zext_ln90_15, i64 %zext_ln90_9'
ST_27 : Operation 807 [1/1] (2.10ns)   --->   "%mul_ln185_4 = mul i64 %zext_ln90_15, i64 %zext_ln90_9" [d5.cpp:185]   --->   Operation 807 'mul' 'mul_ln185_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 808 '%mul_ln185_5 = mul i64 %zext_ln50_5, i64 %zext_ln90_12'
ST_27 : Operation 808 [1/1] (2.10ns)   --->   "%mul_ln185_5 = mul i64 %zext_ln50_5, i64 %zext_ln90_12" [d5.cpp:185]   --->   Operation 808 'mul' 'mul_ln185_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 809 '%mul_ln185_6 = mul i64 %zext_ln50_4, i64 %zext_ln90_13'
ST_27 : Operation 809 [1/1] (2.10ns)   --->   "%mul_ln185_6 = mul i64 %zext_ln50_4, i64 %zext_ln90_13" [d5.cpp:185]   --->   Operation 809 'mul' 'mul_ln185_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 810 '%mul_ln185_7 = mul i64 %zext_ln50_3, i64 %zext_ln90_14'
ST_27 : Operation 810 [1/1] (2.10ns)   --->   "%mul_ln185_7 = mul i64 %zext_ln50_3, i64 %zext_ln90_14" [d5.cpp:185]   --->   Operation 810 'mul' 'mul_ln185_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 811 '%mul_ln185_8 = mul i64 %zext_ln50_2, i64 %zext_ln184'
ST_27 : Operation 811 [1/1] (2.10ns)   --->   "%mul_ln185_8 = mul i64 %zext_ln50_2, i64 %zext_ln184" [d5.cpp:185]   --->   Operation 811 'mul' 'mul_ln185_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 812 '%mul_ln186 = mul i64 %zext_ln90_3, i64 %zext_ln90_7'
ST_27 : Operation 812 [1/1] (2.10ns)   --->   "%mul_ln186 = mul i64 %zext_ln90_3, i64 %zext_ln90_7" [d5.cpp:186]   --->   Operation 812 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 813 '%mul_ln186_1 = mul i64 %zext_ln90_2, i64 %zext_ln90_8'
ST_27 : Operation 813 [1/1] (2.10ns)   --->   "%mul_ln186_1 = mul i64 %zext_ln90_2, i64 %zext_ln90_8" [d5.cpp:186]   --->   Operation 813 'mul' 'mul_ln186_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 814 '%mul_ln186_2 = mul i64 %zext_ln90_1, i64 %zext_ln90_9'
ST_27 : Operation 814 [1/1] (2.10ns)   --->   "%mul_ln186_2 = mul i64 %zext_ln90_1, i64 %zext_ln90_9" [d5.cpp:186]   --->   Operation 814 'mul' 'mul_ln186_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 815 '%mul_ln186_3 = mul i64 %zext_ln90_15, i64 %zext_ln90_10'
ST_27 : Operation 815 [1/1] (2.10ns)   --->   "%mul_ln186_3 = mul i64 %zext_ln90_15, i64 %zext_ln90_10" [d5.cpp:186]   --->   Operation 815 'mul' 'mul_ln186_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 816 '%mul_ln186_4 = mul i64 %zext_ln90, i64 %zext_ln90_11'
ST_27 : Operation 816 [1/1] (2.10ns)   --->   "%mul_ln186_4 = mul i64 %zext_ln90, i64 %zext_ln90_11" [d5.cpp:186]   --->   Operation 816 'mul' 'mul_ln186_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 817 '%mul_ln186_5 = mul i64 %zext_ln50_6, i64 %zext_ln90_12'
ST_27 : Operation 817 [1/1] (2.10ns)   --->   "%mul_ln186_5 = mul i64 %zext_ln50_6, i64 %zext_ln90_12" [d5.cpp:186]   --->   Operation 817 'mul' 'mul_ln186_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 818 '%mul_ln186_6 = mul i64 %zext_ln50_5, i64 %zext_ln90_13'
ST_27 : Operation 818 [1/1] (2.10ns)   --->   "%mul_ln186_6 = mul i64 %zext_ln50_5, i64 %zext_ln90_13" [d5.cpp:186]   --->   Operation 818 'mul' 'mul_ln186_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 819 '%mul_ln186_7 = mul i64 %zext_ln50_4, i64 %zext_ln90_14'
ST_27 : Operation 819 [1/1] (2.10ns)   --->   "%mul_ln186_7 = mul i64 %zext_ln50_4, i64 %zext_ln90_14" [d5.cpp:186]   --->   Operation 819 'mul' 'mul_ln186_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 820 [1/1] (1.08ns)   --->   "%add_ln186 = add i64 %mul_ln186_5, i64 %mul_ln186_6" [d5.cpp:186]   --->   Operation 820 'add' 'add_ln186' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 821 [1/1] (1.08ns)   --->   "%add_ln186_1 = add i64 %mul_ln186_4, i64 %mul_ln186_3" [d5.cpp:186]   --->   Operation 821 'add' 'add_ln186_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %add_ln186" [d5.cpp:186]   --->   Operation 822 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 823 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 824 [1/1] (1.08ns)   --->   "%add_ln186_2 = add i64 %add_ln186_1, i64 %add_ln186" [d5.cpp:186]   --->   Operation 824 'add' 'add_ln186_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 825 [1/1] (1.08ns)   --->   "%add_ln186_3 = add i64 %mul_ln186_1, i64 %mul_ln186_2" [d5.cpp:186]   --->   Operation 825 'add' 'add_ln186_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 826 [1/1] (1.08ns)   --->   "%add_ln186_4 = add i64 %mul_ln186, i64 %mul_ln186_7" [d5.cpp:186]   --->   Operation 826 'add' 'add_ln186_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 827 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i64 %add_ln186_4" [d5.cpp:186]   --->   Operation 828 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 829 [1/1] (1.08ns)   --->   "%add_ln186_5 = add i64 %add_ln186_4, i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 829 'add' 'add_ln186_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 830 [1/1] (0.97ns)   --->   "%add_ln186_8 = add i28 %trunc_ln186_3, i28 %trunc_ln186_2" [d5.cpp:186]   --->   Operation 830 'add' 'add_ln186_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 831 '%mul_ln187 = mul i64 %zext_ln90, i64 %zext_ln90_12'
ST_27 : Operation 831 [1/1] (2.10ns)   --->   "%mul_ln187 = mul i64 %zext_ln90, i64 %zext_ln90_12" [d5.cpp:187]   --->   Operation 831 'mul' 'mul_ln187' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 832 '%mul_ln187_1 = mul i64 %zext_ln90_4, i64 %zext_ln90_7'
ST_27 : Operation 832 [1/1] (2.10ns)   --->   "%mul_ln187_1 = mul i64 %zext_ln90_4, i64 %zext_ln90_7" [d5.cpp:187]   --->   Operation 832 'mul' 'mul_ln187_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 833 '%mul_ln187_2 = mul i64 %zext_ln90_3, i64 %zext_ln90_8'
ST_27 : Operation 833 [1/1] (2.10ns)   --->   "%mul_ln187_2 = mul i64 %zext_ln90_3, i64 %zext_ln90_8" [d5.cpp:187]   --->   Operation 833 'mul' 'mul_ln187_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 834 '%mul_ln187_3 = mul i64 %zext_ln90_2, i64 %zext_ln90_9'
ST_27 : Operation 834 [1/1] (2.10ns)   --->   "%mul_ln187_3 = mul i64 %zext_ln90_2, i64 %zext_ln90_9" [d5.cpp:187]   --->   Operation 834 'mul' 'mul_ln187_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 835 '%mul_ln187_4 = mul i64 %zext_ln90_1, i64 %zext_ln90_10'
ST_27 : Operation 835 [1/1] (2.10ns)   --->   "%mul_ln187_4 = mul i64 %zext_ln90_1, i64 %zext_ln90_10" [d5.cpp:187]   --->   Operation 835 'mul' 'mul_ln187_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 836 '%mul_ln187_5 = mul i64 %zext_ln90_15, i64 %zext_ln90_11'
ST_27 : Operation 836 [1/1] (2.10ns)   --->   "%mul_ln187_5 = mul i64 %zext_ln90_15, i64 %zext_ln90_11" [d5.cpp:187]   --->   Operation 836 'mul' 'mul_ln187_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187 = add i64 %mul_ln187_5, i64 %mul_ln187_3" [d5.cpp:187]   --->   Operation 837 'add' 'add_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 838 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_1 = add i64 %add_ln187, i64 %mul_ln187_4" [d5.cpp:187]   --->   Operation 838 'add' 'add_ln187_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_2 = add i64 %mul_ln187_2, i64 %mul_ln187" [d5.cpp:187]   --->   Operation 839 'add' 'add_ln187_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 840 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_3 = add i64 %add_ln187_2, i64 %mul_ln187_1" [d5.cpp:187]   --->   Operation 840 'add' 'add_ln187_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 841 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 842 'trunc' 'trunc_ln187_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_4 = add i64 %add_ln187_3, i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 843 'add' 'add_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i64 %add346_190941_loc_load" [d5.cpp:187]   --->   Operation 844 'trunc' 'trunc_ln187_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 845 [1/1] (0.97ns)   --->   "%add_ln187_5 = add i28 %trunc_ln187_1, i28 %trunc_ln187" [d5.cpp:187]   --->   Operation 845 'add' 'add_ln187_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 846 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_32 = add i64 %add_ln187_4, i64 %add346_190941_loc_load" [d5.cpp:187]   --->   Operation 846 'add' 'arr_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 847 '%mul_ln188_1 = mul i64 %zext_ln90_4, i64 %zext_ln90_8'
ST_27 : Operation 847 [1/1] (2.10ns)   --->   "%mul_ln188_1 = mul i64 %zext_ln90_4, i64 %zext_ln90_8" [d5.cpp:188]   --->   Operation 847 'mul' 'mul_ln188_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 848 '%mul_ln188_2 = mul i64 %zext_ln90_3, i64 %zext_ln90_9'
ST_27 : Operation 848 [1/1] (2.10ns)   --->   "%mul_ln188_2 = mul i64 %zext_ln90_3, i64 %zext_ln90_9" [d5.cpp:188]   --->   Operation 848 'mul' 'mul_ln188_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 849 '%mul_ln188_3 = mul i64 %zext_ln90_2, i64 %zext_ln90_10'
ST_27 : Operation 849 [1/1] (2.10ns)   --->   "%mul_ln188_3 = mul i64 %zext_ln90_2, i64 %zext_ln90_10" [d5.cpp:188]   --->   Operation 849 'mul' 'mul_ln188_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 850 [1/1] (1.08ns)   --->   "%add_ln188 = add i64 %mul_ln188, i64 %mul_ln188_2" [d5.cpp:188]   --->   Operation 850 'add' 'add_ln188' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 851 [1/1] (1.08ns)   --->   "%add_ln188_1 = add i64 %mul_ln188_1, i64 %mul_ln188_3" [d5.cpp:188]   --->   Operation 851 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %add_ln188" [d5.cpp:188]   --->   Operation 852 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 853 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_2 = add i64 %add_ln188_1, i64 %add_ln188" [d5.cpp:188]   --->   Operation 854 'add' 'add_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln188_2 = trunc i64 %add346_190_1942_loc_load" [d5.cpp:188]   --->   Operation 855 'trunc' 'trunc_ln188_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 856 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_33 = add i64 %add_ln188_2, i64 %add346_190_1942_loc_load" [d5.cpp:188]   --->   Operation 856 'add' 'arr_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %add346_190_2943_loc_load" [d5.cpp:189]   --->   Operation 857 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 858 [1/1] (1.08ns)   --->   "%arr_34 = add i64 %add_ln189, i64 %add346_190_2943_loc_load" [d5.cpp:189]   --->   Operation 858 'add' 'arr_34' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_6 = add i64 %add_ln190_5, i64 %add_ln190_2" [d5.cpp:190]   --->   Operation 859 'add' 'add_ln190_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln190_4 = trunc i64 %add385_3937_loc_load" [d5.cpp:190]   --->   Operation 860 'trunc' 'trunc_ln190_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_9 = add i28 %add_ln190_8, i28 %add_ln190_7" [d5.cpp:190]   --->   Operation 861 'add' 'add_ln190_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 862 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_35 = add i64 %add_ln190_6, i64 %add385_3937_loc_load" [d5.cpp:190]   --->   Operation 862 'add' 'arr_35' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 863 '%mul_ln192 = mul i64 %zext_ln90_1, i64 %zext_ln184'
ST_27 : Operation 863 [1/1] (2.10ns)   --->   "%mul_ln192 = mul i64 %zext_ln90_1, i64 %zext_ln184" [d5.cpp:192]   --->   Operation 863 'mul' 'mul_ln192' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 864 '%mul_ln192_1 = mul i64 %zext_ln90_2, i64 %zext_ln90_14'
ST_27 : Operation 864 [1/1] (2.10ns)   --->   "%mul_ln192_1 = mul i64 %zext_ln90_2, i64 %zext_ln90_14" [d5.cpp:192]   --->   Operation 864 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 865 '%mul_ln192_2 = mul i64 %zext_ln90_3, i64 %zext_ln90_13'
ST_27 : Operation 865 [1/1] (2.10ns)   --->   "%mul_ln192_2 = mul i64 %zext_ln90_3, i64 %zext_ln90_13" [d5.cpp:192]   --->   Operation 865 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 866 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_35, i32 28, i32 63" [d5.cpp:200]   --->   Operation 866 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln200_63 = zext i36 %lshr_ln" [d5.cpp:200]   --->   Operation 867 'zext' 'zext_ln200_63' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr = add i64 %add_ln90_23, i64 %add_ln90_15" [d5.cpp:90]   --->   Operation 868 'add' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln198_1 = add i28 %add_ln90_25, i28 %add_ln90_24" [d5.cpp:198]   --->   Operation 869 'add' 'add_ln198_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_35, i32 28, i32 55" [d5.cpp:200]   --->   Operation 870 'partselect' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 871 [1/1] (1.08ns)   --->   "%add_ln200_1 = add i64 %add_ln50_5, i64 %zext_ln200_63" [d5.cpp:200]   --->   Operation 871 'add' 'add_ln200_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 872 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200 = add i64 %add_ln200_1, i64 %arr" [d5.cpp:200]   --->   Operation 872 'add' 'add_ln200' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 873 [1/1] (0.97ns)   --->   "%add_ln200_2 = add i28 %add_ln198, i28 %trunc_ln200_1" [d5.cpp:200]   --->   Operation 873 'add' 'add_ln200_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 874 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_3 = add i28 %add_ln200_2, i28 %add_ln198_1" [d5.cpp:200]   --->   Operation 874 'add' 'add_ln200_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i36 %lshr_ln200_1" [d5.cpp:200]   --->   Operation 875 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln200_10 = zext i64 %arr_38" [d5.cpp:200]   --->   Operation 876 'zext' 'zext_ln200_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln200_11 = zext i36 %lshr_ln" [d5.cpp:200]   --->   Operation 877 'zext' 'zext_ln200_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln200_13 = zext i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 878 'zext' 'zext_ln200_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln200_15 = zext i66 %add_ln200_7" [d5.cpp:200]   --->   Operation 879 'zext' 'zext_ln200_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 880 [1/1] (1.10ns)   --->   "%add_ln200_43 = add i66 %add_ln200_7, i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 880 'add' 'add_ln200_43' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 881 [1/1] (1.10ns)   --->   "%add_ln200_8 = add i67 %zext_ln200_15, i67 %zext_ln200_13" [d5.cpp:200]   --->   Operation 881 'add' 'add_ln200_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln200_11 = trunc i66 %add_ln200_43" [d5.cpp:200]   --->   Operation 882 'trunc' 'trunc_ln200_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln200_16 = zext i67 %add_ln200_8" [d5.cpp:200]   --->   Operation 883 'zext' 'zext_ln200_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln200_18 = zext i66 %add_ln200_10" [d5.cpp:200]   --->   Operation 884 'zext' 'zext_ln200_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_12 = add i65 %zext_ln200_10, i65 %zext_ln200_11" [d5.cpp:200]   --->   Operation 885 'add' 'add_ln200_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 886 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln200_13 = add i65 %add_ln200_12, i65 %zext_ln200" [d5.cpp:200]   --->   Operation 886 'add' 'add_ln200_13' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln200_19 = zext i65 %add_ln200_13" [d5.cpp:200]   --->   Operation 887 'zext' 'zext_ln200_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 888 [1/1] (1.10ns)   --->   "%add_ln200_14 = add i67 %zext_ln200_19, i67 %zext_ln200_18" [d5.cpp:200]   --->   Operation 888 'add' 'add_ln200_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln200_12 = trunc i67 %add_ln200_14" [d5.cpp:200]   --->   Operation 889 'trunc' 'trunc_ln200_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln200_20 = zext i67 %add_ln200_14" [d5.cpp:200]   --->   Operation 890 'zext' 'zext_ln200_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 891 [1/1] (1.09ns)   --->   "%add_ln200_35 = add i56 %trunc_ln200_12, i56 %trunc_ln200_11" [d5.cpp:200]   --->   Operation 891 'add' 'add_ln200_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 892 [1/1] (1.10ns)   --->   "%add_ln200_11 = add i68 %zext_ln200_20, i68 %zext_ln200_16" [d5.cpp:200]   --->   Operation 892 'add' 'add_ln200_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_11, i32 28, i32 67" [d5.cpp:200]   --->   Operation 893 'partselect' 'trunc_ln200_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln200_21 = zext i40 %trunc_ln200_10" [d5.cpp:200]   --->   Operation 894 'zext' 'zext_ln200_21' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 895 '%mul_ln200_9 = mul i64 %zext_ln50_6, i64 %zext_ln184'
ST_27 : Operation 895 [1/1] (2.10ns)   --->   "%mul_ln200_9 = mul i64 %zext_ln50_6, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 895 'mul' 'mul_ln200_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln200_22 = zext i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 896 'zext' 'zext_ln200_22' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 897 '%mul_ln200_10 = mul i64 %zext_ln90, i64 %zext_ln90_14'
ST_27 : Operation 897 [1/1] (2.10ns)   --->   "%mul_ln200_10 = mul i64 %zext_ln90, i64 %zext_ln90_14" [d5.cpp:200]   --->   Operation 897 'mul' 'mul_ln200_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln200_23 = zext i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 898 'zext' 'zext_ln200_23' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 899 '%mul_ln200_11 = mul i64 %zext_ln90_15, i64 %zext_ln90_13'
ST_27 : Operation 899 [1/1] (2.10ns)   --->   "%mul_ln200_11 = mul i64 %zext_ln90_15, i64 %zext_ln90_13" [d5.cpp:200]   --->   Operation 899 'mul' 'mul_ln200_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln200_24 = zext i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 900 'zext' 'zext_ln200_24' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 901 '%mul_ln200_12 = mul i64 %zext_ln90_1, i64 %zext_ln90_12'
ST_27 : Operation 901 [1/1] (2.10ns)   --->   "%mul_ln200_12 = mul i64 %zext_ln90_1, i64 %zext_ln90_12" [d5.cpp:200]   --->   Operation 901 'mul' 'mul_ln200_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln200_25 = zext i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 902 'zext' 'zext_ln200_25' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 903 '%mul_ln200_13 = mul i64 %zext_ln90_2, i64 %zext_ln90_11'
ST_27 : Operation 903 [1/1] (2.10ns)   --->   "%mul_ln200_13 = mul i64 %zext_ln90_2, i64 %zext_ln90_11" [d5.cpp:200]   --->   Operation 903 'mul' 'mul_ln200_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln200_26 = zext i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 904 'zext' 'zext_ln200_26' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 905 '%mul_ln200_14 = mul i64 %zext_ln90_3, i64 %zext_ln90_10'
ST_27 : Operation 905 [1/1] (2.10ns)   --->   "%mul_ln200_14 = mul i64 %zext_ln90_3, i64 %zext_ln90_10" [d5.cpp:200]   --->   Operation 905 'mul' 'mul_ln200_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln200_27 = zext i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 906 'zext' 'zext_ln200_27' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 907 '%mul_ln200_15 = mul i64 %zext_ln90_4, i64 %zext_ln90_9'
ST_27 : Operation 907 [1/1] (2.10ns)   --->   "%mul_ln200_15 = mul i64 %zext_ln90_4, i64 %zext_ln90_9" [d5.cpp:200]   --->   Operation 907 'mul' 'mul_ln200_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 908 'zext' 'zext_ln200_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i64 %arr_34" [d5.cpp:200]   --->   Operation 909 'zext' 'zext_ln200_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln200_13 = trunc i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 910 'trunc' 'trunc_ln200_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln200_14 = trunc i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 911 'trunc' 'trunc_ln200_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln200_15 = trunc i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 912 'trunc' 'trunc_ln200_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 913 [1/1] (0.00ns)   --->   "%trunc_ln200_16 = trunc i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 913 'trunc' 'trunc_ln200_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln200_17 = trunc i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 914 'trunc' 'trunc_ln200_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln200_20 = trunc i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 915 'trunc' 'trunc_ln200_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln200_21 = trunc i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 916 'trunc' 'trunc_ln200_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln200_18 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_35, i32 28, i32 55" [d5.cpp:200]   --->   Operation 917 'partselect' 'trunc_ln200_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 918 [1/1] (1.08ns)   --->   "%add_ln200_15 = add i65 %zext_ln200_27, i65 %zext_ln200_28" [d5.cpp:200]   --->   Operation 918 'add' 'add_ln200_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln200_30 = zext i65 %add_ln200_15" [d5.cpp:200]   --->   Operation 919 'zext' 'zext_ln200_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 920 [1/1] (1.08ns)   --->   "%add_ln200_16 = add i65 %zext_ln200_26, i65 %zext_ln200_25" [d5.cpp:200]   --->   Operation 920 'add' 'add_ln200_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln200_31 = zext i65 %add_ln200_16" [d5.cpp:200]   --->   Operation 921 'zext' 'zext_ln200_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 922 [1/1] (1.09ns)   --->   "%add_ln200_17 = add i66 %zext_ln200_31, i66 %zext_ln200_30" [d5.cpp:200]   --->   Operation 922 'add' 'add_ln200_17' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 923 [1/1] (1.08ns)   --->   "%add_ln200_18 = add i65 %zext_ln200_24, i65 %zext_ln200_23" [d5.cpp:200]   --->   Operation 923 'add' 'add_ln200_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln200_33 = zext i65 %add_ln200_18" [d5.cpp:200]   --->   Operation 924 'zext' 'zext_ln200_33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 925 [1/1] (1.08ns)   --->   "%add_ln200_20 = add i65 %zext_ln200_29, i65 %zext_ln200_21" [d5.cpp:200]   --->   Operation 925 'add' 'add_ln200_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln200_34 = zext i65 %add_ln200_20" [d5.cpp:200]   --->   Operation 926 'zext' 'zext_ln200_34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 927 [1/1] (1.09ns)   --->   "%add_ln200_21 = add i66 %zext_ln200_34, i66 %zext_ln200_22" [d5.cpp:200]   --->   Operation 927 'add' 'add_ln200_21' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln200_35 = zext i66 %add_ln200_21" [d5.cpp:200]   --->   Operation 928 'zext' 'zext_ln200_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 929 [1/1] (1.10ns)   --->   "%add_ln200_22 = add i67 %zext_ln200_35, i67 %zext_ln200_33" [d5.cpp:200]   --->   Operation 929 'add' 'add_ln200_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 930 '%mul_ln200_16 = mul i64 %zext_ln50_5, i64 %zext_ln184'
ST_27 : Operation 930 [1/1] (2.10ns)   --->   "%mul_ln200_16 = mul i64 %zext_ln50_5, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 930 'mul' 'mul_ln200_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln200_38 = zext i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 931 'zext' 'zext_ln200_38' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 932 '%mul_ln200_17 = mul i64 %zext_ln50_6, i64 %zext_ln90_14'
ST_27 : Operation 932 [1/1] (2.10ns)   --->   "%mul_ln200_17 = mul i64 %zext_ln50_6, i64 %zext_ln90_14" [d5.cpp:200]   --->   Operation 932 'mul' 'mul_ln200_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln200_39 = zext i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 933 'zext' 'zext_ln200_39' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 934 '%mul_ln200_18 = mul i64 %zext_ln90, i64 %zext_ln90_13'
ST_27 : Operation 934 [1/1] (2.10ns)   --->   "%mul_ln200_18 = mul i64 %zext_ln90, i64 %zext_ln90_13" [d5.cpp:200]   --->   Operation 934 'mul' 'mul_ln200_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln200_40 = zext i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 935 'zext' 'zext_ln200_40' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 936 '%mul_ln200_19 = mul i64 %zext_ln90_15, i64 %zext_ln90_12'
ST_27 : Operation 936 [1/1] (2.10ns)   --->   "%mul_ln200_19 = mul i64 %zext_ln90_15, i64 %zext_ln90_12" [d5.cpp:200]   --->   Operation 936 'mul' 'mul_ln200_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln200_41 = zext i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 937 'zext' 'zext_ln200_41' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 938 '%mul_ln200_20 = mul i64 %zext_ln90_1, i64 %zext_ln90_11'
ST_27 : Operation 938 [1/1] (2.10ns)   --->   "%mul_ln200_20 = mul i64 %zext_ln90_1, i64 %zext_ln90_11" [d5.cpp:200]   --->   Operation 938 'mul' 'mul_ln200_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln200_42 = zext i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 939 'zext' 'zext_ln200_42' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln200_22 = trunc i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 940 'trunc' 'trunc_ln200_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln200_23 = trunc i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 941 'trunc' 'trunc_ln200_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln200_24 = trunc i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 942 'trunc' 'trunc_ln200_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln200_27 = trunc i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 943 'trunc' 'trunc_ln200_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln200_28 = trunc i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 944 'trunc' 'trunc_ln200_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 945 [1/1] (1.08ns)   --->   "%add_ln200_23 = add i65 %zext_ln200_42, i65 %zext_ln200_40" [d5.cpp:200]   --->   Operation 945 'add' 'add_ln200_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln200_44 = zext i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 946 'zext' 'zext_ln200_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 947 [1/1] (1.09ns)   --->   "%add_ln200_24 = add i66 %zext_ln200_44, i66 %zext_ln200_41" [d5.cpp:200]   --->   Operation 947 'add' 'add_ln200_24' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln200_29 = trunc i66 %add_ln200_24" [d5.cpp:200]   --->   Operation 948 'trunc' 'trunc_ln200_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 949 [1/1] (1.08ns)   --->   "%add_ln200_26 = add i65 %zext_ln200_39, i65 %zext_ln200_38" [d5.cpp:200]   --->   Operation 949 'add' 'add_ln200_26' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 950 '%mul_ln200_21 = mul i64 %zext_ln50_4, i64 %zext_ln184'
ST_27 : Operation 950 [1/1] (2.10ns)   --->   "%mul_ln200_21 = mul i64 %zext_ln50_4, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 950 'mul' 'mul_ln200_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 951 '%mul_ln200_22 = mul i64 %zext_ln50_5, i64 %zext_ln90_14'
ST_27 : Operation 951 [1/1] (2.10ns)   --->   "%mul_ln200_22 = mul i64 %zext_ln50_5, i64 %zext_ln90_14" [d5.cpp:200]   --->   Operation 951 'mul' 'mul_ln200_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln200_51 = zext i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 952 'zext' 'zext_ln200_51' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 953 '%mul_ln200_23 = mul i64 %zext_ln50_6, i64 %zext_ln90_13'
ST_27 : Operation 953 [1/1] (2.10ns)   --->   "%mul_ln200_23 = mul i64 %zext_ln50_6, i64 %zext_ln90_13" [d5.cpp:200]   --->   Operation 953 'mul' 'mul_ln200_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln200_52 = zext i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 954 'zext' 'zext_ln200_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln200_37 = trunc i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 955 'trunc' 'trunc_ln200_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln200_38 = trunc i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 956 'trunc' 'trunc_ln200_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln200_39 = trunc i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 957 'trunc' 'trunc_ln200_39' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 958 [1/1] (1.08ns)   --->   "%add_ln200_30 = add i65 %zext_ln200_51, i65 %zext_ln200_52" [d5.cpp:200]   --->   Operation 958 'add' 'add_ln200_30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.31ns)   --->   Input mux for Operation 959 '%mul_ln200_24 = mul i64 %zext_ln50_3, i64 %zext_ln184'
ST_27 : Operation 959 [1/1] (2.10ns)   --->   "%mul_ln200_24 = mul i64 %zext_ln50_3, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 959 'mul' 'mul_ln200_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln200_40 = trunc i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 960 'trunc' 'trunc_ln200_40' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 961 [1/1] (1.08ns)   --->   "%add_ln185 = add i64 %mul_ln185_6, i64 %mul_ln185_7" [d5.cpp:185]   --->   Operation 961 'add' 'add_ln185' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 962 [1/1] (1.08ns)   --->   "%add_ln185_1 = add i64 %mul_ln185_5, i64 %mul_ln185_3" [d5.cpp:185]   --->   Operation 962 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %add_ln185" [d5.cpp:185]   --->   Operation 963 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln185_1 = trunc i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 964 'trunc' 'trunc_ln185_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 965 [1/1] (1.08ns)   --->   "%add_ln185_2 = add i64 %add_ln185_1, i64 %add_ln185" [d5.cpp:185]   --->   Operation 965 'add' 'add_ln185_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 966 [1/1] (1.08ns)   --->   "%add_ln185_3 = add i64 %mul_ln185, i64 %mul_ln185_1" [d5.cpp:185]   --->   Operation 966 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_4 = add i64 %mul_ln185_4, i64 %mul_ln185_8" [d5.cpp:185]   --->   Operation 967 'add' 'add_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 968 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_5 = add i64 %add_ln185_4, i64 %mul_ln185_2" [d5.cpp:185]   --->   Operation 968 'add' 'add_ln185_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln185_2 = trunc i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 969 'trunc' 'trunc_ln185_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln185_3 = trunc i64 %add_ln185_5" [d5.cpp:185]   --->   Operation 970 'trunc' 'trunc_ln185_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 971 [1/1] (1.08ns)   --->   "%add_ln185_6 = add i64 %add_ln185_5, i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 971 'add' 'add_ln185_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 972 [1/1] (0.97ns)   --->   "%add_ln185_8 = add i28 %trunc_ln185_1, i28 %trunc_ln185" [d5.cpp:185]   --->   Operation 972 'add' 'add_ln185_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 973 [1/1] (0.97ns)   --->   "%add_ln185_9 = add i28 %trunc_ln185_3, i28 %trunc_ln185_2" [d5.cpp:185]   --->   Operation 973 'add' 'add_ln185_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 974 [1/1] (1.08ns)   --->   "%add_ln184 = add i64 %mul_ln184_6, i64 %mul_ln184_7" [d5.cpp:184]   --->   Operation 974 'add' 'add_ln184' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 975 [1/1] (1.08ns)   --->   "%add_ln184_1 = add i64 %mul_ln184_5, i64 %mul_ln184_4" [d5.cpp:184]   --->   Operation 975 'add' 'add_ln184_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %add_ln184" [d5.cpp:184]   --->   Operation 976 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 977 'trunc' 'trunc_ln184_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 978 [1/1] (1.08ns)   --->   "%add_ln184_2 = add i64 %add_ln184_1, i64 %add_ln184" [d5.cpp:184]   --->   Operation 978 'add' 'add_ln184_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 979 [1/1] (1.08ns)   --->   "%add_ln184_3 = add i64 %mul_ln184, i64 %mul_ln184_1" [d5.cpp:184]   --->   Operation 979 'add' 'add_ln184_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_4 = add i64 %mul_ln184_2, i64 %mul_ln184_8" [d5.cpp:184]   --->   Operation 980 'add' 'add_ln184_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 981 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_5 = add i64 %add_ln184_4, i64 %mul_ln184_3" [d5.cpp:184]   --->   Operation 981 'add' 'add_ln184_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = trunc i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 982 'trunc' 'trunc_ln184_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln184_3 = trunc i64 %add_ln184_5" [d5.cpp:184]   --->   Operation 983 'trunc' 'trunc_ln184_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 984 [1/1] (1.08ns)   --->   "%add_ln184_6 = add i64 %add_ln184_5, i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 984 'add' 'add_ln184_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 985 [1/1] (0.97ns)   --->   "%add_ln184_8 = add i28 %trunc_ln184_1, i28 %trunc_ln184" [d5.cpp:184]   --->   Operation 985 'add' 'add_ln184_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 986 [1/1] (0.97ns)   --->   "%add_ln184_9 = add i28 %trunc_ln184_3, i28 %trunc_ln184_2" [d5.cpp:184]   --->   Operation 986 'add' 'add_ln184_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 987 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_41 = add i28 %add_ln190_9, i28 %trunc_ln190_4" [d5.cpp:200]   --->   Operation 987 'add' 'add_ln200_41' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 988 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200, i32 28, i32 63" [d5.cpp:201]   --->   Operation 988 'partselect' 'lshr_ln201_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i36 %lshr_ln201_1" [d5.cpp:201]   --->   Operation 989 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197 = add i64 %add_ln197_17, i64 %add_ln197_8" [d5.cpp:197]   --->   Operation 990 'add' 'add_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_20 = add i28 %trunc_ln50_5, i28 %trunc_ln50_4" [d5.cpp:197]   --->   Operation 991 'add' 'add_ln197_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_21 = add i28 %add_ln197_19, i28 %add_ln197_18" [d5.cpp:197]   --->   Operation 992 'add' 'add_ln197_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 993 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200, i32 28, i32 55" [d5.cpp:201]   --->   Operation 993 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 994 [1/1] (1.08ns)   --->   "%add_ln201_2 = add i64 %add_ln50_14, i64 %zext_ln201_3" [d5.cpp:201]   --->   Operation 994 'add' 'add_ln201_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 995 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln201_1 = add i64 %add_ln201_2, i64 %add_ln197" [d5.cpp:201]   --->   Operation 995 'add' 'add_ln201_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 996 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_4 = add i28 %add_ln197_20, i28 %trunc_ln" [d5.cpp:201]   --->   Operation 996 'add' 'add_ln201_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 997 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_3 = add i28 %add_ln201_4, i28 %add_ln197_21" [d5.cpp:201]   --->   Operation 997 'add' 'add_ln201_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 998 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 63" [d5.cpp:202]   --->   Operation 998 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i36 %lshr_ln2" [d5.cpp:202]   --->   Operation 999 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_1 = add i64 %add_ln196_17, i64 %add_ln196_8" [d5.cpp:196]   --->   Operation 1000 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_20 = add i28 %trunc_ln50_7, i28 %trunc_ln50_6" [d5.cpp:196]   --->   Operation 1001 'add' 'add_ln196_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_21 = add i28 %add_ln196_19, i28 %add_ln196_18" [d5.cpp:196]   --->   Operation 1002 'add' 'add_ln196_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 55" [d5.cpp:202]   --->   Operation 1003 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1004 [1/1] (1.08ns)   --->   "%add_ln202_1 = add i64 %add_ln50_20, i64 %zext_ln202" [d5.cpp:202]   --->   Operation 1004 'add' 'add_ln202_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1005 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln202 = add i64 %add_ln202_1, i64 %add_ln196_1" [d5.cpp:202]   --->   Operation 1005 'add' 'add_ln202' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1006 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln202_2 = add i28 %add_ln196_20, i28 %trunc_ln1" [d5.cpp:202]   --->   Operation 1006 'add' 'add_ln202_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1007 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln202_2, i28 %add_ln196_21" [d5.cpp:202]   --->   Operation 1007 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1008 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln202, i32 28, i32 63" [d5.cpp:203]   --->   Operation 1008 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_21 = add i28 %trunc_ln50_3, i28 %trunc_ln50_2" [d5.cpp:195]   --->   Operation 1009 'add' 'add_ln195_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1010 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln202, i32 28, i32 55" [d5.cpp:203]   --->   Operation 1010 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1011 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln203_2 = add i28 %add_ln195_21, i28 %trunc_ln2" [d5.cpp:203]   --->   Operation 1011 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1012 [1/1] (1.08ns)   --->   "%add_ln192 = add i64 %mul_ln192, i64 %add_ln113_6" [d5.cpp:192]   --->   Operation 1012 'add' 'add_ln192' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1013 [1/1] (1.08ns)   --->   "%add_ln192_1 = add i64 %mul_ln192_1, i64 %mul_ln192_2" [d5.cpp:192]   --->   Operation 1013 'add' 'add_ln192_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %add_ln192" [d5.cpp:192]   --->   Operation 1014 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = trunc i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 1015 'trunc' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1016 [1/1] (1.08ns)   --->   "%add_ln192_2 = add i64 %add_ln192_1, i64 %add_ln192" [d5.cpp:192]   --->   Operation 1016 'add' 'add_ln192_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1017 [1/1] (0.97ns)   --->   "%add_ln192_7 = add i28 %trunc_ln192_1, i28 %trunc_ln192" [d5.cpp:192]   --->   Operation 1017 'add' 'add_ln192_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i28 %add_ln208_5, i28 %add_ln208_2" [d5.cpp:208]   --->   Operation 1018 'add' 'add_ln208_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_8 = add i28 %add_ln208_7, i28 %trunc_ln200_2" [d5.cpp:208]   --->   Operation 1019 'add' 'add_ln208_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_9 = add i28 %trunc_ln200_4, i28 %trunc_ln200_6" [d5.cpp:208]   --->   Operation 1020 'add' 'add_ln208_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1021 [1/1] (0.97ns)   --->   "%add_ln208_10 = add i28 %trunc_ln200_5, i28 %trunc_ln200_1" [d5.cpp:208]   --->   Operation 1021 'add' 'add_ln208_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1022 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_11 = add i28 %add_ln208_10, i28 %add_ln208_9" [d5.cpp:208]   --->   Operation 1022 'add' 'add_ln208_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1023 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_12 = add i28 %add_ln208_11, i28 %add_ln208_8" [d5.cpp:208]   --->   Operation 1023 'add' 'add_ln208_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1024 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_3 = add i28 %add_ln208_12, i28 %add_ln208_6" [d5.cpp:208]   --->   Operation 1024 'add' 'add_ln208_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1025 [1/1] (0.97ns)   --->   "%add_ln209_3 = add i28 %trunc_ln200_14, i28 %trunc_ln200_13" [d5.cpp:209]   --->   Operation 1025 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i28 %trunc_ln200_16, i28 %trunc_ln200_17" [d5.cpp:209]   --->   Operation 1026 'add' 'add_ln209_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1027 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i28 %add_ln209_4, i28 %trunc_ln200_15" [d5.cpp:209]   --->   Operation 1027 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i28 %add_ln209_5, i28 %add_ln209_3" [d5.cpp:209]   --->   Operation 1028 'add' 'add_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i28 %trunc_ln200_20, i28 %trunc_ln200_21" [d5.cpp:209]   --->   Operation 1029 'add' 'add_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1030 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i28 %trunc_ln189_1, i28 %trunc_ln200_18" [d5.cpp:209]   --->   Operation 1030 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1031 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i28 %add_ln209_8, i28 %trunc_ln189" [d5.cpp:209]   --->   Operation 1031 'add' 'add_ln209_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1032 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_10 = add i28 %add_ln209_9, i28 %add_ln209_7" [d5.cpp:209]   --->   Operation 1032 'add' 'add_ln209_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1033 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i28 %add_ln209_10, i28 %add_ln209_6" [d5.cpp:209]   --->   Operation 1033 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1034 [1/1] (0.97ns)   --->   "%add_ln210 = add i28 %trunc_ln200_23, i28 %trunc_ln200_22" [d5.cpp:210]   --->   Operation 1034 'add' 'add_ln210' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1035 [1/1] (0.97ns)   --->   "%add_ln210_1 = add i28 %trunc_ln200_24, i28 %trunc_ln200_27" [d5.cpp:210]   --->   Operation 1035 'add' 'add_ln210_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1036 [1/1] (0.97ns)   --->   "%add_ln211 = add i28 %trunc_ln200_37, i28 %trunc_ln200_39" [d5.cpp:211]   --->   Operation 1036 'add' 'add_ln211' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.56>
ST_28 : Operation 1037 [1/1] (0.00ns)   --->   "%add346_2118940_loc_load = load i64 %add346_2118940_loc"   --->   Operation 1037 'load' 'add346_2118940_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_7 = add i28 %trunc_ln186_1, i28 %trunc_ln186" [d5.cpp:186]   --->   Operation 1038 'add' 'add_ln186_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_6 = add i64 %add_ln186_5, i64 %add_ln186_2" [d5.cpp:186]   --->   Operation 1039 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1040 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = trunc i64 %add346_2118940_loc_load" [d5.cpp:186]   --->   Operation 1040 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1041 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln186_9 = add i28 %add_ln186_8, i28 %add_ln186_7" [d5.cpp:186]   --->   Operation 1041 'add' 'add_ln186_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1042 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_31 = add i64 %add_ln186_6, i64 %add346_2118940_loc_load" [d5.cpp:186]   --->   Operation 1042 'add' 'arr_31' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_3 = add i28 %trunc_ln188_1, i28 %trunc_ln188" [d5.cpp:188]   --->   Operation 1043 'add' 'add_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln200_32 = zext i66 %add_ln200_17" [d5.cpp:200]   --->   Operation 1044 'zext' 'zext_ln200_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln200_36 = zext i67 %add_ln200_22" [d5.cpp:200]   --->   Operation 1045 'zext' 'zext_ln200_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1046 [1/1] (1.10ns)   --->   "%add_ln200_19 = add i68 %zext_ln200_36, i68 %zext_ln200_32" [d5.cpp:200]   --->   Operation 1046 'add' 'add_ln200_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln200_19 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 67" [d5.cpp:200]   --->   Operation 1047 'partselect' 'trunc_ln200_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln200_37 = zext i40 %trunc_ln200_19" [d5.cpp:200]   --->   Operation 1048 'zext' 'zext_ln200_37' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln200_43 = zext i64 %arr_33" [d5.cpp:200]   --->   Operation 1049 'zext' 'zext_ln200_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln200_25 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1050 'partselect' 'trunc_ln200_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln200_45 = zext i66 %add_ln200_24" [d5.cpp:200]   --->   Operation 1051 'zext' 'zext_ln200_45' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln200_46 = zext i65 %add_ln200_26" [d5.cpp:200]   --->   Operation 1052 'zext' 'zext_ln200_46' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1053 [1/1] (1.08ns)   --->   "%add_ln200_27 = add i65 %zext_ln200_43, i65 %zext_ln200_37" [d5.cpp:200]   --->   Operation 1053 'add' 'add_ln200_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln200_47 = zext i65 %add_ln200_27" [d5.cpp:200]   --->   Operation 1054 'zext' 'zext_ln200_47' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1055 [1/1] (1.09ns)   --->   "%add_ln200_44 = add i65 %add_ln200_27, i65 %add_ln200_26" [d5.cpp:200]   --->   Operation 1055 'add' 'add_ln200_44' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1056 [1/1] (1.09ns)   --->   "%add_ln200_28 = add i66 %zext_ln200_47, i66 %zext_ln200_46" [d5.cpp:200]   --->   Operation 1056 'add' 'add_ln200_28' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1057 [1/1] (0.00ns)   --->   "%trunc_ln200_32 = trunc i65 %add_ln200_44" [d5.cpp:200]   --->   Operation 1057 'trunc' 'trunc_ln200_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln200_48 = zext i66 %add_ln200_28" [d5.cpp:200]   --->   Operation 1058 'zext' 'zext_ln200_48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1059 [1/1] (1.09ns)   --->   "%add_ln200_42 = add i56 %trunc_ln200_32, i56 %trunc_ln200_29" [d5.cpp:200]   --->   Operation 1059 'add' 'add_ln200_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1060 [1/1] (1.10ns)   --->   "%add_ln200_25 = add i67 %zext_ln200_48, i67 %zext_ln200_45" [d5.cpp:200]   --->   Operation 1060 'add' 'add_ln200_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1061 [1/1] (0.00ns)   --->   "%trunc_ln200_26 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_25, i32 28, i32 66" [d5.cpp:200]   --->   Operation 1061 'partselect' 'trunc_ln200_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln200_49 = zext i39 %trunc_ln200_26" [d5.cpp:200]   --->   Operation 1062 'zext' 'zext_ln200_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln200_50 = zext i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 1063 'zext' 'zext_ln200_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln200_53 = zext i64 %arr_32" [d5.cpp:200]   --->   Operation 1064 'zext' 'zext_ln200_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln200_30 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_42, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1065 'partselect' 'trunc_ln200_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1066 [1/1] (1.08ns)   --->   "%add_ln200_36 = add i65 %zext_ln200_53, i65 %zext_ln200_49" [d5.cpp:200]   --->   Operation 1066 'add' 'add_ln200_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln200_55 = zext i65 %add_ln200_36" [d5.cpp:200]   --->   Operation 1067 'zext' 'zext_ln200_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1068 [1/1] (1.09ns)   --->   "%add_ln200_37 = add i66 %zext_ln200_55, i66 %zext_ln200_50" [d5.cpp:200]   --->   Operation 1068 'add' 'add_ln200_37' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i36 %lshr_ln3" [d5.cpp:203]   --->   Operation 1069 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_2 = add i64 %add_ln195_18, i64 %add_ln195_9" [d5.cpp:195]   --->   Operation 1070 'add' 'add_ln195_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_22 = add i28 %add_ln195_20, i28 %add_ln195_19" [d5.cpp:195]   --->   Operation 1071 'add' 'add_ln195_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1072 [1/1] (1.08ns)   --->   "%add_ln203_1 = add i64 %add_ln50_8, i64 %zext_ln203" [d5.cpp:203]   --->   Operation 1072 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1073 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i64 %add_ln203_1, i64 %add_ln195_2" [d5.cpp:203]   --->   Operation 1073 'add' 'add_ln203' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1074 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln203_2, i28 %add_ln195_22" [d5.cpp:203]   --->   Operation 1074 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1075 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln203, i32 28, i32 63" [d5.cpp:204]   --->   Operation 1075 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i36 %lshr_ln4" [d5.cpp:204]   --->   Operation 1076 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_3 = add i64 %add_ln194_18, i64 %add_ln194_9" [d5.cpp:194]   --->   Operation 1077 'add' 'add_ln194_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_21 = add i28 %add_ln194_20, i28 %add_ln194_19" [d5.cpp:194]   --->   Operation 1078 'add' 'add_ln194_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln203, i32 28, i32 55" [d5.cpp:204]   --->   Operation 1079 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1080 [1/1] (1.08ns)   --->   "%add_ln204_1 = add i64 %add_ln50_16, i64 %zext_ln204" [d5.cpp:204]   --->   Operation 1080 'add' 'add_ln204_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1081 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln204 = add i64 %add_ln204_1, i64 %add_ln194_3" [d5.cpp:204]   --->   Operation 1081 'add' 'add_ln204' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1082 [1/1] (0.97ns)   --->   "%add_ln204_2 = add i28 %trunc_ln194_8, i28 %trunc_ln3" [d5.cpp:204]   --->   Operation 1082 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1083 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln204_2, i28 %add_ln194_21" [d5.cpp:204]   --->   Operation 1083 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1084 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln204, i32 28, i32 63" [d5.cpp:205]   --->   Operation 1084 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i36 %lshr_ln5" [d5.cpp:205]   --->   Operation 1085 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_4 = add i64 %add_ln193_18, i64 %add_ln193_9" [d5.cpp:193]   --->   Operation 1086 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_21 = add i28 %add_ln193_20, i28 %add_ln193_19" [d5.cpp:193]   --->   Operation 1087 'add' 'add_ln193_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln204, i32 28, i32 55" [d5.cpp:205]   --->   Operation 1088 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1089 [1/1] (1.08ns)   --->   "%add_ln205_1 = add i64 %add_ln50_9, i64 %zext_ln205" [d5.cpp:205]   --->   Operation 1089 'add' 'add_ln205_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1090 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln205 = add i64 %add_ln205_1, i64 %add_ln193_4" [d5.cpp:205]   --->   Operation 1090 'add' 'add_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1091 [1/1] (0.97ns)   --->   "%add_ln205_2 = add i28 %trunc_ln193_8, i28 %trunc_ln4" [d5.cpp:205]   --->   Operation 1091 'add' 'add_ln205_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1092 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln205_2, i28 %add_ln193_21" [d5.cpp:205]   --->   Operation 1092 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1093 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln205, i32 28, i32 63" [d5.cpp:206]   --->   Operation 1093 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i36 %lshr_ln6" [d5.cpp:206]   --->   Operation 1094 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_39 = add i64 %add_ln192_6, i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 1095 'add' 'arr_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln205, i32 28, i32 55" [d5.cpp:206]   --->   Operation 1096 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln206_1 = add i28 %add_ln192_8, i28 %add_ln192_7" [d5.cpp:206]   --->   Operation 1097 'add' 'add_ln206_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1098 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln206 = add i64 %arr_39, i64 %zext_ln206" [d5.cpp:206]   --->   Operation 1098 'add' 'add_ln206' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1099 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln206_1, i28 %trunc_ln5" [d5.cpp:206]   --->   Operation 1099 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln207_2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln206, i32 28, i32 63" [d5.cpp:207]   --->   Operation 1100 'partselect' 'trunc_ln207_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln206, i32 28, i32 55" [d5.cpp:207]   --->   Operation 1101 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_2 = add i28 %add_ln210_1, i28 %add_ln210" [d5.cpp:210]   --->   Operation 1102 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_3 = add i28 %trunc_ln200_28, i28 %trunc_ln188_2" [d5.cpp:210]   --->   Operation 1103 'add' 'add_ln210_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1104 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_4 = add i28 %add_ln188_3, i28 %trunc_ln200_25" [d5.cpp:210]   --->   Operation 1104 'add' 'add_ln210_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1105 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_5 = add i28 %add_ln210_4, i28 %add_ln210_3" [d5.cpp:210]   --->   Operation 1105 'add' 'add_ln210_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1106 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln210_5, i28 %add_ln210_2" [d5.cpp:210]   --->   Operation 1106 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_1 = add i28 %add_ln211, i28 %trunc_ln200_38" [d5.cpp:211]   --->   Operation 1107 'add' 'add_ln211_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_2 = add i28 %add_ln187_5, i28 %trunc_ln200_30" [d5.cpp:211]   --->   Operation 1108 'add' 'add_ln211_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1109 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln211_3 = add i28 %add_ln211_2, i28 %trunc_ln187_2" [d5.cpp:211]   --->   Operation 1109 'add' 'add_ln211_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1110 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln211_3, i28 %add_ln211_1" [d5.cpp:211]   --->   Operation 1110 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 1111 [1/1] (0.00ns)   --->   "%add346_1104939_loc_load = load i64 %add346_1104939_loc"   --->   Operation 1111 'load' 'add346_1104939_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1112 [1/1] (0.00ns)   --->   "%add346938_loc_load = load i64 %add346938_loc"   --->   Operation 1112 'load' 'add346938_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln200_54 = zext i65 %add_ln200_30" [d5.cpp:200]   --->   Operation 1113 'zext' 'zext_ln200_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln200_56 = zext i66 %add_ln200_37" [d5.cpp:200]   --->   Operation 1114 'zext' 'zext_ln200_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1115 [1/1] (1.10ns)   --->   "%add_ln200_29 = add i67 %zext_ln200_56, i67 %zext_ln200_54" [d5.cpp:200]   --->   Operation 1115 'add' 'add_ln200_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln200_31 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 66" [d5.cpp:200]   --->   Operation 1116 'partselect' 'trunc_ln200_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln200_57 = zext i39 %trunc_ln200_31" [d5.cpp:200]   --->   Operation 1117 'zext' 'zext_ln200_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln200_58 = zext i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 1118 'zext' 'zext_ln200_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln200_59 = zext i64 %arr_31" [d5.cpp:200]   --->   Operation 1119 'zext' 'zext_ln200_59' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln200_33 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1120 'partselect' 'trunc_ln200_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1121 [1/1] (1.08ns)   --->   "%add_ln200_38 = add i65 %zext_ln200_58, i65 %zext_ln200_57" [d5.cpp:200]   --->   Operation 1121 'add' 'add_ln200_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln200_60 = zext i65 %add_ln200_38" [d5.cpp:200]   --->   Operation 1122 'zext' 'zext_ln200_60' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1123 [1/1] (1.09ns)   --->   "%add_ln200_31 = add i66 %zext_ln200_60, i66 %zext_ln200_59" [d5.cpp:200]   --->   Operation 1123 'add' 'add_ln200_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 65" [d5.cpp:200]   --->   Operation 1124 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln200_64 = zext i38 %tmp_s" [d5.cpp:200]   --->   Operation 1125 'zext' 'zext_ln200_64' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_7 = add i64 %add_ln185_6, i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 1126 'add' 'add_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1127 [1/1] (0.00ns)   --->   "%trunc_ln185_4 = trunc i64 %add346_1104939_loc_load" [d5.cpp:185]   --->   Operation 1127 'trunc' 'trunc_ln185_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_10 = add i28 %add_ln185_9, i28 %add_ln185_8" [d5.cpp:185]   --->   Operation 1128 'add' 'add_ln185_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln200_34 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1129 'partselect' 'trunc_ln200_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1130 [1/1] (1.08ns)   --->   "%add_ln200_39 = add i64 %add346_1104939_loc_load, i64 %zext_ln200_64" [d5.cpp:200]   --->   Operation 1130 'add' 'add_ln200_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1131 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_32 = add i64 %add_ln200_39, i64 %add_ln185_7" [d5.cpp:200]   --->   Operation 1131 'add' 'add_ln200_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1132 [1/1] (0.00ns)   --->   "%lshr_ln200_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 63" [d5.cpp:200]   --->   Operation 1132 'partselect' 'lshr_ln200_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln200_65 = zext i36 %lshr_ln200_7" [d5.cpp:200]   --->   Operation 1133 'zext' 'zext_ln200_65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_7 = add i64 %add_ln184_6, i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 1134 'add' 'add_ln184_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln184_4 = trunc i64 %add346938_loc_load" [d5.cpp:184]   --->   Operation 1135 'trunc' 'trunc_ln184_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_10 = add i28 %add_ln184_9, i28 %add_ln184_8" [d5.cpp:184]   --->   Operation 1136 'add' 'add_ln184_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln200_35 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1137 'partselect' 'trunc_ln200_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1138 [1/1] (1.08ns)   --->   "%add_ln200_40 = add i64 %add346938_loc_load, i64 %zext_ln200_65" [d5.cpp:200]   --->   Operation 1138 'add' 'add_ln200_40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1139 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_33 = add i64 %add_ln200_40, i64 %add_ln184_7" [d5.cpp:200]   --->   Operation 1139 'add' 'add_ln200_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln200_36 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 63" [d5.cpp:200]   --->   Operation 1140 'partselect' 'trunc_ln200_36' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i36 %trunc_ln207_2" [d5.cpp:207]   --->   Operation 1141 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1142 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln207_1, i28 %add_ln207" [d5.cpp:207]   --->   Operation 1142 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i28 %add_ln207" [d5.cpp:208]   --->   Operation 1143 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1144 [1/1] (1.02ns)   --->   "%add_ln208 = add i37 %zext_ln207, i37 %zext_ln208" [d5.cpp:208]   --->   Operation 1144 'add' 'add_ln208' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln208, i32 28, i32 36" [d5.cpp:208]   --->   Operation 1145 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln212 = add i28 %add_ln186_9, i28 %trunc_ln186_4" [d5.cpp:212]   --->   Operation 1146 'add' 'add_ln212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1147 [1/1] (0.97ns)   --->   "%add_ln212_1 = add i28 %trunc_ln200_40, i28 %trunc_ln200_33" [d5.cpp:212]   --->   Operation 1147 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1148 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln212_1, i28 %add_ln212" [d5.cpp:212]   --->   Operation 1148 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1149 [1/1] (0.97ns)   --->   "%add_ln213 = add i28 %trunc_ln185_4, i28 %trunc_ln200_34" [d5.cpp:213]   --->   Operation 1149 'add' 'add_ln213' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1150 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln213, i28 %add_ln185_10" [d5.cpp:213]   --->   Operation 1150 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1151 [1/1] (0.97ns)   --->   "%add_ln214 = add i28 %trunc_ln184_4, i28 %trunc_ln200_35" [d5.cpp:214]   --->   Operation 1151 'add' 'add_ln214' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1152 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln214, i28 %add_ln184_10" [d5.cpp:214]   --->   Operation 1152 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 55" [d5.cpp:215]   --->   Operation 1153 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i62 %trunc_ln219_1" [d5.cpp:219]   --->   Operation 1154 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1155 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln219" [d5.cpp:219]   --->   Operation 1155 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1156 [1/1] (7.30ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d5.cpp:219]   --->   Operation 1156 'writereq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.46>
ST_30 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln200_61 = zext i36 %trunc_ln200_36" [d5.cpp:200]   --->   Operation 1157 'zext' 'zext_ln200_61' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln200_62 = zext i28 %add_ln200_41" [d5.cpp:200]   --->   Operation 1158 'zext' 'zext_ln200_62' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1159 [1/1] (1.02ns)   --->   "%add_ln200_34 = add i37 %zext_ln200_61, i37 %zext_ln200_62" [d5.cpp:200]   --->   Operation 1159 'add' 'add_ln200_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln200_34, i32 28, i32 36" [d5.cpp:200]   --->   Operation 1160 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln200_66 = zext i9 %tmp_15" [d5.cpp:200]   --->   Operation 1161 'zext' 'zext_ln200_66' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln200_67 = zext i9 %tmp_15" [d5.cpp:200]   --->   Operation 1162 'zext' 'zext_ln200_67' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1163 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln200_67, i28 %add_ln200_3" [d5.cpp:200]   --->   Operation 1163 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i28 %add_ln200_3" [d5.cpp:201]   --->   Operation 1164 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1165 [1/1] (0.97ns)   --->   "%add_ln201 = add i29 %zext_ln200_66, i29 %zext_ln201" [d5.cpp:201]   --->   Operation 1165 'add' 'add_ln201' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln201, i32 28" [d5.cpp:201]   --->   Operation 1166 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i1 %tmp_1" [d5.cpp:201]   --->   Operation 1167 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i28 %add_ln201_3" [d5.cpp:201]   --->   Operation 1168 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1169 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln201_2, i29 %zext_ln201_1" [d5.cpp:201]   --->   Operation 1169 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %tmp_16" [d5.cpp:208]   --->   Operation 1170 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i9 %tmp_16" [d5.cpp:208]   --->   Operation 1171 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_13 = add i28 %add_ln208_3, i28 %zext_ln200_67" [d5.cpp:208]   --->   Operation 1172 'add' 'add_ln208_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1173 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln208_13, i28 %zext_ln208_2" [d5.cpp:208]   --->   Operation 1173 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i28 %add_ln208_3" [d5.cpp:209]   --->   Operation 1174 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i29 %zext_ln209, i29 %zext_ln200_66" [d5.cpp:209]   --->   Operation 1175 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1176 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_1 = add i29 %add_ln209, i29 %zext_ln208_1" [d5.cpp:209]   --->   Operation 1176 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln209_1, i32 28" [d5.cpp:209]   --->   Operation 1177 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i1 %tmp_2" [d5.cpp:209]   --->   Operation 1178 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i28 %add_ln209_2" [d5.cpp:209]   --->   Operation 1179 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1180 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln209_2, i29 %zext_ln209_1" [d5.cpp:209]   --->   Operation 1180 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1181 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln6, i28 %add_ln200_41" [d5.cpp:215]   --->   Operation 1181 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1182 [2/2] (0.48ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 1182 'call' 'call_ln219' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 1183 [1/2] (0.00ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 1183 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 1184 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1184 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 1185 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1185 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 1186 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1186 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 1187 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1187 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 1188 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [d5.cpp:3]   --->   Operation 1188 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 16, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 1189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 1190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 1197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1198 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1198 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1199 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [d5.cpp:223]   --->   Operation 1199 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:18) [60]  (0.000 ns)
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [61]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [61]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [61]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [61]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [61]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [61]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [61]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [61]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln18', d5.cpp:18) to 'test_Pipeline_ARRAY_1_READ' [62]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:25) [81]  (0.000 ns)
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [82]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [82]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [82]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [82]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [82]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [82]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [82]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', d5.cpp:25) on port 'mem' (d5.cpp:25) [82]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln25', d5.cpp:25) to 'test_Pipeline_ARRAY_2_READ' [83]  (1.216 ns)

 <State 22>: 5.590ns
The critical path consists of the following:
	'load' operation ('arg1_r_15_loc_load') on local variable 'arg1_r_15_loc' [63]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.318 ns)
'mul' operation ('mul_ln50_10', d5.cpp:50) [189]  (2.102 ns)
	'add' operation ('add_ln50_6', d5.cpp:50) [191]  (1.085 ns)
	'add' operation ('add_ln50_8', d5.cpp:50) [195]  (1.085 ns)

 <State 23>: 6.335ns
The critical path consists of the following:
	'load' operation ('arg1_r_1_loc_load') on local variable 'arg1_r_1_loc' [77]  (0.000 ns)
	'add' operation ('add_ln90_6', d5.cpp:90) [413]  (1.016 ns)
	multiplexor before operation 'mul' with delay (0.672 ns)
'mul' operation ('mul_ln90_97', d5.cpp:90) [415]  (2.743 ns)
	'add' operation ('add_ln143_83', d5.cpp:143) [435]  (0.000 ns)
	'add' operation ('add_ln143_84', d5.cpp:143) [436]  (0.819 ns)
	'add' operation ('add_ln143_85', d5.cpp:143) [439]  (1.085 ns)

 <State 24>: 5.590ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.318 ns)
'mul' operation ('mul_ln90_6', d5.cpp:90) [150]  (2.102 ns)
	'add' operation ('add_ln191', d5.cpp:191) [558]  (1.085 ns)
	'add' operation ('add_ln191_2', d5.cpp:191) [562]  (1.085 ns)

 <State 25>: 5.590ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.318 ns)
'mul' operation ('mul_ln90_81', d5.cpp:90) [276]  (2.102 ns)
	'add' operation ('add_ln193_14', d5.cpp:193) [1039]  (1.085 ns)
	'add' operation ('add_ln193_15', d5.cpp:193) [1042]  (1.085 ns)

 <State 26>: 5.598ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.318 ns)
'mul' operation ('mul_ln200_6', d5.cpp:200) [665]  (2.102 ns)
	'add' operation ('add_ln200_4', d5.cpp:200) [683]  (1.085 ns)
	'add' operation ('add_ln200_5', d5.cpp:200) [685]  (1.093 ns)

 <State 27>: 7.251ns
The critical path consists of the following:
	'load' operation ('add385_3937_loc_load') on local variable 'add385_3937_loc' [408]  (0.000 ns)
	'add' operation ('arr', d5.cpp:190) [548]  (0.819 ns)
	'add' operation ('add_ln200_1', d5.cpp:200) [647]  (1.085 ns)
	'add' operation ('add_ln200', d5.cpp:200) [648]  (0.819 ns)
	'add' operation ('add_ln201_2', d5.cpp:201) [899]  (1.085 ns)
	'add' operation ('add_ln201_1', d5.cpp:201) [900]  (0.819 ns)
	'add' operation ('add_ln202_1', d5.cpp:202) [938]  (1.085 ns)
	'add' operation ('add_ln202', d5.cpp:202) [939]  (0.819 ns)
	'add' operation ('add_ln203_2', d5.cpp:203) [978]  (0.720 ns)

 <State 28>: 6.564ns
The critical path consists of the following:
	'add' operation ('add_ln200_19', d5.cpp:200) [746]  (1.108 ns)
	'add' operation ('add_ln200_27', d5.cpp:200) [773]  (1.085 ns)
	'add' operation ('add_ln200_28', d5.cpp:200) [776]  (1.093 ns)
	'add' operation ('add_ln200_25', d5.cpp:200) [780]  (1.100 ns)
	'add' operation ('add_ln200_36', d5.cpp:200) [796]  (1.085 ns)
	'add' operation ('add_ln200_37', d5.cpp:200) [798]  (1.093 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:219) [1139]  (0.000 ns)
	bus request operation ('empty_34', d5.cpp:219) on port 'mem' (d5.cpp:219) [1140]  (7.300 ns)

 <State 30>: 3.464ns
The critical path consists of the following:
	'add' operation ('add_ln200_34', d5.cpp:200) [857]  (1.025 ns)
	'add' operation ('add_ln201', d5.cpp:201) [863]  (0.975 ns)
	'add' operation ('out1_w', d5.cpp:201) [904]  (0.975 ns)
	'call' operation ('call_ln219', d5.cpp:219) to 'test_Pipeline_ARRAY_WRITE' [1141]  (0.489 ns)

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d5.cpp:223) on port 'mem' (d5.cpp:223) [1142]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d5.cpp:223) on port 'mem' (d5.cpp:223) [1142]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d5.cpp:223) on port 'mem' (d5.cpp:223) [1142]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d5.cpp:223) on port 'mem' (d5.cpp:223) [1142]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d5.cpp:223) on port 'mem' (d5.cpp:223) [1142]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
