set ::env(PROJECT_NAME) fpu100
set ::env(DESIGN_TOP) fpu
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/fpu100/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/fpu100/rtl/fpu.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
