{"vcs1":{"timestamp_begin":1728752764.109510755, "rt":1.96, "ut":0.66, "st":0.36}}
{"vcselab":{"timestamp_begin":1728752766.151428547, "rt":1.15, "ut":0.29, "st":0.24}}
{"link":{"timestamp_begin":1728752767.375156920, "rt":0.38, "ut":0.13, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728752763.483825806}
{"VCS_COMP_START_TIME": 1728752763.483825806}
{"VCS_COMP_END_TIME": 1728752769.749581845}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332508}}
{"stitch_vcselab": {"peak_mem": 231552}}
