From 750087c6c7e5ca72247c9534f01f3f425dfd0b96 Mon Sep 17 00:00:00 2001
From: "tao.zeng" <tao.zeng@amlogic.com>
Date: Mon, 4 Nov 2013 09:54:08 +0800
Subject: [PATCH 1632/5965] Merge PLL setting for 1992MHz

---
 arch/arm/mach-meson8/clock.c | 40 ++++++++++++++++++------------------
 1 file changed, 20 insertions(+), 20 deletions(-)

diff --git a/arch/arm/mach-meson8/clock.c b/arch/arm/mach-meson8/clock.c
index 228520b43b7f..ea5950a20709 100755
--- a/arch/arm/mach-meson8/clock.c
+++ b/arch/arm/mach-meson8/clock.c
@@ -142,26 +142,26 @@ static unsigned sys_pll_settings[][3] = {
                 { 1584, 0x40000242, 0x00003546 }, /* fvco 1584, / 1, / 1 */
                 { 1608, 0x40000243, 0x00003546 }, /* fvco 1608, / 1, / 1 */
                 { 1632, 0x40000244, 0x00003546 }, /* fvco 1632, / 1, / 1 */
-                { 1656, 0x40000245, 0x00003546 }, /* fvco 1656, / 1, / 1 */
-                { 1680, 0x40000246, 0x00003546 }, /* fvco 1680, / 1, / 1 */
-                { 1704, 0x40000247, 0x00003546 }, /* fvco 1704, / 1, / 1 */
-                { 1728, 0x40000248, 0x00003546 }, /* fvco 1728, / 1, / 1 */
-                { 1752, 0x40000249, 0x00003546 }, /* fvco 1752, / 1, / 1 */
-                { 1776, 0x4000024A, 0x00003546 }, /* fvco 1776, / 1, / 1 */
-                { 1800, 0x4000024B, 0x00003546 }, /* fvco 1800, / 1, / 1 */
-                { 1824, 0x4000024C, 0x00003546 }, /* fvco 1824, / 1, / 1 */
-                { 1848, 0x4000024D, 0x00003546 }, /* fvco 1848, / 1, / 1 */
-                { 1872, 0x4000024E, 0x00003546 }, /* fvco 1872, / 1, / 1 */
-                { 1896, 0x4000024F, 0x00003546 }, /* fvco 1896, / 1, / 1 */
-                { 1920, 0x40000250, 0x00003546 }, /* fvco 1920, / 1, / 1 */
-                { 1944, 0x40000251, 0x00003546 }, /* fvco 1944, / 1, / 1 */
-                { 1968, 0x40000252, 0x00003546 }, /* fvco 1968, / 1, / 1 */
-                { 1992, 0x40000253, 0x00003546 }, /* fvco 1992, / 1, / 1 */
-                { 2016, 0x40000254, 0x00003546 }, /* fvco 2016, / 1, / 1 */
-                { 2040, 0x40000255, 0x00003546 }, /* fvco 2040, / 1, / 1 */
-                { 2064, 0x40000256, 0x00003546 }, /* fvco 2064, / 1, / 1 */
-                { 2088, 0x40000257, 0x00003546 }, /* fvco 2088, / 1, / 1 */
-                { 2112, 0x40000258, 0x00003546 }, /* fvco 2112, / 1, / 1 */
+                { 1656, 0x40004244, 0x00003546 }, /* fvco 1656, / 1, / 1 */
+                { 1680, 0x40008244, 0x00003546 }, /* fvco 1680, / 1, / 1 */
+                { 1704, 0x4000c244, 0x00003546 }, /* fvco 1704, / 1, / 1 */
+                { 1728, 0x40000245, 0x00003546 }, /* fvco 1728, / 1, / 1 */
+                { 1752, 0x40004245, 0x00003546 }, /* fvco 1752, / 1, / 1 */
+                { 1776, 0x40008245, 0x00003546 }, /* fvco 1776, / 1, / 1 */
+                { 1800, 0x4000c245, 0x00003546 }, /* fvco 1800, / 1, / 1 */
+                { 1824, 0x40000246, 0x00003546 }, /* fvco 1824, / 1, / 1 */
+                { 1848, 0x40004246, 0x00003546 }, /* fvco 1848, / 1, / 1 */
+                { 1872, 0x40008246, 0x00003546 }, /* fvco 1872, / 1, / 1 */
+                { 1896, 0x4000c246, 0x00003546 }, /* fvco 1896, / 1, / 1 */
+                { 1920, 0x40000247, 0x00003546 }, /* fvco 1920, / 1, / 1 */
+                { 1944, 0x40004247, 0x00003546 }, /* fvco 1944, / 1, / 1 */
+                { 1968, 0x40008247, 0x00003546 }, /* fvco 1968, / 1, / 1 */
+                { 1992, 0x4000c247, 0x00003546 }, /* fvco 1992, / 1, / 1 */
+                { 2016, 0x40000248, 0x00003546 }, /* fvco 2016, / 1, / 1 */
+                { 2040, 0x40004248, 0x00003546 }, /* fvco 2040, / 1, / 1 */
+                { 2064, 0x40008248, 0x00003546 }, /* fvco 2064, / 1, / 1 */
+                { 2088, 0x4000c248, 0x00003546 }, /* fvco 2088, / 1, / 1 */
+                { 2112, 0x40000249, 0x00003546 }, /* fvco 2112, / 1, / 1 */
 };
 static unsigned setup_a9_clk_max = CPU_FREQ_LIMIT;
 static unsigned setup_a9_clk_min =    24000000;
-- 
2.19.0

