`timescale 1ns/1ps

module tb_alu_4bit;

    reg [3:0] A, B;
    reg [2:0] ALU_Sel;
    wire [3:0] ALU_Out;
    wire CarryOut;

    // Instantiate ALU
    alu4bit uut (
        .A(A),
        .B(B),
        .ALU_Sel(ALU_Sel),
        .ALU_Out(ALU_Out),
        .CarryOut(CarryOut)
    );

    initial begin
        // Dump waves for GTKWave
        $dumpfile("alu4bit.vcd");
        $dumpvars(0, tb_alu_4bit);

        // Test cases
        A = 4'b0011; B = 4'b0001; ALU_Sel = 3'b000; #10; // Add
        A = 4'b0101; B = 4'b0011; ALU_Sel = 3'b001; #10; // Sub
        A = 4'b1100; B = 4'b1010; ALU_Sel = 3'b010; #10; // AND
        A = 4'b1100; B = 4'b1010; ALU_Sel = 3'b011; #10; // OR
        A = 4'b1100; B = 4'b1010; ALU_Sel = 3'b100; #10; // XOR
        A = 4'b1111; B = 4'b0000; ALU_Sel = 3'b101; #10; // NOT A
        A = 4'b0000; B = 4'b1111; ALU_Sel = 3'b110; #10; // NOT B
        A = 4'b1010; B = 4'b0101; ALU_Sel = 3'b111; #10; // Clear

        $finish;
    end

endmodule

