<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART/Acquire_UART.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0"></ZoomStartTime>
      <ZoomEndTime time="1,025"></ZoomEndTime>
      <Cursor1Time time="0"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="276"></NameColumnWidth>
      <ValueColumnWidth column_width="120"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="5" />
   <wave_markers>
   </wave_markers>
   <wvobject fp_name="Block_Diagram_UART_i/DDR3_OK" type="logic">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">Block_Diagram_UART_i/DDR3_OK</obj_property>
      <obj_property name="ObjectShortName">DDR3_OK</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
   <wvobject fp_name="Block_Diagram_UART_i/mig_7series_0_ui_clk_sync_rst" type="logic">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">Block_Diagram_UART_i/mig_7series_0_ui_clk_sync_rst</obj_property>
      <obj_property name="ObjectShortName">mig_7series_0_ui_clk_sync_rst</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
   <wvobject fp_name="Block_Diagram_UART_i/CLK_LOCKED" type="logic">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">Block_Diagram_UART_i/CLK_LOCKED</obj_property>
      <obj_property name="ObjectShortName">CLK_LOCKED</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
   <wvobject fp_name="Block_Diagram_UART_i/rst_clk_wiz_1_100M_mb_reset" type="logic">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">Block_Diagram_UART_i/rst_clk_wiz_1_100M_mb_reset</obj_property>
      <obj_property name="ObjectShortName">rst_clk_wiz_1_100M_mb_reset</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
   <wvobject fp_name="Block_Diagram_UART_i/util_vector_logic_1_Res" type="logic">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">Block_Diagram_UART_i/util_vector_logic_1_Res</obj_property>
      <obj_property name="ObjectShortName">util_vector_logic_1_Res</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
</wave_config>
