abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 796140236
maxLevel = 2
n1087 is replaced by n1074 with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 10528310 us
--------------- round 2 ---------------
seed = 3960909784
maxLevel = 2
n1083 is replaced by n534 with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 18327739 us
--------------- round 3 ---------------
seed = 514069412
maxLevel = 2
n755 is replaced by n485 with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 26376156 us
--------------- round 4 ---------------
seed = 4265565275
maxLevel = 2
n728 is replaced by n727 with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 33974040 us
--------------- round 5 ---------------
seed = 1789427499
maxLevel = 2
n1266 is replaced by n825 with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 41752091 us
--------------- round 6 ---------------
seed = 535548660
maxLevel = 2
n1260 is replaced by n812 with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 50847789 us
--------------- round 7 ---------------
seed = 2335732794
maxLevel = 2
n1116 is replaced by n395 with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 957
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 58569084 us
--------------- round 8 ---------------
seed = 2291922683
maxLevel = 2
n1183 is replaced by n1182 with inverter with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 66411901 us
--------------- round 9 ---------------
seed = 3763650930
maxLevel = 2
n389 is replaced by 341 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 74678285 us
--------------- round 10 ---------------
seed = 1229059798
maxLevel = 2
n799 is replaced by n534 with estimated error 0
error = 0
area = 2414
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2414_47.5.blif
time = 82781046 us
--------------- round 11 ---------------
seed = 4294333206
maxLevel = 2
n441 is replaced by 281 with estimated error 0
error = 0
area = 2412
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2412_47.5.blif
time = 89402562 us
--------------- round 12 ---------------
seed = 1040577681
maxLevel = 2
n448 is replaced by 265 with estimated error 0
error = 0
area = 2410
delay = 47.5
#gates = 953
output circuit appNtk/c5315_12_0_2410_47.5.blif
time = 96644455 us
--------------- round 13 ---------------
seed = 3588441369
maxLevel = 2
n434 is replaced by 226 with estimated error 0
error = 0
area = 2408
delay = 47.5
#gates = 952
output circuit appNtk/c5315_13_0_2408_47.5.blif
time = 103503749 us
--------------- round 14 ---------------
seed = 3381634958
maxLevel = 2
n455 is replaced by 273 with estimated error 0
error = 0
area = 2406
delay = 47.5
#gates = 951
output circuit appNtk/c5315_14_0_2406_47.5.blif
time = 111558689 us
--------------- round 15 ---------------
seed = 2990499227
maxLevel = 2
n422 is replaced by 206 with estimated error 0
error = 0
area = 2404
delay = 47.5
#gates = 950
output circuit appNtk/c5315_15_0_2404_47.5.blif
time = 119776255 us
--------------- round 16 ---------------
seed = 1674883761
maxLevel = 2
n477 is replaced by 218 with estimated error 0
error = 0
area = 2402
delay = 47.5
#gates = 949
output circuit appNtk/c5315_16_0_2402_47.5.blif
time = 127272696 us
--------------- round 17 ---------------
seed = 994832062
maxLevel = 2
n1109 is replaced by 351 with estimated error 0
error = 0
area = 2400
delay = 47.5
#gates = 948
output circuit appNtk/c5315_17_0_2400_47.5.blif
time = 135059150 us
--------------- round 18 ---------------
seed = 2982476913
maxLevel = 2
n463 is replaced by 210 with estimated error 0
error = 0
area = 2398
delay = 47.5
#gates = 947
output circuit appNtk/c5315_18_0_2398_47.5.blif
time = 143028812 us
--------------- round 19 ---------------
seed = 1234140168
maxLevel = 2
n1200 is replaced by 218 with estimated error 0
error = 0
area = 2396
delay = 47.5
#gates = 946
output circuit appNtk/c5315_19_0_2396_47.5.blif
time = 150404062 us
--------------- round 20 ---------------
seed = 1410545864
maxLevel = 2
n396 is replaced by 324 with estimated error 0
error = 0
area = 2394
delay = 47.5
#gates = 945
output circuit appNtk/c5315_20_0_2394_47.5.blif
time = 157723306 us
--------------- round 21 ---------------
seed = 957168073
maxLevel = 2
n413 is replaced by 316 with estimated error 0
error = 0
area = 2392
delay = 47.5
#gates = 944
output circuit appNtk/c5315_21_0_2392_47.5.blif
time = 165706015 us
--------------- round 22 ---------------
seed = 1158237438
maxLevel = 2
n426 is replaced by 257 with estimated error 0
error = 0
area = 2390
delay = 47.5
#gates = 943
output circuit appNtk/c5315_22_0_2390_47.5.blif
time = 172930413 us
--------------- round 23 ---------------
seed = 809242405
maxLevel = 2
n1054 is replaced by 583 with inverter with estimated error 0
error = 0
area = 2389
delay = 47.4
#gates = 943
output circuit appNtk/c5315_23_0_2389_47.4.blif
time = 180162317 us
--------------- round 24 ---------------
seed = 811599185
maxLevel = 2
n1039 is replaced by n368 with estimated error 0
error = 0
area = 2388
delay = 47.4
#gates = 942
output circuit appNtk/c5315_24_0_2388_47.4.blif
time = 186293337 us
--------------- round 25 ---------------
seed = 3399500096
maxLevel = 2
n1149 is replaced by 566 with inverter with estimated error 0
error = 0
area = 2387
delay = 47.4
#gates = 942
output circuit appNtk/c5315_25_0_2387_47.4.blif
time = 192061804 us
--------------- round 26 ---------------
seed = 887670799
maxLevel = 2
n366 is replaced by 351 with estimated error 0
error = 0
area = 2385
delay = 47.4
#gates = 941
output circuit appNtk/c5315_26_0_2385_47.4.blif
time = 197749980 us
--------------- round 27 ---------------
seed = 1035478152
maxLevel = 2
n470 is replaced by 234 with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2383_47.4.blif
time = 203475023 us
--------------- round 28 ---------------
seed = 3284121573
maxLevel = 2
n379 is replaced by 308 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 209397783 us
--------------- round 29 ---------------
seed = 467252672
maxLevel = 2
n809 is replaced by n554 with estimated error 0.00092
error = 0.00092
area = 2372
delay = 47.4
#gates = 936
output circuit appNtk/c5315_29_0.00092_2372_47.4.blif
time = 215217551 us
--------------- round 30 ---------------
seed = 3520574964
maxLevel = 2
n784 is replaced by n520 with estimated error 0.00199
error = 0.00199
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.00199_2362_47.4.blif
time = 220482652 us
--------------- round 31 ---------------
seed = 3766716556
maxLevel = 2
n938 is replaced by zero with estimated error 0.00438
error = 0.00438
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk/c5315_31_0.00438_2351_47.4.blif
time = 225632981 us
--------------- round 32 ---------------
seed = 271994648
maxLevel = 2
n787 is replaced by n594 with inverter with estimated error 0.00522
error = 0.00522
area = 2346
delay = 47.4
#gates = 927
output circuit appNtk/c5315_32_0.00522_2346_47.4.blif
time = 230635433 us
--------------- round 33 ---------------
seed = 2628548405
maxLevel = 2
n794 is replaced by zero with estimated error 0.00545
error = 0.00545
area = 2343
delay = 47.4
#gates = 926
output circuit appNtk/c5315_33_0.00545_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 235546791 us
--------------- round 34 ---------------
seed = 2369575895
maxLevel = 2
n521 is replaced by zero with estimated error 0.00686
error = 0.00686
area = 2336
delay = 47.4
#gates = 923
output circuit appNtk/c5315_34_0.00686_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 240354166 us
--------------- round 35 ---------------
seed = 1515520554
maxLevel = 2
n522 is replaced by zero with estimated error 0.00645
error = 0.00645
area = 2335
delay = 47.4
#gates = 922
output circuit appNtk/c5315_35_0.00645_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 244713335 us
--------------- round 36 ---------------
seed = 90954134
maxLevel = 2
n558 is replaced by zero with estimated error 0.0064
error = 0.0064
area = 2334
delay = 47.4
#gates = 921
output circuit appNtk/c5315_36_0.0064_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 249012776 us
--------------- round 37 ---------------
seed = 2155167345
maxLevel = 2
n810 is replaced by zero with estimated error 0.00692
error = 0.00692
area = 2331
delay = 47.4
#gates = 920
output circuit appNtk/c5315_37_0.00692_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 253307801 us
--------------- round 38 ---------------
seed = 925140801
maxLevel = 2
n555 is replaced by zero with estimated error 0.00836
error = 0.00836
area = 2324
delay = 47.4
#gates = 917
output circuit appNtk/c5315_38_0.00836_2324_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 257592338 us
--------------- round 39 ---------------
seed = 982884336
maxLevel = 2
n556 is replaced by zero with estimated error 0.00843
error = 0.00843
area = 2323
delay = 47.4
#gates = 916
output circuit appNtk/c5315_39_0.00843_2323_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 261824668 us
--------------- round 40 ---------------
seed = 3225574516
maxLevel = 2
n557 is replaced by zero with estimated error 0.00806
error = 0.00806
area = 2322
delay = 47.4
#gates = 915
output circuit appNtk/c5315_40_0.00806_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 266060034 us
--------------- round 41 ---------------
seed = 3412689793
maxLevel = 2
n1069 is replaced by n648 with estimated error 0.01018
error = 0.01018
area = 2315
delay = 47.4
#gates = 913
output circuit appNtk/c5315_41_0.01018_2315_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 270293885 us
--------------- round 42 ---------------
seed = 3949415021
maxLevel = 2
n1079 is replaced by n800 with estimated error 0.0101
error = 0.0101
area = 2313
delay = 47.4
#gates = 912
output circuit appNtk/c5315_42_0.0101_2313_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 274504892 us
--------------- round 43 ---------------
seed = 3560012386
maxLevel = 2
n785 is replaced by n593 with estimated error 0.01173
error = 0.01173
area = 2312
delay = 47.4
#gates = 911
output circuit appNtk/c5315_43_0.01173_2312_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 278704758 us
--------------- round 44 ---------------
seed = 1170872530
maxLevel = 2
n781 is replaced by n593 with estimated error 0.01255
error = 0.01255
area = 2310
delay = 47.4
#gates = 910
output circuit appNtk/c5315_44_0.01255_2310_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 282898733 us
--------------- round 45 ---------------
seed = 2698780124
maxLevel = 2
n776 is replaced by n592 with estimated error 0.01337
error = 0.01337
area = 2306
delay = 47.4
#gates = 909
output circuit appNtk/c5315_45_0.01337_2306_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 287087961 us
--------------- round 46 ---------------
seed = 37913879
maxLevel = 2
n1178 is replaced by n592 with estimated error 0.0155
error = 0.0155
area = 2304
delay = 47.4
#gates = 908
output circuit appNtk/c5315_46_0.0155_2304_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 291261292 us
--------------- round 47 ---------------
seed = 2129554130
maxLevel = 2
n1165 is replaced by one with estimated error 0.01557
error = 0.01557
area = 2302
delay = 47.4
#gates = 907
output circuit appNtk/c5315_47_0.01557_2302_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 295419709 us
--------------- round 48 ---------------
seed = 2753697905
maxLevel = 2
n1163 is replaced by n1147 with estimated error 0.04513
error = 0.04513
area = 2298
delay = 47.4
#gates = 905
output circuit appNtk/c5315_48_0.04513_2298_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 299571507 us
--------------- round 49 ---------------
seed = 2878356924
maxLevel = 2
n1131 is replaced by n638 with estimated error 0.04678
error = 0.04678
area = 2297
delay = 47.4
#gates = 904
output circuit appNtk/c5315_49_0.04678_2297_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 303688307 us
--------------- round 50 ---------------
seed = 2068908693
maxLevel = 2
n1140 is replaced by n1158 with inverter with estimated error 0.04665
error = 0.04665
area = 2275
delay = 47.4
#gates = 896
output circuit appNtk/c5315_50_0.04665_2275_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 307793145 us
--------------- round 51 ---------------
seed = 2374542114
maxLevel = 2
n1141 is replaced by n1158 with estimated error 0.04647
error = 0.04647
area = 2274
delay = 47.4
#gates = 895
output circuit appNtk/c5315_51_0.04647_2274_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 311840439 us
--------------- round 52 ---------------
seed = 2105965179
maxLevel = 2
n1277 is replaced by n1152 with estimated error 0.04572
error = 0.04572
area = 2273
delay = 47.4
#gates = 894
output circuit appNtk/c5315_52_0.04572_2273_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 315877322 us
--------------- round 53 ---------------
seed = 1293010922
maxLevel = 2
n703 is replaced by one with estimated error 0.04948
error = 0.04948
area = 2267
delay = 47.4
#gates = 891
output circuit appNtk/c5315_53_0.04948_2267_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 319899421 us
--------------- round 54 ---------------
seed = 2061925507
maxLevel = 2
exceed error bound
