
stm32f103c8tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094c4  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  080095d4  080095d4  000195d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009764  08009764  00019764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009768  08009768  00019768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  0800976c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001c60  20000010  0800977c  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001c70  0800977c  00021c70  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001c0d8  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003854  00000000  00000000  0003c111  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001680  00000000  00000000  0003f968  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000cc15  00000000  00000000  00040fe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000787b  00000000  00000000  0004dbfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      0000007c  00000000  00000000  00055478  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00001500  00000000  00000000  000554f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00005db4  00000000  00000000  000569f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	080095bc 	.word	0x080095bc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	080095bc 	.word	0x080095bc

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 ff78 	bl	8001048 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f88c 	bl	8000274 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 fafa 	bl	8000754 <MX_GPIO_Init>
  MX_TIM4_Init();
 8000160:	f000 fa48 	bl	80005f4 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000164:	f000 facc 	bl	8000700 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000168:	f000 f8e0 	bl	800032c <MX_ADC1_Init>
  MX_ADC2_Init();
 800016c:	f000 f948 	bl	8000400 <MX_ADC2_Init>
  MX_TIM1_Init();
 8000170:	f000 f9a2 	bl	80004b8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //»Õ»÷»¿À»«¿÷»ﬂ
  ModbusH.uiModbusType = SLAVE_RTU;
 8000174:	4b30      	ldr	r3, [pc, #192]	; (8000238 <main+0xe8>)
 8000176:	2203      	movs	r2, #3
 8000178:	701a      	strb	r2, [r3, #0]
  ModbusH.port =  &huart1;
 800017a:	4b2f      	ldr	r3, [pc, #188]	; (8000238 <main+0xe8>)
 800017c:	4a2f      	ldr	r2, [pc, #188]	; (800023c <main+0xec>)
 800017e:	605a      	str	r2, [r3, #4]
  ModbusH.u8id = 01; //Modbus slave ID
 8000180:	4b2d      	ldr	r3, [pc, #180]	; (8000238 <main+0xe8>)
 8000182:	2201      	movs	r2, #1
 8000184:	721a      	strb	r2, [r3, #8]
  ModbusH.u16timeOut = 1000;
 8000186:	4b2c      	ldr	r3, [pc, #176]	; (8000238 <main+0xe8>)
 8000188:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800018c:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
  ModbusH.EN_Port = NULL;
 8000190:	4b29      	ldr	r3, [pc, #164]	; (8000238 <main+0xe8>)
 8000192:	2200      	movs	r2, #0
 8000194:	60da      	str	r2, [r3, #12]
  ModbusH.u32overTime = 0;
 8000196:	4b28      	ldr	r3, [pc, #160]	; (8000238 <main+0xe8>)
 8000198:	2200      	movs	r2, #0
 800019a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  ModbusH.au16regs = ModbusDATA;
 800019e:	4b26      	ldr	r3, [pc, #152]	; (8000238 <main+0xe8>)
 80001a0:	4a27      	ldr	r2, [pc, #156]	; (8000240 <main+0xf0>)
 80001a2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  ModbusH.u16regsize= sizeof(ModbusDATA)/sizeof(ModbusDATA[0]);
 80001a6:	4b24      	ldr	r3, [pc, #144]	; (8000238 <main+0xe8>)
 80001a8:	220a      	movs	r2, #10
 80001aa:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
  //Initialize Modbus library
  ModbusInit(&ModbusH);
 80001ae:	4822      	ldr	r0, [pc, #136]	; (8000238 <main+0xe8>)
 80001b0:	f004 fbe8 	bl	8004984 <ModbusInit>
  //Start capturing traffic on serial Port
  ModbusStart(&ModbusH);
 80001b4:	4820      	ldr	r0, [pc, #128]	; (8000238 <main+0xe8>)
 80001b6:	f004 fc89 	bl	8004acc <ModbusStart>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13,GPIO_PIN_RESET);
 80001ba:	2200      	movs	r2, #0
 80001bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001c0:	4820      	ldr	r0, [pc, #128]	; (8000244 <main+0xf4>)
 80001c2:	f001 ffe1 	bl	8002188 <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 80001c6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80001ca:	f000 ff6f 	bl	80010ac <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13,GPIO_PIN_SET);
 80001ce:	2201      	movs	r2, #1
 80001d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001d4:	481b      	ldr	r0, [pc, #108]	; (8000244 <main+0xf4>)
 80001d6:	f001 ffd7 	bl	8002188 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DO1_GPIO_Port, DO1_Pin, GPIO_PIN_SET);
 80001da:	2201      	movs	r2, #1
 80001dc:	2108      	movs	r1, #8
 80001de:	481a      	ldr	r0, [pc, #104]	; (8000248 <main+0xf8>)
 80001e0:	f001 ffd2 	bl	8002188 <HAL_GPIO_WritePin>
  HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_2);
 80001e4:	2104      	movs	r1, #4
 80001e6:	4819      	ldr	r0, [pc, #100]	; (800024c <main+0xfc>)
 80001e8:	f002 feb8 	bl	8002f5c <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_3);
 80001ec:	2108      	movs	r1, #8
 80001ee:	4817      	ldr	r0, [pc, #92]	; (800024c <main+0xfc>)
 80001f0:	f002 feb4 	bl	8002f5c <HAL_TIM_OC_Start_IT>
  ModbusDATA[8]=45; //shim
 80001f4:	4b12      	ldr	r3, [pc, #72]	; (8000240 <main+0xf0>)
 80001f6:	222d      	movs	r2, #45	; 0x2d
 80001f8:	821a      	strh	r2, [r3, #16]
  counter_pwm=600;
 80001fa:	4b15      	ldr	r3, [pc, #84]	; (8000250 <main+0x100>)
 80001fc:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000200:	801a      	strh	r2, [r3, #0]

  //‡ˆÔ
    HAL_ADCEx_Calibration_Start(&hadc1);
 8000202:	4814      	ldr	r0, [pc, #80]	; (8000254 <main+0x104>)
 8000204:	f001 f8e8 	bl	80013d8 <HAL_ADCEx_Calibration_Start>
    HAL_ADCEx_Calibration_Start(&hadc2);
 8000208:	4813      	ldr	r0, [pc, #76]	; (8000258 <main+0x108>)
 800020a:	f001 f8e5 	bl	80013d8 <HAL_ADCEx_Calibration_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800020e:	f005 fe91 	bl	8005f34 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000212:	4a12      	ldr	r2, [pc, #72]	; (800025c <main+0x10c>)
 8000214:	2100      	movs	r1, #0
 8000216:	4812      	ldr	r0, [pc, #72]	; (8000260 <main+0x110>)
 8000218:	f005 fef2 	bl	8006000 <osThreadNew>
 800021c:	4602      	mov	r2, r0
 800021e:	4b11      	ldr	r3, [pc, #68]	; (8000264 <main+0x114>)
 8000220:	601a      	str	r2, [r3, #0]

  /* creation of myTaskGpio */
  myTaskGpioHandle = osThreadNew(StartTask02, NULL, &myTaskGpio_attributes);
 8000222:	4a11      	ldr	r2, [pc, #68]	; (8000268 <main+0x118>)
 8000224:	2100      	movs	r1, #0
 8000226:	4811      	ldr	r0, [pc, #68]	; (800026c <main+0x11c>)
 8000228:	f005 feea 	bl	8006000 <osThreadNew>
 800022c:	4602      	mov	r2, r0
 800022e:	4b10      	ldr	r3, [pc, #64]	; (8000270 <main+0x120>)
 8000230:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000232:	f005 feb1 	bl	8005f98 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000236:	e7fe      	b.n	8000236 <main+0xe6>
 8000238:	20001944 	.word	0x20001944
 800023c:	20001b50 	.word	0x20001b50
 8000240:	20001b0c 	.word	0x20001b0c
 8000244:	40011000 	.word	0x40011000
 8000248:	40010c00 	.word	0x40010c00
 800024c:	20001a94 	.word	0x20001a94
 8000250:	20001be0 	.word	0x20001be0
 8000254:	20001b20 	.word	0x20001b20
 8000258:	20001adc 	.word	0x20001adc
 800025c:	0800968c 	.word	0x0800968c
 8000260:	08000895 	.word	0x08000895
 8000264:	20001940 	.word	0x20001940
 8000268:	080096b0 	.word	0x080096b0
 800026c:	080008a5 	.word	0x080008a5
 8000270:	20001b94 	.word	0x20001b94

08000274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b094      	sub	sp, #80	; 0x50
 8000278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800027e:	2228      	movs	r2, #40	; 0x28
 8000280:	2100      	movs	r1, #0
 8000282:	4618      	mov	r0, r3
 8000284:	f009 f991 	bl	80095aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000288:	f107 0314 	add.w	r3, r7, #20
 800028c:	2200      	movs	r2, #0
 800028e:	601a      	str	r2, [r3, #0]
 8000290:	605a      	str	r2, [r3, #4]
 8000292:	609a      	str	r2, [r3, #8]
 8000294:	60da      	str	r2, [r3, #12]
 8000296:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000298:	1d3b      	adds	r3, r7, #4
 800029a:	2200      	movs	r2, #0
 800029c:	601a      	str	r2, [r3, #0]
 800029e:	605a      	str	r2, [r3, #4]
 80002a0:	609a      	str	r2, [r3, #8]
 80002a2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002a4:	2301      	movs	r3, #1
 80002a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002ae:	2300      	movs	r3, #0
 80002b0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b2:	2301      	movs	r3, #1
 80002b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b6:	2302      	movs	r3, #2
 80002b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002c0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002ca:	4618      	mov	r0, r3
 80002cc:	f001 ff8e 	bl	80021ec <HAL_RCC_OscConfig>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002d6:	f000 fc9c 	bl	8000c12 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002da:	230f      	movs	r3, #15
 80002dc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002de:	2302      	movs	r3, #2
 80002e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e2:	2300      	movs	r3, #0
 80002e4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002ea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ec:	2300      	movs	r3, #0
 80002ee:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002f0:	f107 0314 	add.w	r3, r7, #20
 80002f4:	2102      	movs	r1, #2
 80002f6:	4618      	mov	r0, r3
 80002f8:	f002 f9f8 	bl	80026ec <HAL_RCC_ClockConfig>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000302:	f000 fc86 	bl	8000c12 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000306:	2302      	movs	r3, #2
 8000308:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800030a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800030e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	4618      	mov	r0, r3
 8000314:	f002 fbb6 	bl	8002a84 <HAL_RCCEx_PeriphCLKConfig>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800031e:	f000 fc78 	bl	8000c12 <Error_Handler>
  }
}
 8000322:	bf00      	nop
 8000324:	3750      	adds	r7, #80	; 0x50
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
	...

0800032c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b088      	sub	sp, #32
 8000330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000332:	1d3b      	adds	r3, r7, #4
 8000334:	2200      	movs	r2, #0
 8000336:	601a      	str	r2, [r3, #0]
 8000338:	605a      	str	r2, [r3, #4]
 800033a:	609a      	str	r2, [r3, #8]
 800033c:	60da      	str	r2, [r3, #12]
 800033e:	611a      	str	r2, [r3, #16]
 8000340:	615a      	str	r2, [r3, #20]
 8000342:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000344:	4b2c      	ldr	r3, [pc, #176]	; (80003f8 <MX_ADC1_Init+0xcc>)
 8000346:	4a2d      	ldr	r2, [pc, #180]	; (80003fc <MX_ADC1_Init+0xd0>)
 8000348:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800034a:	4b2b      	ldr	r3, [pc, #172]	; (80003f8 <MX_ADC1_Init+0xcc>)
 800034c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000350:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000352:	4b29      	ldr	r3, [pc, #164]	; (80003f8 <MX_ADC1_Init+0xcc>)
 8000354:	2201      	movs	r2, #1
 8000356:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000358:	4b27      	ldr	r3, [pc, #156]	; (80003f8 <MX_ADC1_Init+0xcc>)
 800035a:	2200      	movs	r2, #0
 800035c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800035e:	4b26      	ldr	r3, [pc, #152]	; (80003f8 <MX_ADC1_Init+0xcc>)
 8000360:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000364:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000366:	4b24      	ldr	r3, [pc, #144]	; (80003f8 <MX_ADC1_Init+0xcc>)
 8000368:	2200      	movs	r2, #0
 800036a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800036c:	4b22      	ldr	r3, [pc, #136]	; (80003f8 <MX_ADC1_Init+0xcc>)
 800036e:	2201      	movs	r2, #1
 8000370:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000372:	4821      	ldr	r0, [pc, #132]	; (80003f8 <MX_ADC1_Init+0xcc>)
 8000374:	f000 febc 	bl	80010f0 <HAL_ADC_Init>
 8000378:	4603      	mov	r3, r0
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <MX_ADC1_Init+0x56>
  {
    Error_Handler();
 800037e:	f000 fc48 	bl	8000c12 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_0;
 8000382:	2300      	movs	r3, #0
 8000384:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000386:	2301      	movs	r3, #1
 8000388:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedNbrOfConversion = 3;
 800038a:	2303      	movs	r3, #3
 800038c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 800038e:	2302      	movs	r3, #2
 8000390:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000392:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000396:	61fb      	str	r3, [r7, #28]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000398:	2300      	movs	r3, #0
 800039a:	767b      	strb	r3, [r7, #25]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800039c:	2300      	movs	r3, #0
 800039e:	763b      	strb	r3, [r7, #24]
  sConfigInjected.InjectedOffset = 0;
 80003a0:	2300      	movs	r3, #0
 80003a2:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80003a4:	1d3b      	adds	r3, r7, #4
 80003a6:	4619      	mov	r1, r3
 80003a8:	4813      	ldr	r0, [pc, #76]	; (80003f8 <MX_ADC1_Init+0xcc>)
 80003aa:	f001 fa69 	bl	8001880 <HAL_ADCEx_InjectedConfigChannel>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d001      	beq.n	80003b8 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80003b4:	f000 fc2d 	bl	8000c12 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 80003b8:	2301      	movs	r3, #1
 80003ba:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80003bc:	2302      	movs	r3, #2
 80003be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80003c0:	1d3b      	adds	r3, r7, #4
 80003c2:	4619      	mov	r1, r3
 80003c4:	480c      	ldr	r0, [pc, #48]	; (80003f8 <MX_ADC1_Init+0xcc>)
 80003c6:	f001 fa5b 	bl	8001880 <HAL_ADCEx_InjectedConfigChannel>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d001      	beq.n	80003d4 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 80003d0:	f000 fc1f 	bl	8000c12 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 80003d4:	2302      	movs	r3, #2
 80003d6:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 80003d8:	2303      	movs	r3, #3
 80003da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80003dc:	1d3b      	adds	r3, r7, #4
 80003de:	4619      	mov	r1, r3
 80003e0:	4805      	ldr	r0, [pc, #20]	; (80003f8 <MX_ADC1_Init+0xcc>)
 80003e2:	f001 fa4d 	bl	8001880 <HAL_ADCEx_InjectedConfigChannel>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80003ec:	f000 fc11 	bl	8000c12 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003f0:	bf00      	nop
 80003f2:	3720      	adds	r7, #32
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	20001b20 	.word	0x20001b20
 80003fc:	40012400 	.word	0x40012400

08000400 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b088      	sub	sp, #32
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000406:	1d3b      	adds	r3, r7, #4
 8000408:	2200      	movs	r2, #0
 800040a:	601a      	str	r2, [r3, #0]
 800040c:	605a      	str	r2, [r3, #4]
 800040e:	609a      	str	r2, [r3, #8]
 8000410:	60da      	str	r2, [r3, #12]
 8000412:	611a      	str	r2, [r3, #16]
 8000414:	615a      	str	r2, [r3, #20]
 8000416:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000418:	4b25      	ldr	r3, [pc, #148]	; (80004b0 <MX_ADC2_Init+0xb0>)
 800041a:	4a26      	ldr	r2, [pc, #152]	; (80004b4 <MX_ADC2_Init+0xb4>)
 800041c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800041e:	4b24      	ldr	r3, [pc, #144]	; (80004b0 <MX_ADC2_Init+0xb0>)
 8000420:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000424:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000426:	4b22      	ldr	r3, [pc, #136]	; (80004b0 <MX_ADC2_Init+0xb0>)
 8000428:	2201      	movs	r2, #1
 800042a:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800042c:	4b20      	ldr	r3, [pc, #128]	; (80004b0 <MX_ADC2_Init+0xb0>)
 800042e:	2200      	movs	r2, #0
 8000430:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000432:	4b1f      	ldr	r3, [pc, #124]	; (80004b0 <MX_ADC2_Init+0xb0>)
 8000434:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000438:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800043a:	4b1d      	ldr	r3, [pc, #116]	; (80004b0 <MX_ADC2_Init+0xb0>)
 800043c:	2200      	movs	r2, #0
 800043e:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000440:	4b1b      	ldr	r3, [pc, #108]	; (80004b0 <MX_ADC2_Init+0xb0>)
 8000442:	2201      	movs	r2, #1
 8000444:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000446:	481a      	ldr	r0, [pc, #104]	; (80004b0 <MX_ADC2_Init+0xb0>)
 8000448:	f000 fe52 	bl	80010f0 <HAL_ADC_Init>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <MX_ADC2_Init+0x56>
  {
    Error_Handler();
 8000452:	f000 fbde 	bl	8000c12 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000456:	2303      	movs	r3, #3
 8000458:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800045a:	2301      	movs	r3, #1
 800045c:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedNbrOfConversion = 2;
 800045e:	2302      	movs	r3, #2
 8000460:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8000462:	2302      	movs	r3, #2
 8000464:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000466:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800046a:	61fb      	str	r3, [r7, #28]
  sConfigInjected.AutoInjectedConv = DISABLE;
 800046c:	2300      	movs	r3, #0
 800046e:	767b      	strb	r3, [r7, #25]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000470:	2300      	movs	r3, #0
 8000472:	763b      	strb	r3, [r7, #24]
  sConfigInjected.InjectedOffset = 0;
 8000474:	2300      	movs	r3, #0
 8000476:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000478:	1d3b      	adds	r3, r7, #4
 800047a:	4619      	mov	r1, r3
 800047c:	480c      	ldr	r0, [pc, #48]	; (80004b0 <MX_ADC2_Init+0xb0>)
 800047e:	f001 f9ff 	bl	8001880 <HAL_ADCEx_InjectedConfigChannel>
 8000482:	4603      	mov	r3, r0
 8000484:	2b00      	cmp	r3, #0
 8000486:	d001      	beq.n	800048c <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8000488:	f000 fbc3 	bl	8000c12 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 800048c:	2304      	movs	r3, #4
 800048e:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000490:	2302      	movs	r3, #2
 8000492:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000494:	1d3b      	adds	r3, r7, #4
 8000496:	4619      	mov	r1, r3
 8000498:	4805      	ldr	r0, [pc, #20]	; (80004b0 <MX_ADC2_Init+0xb0>)
 800049a:	f001 f9f1 	bl	8001880 <HAL_ADCEx_InjectedConfigChannel>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <MX_ADC2_Init+0xa8>
  {
    Error_Handler();
 80004a4:	f000 fbb5 	bl	8000c12 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80004a8:	bf00      	nop
 80004aa:	3720      	adds	r7, #32
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	20001adc 	.word	0x20001adc
 80004b4:	40012800 	.word	0x40012800

080004b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b096      	sub	sp, #88	; 0x58
 80004bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004be:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80004c2:	2200      	movs	r2, #0
 80004c4:	601a      	str	r2, [r3, #0]
 80004c6:	605a      	str	r2, [r3, #4]
 80004c8:	609a      	str	r2, [r3, #8]
 80004ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004cc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80004d0:	2200      	movs	r2, #0
 80004d2:	601a      	str	r2, [r3, #0]
 80004d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80004da:	2200      	movs	r2, #0
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	605a      	str	r2, [r3, #4]
 80004e0:	609a      	str	r2, [r3, #8]
 80004e2:	60da      	str	r2, [r3, #12]
 80004e4:	611a      	str	r2, [r3, #16]
 80004e6:	615a      	str	r2, [r3, #20]
 80004e8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80004ea:	1d3b      	adds	r3, r7, #4
 80004ec:	2220      	movs	r2, #32
 80004ee:	2100      	movs	r1, #0
 80004f0:	4618      	mov	r0, r3
 80004f2:	f009 f85a 	bl	80095aa <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80004f6:	4b3d      	ldr	r3, [pc, #244]	; (80005ec <MX_TIM1_Init+0x134>)
 80004f8:	4a3d      	ldr	r2, [pc, #244]	; (80005f0 <MX_TIM1_Init+0x138>)
 80004fa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 80004fc:	4b3b      	ldr	r3, [pc, #236]	; (80005ec <MX_TIM1_Init+0x134>)
 80004fe:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8000502:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000504:	4b39      	ldr	r3, [pc, #228]	; (80005ec <MX_TIM1_Init+0x134>)
 8000506:	2200      	movs	r2, #0
 8000508:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 800050a:	4b38      	ldr	r3, [pc, #224]	; (80005ec <MX_TIM1_Init+0x134>)
 800050c:	f242 720f 	movw	r2, #9999	; 0x270f
 8000510:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000512:	4b36      	ldr	r3, [pc, #216]	; (80005ec <MX_TIM1_Init+0x134>)
 8000514:	2200      	movs	r2, #0
 8000516:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000518:	4b34      	ldr	r3, [pc, #208]	; (80005ec <MX_TIM1_Init+0x134>)
 800051a:	2200      	movs	r2, #0
 800051c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800051e:	4b33      	ldr	r3, [pc, #204]	; (80005ec <MX_TIM1_Init+0x134>)
 8000520:	2200      	movs	r2, #0
 8000522:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000524:	4831      	ldr	r0, [pc, #196]	; (80005ec <MX_TIM1_Init+0x134>)
 8000526:	f002 fc1f 	bl	8002d68 <HAL_TIM_Base_Init>
 800052a:	4603      	mov	r3, r0
 800052c:	2b00      	cmp	r3, #0
 800052e:	d001      	beq.n	8000534 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000530:	f000 fb6f 	bl	8000c12 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000534:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000538:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800053a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800053e:	4619      	mov	r1, r3
 8000540:	482a      	ldr	r0, [pc, #168]	; (80005ec <MX_TIM1_Init+0x134>)
 8000542:	f003 f869 	bl	8003618 <HAL_TIM_ConfigClockSource>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	d001      	beq.n	8000550 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800054c:	f000 fb61 	bl	8000c12 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000550:	4826      	ldr	r0, [pc, #152]	; (80005ec <MX_TIM1_Init+0x134>)
 8000552:	f002 fcab 	bl	8002eac <HAL_TIM_OC_Init>
 8000556:	4603      	mov	r3, r0
 8000558:	2b00      	cmp	r3, #0
 800055a:	d001      	beq.n	8000560 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800055c:	f000 fb59 	bl	8000c12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000560:	2300      	movs	r3, #0
 8000562:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000564:	2300      	movs	r3, #0
 8000566:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000568:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800056c:	4619      	mov	r1, r3
 800056e:	481f      	ldr	r0, [pc, #124]	; (80005ec <MX_TIM1_Init+0x134>)
 8000570:	f003 fbd2 	bl	8003d18 <HAL_TIMEx_MasterConfigSynchronization>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800057a:	f000 fb4a 	bl	8000c12 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800057e:	2300      	movs	r3, #0
 8000580:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000582:	2300      	movs	r3, #0
 8000584:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000586:	2300      	movs	r3, #0
 8000588:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800058a:	2300      	movs	r3, #0
 800058c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800058e:	2300      	movs	r3, #0
 8000590:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000592:	2300      	movs	r3, #0
 8000594:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000596:	2300      	movs	r3, #0
 8000598:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800059a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800059e:	2200      	movs	r2, #0
 80005a0:	4619      	mov	r1, r3
 80005a2:	4812      	ldr	r0, [pc, #72]	; (80005ec <MX_TIM1_Init+0x134>)
 80005a4:	f002 ff22 	bl	80033ec <HAL_TIM_OC_ConfigChannel>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80005ae:	f000 fb30 	bl	8000c12 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80005b2:	2300      	movs	r3, #0
 80005b4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80005b6:	2300      	movs	r3, #0
 80005b8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80005ba:	2300      	movs	r3, #0
 80005bc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80005be:	2300      	movs	r3, #0
 80005c0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80005c2:	2300      	movs	r3, #0
 80005c4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80005c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005ca:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80005cc:	2300      	movs	r3, #0
 80005ce:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	4619      	mov	r1, r3
 80005d4:	4805      	ldr	r0, [pc, #20]	; (80005ec <MX_TIM1_Init+0x134>)
 80005d6:	f003 fbfd 	bl	8003dd4 <HAL_TIMEx_ConfigBreakDeadTime>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d001      	beq.n	80005e4 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80005e0:	f000 fb17 	bl	8000c12 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80005e4:	bf00      	nop
 80005e6:	3758      	adds	r7, #88	; 0x58
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20001b98 	.word	0x20001b98
 80005f0:	40012c00 	.word	0x40012c00

080005f4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b08e      	sub	sp, #56	; 0x38
 80005f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005fe:	2200      	movs	r2, #0
 8000600:	601a      	str	r2, [r3, #0]
 8000602:	605a      	str	r2, [r3, #4]
 8000604:	609a      	str	r2, [r3, #8]
 8000606:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000608:	f107 0320 	add.w	r3, r7, #32
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
 8000610:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000612:	1d3b      	adds	r3, r7, #4
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]
 8000620:	615a      	str	r2, [r3, #20]
 8000622:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000624:	4b34      	ldr	r3, [pc, #208]	; (80006f8 <MX_TIM4_Init+0x104>)
 8000626:	4a35      	ldr	r2, [pc, #212]	; (80006fc <MX_TIM4_Init+0x108>)
 8000628:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800062a:	4b33      	ldr	r3, [pc, #204]	; (80006f8 <MX_TIM4_Init+0x104>)
 800062c:	2200      	movs	r2, #0
 800062e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 8000630:	4b31      	ldr	r3, [pc, #196]	; (80006f8 <MX_TIM4_Init+0x104>)
 8000632:	2240      	movs	r2, #64	; 0x40
 8000634:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 599;
 8000636:	4b30      	ldr	r3, [pc, #192]	; (80006f8 <MX_TIM4_Init+0x104>)
 8000638:	f240 2257 	movw	r2, #599	; 0x257
 800063c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800063e:	4b2e      	ldr	r3, [pc, #184]	; (80006f8 <MX_TIM4_Init+0x104>)
 8000640:	2200      	movs	r2, #0
 8000642:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000644:	4b2c      	ldr	r3, [pc, #176]	; (80006f8 <MX_TIM4_Init+0x104>)
 8000646:	2200      	movs	r2, #0
 8000648:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800064a:	482b      	ldr	r0, [pc, #172]	; (80006f8 <MX_TIM4_Init+0x104>)
 800064c:	f002 fb8c 	bl	8002d68 <HAL_TIM_Base_Init>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000656:	f000 fadc 	bl	8000c12 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800065a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800065e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000660:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000664:	4619      	mov	r1, r3
 8000666:	4824      	ldr	r0, [pc, #144]	; (80006f8 <MX_TIM4_Init+0x104>)
 8000668:	f002 ffd6 	bl	8003618 <HAL_TIM_ConfigClockSource>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000672:	f000 face 	bl	8000c12 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000676:	4820      	ldr	r0, [pc, #128]	; (80006f8 <MX_TIM4_Init+0x104>)
 8000678:	f002 fd58 	bl	800312c <HAL_TIM_PWM_Init>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000682:	f000 fac6 	bl	8000c12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000686:	2300      	movs	r3, #0
 8000688:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800068a:	2300      	movs	r3, #0
 800068c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800068e:	f107 0320 	add.w	r3, r7, #32
 8000692:	4619      	mov	r1, r3
 8000694:	4818      	ldr	r0, [pc, #96]	; (80006f8 <MX_TIM4_Init+0x104>)
 8000696:	f003 fb3f 	bl	8003d18 <HAL_TIMEx_MasterConfigSynchronization>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80006a0:	f000 fab7 	bl	8000c12 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006a4:	2360      	movs	r3, #96	; 0x60
 80006a6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 450;
 80006a8:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 80006ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80006ae:	2302      	movs	r3, #2
 80006b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006b2:	2300      	movs	r3, #0
 80006b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	2204      	movs	r2, #4
 80006ba:	4619      	mov	r1, r3
 80006bc:	480e      	ldr	r0, [pc, #56]	; (80006f8 <MX_TIM4_Init+0x104>)
 80006be:	f002 feed 	bl	800349c <HAL_TIM_PWM_ConfigChannel>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80006c8:	f000 faa3 	bl	8000c12 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80006cc:	2370      	movs	r3, #112	; 0x70
 80006ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 150;
 80006d0:	2396      	movs	r3, #150	; 0x96
 80006d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80006d4:	1d3b      	adds	r3, r7, #4
 80006d6:	2208      	movs	r2, #8
 80006d8:	4619      	mov	r1, r3
 80006da:	4807      	ldr	r0, [pc, #28]	; (80006f8 <MX_TIM4_Init+0x104>)
 80006dc:	f002 fede 	bl	800349c <HAL_TIM_PWM_ConfigChannel>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_TIM4_Init+0xf6>
  {
    Error_Handler();
 80006e6:	f000 fa94 	bl	8000c12 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80006ea:	4803      	ldr	r0, [pc, #12]	; (80006f8 <MX_TIM4_Init+0x104>)
 80006ec:	f000 fb7e 	bl	8000dec <HAL_TIM_MspPostInit>

}
 80006f0:	bf00      	nop
 80006f2:	3738      	adds	r7, #56	; 0x38
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	20001a94 	.word	0x20001a94
 80006fc:	40000800 	.word	0x40000800

08000700 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000704:	4b11      	ldr	r3, [pc, #68]	; (800074c <MX_USART1_UART_Init+0x4c>)
 8000706:	4a12      	ldr	r2, [pc, #72]	; (8000750 <MX_USART1_UART_Init+0x50>)
 8000708:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800070a:	4b10      	ldr	r3, [pc, #64]	; (800074c <MX_USART1_UART_Init+0x4c>)
 800070c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000710:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000712:	4b0e      	ldr	r3, [pc, #56]	; (800074c <MX_USART1_UART_Init+0x4c>)
 8000714:	2200      	movs	r2, #0
 8000716:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000718:	4b0c      	ldr	r3, [pc, #48]	; (800074c <MX_USART1_UART_Init+0x4c>)
 800071a:	2200      	movs	r2, #0
 800071c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800071e:	4b0b      	ldr	r3, [pc, #44]	; (800074c <MX_USART1_UART_Init+0x4c>)
 8000720:	2200      	movs	r2, #0
 8000722:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000724:	4b09      	ldr	r3, [pc, #36]	; (800074c <MX_USART1_UART_Init+0x4c>)
 8000726:	220c      	movs	r2, #12
 8000728:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800072a:	4b08      	ldr	r3, [pc, #32]	; (800074c <MX_USART1_UART_Init+0x4c>)
 800072c:	2200      	movs	r2, #0
 800072e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000730:	4b06      	ldr	r3, [pc, #24]	; (800074c <MX_USART1_UART_Init+0x4c>)
 8000732:	2200      	movs	r2, #0
 8000734:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000736:	4805      	ldr	r0, [pc, #20]	; (800074c <MX_USART1_UART_Init+0x4c>)
 8000738:	f003 fbaf 	bl	8003e9a <HAL_UART_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000742:	f000 fa66 	bl	8000c12 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000746:	bf00      	nop
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	20001b50 	.word	0x20001b50
 8000750:	40013800 	.word	0x40013800

08000754 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b088      	sub	sp, #32
 8000758:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075a:	f107 0310 	add.w	r3, r7, #16
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]
 8000762:	605a      	str	r2, [r3, #4]
 8000764:	609a      	str	r2, [r3, #8]
 8000766:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000768:	4a46      	ldr	r2, [pc, #280]	; (8000884 <MX_GPIO_Init+0x130>)
 800076a:	4b46      	ldr	r3, [pc, #280]	; (8000884 <MX_GPIO_Init+0x130>)
 800076c:	699b      	ldr	r3, [r3, #24]
 800076e:	f043 0310 	orr.w	r3, r3, #16
 8000772:	6193      	str	r3, [r2, #24]
 8000774:	4b43      	ldr	r3, [pc, #268]	; (8000884 <MX_GPIO_Init+0x130>)
 8000776:	699b      	ldr	r3, [r3, #24]
 8000778:	f003 0310 	and.w	r3, r3, #16
 800077c:	60fb      	str	r3, [r7, #12]
 800077e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000780:	4a40      	ldr	r2, [pc, #256]	; (8000884 <MX_GPIO_Init+0x130>)
 8000782:	4b40      	ldr	r3, [pc, #256]	; (8000884 <MX_GPIO_Init+0x130>)
 8000784:	699b      	ldr	r3, [r3, #24]
 8000786:	f043 0320 	orr.w	r3, r3, #32
 800078a:	6193      	str	r3, [r2, #24]
 800078c:	4b3d      	ldr	r3, [pc, #244]	; (8000884 <MX_GPIO_Init+0x130>)
 800078e:	699b      	ldr	r3, [r3, #24]
 8000790:	f003 0320 	and.w	r3, r3, #32
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000798:	4a3a      	ldr	r2, [pc, #232]	; (8000884 <MX_GPIO_Init+0x130>)
 800079a:	4b3a      	ldr	r3, [pc, #232]	; (8000884 <MX_GPIO_Init+0x130>)
 800079c:	699b      	ldr	r3, [r3, #24]
 800079e:	f043 0304 	orr.w	r3, r3, #4
 80007a2:	6193      	str	r3, [r2, #24]
 80007a4:	4b37      	ldr	r3, [pc, #220]	; (8000884 <MX_GPIO_Init+0x130>)
 80007a6:	699b      	ldr	r3, [r3, #24]
 80007a8:	f003 0304 	and.w	r3, r3, #4
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b0:	4a34      	ldr	r2, [pc, #208]	; (8000884 <MX_GPIO_Init+0x130>)
 80007b2:	4b34      	ldr	r3, [pc, #208]	; (8000884 <MX_GPIO_Init+0x130>)
 80007b4:	699b      	ldr	r3, [r3, #24]
 80007b6:	f043 0308 	orr.w	r3, r3, #8
 80007ba:	6193      	str	r3, [r2, #24]
 80007bc:	4b31      	ldr	r3, [pc, #196]	; (8000884 <MX_GPIO_Init+0x130>)
 80007be:	699b      	ldr	r3, [r3, #24]
 80007c0:	f003 0308 	and.w	r3, r3, #8
 80007c4:	603b      	str	r3, [r7, #0]
 80007c6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80007c8:	2200      	movs	r2, #0
 80007ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007ce:	482e      	ldr	r0, [pc, #184]	; (8000888 <MX_GPIO_Init+0x134>)
 80007d0:	f001 fcda 	bl	8002188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DO7_GPIO_Port, DO7_Pin, GPIO_PIN_RESET);
 80007d4:	2200      	movs	r2, #0
 80007d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007da:	482c      	ldr	r0, [pc, #176]	; (800088c <MX_GPIO_Init+0x138>)
 80007dc:	f001 fcd4 	bl	8002188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DO1_Pin|DO2_Pin|DO3_Pin|DO6_Pin, GPIO_PIN_RESET);
 80007e0:	2200      	movs	r2, #0
 80007e2:	f44f 7116 	mov.w	r1, #600	; 0x258
 80007e6:	482a      	ldr	r0, [pc, #168]	; (8000890 <MX_GPIO_Init+0x13c>)
 80007e8:	f001 fcce 	bl	8002188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80007ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f2:	2301      	movs	r3, #1
 80007f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f6:	2300      	movs	r3, #0
 80007f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fa:	2302      	movs	r3, #2
 80007fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80007fe:	f107 0310 	add.w	r3, r7, #16
 8000802:	4619      	mov	r1, r3
 8000804:	4820      	ldr	r0, [pc, #128]	; (8000888 <MX_GPIO_Init+0x134>)
 8000806:	f001 fb65 	bl	8001ed4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI1_Pin DI2_Pin DI3_Pin DI4_Pin
                           DI5_Pin DI6_Pin */
  GPIO_InitStruct.Pin = DI1_Pin|DI2_Pin|DI3_Pin|DI4_Pin
 800080a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800080e:	613b      	str	r3, [r7, #16]
                          |DI5_Pin|DI6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000818:	f107 0310 	add.w	r3, r7, #16
 800081c:	4619      	mov	r1, r3
 800081e:	481c      	ldr	r0, [pc, #112]	; (8000890 <MX_GPIO_Init+0x13c>)
 8000820:	f001 fb58 	bl	8001ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DI7_Pin */
  GPIO_InitStruct.Pin = DI7_Pin;
 8000824:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000828:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082e:	2300      	movs	r3, #0
 8000830:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DI7_GPIO_Port, &GPIO_InitStruct);
 8000832:	f107 0310 	add.w	r3, r7, #16
 8000836:	4619      	mov	r1, r3
 8000838:	4814      	ldr	r0, [pc, #80]	; (800088c <MX_GPIO_Init+0x138>)
 800083a:	f001 fb4b 	bl	8001ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DO7_Pin */
  GPIO_InitStruct.Pin = DO7_Pin;
 800083e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000842:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000844:	2301      	movs	r3, #1
 8000846:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084c:	2302      	movs	r3, #2
 800084e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DO7_GPIO_Port, &GPIO_InitStruct);
 8000850:	f107 0310 	add.w	r3, r7, #16
 8000854:	4619      	mov	r1, r3
 8000856:	480d      	ldr	r0, [pc, #52]	; (800088c <MX_GPIO_Init+0x138>)
 8000858:	f001 fb3c 	bl	8001ed4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DO1_Pin DO2_Pin DO3_Pin DO6_Pin */
  GPIO_InitStruct.Pin = DO1_Pin|DO2_Pin|DO3_Pin|DO6_Pin;
 800085c:	f44f 7316 	mov.w	r3, #600	; 0x258
 8000860:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000862:	2301      	movs	r3, #1
 8000864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	2300      	movs	r3, #0
 8000868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086a:	2302      	movs	r3, #2
 800086c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800086e:	f107 0310 	add.w	r3, r7, #16
 8000872:	4619      	mov	r1, r3
 8000874:	4806      	ldr	r0, [pc, #24]	; (8000890 <MX_GPIO_Init+0x13c>)
 8000876:	f001 fb2d 	bl	8001ed4 <HAL_GPIO_Init>

}
 800087a:	bf00      	nop
 800087c:	3720      	adds	r7, #32
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	40021000 	.word	0x40021000
 8000888:	40011000 	.word	0x40011000
 800088c:	40010800 	.word	0x40010800
 8000890:	40010c00 	.word	0x40010c00

08000894 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800089c:	2001      	movs	r0, #1
 800089e:	f005 fc59 	bl	8006154 <osDelay>
 80008a2:	e7fb      	b.n	800089c <StartDefaultTask+0x8>

080008a4 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  //ÂÒÎË ÔÓÒÚÛÔËÎ Á‡ÔÓÒ Ò modbus
	  if ( ModbusDATA[0] != 0 ) {
 80008ac:	4ba2      	ldr	r3, [pc, #648]	; (8000b38 <StartTask02+0x294>)
 80008ae:	881b      	ldrh	r3, [r3, #0]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d05c      	beq.n	800096e <StartTask02+0xca>
		  // ÔÓ‚ÂÍ‡ ‚‚Â‰ÂÌÌÓÈ ÍÓÏ‡Ì‰˚ Ë ÛÒÚ‡ÌÓ‚Í‡ ÔËÌÓ‚
	  switch (ModbusDATA[0])
 80008b4:	4ba0      	ldr	r3, [pc, #640]	; (8000b38 <StartTask02+0x294>)
 80008b6:	881b      	ldrh	r3, [r3, #0]
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d04d      	beq.n	8000958 <StartTask02+0xb4>
 80008bc:	2b04      	cmp	r3, #4
 80008be:	dc06      	bgt.n	80008ce <StartTask02+0x2a>
 80008c0:	2b02      	cmp	r3, #2
 80008c2:	d013      	beq.n	80008ec <StartTask02+0x48>
 80008c4:	2b02      	cmp	r3, #2
 80008c6:	dc17      	bgt.n	80008f8 <StartTask02+0x54>
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	d009      	beq.n	80008e0 <StartTask02+0x3c>
 80008cc:	e047      	b.n	800095e <StartTask02+0xba>
 80008ce:	2b06      	cmp	r3, #6
 80008d0:	d018      	beq.n	8000904 <StartTask02+0x60>
 80008d2:	2b06      	cmp	r3, #6
 80008d4:	db42      	blt.n	800095c <StartTask02+0xb8>
 80008d6:	2b07      	cmp	r3, #7
 80008d8:	d01b      	beq.n	8000912 <StartTask02+0x6e>
 80008da:	2b6f      	cmp	r3, #111	; 0x6f
 80008dc:	d020      	beq.n	8000920 <StartTask02+0x7c>
 80008de:	e03e      	b.n	800095e <StartTask02+0xba>
		  {
		  case 1: HAL_GPIO_WritePin(DO1_GPIO_Port, DO1_Pin, GPIO_PIN_SET);
 80008e0:	2201      	movs	r2, #1
 80008e2:	2108      	movs	r1, #8
 80008e4:	4895      	ldr	r0, [pc, #596]	; (8000b3c <StartTask02+0x298>)
 80008e6:	f001 fc4f 	bl	8002188 <HAL_GPIO_WritePin>
				  break;
 80008ea:	e038      	b.n	800095e <StartTask02+0xba>
		  case 2: HAL_GPIO_WritePin(DO2_GPIO_Port, DO2_Pin, GPIO_PIN_SET);
 80008ec:	2201      	movs	r2, #1
 80008ee:	2110      	movs	r1, #16
 80008f0:	4892      	ldr	r0, [pc, #584]	; (8000b3c <StartTask02+0x298>)
 80008f2:	f001 fc49 	bl	8002188 <HAL_GPIO_WritePin>
				  break;
 80008f6:	e032      	b.n	800095e <StartTask02+0xba>
		  case 3: HAL_GPIO_WritePin(DO3_GPIO_Port, DO3_Pin, GPIO_PIN_SET);
 80008f8:	2201      	movs	r2, #1
 80008fa:	2140      	movs	r1, #64	; 0x40
 80008fc:	488f      	ldr	r0, [pc, #572]	; (8000b3c <StartTask02+0x298>)
 80008fe:	f001 fc43 	bl	8002188 <HAL_GPIO_WritePin>
				  break;
 8000902:	e02c      	b.n	800095e <StartTask02+0xba>
		  case 4: //HAL_GPIO_WritePin(DO6_GPIO_Port, DO4_Pin, GPIO_PIN_SET);
				  break;
		  case 5: //HAL_GPIO_WritePin(DO6_GPIO_Port, DO5_Pin, GPIO_PIN_SET);
				  break;
		  case 6: HAL_GPIO_WritePin(DO6_GPIO_Port, DO6_Pin, GPIO_PIN_SET);
 8000904:	2201      	movs	r2, #1
 8000906:	f44f 7100 	mov.w	r1, #512	; 0x200
 800090a:	488c      	ldr	r0, [pc, #560]	; (8000b3c <StartTask02+0x298>)
 800090c:	f001 fc3c 	bl	8002188 <HAL_GPIO_WritePin>
				  break;
 8000910:	e025      	b.n	800095e <StartTask02+0xba>
		  case 7: HAL_GPIO_WritePin(DO7_GPIO_Port, DO7_Pin, GPIO_PIN_SET);
 8000912:	2201      	movs	r2, #1
 8000914:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000918:	4889      	ldr	r0, [pc, #548]	; (8000b40 <StartTask02+0x29c>)
 800091a:	f001 fc35 	bl	8002188 <HAL_GPIO_WritePin>
				  break;
 800091e:	e01e      	b.n	800095e <StartTask02+0xba>
		  case 111:
				  HAL_GPIO_WritePin(DO1_GPIO_Port, DO1_Pin, GPIO_PIN_RESET);
 8000920:	2200      	movs	r2, #0
 8000922:	2108      	movs	r1, #8
 8000924:	4885      	ldr	r0, [pc, #532]	; (8000b3c <StartTask02+0x298>)
 8000926:	f001 fc2f 	bl	8002188 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(DO2_GPIO_Port, DO2_Pin, GPIO_PIN_RESET);
 800092a:	2200      	movs	r2, #0
 800092c:	2110      	movs	r1, #16
 800092e:	4883      	ldr	r0, [pc, #524]	; (8000b3c <StartTask02+0x298>)
 8000930:	f001 fc2a 	bl	8002188 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(DO3_GPIO_Port, DO3_Pin, GPIO_PIN_RESET);
 8000934:	2200      	movs	r2, #0
 8000936:	2140      	movs	r1, #64	; 0x40
 8000938:	4880      	ldr	r0, [pc, #512]	; (8000b3c <StartTask02+0x298>)
 800093a:	f001 fc25 	bl	8002188 <HAL_GPIO_WritePin>
				 // HAL_GPIO_WritePin(DO4_GPIO_Port, DO4_Pin, GPIO_PIN_RESET);
				 // HAL_GPIO_WritePin(DO5_GPIO_Port, DO5_Pin, GPIO_PIN_RESET);
				  HAL_GPIO_WritePin(DO6_GPIO_Port, DO6_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000944:	487d      	ldr	r0, [pc, #500]	; (8000b3c <StartTask02+0x298>)
 8000946:	f001 fc1f 	bl	8002188 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(DO7_GPIO_Port, DO7_Pin, GPIO_PIN_RESET);
 800094a:	2200      	movs	r2, #0
 800094c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000950:	487b      	ldr	r0, [pc, #492]	; (8000b40 <StartTask02+0x29c>)
 8000952:	f001 fc19 	bl	8002188 <HAL_GPIO_WritePin>
				  break;
 8000956:	e002      	b.n	800095e <StartTask02+0xba>
				  break;
 8000958:	bf00      	nop
 800095a:	e000      	b.n	800095e <StartTask02+0xba>
				  break;
 800095c:	bf00      	nop

		  }
		  ModbusDATA[0]=0;
 800095e:	4b76      	ldr	r3, [pc, #472]	; (8000b38 <StartTask02+0x294>)
 8000960:	2200      	movs	r2, #0
 8000962:	801a      	strh	r2, [r3, #0]
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000964:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000968:	4876      	ldr	r0, [pc, #472]	; (8000b44 <StartTask02+0x2a0>)
 800096a:	f001 fc25 	bl	80021b8 <HAL_GPIO_TogglePin>
	  }


	//ÛÒÚ‡ÌÓ‚Í‡ Â„ËÒÚÓ‚ ‚ ÒÓÓÚ‚ÂÚÒÚ‚ËË Ò ÒÓÒÚÓˇÌËÂÏ ÔËÌÓ‚
		ModbusDATA[1]=	((DO1_GPIO_Port->IDR & DO1_Pin)!=0)|    //HAL_GPIO_ReadPin(DO1_GPIO_Port, DO1_Pin);
 800096e:	4b73      	ldr	r3, [pc, #460]	; (8000b3c <StartTask02+0x298>)
 8000970:	689b      	ldr	r3, [r3, #8]
 8000972:	f003 0308 	and.w	r3, r3, #8
 8000976:	2b00      	cmp	r3, #0
 8000978:	bf14      	ite	ne
 800097a:	2301      	movne	r3, #1
 800097c:	2300      	moveq	r3, #0
 800097e:	b2db      	uxtb	r3, r3
 8000980:	b21a      	sxth	r2, r3
						((DO2_GPIO_Port->IDR & DO2_Pin)!=0)<<1| //HAL_GPIO_ReadPin(DO2_GPIO_Port, DO2_Pin);
 8000982:	4b6e      	ldr	r3, [pc, #440]	; (8000b3c <StartTask02+0x298>)
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	f003 0310 	and.w	r3, r3, #16
		ModbusDATA[1]=	((DO1_GPIO_Port->IDR & DO1_Pin)!=0)|    //HAL_GPIO_ReadPin(DO1_GPIO_Port, DO1_Pin);
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <StartTask02+0xee>
 800098e:	2302      	movs	r3, #2
 8000990:	e000      	b.n	8000994 <StartTask02+0xf0>
 8000992:	2300      	movs	r3, #0
 8000994:	4313      	orrs	r3, r2
 8000996:	b21a      	sxth	r2, r3
						((DO3_GPIO_Port->IDR & DO3_Pin)!=0)<<2| //HAL_GPIO_ReadPin(DO3_GPIO_Port, DO3_Pin);
 8000998:	4b68      	ldr	r3, [pc, #416]	; (8000b3c <StartTask02+0x298>)
 800099a:	689b      	ldr	r3, [r3, #8]
 800099c:	f003 0340 	and.w	r3, r3, #64	; 0x40
						((DO2_GPIO_Port->IDR & DO2_Pin)!=0)<<1| //HAL_GPIO_ReadPin(DO2_GPIO_Port, DO2_Pin);
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <StartTask02+0x104>
 80009a4:	2304      	movs	r3, #4
 80009a6:	e000      	b.n	80009aa <StartTask02+0x106>
 80009a8:	2300      	movs	r3, #0
 80009aa:	4313      	orrs	r3, r2
 80009ac:	b21a      	sxth	r2, r3
						//((DO4_GPIO_Port->IDR & DO4_Pin)!=0)<<3| //HAL_GPIO_ReadPin(DO4_GPIO_Port, DO4_Pin);
						//((DO5_GPIO_Port->IDR & DO5_Pin)!=0)<<4| //HAL_GPIO_ReadPin(DO5_GPIO_Port, DO5_Pin);
						((DO6_GPIO_Port->IDR & DO6_Pin)!=0)<<5| //HAL_GPIO_ReadPin(DO6_GPIO_Port, DO6_Pin);
 80009ae:	4b63      	ldr	r3, [pc, #396]	; (8000b3c <StartTask02+0x298>)
 80009b0:	689b      	ldr	r3, [r3, #8]
 80009b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
						((DO3_GPIO_Port->IDR & DO3_Pin)!=0)<<2| //HAL_GPIO_ReadPin(DO3_GPIO_Port, DO3_Pin);
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <StartTask02+0x11a>
 80009ba:	2320      	movs	r3, #32
 80009bc:	e000      	b.n	80009c0 <StartTask02+0x11c>
 80009be:	2300      	movs	r3, #0
 80009c0:	4313      	orrs	r3, r2
 80009c2:	b21a      	sxth	r2, r3
						((DO7_GPIO_Port->IDR & DO7_Pin)!=0)<<6; //HAL_GPIO_ReadPin(DO7_GPIO_Port, DO7_Pin);
 80009c4:	4b5e      	ldr	r3, [pc, #376]	; (8000b40 <StartTask02+0x29c>)
 80009c6:	689b      	ldr	r3, [r3, #8]
 80009c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
						((DO6_GPIO_Port->IDR & DO6_Pin)!=0)<<5| //HAL_GPIO_ReadPin(DO6_GPIO_Port, DO6_Pin);
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <StartTask02+0x130>
 80009d0:	2340      	movs	r3, #64	; 0x40
 80009d2:	e000      	b.n	80009d6 <StartTask02+0x132>
 80009d4:	2300      	movs	r3, #0
 80009d6:	4313      	orrs	r3, r2
 80009d8:	b21b      	sxth	r3, r3
 80009da:	b29a      	uxth	r2, r3
		ModbusDATA[1]=	((DO1_GPIO_Port->IDR & DO1_Pin)!=0)|    //HAL_GPIO_ReadPin(DO1_GPIO_Port, DO1_Pin);
 80009dc:	4b56      	ldr	r3, [pc, #344]	; (8000b38 <StartTask02+0x294>)
 80009de:	805a      	strh	r2, [r3, #2]

		ModbusDATA[2]=	((DI1_GPIO_Port->IDR & DI1_Pin)!=0)| 	//HAL_GPIO_ReadPin(DI1_GPIO_Port, DI1_Pin);
 80009e0:	4b56      	ldr	r3, [pc, #344]	; (8000b3c <StartTask02+0x298>)
 80009e2:	689b      	ldr	r3, [r3, #8]
 80009e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	bf14      	ite	ne
 80009ec:	2301      	movne	r3, #1
 80009ee:	2300      	moveq	r3, #0
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	b21a      	sxth	r2, r3
						((DI2_GPIO_Port->IDR & DI2_Pin)!=0)<<1| //HAL_GPIO_ReadPin(DI2_GPIO_Port, DI2_Pin);
 80009f4:	4b51      	ldr	r3, [pc, #324]	; (8000b3c <StartTask02+0x298>)
 80009f6:	689b      	ldr	r3, [r3, #8]
 80009f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
		ModbusDATA[2]=	((DI1_GPIO_Port->IDR & DI1_Pin)!=0)| 	//HAL_GPIO_ReadPin(DI1_GPIO_Port, DI1_Pin);
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <StartTask02+0x160>
 8000a00:	2302      	movs	r3, #2
 8000a02:	e000      	b.n	8000a06 <StartTask02+0x162>
 8000a04:	2300      	movs	r3, #0
 8000a06:	4313      	orrs	r3, r2
 8000a08:	b21a      	sxth	r2, r3
						((DI3_GPIO_Port->IDR & DI3_Pin)!=0)<<2| //HAL_GPIO_ReadPin(DI3_GPIO_Port, DI3_Pin);
 8000a0a:	4b4c      	ldr	r3, [pc, #304]	; (8000b3c <StartTask02+0x298>)
 8000a0c:	689b      	ldr	r3, [r3, #8]
 8000a0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
						((DI2_GPIO_Port->IDR & DI2_Pin)!=0)<<1| //HAL_GPIO_ReadPin(DI2_GPIO_Port, DI2_Pin);
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <StartTask02+0x176>
 8000a16:	2304      	movs	r3, #4
 8000a18:	e000      	b.n	8000a1c <StartTask02+0x178>
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	b21a      	sxth	r2, r3
						((DI4_GPIO_Port->IDR & DI4_Pin)!=0)<<3| //HAL_GPIO_ReadPin(DI4_GPIO_Port, DI4_Pin);
 8000a20:	4b46      	ldr	r3, [pc, #280]	; (8000b3c <StartTask02+0x298>)
 8000a22:	689b      	ldr	r3, [r3, #8]
 8000a24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
						((DI3_GPIO_Port->IDR & DI3_Pin)!=0)<<2| //HAL_GPIO_ReadPin(DI3_GPIO_Port, DI3_Pin);
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <StartTask02+0x18c>
 8000a2c:	2308      	movs	r3, #8
 8000a2e:	e000      	b.n	8000a32 <StartTask02+0x18e>
 8000a30:	2300      	movs	r3, #0
 8000a32:	4313      	orrs	r3, r2
 8000a34:	b21a      	sxth	r2, r3
						((DI5_GPIO_Port->IDR & DI5_Pin)!=0)<<4| //HAL_GPIO_ReadPin(DI5_GPIO_Port, DI5_Pin);
 8000a36:	4b41      	ldr	r3, [pc, #260]	; (8000b3c <StartTask02+0x298>)
 8000a38:	689b      	ldr	r3, [r3, #8]
 8000a3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
						((DI4_GPIO_Port->IDR & DI4_Pin)!=0)<<3| //HAL_GPIO_ReadPin(DI4_GPIO_Port, DI4_Pin);
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <StartTask02+0x1a2>
 8000a42:	2310      	movs	r3, #16
 8000a44:	e000      	b.n	8000a48 <StartTask02+0x1a4>
 8000a46:	2300      	movs	r3, #0
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	b21a      	sxth	r2, r3
						((DI6_GPIO_Port->IDR & DI6_Pin)!=0)<<5| //HAL_GPIO_ReadPin(DI6_GPIO_Port, DI6_Pin);
 8000a4c:	4b3b      	ldr	r3, [pc, #236]	; (8000b3c <StartTask02+0x298>)
 8000a4e:	689b      	ldr	r3, [r3, #8]
 8000a50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
						((DI5_GPIO_Port->IDR & DI5_Pin)!=0)<<4| //HAL_GPIO_ReadPin(DI5_GPIO_Port, DI5_Pin);
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <StartTask02+0x1b8>
 8000a58:	2320      	movs	r3, #32
 8000a5a:	e000      	b.n	8000a5e <StartTask02+0x1ba>
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	b21a      	sxth	r2, r3
						((DI7_GPIO_Port->IDR & DI7_Pin)!=0)<<6; //HAL_GPIO_ReadPin(DI7_GPIO_Port, DI7_Pin);
 8000a62:	4b37      	ldr	r3, [pc, #220]	; (8000b40 <StartTask02+0x29c>)
 8000a64:	689b      	ldr	r3, [r3, #8]
 8000a66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
						((DI6_GPIO_Port->IDR & DI6_Pin)!=0)<<5| //HAL_GPIO_ReadPin(DI6_GPIO_Port, DI6_Pin);
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <StartTask02+0x1ce>
 8000a6e:	2340      	movs	r3, #64	; 0x40
 8000a70:	e000      	b.n	8000a74 <StartTask02+0x1d0>
 8000a72:	2300      	movs	r3, #0
 8000a74:	4313      	orrs	r3, r2
 8000a76:	b21b      	sxth	r3, r3
 8000a78:	b29a      	uxth	r2, r3
		ModbusDATA[2]=	((DI1_GPIO_Port->IDR & DI1_Pin)!=0)| 	//HAL_GPIO_ReadPin(DI1_GPIO_Port, DI1_Pin);
 8000a7a:	4b2f      	ldr	r3, [pc, #188]	; (8000b38 <StartTask02+0x294>)
 8000a7c:	809a      	strh	r2, [r3, #4]
		//ÛÔ‡‚ÎÂÌËÂ ÒÍ‚‡ÊÌÓÒÚ¸˛ ÿ»Ã
			  if ((DI7_GPIO_Port->IDR & DI7_Pin)!=0) {
 8000a7e:	4b30      	ldr	r3, [pc, #192]	; (8000b40 <StartTask02+0x29c>)
 8000a80:	689b      	ldr	r3, [r3, #8]
 8000a82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d066      	beq.n	8000b58 <StartTask02+0x2b4>

				  if ( ModbusDATA[8] != shim ) {
 8000a8a:	4b2b      	ldr	r3, [pc, #172]	; (8000b38 <StartTask02+0x294>)
 8000a8c:	8a1a      	ldrh	r2, [r3, #16]
 8000a8e:	4b2e      	ldr	r3, [pc, #184]	; (8000b48 <StartTask02+0x2a4>)
 8000a90:	881b      	ldrh	r3, [r3, #0]
 8000a92:	429a      	cmp	r2, r3
 8000a94:	d06a      	beq.n	8000b6c <StartTask02+0x2c8>
					  if ( ModbusDATA[8]>45 ){
 8000a96:	4b28      	ldr	r3, [pc, #160]	; (8000b38 <StartTask02+0x294>)
 8000a98:	8a1b      	ldrh	r3, [r3, #16]
 8000a9a:	2b2d      	cmp	r3, #45	; 0x2d
 8000a9c:	d927      	bls.n	8000aee <StartTask02+0x24a>
						  TIM4->CCR2=(counter_pwm)-(counter_pwm/100)*45;
 8000a9e:	4a2b      	ldr	r2, [pc, #172]	; (8000b4c <StartTask02+0x2a8>)
 8000aa0:	4b2b      	ldr	r3, [pc, #172]	; (8000b50 <StartTask02+0x2ac>)
 8000aa2:	881b      	ldrh	r3, [r3, #0]
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	4b2a      	ldr	r3, [pc, #168]	; (8000b50 <StartTask02+0x2ac>)
 8000aa8:	881b      	ldrh	r3, [r3, #0]
 8000aaa:	492a      	ldr	r1, [pc, #168]	; (8000b54 <StartTask02+0x2b0>)
 8000aac:	fba1 1303 	umull	r1, r3, r1, r3
 8000ab0:	095b      	lsrs	r3, r3, #5
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	f06f 032c 	mvn.w	r3, #44	; 0x2c
 8000aba:	fb03 f301 	mul.w	r3, r3, r1
 8000abe:	4403      	add	r3, r0
 8000ac0:	6393      	str	r3, [r2, #56]	; 0x38
						  TIM4->CCR3=(counter_pwm/100)*45;
 8000ac2:	4922      	ldr	r1, [pc, #136]	; (8000b4c <StartTask02+0x2a8>)
 8000ac4:	4b22      	ldr	r3, [pc, #136]	; (8000b50 <StartTask02+0x2ac>)
 8000ac6:	881b      	ldrh	r3, [r3, #0]
 8000ac8:	4a22      	ldr	r2, [pc, #136]	; (8000b54 <StartTask02+0x2b0>)
 8000aca:	fba2 2303 	umull	r2, r3, r2, r3
 8000ace:	095b      	lsrs	r3, r3, #5
 8000ad0:	b29b      	uxth	r3, r3
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	4413      	add	r3, r2
 8000ada:	011a      	lsls	r2, r3, #4
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	63cb      	str	r3, [r1, #60]	; 0x3c
						  shim=45;
 8000ae0:	4b19      	ldr	r3, [pc, #100]	; (8000b48 <StartTask02+0x2a4>)
 8000ae2:	222d      	movs	r2, #45	; 0x2d
 8000ae4:	801a      	strh	r2, [r3, #0]
						  ModbusDATA[8]=45;
 8000ae6:	4b14      	ldr	r3, [pc, #80]	; (8000b38 <StartTask02+0x294>)
 8000ae8:	222d      	movs	r2, #45	; 0x2d
 8000aea:	821a      	strh	r2, [r3, #16]
 8000aec:	e03e      	b.n	8000b6c <StartTask02+0x2c8>
					  }
					  else{
						  TIM4->CCR2=(counter_pwm)-(counter_pwm/100)*ModbusDATA[8];
 8000aee:	4a17      	ldr	r2, [pc, #92]	; (8000b4c <StartTask02+0x2a8>)
 8000af0:	4b17      	ldr	r3, [pc, #92]	; (8000b50 <StartTask02+0x2ac>)
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	4618      	mov	r0, r3
 8000af6:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <StartTask02+0x2ac>)
 8000af8:	881b      	ldrh	r3, [r3, #0]
 8000afa:	4916      	ldr	r1, [pc, #88]	; (8000b54 <StartTask02+0x2b0>)
 8000afc:	fba1 1303 	umull	r1, r3, r1, r3
 8000b00:	095b      	lsrs	r3, r3, #5
 8000b02:	b29b      	uxth	r3, r3
 8000b04:	4619      	mov	r1, r3
 8000b06:	4b0c      	ldr	r3, [pc, #48]	; (8000b38 <StartTask02+0x294>)
 8000b08:	8a1b      	ldrh	r3, [r3, #16]
 8000b0a:	fb03 f301 	mul.w	r3, r3, r1
 8000b0e:	1ac3      	subs	r3, r0, r3
 8000b10:	6393      	str	r3, [r2, #56]	; 0x38
						  TIM4->CCR3=(counter_pwm/100)*ModbusDATA[8];
 8000b12:	4a0e      	ldr	r2, [pc, #56]	; (8000b4c <StartTask02+0x2a8>)
 8000b14:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <StartTask02+0x2ac>)
 8000b16:	881b      	ldrh	r3, [r3, #0]
 8000b18:	490e      	ldr	r1, [pc, #56]	; (8000b54 <StartTask02+0x2b0>)
 8000b1a:	fba1 1303 	umull	r1, r3, r1, r3
 8000b1e:	095b      	lsrs	r3, r3, #5
 8000b20:	b29b      	uxth	r3, r3
 8000b22:	4619      	mov	r1, r3
 8000b24:	4b04      	ldr	r3, [pc, #16]	; (8000b38 <StartTask02+0x294>)
 8000b26:	8a1b      	ldrh	r3, [r3, #16]
 8000b28:	fb03 f301 	mul.w	r3, r3, r1
 8000b2c:	63d3      	str	r3, [r2, #60]	; 0x3c
						  shim=ModbusDATA[8];
 8000b2e:	4b02      	ldr	r3, [pc, #8]	; (8000b38 <StartTask02+0x294>)
 8000b30:	8a1a      	ldrh	r2, [r3, #16]
 8000b32:	4b05      	ldr	r3, [pc, #20]	; (8000b48 <StartTask02+0x2a4>)
 8000b34:	801a      	strh	r2, [r3, #0]
 8000b36:	e019      	b.n	8000b6c <StartTask02+0x2c8>
 8000b38:	20001b0c 	.word	0x20001b0c
 8000b3c:	40010c00 	.word	0x40010c00
 8000b40:	40010800 	.word	0x40010800
 8000b44:	40011000 	.word	0x40011000
 8000b48:	20001a90 	.word	0x20001a90
 8000b4c:	40000800 	.word	0x40000800
 8000b50:	20001be0 	.word	0x20001be0
 8000b54:	51eb851f 	.word	0x51eb851f
					  }
				  }
			 }
			 	  else{
			 		 TIM4->CCR2=counter_pwm;
 8000b58:	4b21      	ldr	r3, [pc, #132]	; (8000be0 <StartTask02+0x33c>)
 8000b5a:	4a22      	ldr	r2, [pc, #136]	; (8000be4 <StartTask02+0x340>)
 8000b5c:	8812      	ldrh	r2, [r2, #0]
 8000b5e:	639a      	str	r2, [r3, #56]	; 0x38
			 		 TIM4->CCR3=0;
 8000b60:	4b1f      	ldr	r3, [pc, #124]	; (8000be0 <StartTask02+0x33c>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	63da      	str	r2, [r3, #60]	; 0x3c
			 		ModbusDATA[8]=0;
 8000b66:	4b20      	ldr	r3, [pc, #128]	; (8000be8 <StartTask02+0x344>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	821a      	strh	r2, [r3, #16]
			  htim4.Init.Period = 599;
				  }
			  HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_3);
		*/
		//‡ˆÔ
		HAL_ADCEx_InjectedStart(&hadc1); // Á‡ÔÛÒÍ‡ÂÏ ÓÔÓÒ ËÌÊÂÍÚ. Í‡Ì‡ÎÓ‚
 8000b6c:	481f      	ldr	r0, [pc, #124]	; (8000bec <StartTask02+0x348>)
 8000b6e:	f000 fcdf 	bl	8001530 <HAL_ADCEx_InjectedStart>
		HAL_ADCEx_InjectedPollForConversion(&hadc1,100); // Ê‰∏Ï ÓÍÓÌ˜‡ÌËˇ 100ÏÒ
 8000b72:	2164      	movs	r1, #100	; 0x64
 8000b74:	481d      	ldr	r0, [pc, #116]	; (8000bec <StartTask02+0x348>)
 8000b76:	f000 fd61 	bl	800163c <HAL_ADCEx_InjectedPollForConversion>
		ModbusDATA[3]=HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	481b      	ldr	r0, [pc, #108]	; (8000bec <StartTask02+0x348>)
 8000b7e:	f000 fe55 	bl	800182c <HAL_ADCEx_InjectedGetValue>
 8000b82:	4603      	mov	r3, r0
 8000b84:	b29a      	uxth	r2, r3
 8000b86:	4b18      	ldr	r3, [pc, #96]	; (8000be8 <StartTask02+0x344>)
 8000b88:	80da      	strh	r2, [r3, #6]
		ModbusDATA[4]=HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8000b8a:	2102      	movs	r1, #2
 8000b8c:	4817      	ldr	r0, [pc, #92]	; (8000bec <StartTask02+0x348>)
 8000b8e:	f000 fe4d 	bl	800182c <HAL_ADCEx_InjectedGetValue>
 8000b92:	4603      	mov	r3, r0
 8000b94:	b29a      	uxth	r2, r3
 8000b96:	4b14      	ldr	r3, [pc, #80]	; (8000be8 <StartTask02+0x344>)
 8000b98:	811a      	strh	r2, [r3, #8]
		ModbusDATA[5]=HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 8000b9a:	2103      	movs	r1, #3
 8000b9c:	4813      	ldr	r0, [pc, #76]	; (8000bec <StartTask02+0x348>)
 8000b9e:	f000 fe45 	bl	800182c <HAL_ADCEx_InjectedGetValue>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	b29a      	uxth	r2, r3
 8000ba6:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <StartTask02+0x344>)
 8000ba8:	815a      	strh	r2, [r3, #10]
		HAL_ADCEx_InjectedStart(&hadc2);
 8000baa:	4811      	ldr	r0, [pc, #68]	; (8000bf0 <StartTask02+0x34c>)
 8000bac:	f000 fcc0 	bl	8001530 <HAL_ADCEx_InjectedStart>
		HAL_ADCEx_InjectedPollForConversion(&hadc2,100);
 8000bb0:	2164      	movs	r1, #100	; 0x64
 8000bb2:	480f      	ldr	r0, [pc, #60]	; (8000bf0 <StartTask02+0x34c>)
 8000bb4:	f000 fd42 	bl	800163c <HAL_ADCEx_InjectedPollForConversion>
		ModbusDATA[6]=HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 8000bb8:	2101      	movs	r1, #1
 8000bba:	480d      	ldr	r0, [pc, #52]	; (8000bf0 <StartTask02+0x34c>)
 8000bbc:	f000 fe36 	bl	800182c <HAL_ADCEx_InjectedGetValue>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	b29a      	uxth	r2, r3
 8000bc4:	4b08      	ldr	r3, [pc, #32]	; (8000be8 <StartTask02+0x344>)
 8000bc6:	819a      	strh	r2, [r3, #12]
		ModbusDATA[7]=HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_2);
 8000bc8:	2102      	movs	r1, #2
 8000bca:	4809      	ldr	r0, [pc, #36]	; (8000bf0 <StartTask02+0x34c>)
 8000bcc:	f000 fe2e 	bl	800182c <HAL_ADCEx_InjectedGetValue>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	b29a      	uxth	r2, r3
 8000bd4:	4b04      	ldr	r3, [pc, #16]	; (8000be8 <StartTask02+0x344>)
 8000bd6:	81da      	strh	r2, [r3, #14]
	osDelay(1);
 8000bd8:	2001      	movs	r0, #1
 8000bda:	f005 fabb 	bl	8006154 <osDelay>
	  if ( ModbusDATA[0] != 0 ) {
 8000bde:	e665      	b.n	80008ac <StartTask02+0x8>
 8000be0:	40000800 	.word	0x40000800
 8000be4:	20001be0 	.word	0x20001be0
 8000be8:	20001b0c 	.word	0x20001b0c
 8000bec:	20001b20 	.word	0x20001b20
 8000bf0:	20001adc 	.word	0x20001adc

08000bf4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c04:	d101      	bne.n	8000c0a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c06:	f000 fa35 	bl	8001074 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}

08000c12 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c12:	b480      	push	{r7}
 8000c14:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c16:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <Error_Handler+0x6>
	...

08000c1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c22:	4a18      	ldr	r2, [pc, #96]	; (8000c84 <HAL_MspInit+0x68>)
 8000c24:	4b17      	ldr	r3, [pc, #92]	; (8000c84 <HAL_MspInit+0x68>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	f043 0301 	orr.w	r3, r3, #1
 8000c2c:	6193      	str	r3, [r2, #24]
 8000c2e:	4b15      	ldr	r3, [pc, #84]	; (8000c84 <HAL_MspInit+0x68>)
 8000c30:	699b      	ldr	r3, [r3, #24]
 8000c32:	f003 0301 	and.w	r3, r3, #1
 8000c36:	60bb      	str	r3, [r7, #8]
 8000c38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c3a:	4a12      	ldr	r2, [pc, #72]	; (8000c84 <HAL_MspInit+0x68>)
 8000c3c:	4b11      	ldr	r3, [pc, #68]	; (8000c84 <HAL_MspInit+0x68>)
 8000c3e:	69db      	ldr	r3, [r3, #28]
 8000c40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c44:	61d3      	str	r3, [r2, #28]
 8000c46:	4b0f      	ldr	r3, [pc, #60]	; (8000c84 <HAL_MspInit+0x68>)
 8000c48:	69db      	ldr	r3, [r3, #28]
 8000c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c52:	2200      	movs	r2, #0
 8000c54:	210f      	movs	r1, #15
 8000c56:	f06f 0001 	mvn.w	r0, #1
 8000c5a:	f001 f85a 	bl	8001d12 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c5e:	4b0a      	ldr	r3, [pc, #40]	; (8000c88 <HAL_MspInit+0x6c>)
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	4a04      	ldr	r2, [pc, #16]	; (8000c88 <HAL_MspInit+0x6c>)
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	3710      	adds	r7, #16
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40010000 	.word	0x40010000

08000c8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b08a      	sub	sp, #40	; 0x28
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c94:	f107 0318 	add.w	r3, r7, #24
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a28      	ldr	r2, [pc, #160]	; (8000d48 <HAL_ADC_MspInit+0xbc>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d122      	bne.n	8000cf2 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cac:	4a27      	ldr	r2, [pc, #156]	; (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000cae:	4b27      	ldr	r3, [pc, #156]	; (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000cb0:	699b      	ldr	r3, [r3, #24]
 8000cb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cb6:	6193      	str	r3, [r2, #24]
 8000cb8:	4b24      	ldr	r3, [pc, #144]	; (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000cc0:	617b      	str	r3, [r7, #20]
 8000cc2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc4:	4a21      	ldr	r2, [pc, #132]	; (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000cc6:	4b21      	ldr	r3, [pc, #132]	; (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000cc8:	699b      	ldr	r3, [r3, #24]
 8000cca:	f043 0304 	orr.w	r3, r3, #4
 8000cce:	6193      	str	r3, [r2, #24]
 8000cd0:	4b1e      	ldr	r3, [pc, #120]	; (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	f003 0304 	and.w	r3, r3, #4
 8000cd8:	613b      	str	r3, [r7, #16]
 8000cda:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = AI1_Pin|GPIO_PIN_1|GPIO_PIN_2;
 8000cdc:	2307      	movs	r3, #7
 8000cde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce4:	f107 0318 	add.w	r3, r7, #24
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4819      	ldr	r0, [pc, #100]	; (8000d50 <HAL_ADC_MspInit+0xc4>)
 8000cec:	f001 f8f2 	bl	8001ed4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000cf0:	e026      	b.n	8000d40 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a17      	ldr	r2, [pc, #92]	; (8000d54 <HAL_ADC_MspInit+0xc8>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d121      	bne.n	8000d40 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000cfc:	4a13      	ldr	r2, [pc, #76]	; (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000cfe:	4b13      	ldr	r3, [pc, #76]	; (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000d00:	699b      	ldr	r3, [r3, #24]
 8000d02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d06:	6193      	str	r3, [r2, #24]
 8000d08:	4b10      	ldr	r3, [pc, #64]	; (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d14:	4a0d      	ldr	r2, [pc, #52]	; (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000d16:	4b0d      	ldr	r3, [pc, #52]	; (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	f043 0304 	orr.w	r3, r3, #4
 8000d1e:	6193      	str	r3, [r2, #24]
 8000d20:	4b0a      	ldr	r3, [pc, #40]	; (8000d4c <HAL_ADC_MspInit+0xc0>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	f003 0304 	and.w	r3, r3, #4
 8000d28:	60bb      	str	r3, [r7, #8]
 8000d2a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|AI5_Pin;
 8000d2c:	2318      	movs	r3, #24
 8000d2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d30:	2303      	movs	r3, #3
 8000d32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d34:	f107 0318 	add.w	r3, r7, #24
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4805      	ldr	r0, [pc, #20]	; (8000d50 <HAL_ADC_MspInit+0xc4>)
 8000d3c:	f001 f8ca 	bl	8001ed4 <HAL_GPIO_Init>
}
 8000d40:	bf00      	nop
 8000d42:	3728      	adds	r7, #40	; 0x28
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40012400 	.word	0x40012400
 8000d4c:	40021000 	.word	0x40021000
 8000d50:	40010800 	.word	0x40010800
 8000d54:	40012800 	.word	0x40012800

08000d58 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a1e      	ldr	r2, [pc, #120]	; (8000de0 <HAL_TIM_Base_MspInit+0x88>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d11c      	bne.n	8000da4 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d6a:	4a1e      	ldr	r2, [pc, #120]	; (8000de4 <HAL_TIM_Base_MspInit+0x8c>)
 8000d6c:	4b1d      	ldr	r3, [pc, #116]	; (8000de4 <HAL_TIM_Base_MspInit+0x8c>)
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d74:	6193      	str	r3, [r2, #24]
 8000d76:	4b1b      	ldr	r3, [pc, #108]	; (8000de4 <HAL_TIM_Base_MspInit+0x8c>)
 8000d78:	699b      	ldr	r3, [r3, #24]
 8000d7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 8000d82:	2200      	movs	r2, #0
 8000d84:	2105      	movs	r1, #5
 8000d86:	2019      	movs	r0, #25
 8000d88:	f000 ffc3 	bl	8001d12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000d8c:	2019      	movs	r0, #25
 8000d8e:	f000 ffdc 	bl	8001d4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2105      	movs	r1, #5
 8000d96:	201b      	movs	r0, #27
 8000d98:	f000 ffbb 	bl	8001d12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000d9c:	201b      	movs	r0, #27
 8000d9e:	f000 ffd4 	bl	8001d4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000da2:	e018      	b.n	8000dd6 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM4)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a0f      	ldr	r2, [pc, #60]	; (8000de8 <HAL_TIM_Base_MspInit+0x90>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d113      	bne.n	8000dd6 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000dae:	4a0d      	ldr	r2, [pc, #52]	; (8000de4 <HAL_TIM_Base_MspInit+0x8c>)
 8000db0:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <HAL_TIM_Base_MspInit+0x8c>)
 8000db2:	69db      	ldr	r3, [r3, #28]
 8000db4:	f043 0304 	orr.w	r3, r3, #4
 8000db8:	61d3      	str	r3, [r2, #28]
 8000dba:	4b0a      	ldr	r3, [pc, #40]	; (8000de4 <HAL_TIM_Base_MspInit+0x8c>)
 8000dbc:	69db      	ldr	r3, [r3, #28]
 8000dbe:	f003 0304 	and.w	r3, r3, #4
 8000dc2:	60bb      	str	r3, [r7, #8]
 8000dc4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2105      	movs	r1, #5
 8000dca:	201e      	movs	r0, #30
 8000dcc:	f000 ffa1 	bl	8001d12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000dd0:	201e      	movs	r0, #30
 8000dd2:	f000 ffba 	bl	8001d4a <HAL_NVIC_EnableIRQ>
}
 8000dd6:	bf00      	nop
 8000dd8:	3710      	adds	r7, #16
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40012c00 	.word	0x40012c00
 8000de4:	40021000 	.word	0x40021000
 8000de8:	40000800 	.word	0x40000800

08000dec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b088      	sub	sp, #32
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df4:	f107 0310 	add.w	r3, r7, #16
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	605a      	str	r2, [r3, #4]
 8000dfe:	609a      	str	r2, [r3, #8]
 8000e00:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a10      	ldr	r2, [pc, #64]	; (8000e48 <HAL_TIM_MspPostInit+0x5c>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d118      	bne.n	8000e3e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0c:	4a0f      	ldr	r2, [pc, #60]	; (8000e4c <HAL_TIM_MspPostInit+0x60>)
 8000e0e:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <HAL_TIM_MspPostInit+0x60>)
 8000e10:	699b      	ldr	r3, [r3, #24]
 8000e12:	f043 0308 	orr.w	r3, r3, #8
 8000e16:	6193      	str	r3, [r2, #24]
 8000e18:	4b0c      	ldr	r3, [pc, #48]	; (8000e4c <HAL_TIM_MspPostInit+0x60>)
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	f003 0308 	and.w	r3, r3, #8
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = PWM_DO4_Pin|PWM_DO5_Pin;
 8000e24:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000e28:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e32:	f107 0310 	add.w	r3, r7, #16
 8000e36:	4619      	mov	r1, r3
 8000e38:	4805      	ldr	r0, [pc, #20]	; (8000e50 <HAL_TIM_MspPostInit+0x64>)
 8000e3a:	f001 f84b 	bl	8001ed4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000e3e:	bf00      	nop
 8000e40:	3720      	adds	r7, #32
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40000800 	.word	0x40000800
 8000e4c:	40021000 	.word	0x40021000
 8000e50:	40010c00 	.word	0x40010c00

08000e54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b088      	sub	sp, #32
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e5c:	f107 0310 	add.w	r3, r7, #16
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
 8000e66:	609a      	str	r2, [r3, #8]
 8000e68:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a20      	ldr	r2, [pc, #128]	; (8000ef0 <HAL_UART_MspInit+0x9c>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d139      	bne.n	8000ee8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e74:	4a1f      	ldr	r2, [pc, #124]	; (8000ef4 <HAL_UART_MspInit+0xa0>)
 8000e76:	4b1f      	ldr	r3, [pc, #124]	; (8000ef4 <HAL_UART_MspInit+0xa0>)
 8000e78:	699b      	ldr	r3, [r3, #24]
 8000e7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e7e:	6193      	str	r3, [r2, #24]
 8000e80:	4b1c      	ldr	r3, [pc, #112]	; (8000ef4 <HAL_UART_MspInit+0xa0>)
 8000e82:	699b      	ldr	r3, [r3, #24]
 8000e84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e88:	60fb      	str	r3, [r7, #12]
 8000e8a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8c:	4a19      	ldr	r2, [pc, #100]	; (8000ef4 <HAL_UART_MspInit+0xa0>)
 8000e8e:	4b19      	ldr	r3, [pc, #100]	; (8000ef4 <HAL_UART_MspInit+0xa0>)
 8000e90:	699b      	ldr	r3, [r3, #24]
 8000e92:	f043 0304 	orr.w	r3, r3, #4
 8000e96:	6193      	str	r3, [r2, #24]
 8000e98:	4b16      	ldr	r3, [pc, #88]	; (8000ef4 <HAL_UART_MspInit+0xa0>)
 8000e9a:	699b      	ldr	r3, [r3, #24]
 8000e9c:	f003 0304 	and.w	r3, r3, #4
 8000ea0:	60bb      	str	r3, [r7, #8]
 8000ea2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ea4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ea8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eae:	2303      	movs	r3, #3
 8000eb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb2:	f107 0310 	add.w	r3, r7, #16
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	480f      	ldr	r0, [pc, #60]	; (8000ef8 <HAL_UART_MspInit+0xa4>)
 8000eba:	f001 f80b 	bl	8001ed4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ebe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ec2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ecc:	f107 0310 	add.w	r3, r7, #16
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4809      	ldr	r0, [pc, #36]	; (8000ef8 <HAL_UART_MspInit+0xa4>)
 8000ed4:	f000 fffe 	bl	8001ed4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	2105      	movs	r1, #5
 8000edc:	2025      	movs	r0, #37	; 0x25
 8000ede:	f000 ff18 	bl	8001d12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ee2:	2025      	movs	r0, #37	; 0x25
 8000ee4:	f000 ff31 	bl	8001d4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ee8:	bf00      	nop
 8000eea:	3720      	adds	r7, #32
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40013800 	.word	0x40013800
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	40010800 	.word	0x40010800

08000efc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b08c      	sub	sp, #48	; 0x30
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f04:	2300      	movs	r3, #0
 8000f06:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	6879      	ldr	r1, [r7, #4]
 8000f10:	201c      	movs	r0, #28
 8000f12:	f000 fefe 	bl	8001d12 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f16:	201c      	movs	r0, #28
 8000f18:	f000 ff17 	bl	8001d4a <HAL_NVIC_EnableIRQ>
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000f1c:	4a20      	ldr	r2, [pc, #128]	; (8000fa0 <HAL_InitTick+0xa4>)
 8000f1e:	4b20      	ldr	r3, [pc, #128]	; (8000fa0 <HAL_InitTick+0xa4>)
 8000f20:	69db      	ldr	r3, [r3, #28]
 8000f22:	f043 0301 	orr.w	r3, r3, #1
 8000f26:	61d3      	str	r3, [r2, #28]
 8000f28:	4b1d      	ldr	r3, [pc, #116]	; (8000fa0 <HAL_InitTick+0xa4>)
 8000f2a:	69db      	ldr	r3, [r3, #28]
 8000f2c:	f003 0301 	and.w	r3, r3, #1
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f34:	f107 0210 	add.w	r2, r7, #16
 8000f38:	f107 0314 	add.w	r3, r7, #20
 8000f3c:	4611      	mov	r1, r2
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f001 fd52 	bl	80029e8 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000f44:	f001 fd28 	bl	8002998 <HAL_RCC_GetPCLK1Freq>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f50:	4a14      	ldr	r2, [pc, #80]	; (8000fa4 <HAL_InitTick+0xa8>)
 8000f52:	fba2 2303 	umull	r2, r3, r2, r3
 8000f56:	0c9b      	lsrs	r3, r3, #18
 8000f58:	3b01      	subs	r3, #1
 8000f5a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000f5c:	4b12      	ldr	r3, [pc, #72]	; (8000fa8 <HAL_InitTick+0xac>)
 8000f5e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f62:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000f64:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <HAL_InitTick+0xac>)
 8000f66:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000f6a:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000f6c:	4a0e      	ldr	r2, [pc, #56]	; (8000fa8 <HAL_InitTick+0xac>)
 8000f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f70:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000f72:	4b0d      	ldr	r3, [pc, #52]	; (8000fa8 <HAL_InitTick+0xac>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f78:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <HAL_InitTick+0xac>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8000f7e:	480a      	ldr	r0, [pc, #40]	; (8000fa8 <HAL_InitTick+0xac>)
 8000f80:	f001 fef2 	bl	8002d68 <HAL_TIM_Base_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d104      	bne.n	8000f94 <HAL_InitTick+0x98>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8000f8a:	4807      	ldr	r0, [pc, #28]	; (8000fa8 <HAL_InitTick+0xac>)
 8000f8c:	f001 ff3c 	bl	8002e08 <HAL_TIM_Base_Start_IT>
 8000f90:	4603      	mov	r3, r0
 8000f92:	e000      	b.n	8000f96 <HAL_InitTick+0x9a>
  }

  /* Return function status */
  return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3730      	adds	r7, #48	; 0x30
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	431bde83 	.word	0x431bde83
 8000fa8:	20001be4 	.word	0x20001be4

08000fac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fb0:	e7fe      	b.n	8000fb0 <NMI_Handler+0x4>

08000fb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fb6:	e7fe      	b.n	8000fb6 <HardFault_Handler+0x4>

08000fb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fbc:	e7fe      	b.n	8000fbc <MemManage_Handler+0x4>

08000fbe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fc2:	e7fe      	b.n	8000fc2 <BusFault_Handler+0x4>

08000fc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fc8:	e7fe      	b.n	8000fc8 <UsageFault_Handler+0x4>

08000fca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr
	...

08000fd8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000fdc:	4802      	ldr	r0, [pc, #8]	; (8000fe8 <TIM1_UP_IRQHandler+0x10>)
 8000fde:	f002 f8fd 	bl	80031dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20001b98 	.word	0x20001b98

08000fec <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ff0:	4802      	ldr	r0, [pc, #8]	; (8000ffc <TIM1_CC_IRQHandler+0x10>)
 8000ff2:	f002 f8f3 	bl	80031dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20001b98 	.word	0x20001b98

08001000 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001004:	4802      	ldr	r0, [pc, #8]	; (8001010 <TIM2_IRQHandler+0x10>)
 8001006:	f002 f8e9 	bl	80031dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20001be4 	.word	0x20001be4

08001014 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001018:	4802      	ldr	r0, [pc, #8]	; (8001024 <TIM4_IRQHandler+0x10>)
 800101a:	f002 f8df 	bl	80031dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800101e:	bf00      	nop
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20001a94 	.word	0x20001a94

08001028 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800102c:	4802      	ldr	r0, [pc, #8]	; (8001038 <USART1_IRQHandler+0x10>)
 800102e:	f002 fff5 	bl	800401c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001032:	bf00      	nop
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20001b50 	.word	0x20001b50

0800103c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr

08001048 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800104c:	4a08      	ldr	r2, [pc, #32]	; (8001070 <HAL_Init+0x28>)
 800104e:	4b08      	ldr	r3, [pc, #32]	; (8001070 <HAL_Init+0x28>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f043 0310 	orr.w	r3, r3, #16
 8001056:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001058:	2003      	movs	r0, #3
 800105a:	f000 fe4f 	bl	8001cfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800105e:	2000      	movs	r0, #0
 8001060:	f7ff ff4c 	bl	8000efc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001064:	f7ff fdda 	bl	8000c1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40022000 	.word	0x40022000

08001074 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001078:	4b05      	ldr	r3, [pc, #20]	; (8001090 <HAL_IncTick+0x1c>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	461a      	mov	r2, r3
 800107e:	4b05      	ldr	r3, [pc, #20]	; (8001094 <HAL_IncTick+0x20>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4413      	add	r3, r2
 8001084:	4a03      	ldr	r2, [pc, #12]	; (8001094 <HAL_IncTick+0x20>)
 8001086:	6013      	str	r3, [r2, #0]
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	bc80      	pop	{r7}
 800108e:	4770      	bx	lr
 8001090:	20000008 	.word	0x20000008
 8001094:	20001c2c 	.word	0x20001c2c

08001098 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  return uwTick;
 800109c:	4b02      	ldr	r3, [pc, #8]	; (80010a8 <HAL_GetTick+0x10>)
 800109e:	681b      	ldr	r3, [r3, #0]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc80      	pop	{r7}
 80010a6:	4770      	bx	lr
 80010a8:	20001c2c 	.word	0x20001c2c

080010ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010b4:	f7ff fff0 	bl	8001098 <HAL_GetTick>
 80010b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c4:	d005      	beq.n	80010d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010c6:	4b09      	ldr	r3, [pc, #36]	; (80010ec <HAL_Delay+0x40>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	461a      	mov	r2, r3
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	4413      	add	r3, r2
 80010d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010d2:	bf00      	nop
 80010d4:	f7ff ffe0 	bl	8001098 <HAL_GetTick>
 80010d8:	4602      	mov	r2, r0
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	1ad2      	subs	r2, r2, r3
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d3f7      	bcc.n	80010d4 <HAL_Delay+0x28>
  {
  }
}
 80010e4:	bf00      	nop
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000008 	.word	0x20000008

080010f0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010f8:	2300      	movs	r3, #0
 80010fa:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80010fc:	2300      	movs	r3, #0
 80010fe:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001100:	2300      	movs	r3, #0
 8001102:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d101      	bne.n	8001112 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	e0be      	b.n	8001290 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800111c:	2b00      	cmp	r3, #0
 800111e:	d109      	bne.n	8001134 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2200      	movs	r2, #0
 800112a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff fdac 	bl	8000c8c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f000 f90d 	bl	8001354 <ADC_ConversionStop_Disable>
 800113a:	4603      	mov	r3, r0
 800113c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001142:	f003 0310 	and.w	r3, r3, #16
 8001146:	2b00      	cmp	r3, #0
 8001148:	f040 8099 	bne.w	800127e <HAL_ADC_Init+0x18e>
 800114c:	7dfb      	ldrb	r3, [r7, #23]
 800114e:	2b00      	cmp	r3, #0
 8001150:	f040 8095 	bne.w	800127e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001158:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800115c:	f023 0302 	bic.w	r3, r3, #2
 8001160:	f043 0202 	orr.w	r2, r3, #2
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001170:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	7b1b      	ldrb	r3, [r3, #12]
 8001176:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001178:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800117a:	68ba      	ldr	r2, [r7, #8]
 800117c:	4313      	orrs	r3, r2
 800117e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001188:	d003      	beq.n	8001192 <HAL_ADC_Init+0xa2>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d102      	bne.n	8001198 <HAL_ADC_Init+0xa8>
 8001192:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001196:	e000      	b.n	800119a <HAL_ADC_Init+0xaa>
 8001198:	2300      	movs	r3, #0
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	4313      	orrs	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	7d1b      	ldrb	r3, [r3, #20]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d119      	bne.n	80011dc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	7b1b      	ldrb	r3, [r3, #12]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d109      	bne.n	80011c4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	3b01      	subs	r3, #1
 80011b6:	035a      	lsls	r2, r3, #13
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80011c0:	613b      	str	r3, [r7, #16]
 80011c2:	e00b      	b.n	80011dc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011c8:	f043 0220 	orr.w	r2, r3, #32
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d4:	f043 0201 	orr.w	r2, r3, #1
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	6812      	ldr	r2, [r2, #0]
 80011e4:	6852      	ldr	r2, [r2, #4]
 80011e6:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	430a      	orrs	r2, r1
 80011ee:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	6899      	ldr	r1, [r3, #8]
 80011fa:	4b27      	ldr	r3, [pc, #156]	; (8001298 <HAL_ADC_Init+0x1a8>)
 80011fc:	400b      	ands	r3, r1
 80011fe:	68b9      	ldr	r1, [r7, #8]
 8001200:	430b      	orrs	r3, r1
 8001202:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800120c:	d003      	beq.n	8001216 <HAL_ADC_Init+0x126>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	2b01      	cmp	r3, #1
 8001214:	d104      	bne.n	8001220 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	691b      	ldr	r3, [r3, #16]
 800121a:	3b01      	subs	r3, #1
 800121c:	051b      	lsls	r3, r3, #20
 800121e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	6812      	ldr	r2, [r2, #0]
 8001228:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800122a:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	430a      	orrs	r2, r1
 8001232:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	689a      	ldr	r2, [r3, #8]
 800123a:	4b18      	ldr	r3, [pc, #96]	; (800129c <HAL_ADC_Init+0x1ac>)
 800123c:	4013      	ands	r3, r2
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	4293      	cmp	r3, r2
 8001242:	d10b      	bne.n	800125c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2200      	movs	r2, #0
 8001248:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800124e:	f023 0303 	bic.w	r3, r3, #3
 8001252:	f043 0201 	orr.w	r2, r3, #1
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800125a:	e018      	b.n	800128e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001260:	f023 0312 	bic.w	r3, r3, #18
 8001264:	f043 0210 	orr.w	r2, r3, #16
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001270:	f043 0201 	orr.w	r2, r3, #1
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800127c:	e007      	b.n	800128e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001282:	f043 0210 	orr.w	r2, r3, #16
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800128e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001290:	4618      	mov	r0, r3
 8001292:	3718      	adds	r7, #24
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	ffe1f7fd 	.word	0xffe1f7fd
 800129c:	ff1f0efe 	.word	0xff1f0efe

080012a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d040      	beq.n	8001340 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	6812      	ldr	r2, [r2, #0]
 80012c6:	6892      	ldr	r2, [r2, #8]
 80012c8:	f042 0201 	orr.w	r2, r2, #1
 80012cc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80012ce:	4b1f      	ldr	r3, [pc, #124]	; (800134c <ADC_Enable+0xac>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a1f      	ldr	r2, [pc, #124]	; (8001350 <ADC_Enable+0xb0>)
 80012d4:	fba2 2303 	umull	r2, r3, r2, r3
 80012d8:	0c9b      	lsrs	r3, r3, #18
 80012da:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80012dc:	e002      	b.n	80012e4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	3b01      	subs	r3, #1
 80012e2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d1f9      	bne.n	80012de <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80012ea:	f7ff fed5 	bl	8001098 <HAL_GetTick>
 80012ee:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80012f0:	e01f      	b.n	8001332 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80012f2:	f7ff fed1 	bl	8001098 <HAL_GetTick>
 80012f6:	4602      	mov	r2, r0
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d918      	bls.n	8001332 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	2b01      	cmp	r3, #1
 800130c:	d011      	beq.n	8001332 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001312:	f043 0210 	orr.w	r2, r3, #16
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800131e:	f043 0201 	orr.w	r2, r3, #1
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2200      	movs	r2, #0
 800132a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e007      	b.n	8001342 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f003 0301 	and.w	r3, r3, #1
 800133c:	2b01      	cmp	r3, #1
 800133e:	d1d8      	bne.n	80012f2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001340:	2300      	movs	r3, #0
}
 8001342:	4618      	mov	r0, r3
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000000 	.word	0x20000000
 8001350:	431bde83 	.word	0x431bde83

08001354 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800135c:	2300      	movs	r3, #0
 800135e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	2b01      	cmp	r3, #1
 800136c:	d12e      	bne.n	80013cc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	6812      	ldr	r2, [r2, #0]
 8001376:	6892      	ldr	r2, [r2, #8]
 8001378:	f022 0201 	bic.w	r2, r2, #1
 800137c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800137e:	f7ff fe8b 	bl	8001098 <HAL_GetTick>
 8001382:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001384:	e01b      	b.n	80013be <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001386:	f7ff fe87 	bl	8001098 <HAL_GetTick>
 800138a:	4602      	mov	r2, r0
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d914      	bls.n	80013be <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d10d      	bne.n	80013be <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013a6:	f043 0210 	orr.w	r2, r3, #16
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013b2:	f043 0201 	orr.w	r2, r3, #1
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e007      	b.n	80013ce <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	f003 0301 	and.w	r3, r3, #1
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d0dc      	beq.n	8001386 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80013d8:	b590      	push	{r4, r7, lr}
 80013da:	b087      	sub	sp, #28
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013e0:	2300      	movs	r3, #0
 80013e2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d101      	bne.n	80013f6 <HAL_ADCEx_Calibration_Start+0x1e>
 80013f2:	2302      	movs	r3, #2
 80013f4:	e095      	b.n	8001522 <HAL_ADCEx_Calibration_Start+0x14a>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2201      	movs	r2, #1
 80013fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f7ff ffa8 	bl	8001354 <ADC_ConversionStop_Disable>
 8001404:	4603      	mov	r3, r0
 8001406:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001408:	7dfb      	ldrb	r3, [r7, #23]
 800140a:	2b00      	cmp	r3, #0
 800140c:	f040 8084 	bne.w	8001518 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001414:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001418:	f023 0302 	bic.w	r3, r3, #2
 800141c:	f043 0202 	orr.w	r2, r3, #2
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001424:	4b41      	ldr	r3, [pc, #260]	; (800152c <HAL_ADCEx_Calibration_Start+0x154>)
 8001426:	681c      	ldr	r4, [r3, #0]
 8001428:	2002      	movs	r0, #2
 800142a:	f001 fbe1 	bl	8002bf0 <HAL_RCCEx_GetPeriphCLKFreq>
 800142e:	4603      	mov	r3, r0
 8001430:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001434:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001436:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001438:	e002      	b.n	8001440 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	3b01      	subs	r3, #1
 800143e:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1f9      	bne.n	800143a <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f7ff ff2a 	bl	80012a0 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	6812      	ldr	r2, [r2, #0]
 8001454:	6892      	ldr	r2, [r2, #8]
 8001456:	f042 0208 	orr.w	r2, r2, #8
 800145a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800145c:	f7ff fe1c 	bl	8001098 <HAL_GetTick>
 8001460:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001462:	e01b      	b.n	800149c <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001464:	f7ff fe18 	bl	8001098 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b0a      	cmp	r3, #10
 8001470:	d914      	bls.n	800149c <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	f003 0308 	and.w	r3, r3, #8
 800147c:	2b00      	cmp	r3, #0
 800147e:	d00d      	beq.n	800149c <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001484:	f023 0312 	bic.w	r3, r3, #18
 8001488:	f043 0210 	orr.w	r2, r3, #16
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e042      	b.n	8001522 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f003 0308 	and.w	r3, r3, #8
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d1dc      	bne.n	8001464 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	6812      	ldr	r2, [r2, #0]
 80014b2:	6892      	ldr	r2, [r2, #8]
 80014b4:	f042 0204 	orr.w	r2, r2, #4
 80014b8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80014ba:	f7ff fded 	bl	8001098 <HAL_GetTick>
 80014be:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80014c0:	e01b      	b.n	80014fa <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80014c2:	f7ff fde9 	bl	8001098 <HAL_GetTick>
 80014c6:	4602      	mov	r2, r0
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	2b0a      	cmp	r3, #10
 80014ce:	d914      	bls.n	80014fa <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f003 0304 	and.w	r3, r3, #4
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d00d      	beq.n	80014fa <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014e2:	f023 0312 	bic.w	r3, r3, #18
 80014e6:	f043 0210 	orr.w	r2, r3, #16
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e013      	b.n	8001522 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f003 0304 	and.w	r3, r3, #4
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1dc      	bne.n	80014c2 <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800150c:	f023 0303 	bic.w	r3, r3, #3
 8001510:	f043 0201 	orr.w	r2, r3, #1
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001520:	7dfb      	ldrb	r3, [r7, #23]
}
 8001522:	4618      	mov	r0, r3
 8001524:	371c      	adds	r7, #28
 8001526:	46bd      	mov	sp, r7
 8001528:	bd90      	pop	{r4, r7, pc}
 800152a:	bf00      	nop
 800152c:	20000000 	.word	0x20000000

08001530 <HAL_ADCEx_InjectedStart>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001538:	2300      	movs	r3, #0
 800153a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001542:	2b01      	cmp	r3, #1
 8001544:	d101      	bne.n	800154a <HAL_ADCEx_InjectedStart+0x1a>
 8001546:	2302      	movs	r3, #2
 8001548:	e070      	b.n	800162c <HAL_ADCEx_InjectedStart+0xfc>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2201      	movs	r2, #1
 800154e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff fea4 	bl	80012a0 <ADC_Enable>
 8001558:	4603      	mov	r3, r0
 800155a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d15f      	bne.n	8001622 <HAL_ADCEx_InjectedStart+0xf2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001566:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800156a:	f023 0301 	bic.w	r3, r3, #1
 800156e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a2e      	ldr	r2, [pc, #184]	; (8001634 <HAL_ADCEx_InjectedStart+0x104>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d105      	bne.n	800158c <HAL_ADCEx_InjectedStart+0x5c>
 8001580:	4b2d      	ldr	r3, [pc, #180]	; (8001638 <HAL_ADCEx_InjectedStart+0x108>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d106      	bne.n	800159a <HAL_ADCEx_InjectedStart+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001590:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	629a      	str	r2, [r3, #40]	; 0x28
 8001598:	e005      	b.n	80015a6 <HAL_ADCEx_InjectedStart+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800159e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d102      	bne.n	80015b8 <HAL_ADCEx_InjectedStart+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f06f 0204 	mvn.w	r2, #4
 80015c8:	601a      	str	r2, [r3, #0]
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    /* Case of multimode enabled (for devices with several ADCs): if ADC is   */
    /* slave, ADC is enabled only (conversion is not started). If ADC is      */
    /* master, ADC is enabled and conversion is started.                      */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d128      	bne.n	800162a <HAL_ADCEx_InjectedStart+0xfa>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80015e2:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80015e6:	d113      	bne.n	8001610 <HAL_ADCEx_InjectedStart+0xe0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80015ec:	4a11      	ldr	r2, [pc, #68]	; (8001634 <HAL_ADCEx_InjectedStart+0x104>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d105      	bne.n	80015fe <HAL_ADCEx_InjectedStart+0xce>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80015f2:	4b11      	ldr	r3, [pc, #68]	; (8001638 <HAL_ADCEx_InjectedStart+0x108>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d108      	bne.n	8001610 <HAL_ADCEx_InjectedStart+0xe0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	6812      	ldr	r2, [r2, #0]
 8001606:	6892      	ldr	r2, [r2, #8]
 8001608:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
 800160c:	609a      	str	r2, [r3, #8]
 800160e:	e00c      	b.n	800162a <HAL_ADCEx_InjectedStart+0xfa>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	6812      	ldr	r2, [r2, #0]
 8001618:	6892      	ldr	r2, [r2, #8]
 800161a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	e003      	b.n	800162a <HAL_ADCEx_InjectedStart+0xfa>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800162a:	7bfb      	ldrb	r3, [r7, #15]
}
 800162c:	4618      	mov	r0, r3
 800162e:	3710      	adds	r7, #16
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40012800 	.word	0x40012800
 8001638:	40012400 	.word	0x40012400

0800163c <HAL_ADCEx_InjectedPollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800163c:	b590      	push	{r4, r7, lr}
 800163e:	b087      	sub	sp, #28
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800164a:	2300      	movs	r3, #0
 800164c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Get timeout */
  tickstart = HAL_GetTick();  
 800164e:	f7ff fd23 	bl	8001098 <HAL_GetTick>
 8001652:	6138      	str	r0, [r7, #16]
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag JEOC is not set after each conversion, no timeout status can  */
  /*    be set.                                                               */
  if ((hadc->Instance->JSQR & ADC_JSQR_JL) == RESET)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800165a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d12a      	bne.n	80016b8 <HAL_ADCEx_InjectedPollForConversion+0x7c>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 8001662:	e021      	b.n	80016a8 <HAL_ADCEx_InjectedPollForConversion+0x6c>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800166a:	d01d      	beq.n	80016a8 <HAL_ADCEx_InjectedPollForConversion+0x6c>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d007      	beq.n	8001682 <HAL_ADCEx_InjectedPollForConversion+0x46>
 8001672:	f7ff fd11 	bl	8001098 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	1ad2      	subs	r2, r2, r3
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	429a      	cmp	r2, r3
 8001680:	d912      	bls.n	80016a8 <HAL_ADCEx_InjectedPollForConversion+0x6c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	2b00      	cmp	r3, #0
 800168e:	d10b      	bne.n	80016a8 <HAL_ADCEx_InjectedPollForConversion+0x6c>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001694:	f043 0204 	orr.w	r2, r3, #4
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2200      	movs	r2, #0
 80016a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e0b1      	b.n	800180c <HAL_ADCEx_InjectedPollForConversion+0x1d0>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 0304 	and.w	r3, r3, #4
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d0d6      	beq.n	8001664 <HAL_ADCEx_InjectedPollForConversion+0x28>
 80016b6:	e070      	b.n	800179a <HAL_ADCEx_InjectedPollForConversion+0x15e>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80016b8:	4b56      	ldr	r3, [pc, #344]	; (8001814 <HAL_ADCEx_InjectedPollForConversion+0x1d8>)
 80016ba:	681c      	ldr	r4, [r3, #0]
 80016bc:	2002      	movs	r0, #2
 80016be:	f001 fa97 	bl	8002bf0 <HAL_RCCEx_GetPeriphCLKFreq>
 80016c2:	4603      	mov	r3, r0
 80016c4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	6919      	ldr	r1, [r3, #16]
 80016ce:	4b52      	ldr	r3, [pc, #328]	; (8001818 <HAL_ADCEx_InjectedPollForConversion+0x1dc>)
 80016d0:	400b      	ands	r3, r1
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d118      	bne.n	8001708 <HAL_ADCEx_InjectedPollForConversion+0xcc>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	68d9      	ldr	r1, [r3, #12]
 80016dc:	4b4f      	ldr	r3, [pc, #316]	; (800181c <HAL_ADCEx_InjectedPollForConversion+0x1e0>)
 80016de:	400b      	ands	r3, r1
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d111      	bne.n	8001708 <HAL_ADCEx_InjectedPollForConversion+0xcc>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	6919      	ldr	r1, [r3, #16]
 80016ea:	4b4d      	ldr	r3, [pc, #308]	; (8001820 <HAL_ADCEx_InjectedPollForConversion+0x1e4>)
 80016ec:	400b      	ands	r3, r1
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d108      	bne.n	8001704 <HAL_ADCEx_InjectedPollForConversion+0xc8>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	68d9      	ldr	r1, [r3, #12]
 80016f8:	4b4a      	ldr	r3, [pc, #296]	; (8001824 <HAL_ADCEx_InjectedPollForConversion+0x1e8>)
 80016fa:	400b      	ands	r3, r1
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d101      	bne.n	8001704 <HAL_ADCEx_InjectedPollForConversion+0xc8>
 8001700:	2314      	movs	r3, #20
 8001702:	e020      	b.n	8001746 <HAL_ADCEx_InjectedPollForConversion+0x10a>
 8001704:	2329      	movs	r3, #41	; 0x29
 8001706:	e01e      	b.n	8001746 <HAL_ADCEx_InjectedPollForConversion+0x10a>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6919      	ldr	r1, [r3, #16]
 800170e:	4b44      	ldr	r3, [pc, #272]	; (8001820 <HAL_ADCEx_InjectedPollForConversion+0x1e4>)
 8001710:	400b      	ands	r3, r1
 8001712:	2b00      	cmp	r3, #0
 8001714:	d106      	bne.n	8001724 <HAL_ADCEx_InjectedPollForConversion+0xe8>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	68d9      	ldr	r1, [r3, #12]
 800171c:	4b41      	ldr	r3, [pc, #260]	; (8001824 <HAL_ADCEx_InjectedPollForConversion+0x1e8>)
 800171e:	400b      	ands	r3, r1
 8001720:	2b00      	cmp	r3, #0
 8001722:	d00d      	beq.n	8001740 <HAL_ADCEx_InjectedPollForConversion+0x104>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	6919      	ldr	r1, [r3, #16]
 800172a:	4b3f      	ldr	r3, [pc, #252]	; (8001828 <HAL_ADCEx_InjectedPollForConversion+0x1ec>)
 800172c:	400b      	ands	r3, r1
 800172e:	2b00      	cmp	r3, #0
 8001730:	d108      	bne.n	8001744 <HAL_ADCEx_InjectedPollForConversion+0x108>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	68d9      	ldr	r1, [r3, #12]
 8001738:	4b3b      	ldr	r3, [pc, #236]	; (8001828 <HAL_ADCEx_InjectedPollForConversion+0x1ec>)
 800173a:	400b      	ands	r3, r1
 800173c:	2b00      	cmp	r3, #0
 800173e:	d101      	bne.n	8001744 <HAL_ADCEx_InjectedPollForConversion+0x108>
 8001740:	2354      	movs	r3, #84	; 0x54
 8001742:	e000      	b.n	8001746 <HAL_ADCEx_InjectedPollForConversion+0x10a>
 8001744:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001746:	fb03 f302 	mul.w	r3, r3, r2
 800174a:	617b      	str	r3, [r7, #20]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800174c:	e021      	b.n	8001792 <HAL_ADCEx_InjectedPollForConversion+0x156>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001754:	d01a      	beq.n	800178c <HAL_ADCEx_InjectedPollForConversion+0x150>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d007      	beq.n	800176c <HAL_ADCEx_InjectedPollForConversion+0x130>
 800175c:	f7ff fc9c 	bl	8001098 <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	1ad2      	subs	r2, r2, r3
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	d90f      	bls.n	800178c <HAL_ADCEx_InjectedPollForConversion+0x150>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800176c:	68fa      	ldr	r2, [r7, #12]
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	429a      	cmp	r2, r3
 8001772:	d20b      	bcs.n	800178c <HAL_ADCEx_InjectedPollForConversion+0x150>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001778:	f043 0204 	orr.w	r2, r3, #4
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2200      	movs	r2, #0
 8001784:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001788:	2303      	movs	r3, #3
 800178a:	e03f      	b.n	800180c <HAL_ADCEx_InjectedPollForConversion+0x1d0>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	3301      	adds	r3, #1
 8001790:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	429a      	cmp	r2, r3
 8001798:	d3d9      	bcc.n	800174e <HAL_ADCEx_InjectedPollForConversion+0x112>
  }

  /* Clear injected group conversion flag */
  /* Note: On STM32F1 ADC, clear regular conversion flag raised               */
  /* simultaneously.                                                          */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JSTRT | ADC_FLAG_JEOC | ADC_FLAG_EOC);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f06f 020e 	mvn.w	r2, #14
 80017a2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Determine whether any further conversion upcoming on group injected      */
  /* by external trigger or by automatic injected conversion                  */
  /* from group regular.                                                      */
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80017ba:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80017be:	d012      	beq.n	80017e6 <HAL_ADCEx_InjectedPollForConversion+0x1aa>
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d11d      	bne.n	800180a <HAL_ADCEx_InjectedPollForConversion+0x1ce>
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80017d8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80017dc:	d115      	bne.n	800180a <HAL_ADCEx_InjectedPollForConversion+0x1ce>
      (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	7b1b      	ldrb	r3, [r3, #12]
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d111      	bne.n	800180a <HAL_ADCEx_InjectedPollForConversion+0x1ce>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	629a      	str	r2, [r3, #40]	; 0x28
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d105      	bne.n	800180a <HAL_ADCEx_InjectedPollForConversion+0x1ce>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001802:	f043 0201 	orr.w	r2, r3, #1
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800180a:	2300      	movs	r3, #0
}
 800180c:	4618      	mov	r0, r3
 800180e:	371c      	adds	r7, #28
 8001810:	46bd      	mov	sp, r7
 8001812:	bd90      	pop	{r4, r7, pc}
 8001814:	20000000 	.word	0x20000000
 8001818:	24924924 	.word	0x24924924
 800181c:	00924924 	.word	0x00924924
 8001820:	12492492 	.word	0x12492492
 8001824:	00492492 	.word	0x00492492
 8001828:	00249249 	.word	0x00249249

0800182c <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8001836:	2300      	movs	r3, #0
 8001838:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	2b03      	cmp	r3, #3
 800183e:	d009      	beq.n	8001854 <HAL_ADCEx_InjectedGetValue+0x28>
 8001840:	2b04      	cmp	r3, #4
 8001842:	d002      	beq.n	800184a <HAL_ADCEx_InjectedGetValue+0x1e>
 8001844:	2b02      	cmp	r3, #2
 8001846:	d00a      	beq.n	800185e <HAL_ADCEx_InjectedGetValue+0x32>
 8001848:	e00e      	b.n	8001868 <HAL_ADCEx_InjectedGetValue+0x3c>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001850:	60fb      	str	r3, [r7, #12]
      break;
 8001852:	e00e      	b.n	8001872 <HAL_ADCEx_InjectedGetValue+0x46>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185a:	60fb      	str	r3, [r7, #12]
      break;
 800185c:	e009      	b.n	8001872 <HAL_ADCEx_InjectedGetValue+0x46>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001864:	60fb      	str	r3, [r7, #12]
      break;
 8001866:	e004      	b.n	8001872 <HAL_ADCEx_InjectedGetValue+0x46>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800186e:	60fb      	str	r3, [r7, #12]
      break;
 8001870:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8001872:	68fb      	ldr	r3, [r7, #12]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3714      	adds	r7, #20
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr
	...

08001880 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8001880:	b4b0      	push	{r4, r5, r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800188a:	2300      	movs	r3, #0
 800188c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800188e:	2300      	movs	r3, #0
 8001890:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001898:	2b01      	cmp	r3, #1
 800189a:	d101      	bne.n	80018a0 <HAL_ADCEx_InjectedConfigChannel+0x20>
 800189c:	2302      	movs	r3, #2
 800189e:	e179      	b.n	8001b94 <HAL_ADCEx_InjectedConfigChannel+0x314>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2201      	movs	r2, #1
 80018a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d119      	bne.n	80018e4 <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d10c      	bne.n	80018d2 <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018c2:	0d9b      	lsrs	r3, r3, #22
 80018c4:	059b      	lsls	r3, r3, #22
 80018c6:	6839      	ldr	r1, [r7, #0]
 80018c8:	6809      	ldr	r1, [r1, #0]
 80018ca:	03c9      	lsls	r1, r1, #15
 80018cc:	430b      	orrs	r3, r1
 80018ce:	6393      	str	r3, [r2, #56]	; 0x38
 80018d0:	e04e      	b.n	8001970 <HAL_ADCEx_InjectedConfigChannel+0xf0>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018d6:	f043 0220 	orr.w	r2, r3, #32
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	73fb      	strb	r3, [r7, #15]
 80018e2:	e045      	b.n	8001970 <HAL_ADCEx_InjectedConfigChannel+0xf0>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	691b      	ldr	r3, [r3, #16]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d829      	bhi.n	8001944 <HAL_ADCEx_InjectedConfigChannel+0xc4>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6819      	ldr	r1, [r3, #0]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	685a      	ldr	r2, [r3, #4]
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	691b      	ldr	r3, [r3, #16]
 8001902:	1ad2      	subs	r2, r2, r3
 8001904:	4613      	mov	r3, r2
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4413      	add	r3, r2
 800190a:	330f      	adds	r3, #15
 800190c:	221f      	movs	r2, #31
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8001916:	43db      	mvns	r3, r3
 8001918:	4018      	ands	r0, r3
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	691b      	ldr	r3, [r3, #16]
 800191e:	3b01      	subs	r3, #1
 8001920:	051c      	lsls	r4, r3, #20
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	681d      	ldr	r5, [r3, #0]
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685a      	ldr	r2, [r3, #4]
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	1ad2      	subs	r2, r2, r3
 8001930:	4613      	mov	r3, r2
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	4413      	add	r3, r2
 8001936:	330f      	adds	r3, #15
 8001938:	fa05 f303 	lsl.w	r3, r5, r3
 800193c:	4323      	orrs	r3, r4
 800193e:	4303      	orrs	r3, r0
 8001940:	638b      	str	r3, [r1, #56]	; 0x38
 8001942:	e015      	b.n	8001970 <HAL_ADCEx_InjectedConfigChannel+0xf0>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6819      	ldr	r1, [r3, #0]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685a      	ldr	r2, [r3, #4]
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	691b      	ldr	r3, [r3, #16]
 8001956:	1ad2      	subs	r2, r2, r3
 8001958:	4613      	mov	r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	4413      	add	r3, r2
 800195e:	330f      	adds	r3, #15
 8001960:	221f      	movs	r2, #31
 8001962:	fa02 f303 	lsl.w	r3, r2, r3
 8001966:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800196a:	43db      	mvns	r3, r3
 800196c:	4003      	ands	r3, r0
 800196e:	638b      	str	r3, [r1, #56]	; 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	2b01      	cmp	r3, #1
 800197c:	d00c      	beq.n	8001998 <HAL_ADCEx_InjectedConfigChannel+0x118>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800198c:	f023 0301 	bic.w	r3, r3, #1
 8001990:	6839      	ldr	r1, [r7, #0]
 8001992:	6989      	ldr	r1, [r1, #24]
 8001994:	430b      	orrs	r3, r1
 8001996:	6093      	str	r3, [r2, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	7d5b      	ldrb	r3, [r3, #21]
 800199c:	2b01      	cmp	r3, #1
 800199e:	d115      	bne.n	80019cc <HAL_ADCEx_InjectedConfigChannel+0x14c>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80019a8:	d108      	bne.n	80019bc <HAL_ADCEx_InjectedConfigChannel+0x13c>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	6812      	ldr	r2, [r2, #0]
 80019b2:	6852      	ldr	r2, [r2, #4]
 80019b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	e007      	b.n	80019cc <HAL_ADCEx_InjectedConfigChannel+0x14c>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c0:	f043 0220 	orr.w	r2, r3, #32
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	7d1b      	ldrb	r3, [r3, #20]
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d114      	bne.n	80019fe <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	7d5b      	ldrb	r3, [r3, #21]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d108      	bne.n	80019ee <HAL_ADCEx_InjectedConfigChannel+0x16e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	6812      	ldr	r2, [r2, #0]
 80019e4:	6852      	ldr	r2, [r2, #4]
 80019e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	e007      	b.n	80019fe <HAL_ADCEx_InjectedConfigChannel+0x17e>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019f2:	f043 0220 	orr.w	r2, r3, #32
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2b09      	cmp	r3, #9
 8001a04:	d91c      	bls.n	8001a40 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6819      	ldr	r1, [r3, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	68d8      	ldr	r0, [r3, #12]
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	4613      	mov	r3, r2
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	4413      	add	r3, r2
 8001a1a:	3b1e      	subs	r3, #30
 8001a1c:	2207      	movs	r2, #7
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	43db      	mvns	r3, r3
 8001a24:	4018      	ands	r0, r3
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	689c      	ldr	r4, [r3, #8]
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	4413      	add	r3, r2
 8001a34:	3b1e      	subs	r3, #30
 8001a36:	fa04 f303 	lsl.w	r3, r4, r3
 8001a3a:	4303      	orrs	r3, r0
 8001a3c:	60cb      	str	r3, [r1, #12]
 8001a3e:	e019      	b.n	8001a74 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6819      	ldr	r1, [r3, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6918      	ldr	r0, [r3, #16]
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	4413      	add	r3, r2
 8001a54:	2207      	movs	r2, #7
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	4018      	ands	r0, r3
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	689c      	ldr	r4, [r3, #8]
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	4613      	mov	r3, r2
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	4413      	add	r3, r2
 8001a6c:	fa04 f303 	lsl.w	r3, r4, r3
 8001a70:	4303      	orrs	r3, r0
 8001a72:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2b10      	cmp	r3, #16
 8001a7a:	d003      	beq.n	8001a84 <HAL_ADCEx_InjectedConfigChannel+0x204>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a80:	2b11      	cmp	r3, #17
 8001a82:	d107      	bne.n	8001a94 <HAL_ADCEx_InjectedConfigChannel+0x214>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	6812      	ldr	r2, [r2, #0]
 8001a8c:	6892      	ldr	r2, [r2, #8]
 8001a8e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001a92:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d011      	beq.n	8001ac0 <HAL_ADCEx_InjectedConfigChannel+0x240>
 8001a9c:	2b03      	cmp	r3, #3
 8001a9e:	d01d      	beq.n	8001adc <HAL_ADCEx_InjectedConfigChannel+0x25c>
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d129      	bne.n	8001af8 <HAL_ADCEx_InjectedConfigChannel+0x278>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001ab2:	f023 030f 	bic.w	r3, r3, #15
 8001ab6:	6839      	ldr	r1, [r7, #0]
 8001ab8:	68c9      	ldr	r1, [r1, #12]
 8001aba:	430b      	orrs	r3, r1
 8001abc:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 8001abe:	e029      	b.n	8001b14 <HAL_ADCEx_InjectedConfigChannel+0x294>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001ace:	f023 030f 	bic.w	r3, r3, #15
 8001ad2:	6839      	ldr	r1, [r7, #0]
 8001ad4:	68c9      	ldr	r1, [r1, #12]
 8001ad6:	430b      	orrs	r3, r1
 8001ad8:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 8001ada:	e01b      	b.n	8001b14 <HAL_ADCEx_InjectedConfigChannel+0x294>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	69db      	ldr	r3, [r3, #28]
 8001ae6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001aea:	f023 030f 	bic.w	r3, r3, #15
 8001aee:	6839      	ldr	r1, [r7, #0]
 8001af0:	68c9      	ldr	r1, [r1, #12]
 8001af2:	430b      	orrs	r3, r1
 8001af4:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 8001af6:	e00d      	b.n	8001b14 <HAL_ADCEx_InjectedConfigChannel+0x294>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6a1b      	ldr	r3, [r3, #32]
 8001b02:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001b06:	f023 030f 	bic.w	r3, r3, #15
 8001b0a:	6839      	ldr	r1, [r7, #0]
 8001b0c:	68c9      	ldr	r1, [r1, #12]
 8001b0e:	430b      	orrs	r3, r1
 8001b10:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8001b12:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b10      	cmp	r3, #16
 8001b1a:	d003      	beq.n	8001b24 <HAL_ADCEx_InjectedConfigChannel+0x2a4>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b20:	2b11      	cmp	r3, #17
 8001b22:	d132      	bne.n	8001b8a <HAL_ADCEx_InjectedConfigChannel+0x30a>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a1d      	ldr	r2, [pc, #116]	; (8001ba0 <HAL_ADCEx_InjectedConfigChannel+0x320>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d125      	bne.n	8001b7a <HAL_ADCEx_InjectedConfigChannel+0x2fa>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d126      	bne.n	8001b8a <HAL_ADCEx_InjectedConfigChannel+0x30a>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	6812      	ldr	r2, [r2, #0]
 8001b44:	6892      	ldr	r2, [r2, #8]
 8001b46:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001b4a:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b10      	cmp	r3, #16
 8001b52:	d11a      	bne.n	8001b8a <HAL_ADCEx_InjectedConfigChannel+0x30a>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b54:	4b13      	ldr	r3, [pc, #76]	; (8001ba4 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a13      	ldr	r2, [pc, #76]	; (8001ba8 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8001b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b5e:	0c9a      	lsrs	r2, r3, #18
 8001b60:	4613      	mov	r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	4413      	add	r3, r2
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b6a:	e002      	b.n	8001b72 <HAL_ADCEx_InjectedConfigChannel+0x2f2>
          {
            wait_loop_index--;
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	3b01      	subs	r3, #1
 8001b70:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d1f9      	bne.n	8001b6c <HAL_ADCEx_InjectedConfigChannel+0x2ec>
 8001b78:	e007      	b.n	8001b8a <HAL_ADCEx_InjectedConfigChannel+0x30a>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b7e:	f043 0220 	orr.w	r2, r3, #32
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bcb0      	pop	{r4, r5, r7}
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	40012400 	.word	0x40012400
 8001ba4:	20000000 	.word	0x20000000
 8001ba8:	431bde83 	.word	0x431bde83

08001bac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bc2:	68ba      	ldr	r2, [r7, #8]
 8001bc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bc8:	4013      	ands	r3, r2
 8001bca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bde:	4a04      	ldr	r2, [pc, #16]	; (8001bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	60d3      	str	r3, [r2, #12]
}
 8001be4:	bf00      	nop
 8001be6:	3714      	adds	r7, #20
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bc80      	pop	{r7}
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	e000ed00 	.word	0xe000ed00

08001bf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bf8:	4b04      	ldr	r3, [pc, #16]	; (8001c0c <__NVIC_GetPriorityGrouping+0x18>)
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	0a1b      	lsrs	r3, r3, #8
 8001bfe:	f003 0307 	and.w	r3, r3, #7
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bc80      	pop	{r7}
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	db0b      	blt.n	8001c3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c22:	4908      	ldr	r1, [pc, #32]	; (8001c44 <__NVIC_EnableIRQ+0x34>)
 8001c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c28:	095b      	lsrs	r3, r3, #5
 8001c2a:	79fa      	ldrb	r2, [r7, #7]
 8001c2c:	f002 021f 	and.w	r2, r2, #31
 8001c30:	2001      	movs	r0, #1
 8001c32:	fa00 f202 	lsl.w	r2, r0, r2
 8001c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c3a:	bf00      	nop
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bc80      	pop	{r7}
 8001c42:	4770      	bx	lr
 8001c44:	e000e100 	.word	0xe000e100

08001c48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	6039      	str	r1, [r7, #0]
 8001c52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	db0a      	blt.n	8001c72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5c:	490d      	ldr	r1, [pc, #52]	; (8001c94 <__NVIC_SetPriority+0x4c>)
 8001c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c62:	683a      	ldr	r2, [r7, #0]
 8001c64:	b2d2      	uxtb	r2, r2
 8001c66:	0112      	lsls	r2, r2, #4
 8001c68:	b2d2      	uxtb	r2, r2
 8001c6a:	440b      	add	r3, r1
 8001c6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c70:	e00a      	b.n	8001c88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c72:	4909      	ldr	r1, [pc, #36]	; (8001c98 <__NVIC_SetPriority+0x50>)
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	f003 030f 	and.w	r3, r3, #15
 8001c7a:	3b04      	subs	r3, #4
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	b2d2      	uxtb	r2, r2
 8001c80:	0112      	lsls	r2, r2, #4
 8001c82:	b2d2      	uxtb	r2, r2
 8001c84:	440b      	add	r3, r1
 8001c86:	761a      	strb	r2, [r3, #24]
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bc80      	pop	{r7}
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	e000e100 	.word	0xe000e100
 8001c98:	e000ed00 	.word	0xe000ed00

08001c9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b089      	sub	sp, #36	; 0x24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	f1c3 0307 	rsb	r3, r3, #7
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	bf28      	it	cs
 8001cba:	2304      	movcs	r3, #4
 8001cbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	2b06      	cmp	r3, #6
 8001cc4:	d902      	bls.n	8001ccc <NVIC_EncodePriority+0x30>
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	3b03      	subs	r3, #3
 8001cca:	e000      	b.n	8001cce <NVIC_EncodePriority+0x32>
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	1e5a      	subs	r2, r3, #1
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	401a      	ands	r2, r3
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cea:	1e59      	subs	r1, r3, #1
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf0:	4313      	orrs	r3, r2
         );
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3724      	adds	r7, #36	; 0x24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr

08001cfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f7ff ff51 	bl	8001bac <__NVIC_SetPriorityGrouping>
}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b086      	sub	sp, #24
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	4603      	mov	r3, r0
 8001d1a:	60b9      	str	r1, [r7, #8]
 8001d1c:	607a      	str	r2, [r7, #4]
 8001d1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d20:	2300      	movs	r3, #0
 8001d22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d24:	f7ff ff66 	bl	8001bf4 <__NVIC_GetPriorityGrouping>
 8001d28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	68b9      	ldr	r1, [r7, #8]
 8001d2e:	6978      	ldr	r0, [r7, #20]
 8001d30:	f7ff ffb4 	bl	8001c9c <NVIC_EncodePriority>
 8001d34:	4602      	mov	r2, r0
 8001d36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff ff83 	bl	8001c48 <__NVIC_SetPriority>
}
 8001d42:	bf00      	nop
 8001d44:	3718      	adds	r7, #24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b082      	sub	sp, #8
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	4603      	mov	r3, r0
 8001d52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff ff59 	bl	8001c10 <__NVIC_EnableIRQ>
}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b085      	sub	sp, #20
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d008      	beq.n	8001d8e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2204      	movs	r2, #4
 8001d80:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e020      	b.n	8001dd0 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	6812      	ldr	r2, [r2, #0]
 8001d96:	6812      	ldr	r2, [r2, #0]
 8001d98:	f022 020e 	bic.w	r2, r2, #14
 8001d9c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	6812      	ldr	r2, [r2, #0]
 8001da6:	6812      	ldr	r2, [r2, #0]
 8001da8:	f022 0201 	bic.w	r2, r2, #1
 8001dac:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001db6:	2101      	movs	r1, #1
 8001db8:	fa01 f202 	lsl.w	r2, r1, r2
 8001dbc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3714      	adds	r7, #20
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc80      	pop	{r7}
 8001dd8:	4770      	bx	lr
	...

08001ddc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001de4:	2300      	movs	r3, #0
 8001de6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	d005      	beq.n	8001dfe <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2204      	movs	r2, #4
 8001df6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	73fb      	strb	r3, [r7, #15]
 8001dfc:	e057      	b.n	8001eae <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	6812      	ldr	r2, [r2, #0]
 8001e06:	6812      	ldr	r2, [r2, #0]
 8001e08:	f022 020e 	bic.w	r2, r2, #14
 8001e0c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	6812      	ldr	r2, [r2, #0]
 8001e16:	6812      	ldr	r2, [r2, #0]
 8001e18:	f022 0201 	bic.w	r2, r2, #1
 8001e1c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e1e:	4a26      	ldr	r2, [pc, #152]	; (8001eb8 <HAL_DMA_Abort_IT+0xdc>)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4619      	mov	r1, r3
 8001e26:	4b25      	ldr	r3, [pc, #148]	; (8001ebc <HAL_DMA_Abort_IT+0xe0>)
 8001e28:	4299      	cmp	r1, r3
 8001e2a:	d02e      	beq.n	8001e8a <HAL_DMA_Abort_IT+0xae>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4619      	mov	r1, r3
 8001e32:	4b23      	ldr	r3, [pc, #140]	; (8001ec0 <HAL_DMA_Abort_IT+0xe4>)
 8001e34:	4299      	cmp	r1, r3
 8001e36:	d026      	beq.n	8001e86 <HAL_DMA_Abort_IT+0xaa>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4b21      	ldr	r3, [pc, #132]	; (8001ec4 <HAL_DMA_Abort_IT+0xe8>)
 8001e40:	4299      	cmp	r1, r3
 8001e42:	d01d      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xa4>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4b1f      	ldr	r3, [pc, #124]	; (8001ec8 <HAL_DMA_Abort_IT+0xec>)
 8001e4c:	4299      	cmp	r1, r3
 8001e4e:	d014      	beq.n	8001e7a <HAL_DMA_Abort_IT+0x9e>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4619      	mov	r1, r3
 8001e56:	4b1d      	ldr	r3, [pc, #116]	; (8001ecc <HAL_DMA_Abort_IT+0xf0>)
 8001e58:	4299      	cmp	r1, r3
 8001e5a:	d00b      	beq.n	8001e74 <HAL_DMA_Abort_IT+0x98>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4619      	mov	r1, r3
 8001e62:	4b1b      	ldr	r3, [pc, #108]	; (8001ed0 <HAL_DMA_Abort_IT+0xf4>)
 8001e64:	4299      	cmp	r1, r3
 8001e66:	d102      	bne.n	8001e6e <HAL_DMA_Abort_IT+0x92>
 8001e68:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001e6c:	e00e      	b.n	8001e8c <HAL_DMA_Abort_IT+0xb0>
 8001e6e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e72:	e00b      	b.n	8001e8c <HAL_DMA_Abort_IT+0xb0>
 8001e74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e78:	e008      	b.n	8001e8c <HAL_DMA_Abort_IT+0xb0>
 8001e7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e7e:	e005      	b.n	8001e8c <HAL_DMA_Abort_IT+0xb0>
 8001e80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e84:	e002      	b.n	8001e8c <HAL_DMA_Abort_IT+0xb0>
 8001e86:	2310      	movs	r3, #16
 8001e88:	e000      	b.n	8001e8c <HAL_DMA_Abort_IT+0xb0>
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2201      	movs	r2, #1
 8001e92:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	4798      	blx	r3
    } 
  }
  return status;
 8001eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3710      	adds	r7, #16
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	40020000 	.word	0x40020000
 8001ebc:	40020008 	.word	0x40020008
 8001ec0:	4002001c 	.word	0x4002001c
 8001ec4:	40020030 	.word	0x40020030
 8001ec8:	40020044 	.word	0x40020044
 8001ecc:	40020058 	.word	0x40020058
 8001ed0:	4002006c 	.word	0x4002006c

08001ed4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b08b      	sub	sp, #44	; 0x2c
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ee6:	e127      	b.n	8002138 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ee8:	2201      	movs	r2, #1
 8001eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001efc:	69ba      	ldr	r2, [r7, #24]
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	f040 8116 	bne.w	8002132 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	2b12      	cmp	r3, #18
 8001f0c:	d034      	beq.n	8001f78 <HAL_GPIO_Init+0xa4>
 8001f0e:	2b12      	cmp	r3, #18
 8001f10:	d80d      	bhi.n	8001f2e <HAL_GPIO_Init+0x5a>
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d02b      	beq.n	8001f6e <HAL_GPIO_Init+0x9a>
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d804      	bhi.n	8001f24 <HAL_GPIO_Init+0x50>
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d031      	beq.n	8001f82 <HAL_GPIO_Init+0xae>
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d01c      	beq.n	8001f5c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f22:	e048      	b.n	8001fb6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001f24:	2b03      	cmp	r3, #3
 8001f26:	d043      	beq.n	8001fb0 <HAL_GPIO_Init+0xdc>
 8001f28:	2b11      	cmp	r3, #17
 8001f2a:	d01b      	beq.n	8001f64 <HAL_GPIO_Init+0x90>
          break;
 8001f2c:	e043      	b.n	8001fb6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001f2e:	4a89      	ldr	r2, [pc, #548]	; (8002154 <HAL_GPIO_Init+0x280>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d026      	beq.n	8001f82 <HAL_GPIO_Init+0xae>
 8001f34:	4a87      	ldr	r2, [pc, #540]	; (8002154 <HAL_GPIO_Init+0x280>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d806      	bhi.n	8001f48 <HAL_GPIO_Init+0x74>
 8001f3a:	4a87      	ldr	r2, [pc, #540]	; (8002158 <HAL_GPIO_Init+0x284>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d020      	beq.n	8001f82 <HAL_GPIO_Init+0xae>
 8001f40:	4a86      	ldr	r2, [pc, #536]	; (800215c <HAL_GPIO_Init+0x288>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d01d      	beq.n	8001f82 <HAL_GPIO_Init+0xae>
          break;
 8001f46:	e036      	b.n	8001fb6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001f48:	4a85      	ldr	r2, [pc, #532]	; (8002160 <HAL_GPIO_Init+0x28c>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d019      	beq.n	8001f82 <HAL_GPIO_Init+0xae>
 8001f4e:	4a85      	ldr	r2, [pc, #532]	; (8002164 <HAL_GPIO_Init+0x290>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d016      	beq.n	8001f82 <HAL_GPIO_Init+0xae>
 8001f54:	4a84      	ldr	r2, [pc, #528]	; (8002168 <HAL_GPIO_Init+0x294>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d013      	beq.n	8001f82 <HAL_GPIO_Init+0xae>
          break;
 8001f5a:	e02c      	b.n	8001fb6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	623b      	str	r3, [r7, #32]
          break;
 8001f62:	e028      	b.n	8001fb6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	3304      	adds	r3, #4
 8001f6a:	623b      	str	r3, [r7, #32]
          break;
 8001f6c:	e023      	b.n	8001fb6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	3308      	adds	r3, #8
 8001f74:	623b      	str	r3, [r7, #32]
          break;
 8001f76:	e01e      	b.n	8001fb6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	330c      	adds	r3, #12
 8001f7e:	623b      	str	r3, [r7, #32]
          break;
 8001f80:	e019      	b.n	8001fb6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d102      	bne.n	8001f90 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f8a:	2304      	movs	r3, #4
 8001f8c:	623b      	str	r3, [r7, #32]
          break;
 8001f8e:	e012      	b.n	8001fb6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d105      	bne.n	8001fa4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f98:	2308      	movs	r3, #8
 8001f9a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	69fa      	ldr	r2, [r7, #28]
 8001fa0:	611a      	str	r2, [r3, #16]
          break;
 8001fa2:	e008      	b.n	8001fb6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fa4:	2308      	movs	r3, #8
 8001fa6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69fa      	ldr	r2, [r7, #28]
 8001fac:	615a      	str	r2, [r3, #20]
          break;
 8001fae:	e002      	b.n	8001fb6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	623b      	str	r3, [r7, #32]
          break;
 8001fb4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	2bff      	cmp	r3, #255	; 0xff
 8001fba:	d801      	bhi.n	8001fc0 <HAL_GPIO_Init+0xec>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	e001      	b.n	8001fc4 <HAL_GPIO_Init+0xf0>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3304      	adds	r3, #4
 8001fc4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	2bff      	cmp	r3, #255	; 0xff
 8001fca:	d802      	bhi.n	8001fd2 <HAL_GPIO_Init+0xfe>
 8001fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	e002      	b.n	8001fd8 <HAL_GPIO_Init+0x104>
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd4:	3b08      	subs	r3, #8
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	210f      	movs	r1, #15
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	401a      	ands	r2, r3
 8001fea:	6a39      	ldr	r1, [r7, #32]
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002000:	2b00      	cmp	r3, #0
 8002002:	f000 8096 	beq.w	8002132 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002006:	4a59      	ldr	r2, [pc, #356]	; (800216c <HAL_GPIO_Init+0x298>)
 8002008:	4b58      	ldr	r3, [pc, #352]	; (800216c <HAL_GPIO_Init+0x298>)
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	f043 0301 	orr.w	r3, r3, #1
 8002010:	6193      	str	r3, [r2, #24]
 8002012:	4b56      	ldr	r3, [pc, #344]	; (800216c <HAL_GPIO_Init+0x298>)
 8002014:	699b      	ldr	r3, [r3, #24]
 8002016:	f003 0301 	and.w	r3, r3, #1
 800201a:	60bb      	str	r3, [r7, #8]
 800201c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800201e:	4a54      	ldr	r2, [pc, #336]	; (8002170 <HAL_GPIO_Init+0x29c>)
 8002020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002022:	089b      	lsrs	r3, r3, #2
 8002024:	3302      	adds	r3, #2
 8002026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800202a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800202c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800202e:	f003 0303 	and.w	r3, r3, #3
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	220f      	movs	r2, #15
 8002036:	fa02 f303 	lsl.w	r3, r2, r3
 800203a:	43db      	mvns	r3, r3
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	4013      	ands	r3, r2
 8002040:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a4b      	ldr	r2, [pc, #300]	; (8002174 <HAL_GPIO_Init+0x2a0>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d013      	beq.n	8002072 <HAL_GPIO_Init+0x19e>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a4a      	ldr	r2, [pc, #296]	; (8002178 <HAL_GPIO_Init+0x2a4>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d00d      	beq.n	800206e <HAL_GPIO_Init+0x19a>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a49      	ldr	r2, [pc, #292]	; (800217c <HAL_GPIO_Init+0x2a8>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d007      	beq.n	800206a <HAL_GPIO_Init+0x196>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a48      	ldr	r2, [pc, #288]	; (8002180 <HAL_GPIO_Init+0x2ac>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d101      	bne.n	8002066 <HAL_GPIO_Init+0x192>
 8002062:	2303      	movs	r3, #3
 8002064:	e006      	b.n	8002074 <HAL_GPIO_Init+0x1a0>
 8002066:	2304      	movs	r3, #4
 8002068:	e004      	b.n	8002074 <HAL_GPIO_Init+0x1a0>
 800206a:	2302      	movs	r3, #2
 800206c:	e002      	b.n	8002074 <HAL_GPIO_Init+0x1a0>
 800206e:	2301      	movs	r3, #1
 8002070:	e000      	b.n	8002074 <HAL_GPIO_Init+0x1a0>
 8002072:	2300      	movs	r3, #0
 8002074:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002076:	f002 0203 	and.w	r2, r2, #3
 800207a:	0092      	lsls	r2, r2, #2
 800207c:	4093      	lsls	r3, r2
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	4313      	orrs	r3, r2
 8002082:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002084:	493a      	ldr	r1, [pc, #232]	; (8002170 <HAL_GPIO_Init+0x29c>)
 8002086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002088:	089b      	lsrs	r3, r3, #2
 800208a:	3302      	adds	r3, #2
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d006      	beq.n	80020ac <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800209e:	4939      	ldr	r1, [pc, #228]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 80020a0:	4b38      	ldr	r3, [pc, #224]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	600b      	str	r3, [r1, #0]
 80020aa:	e006      	b.n	80020ba <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020ac:	4935      	ldr	r1, [pc, #212]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 80020ae:	4b35      	ldr	r3, [pc, #212]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	43db      	mvns	r3, r3
 80020b6:	4013      	ands	r3, r2
 80020b8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d006      	beq.n	80020d4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020c6:	492f      	ldr	r1, [pc, #188]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 80020c8:	4b2e      	ldr	r3, [pc, #184]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	604b      	str	r3, [r1, #4]
 80020d2:	e006      	b.n	80020e2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020d4:	492b      	ldr	r1, [pc, #172]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 80020d6:	4b2b      	ldr	r3, [pc, #172]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 80020d8:	685a      	ldr	r2, [r3, #4]
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	43db      	mvns	r3, r3
 80020de:	4013      	ands	r3, r2
 80020e0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d006      	beq.n	80020fc <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020ee:	4925      	ldr	r1, [pc, #148]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 80020f0:	4b24      	ldr	r3, [pc, #144]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	608b      	str	r3, [r1, #8]
 80020fa:	e006      	b.n	800210a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020fc:	4921      	ldr	r1, [pc, #132]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 80020fe:	4b21      	ldr	r3, [pc, #132]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	43db      	mvns	r3, r3
 8002106:	4013      	ands	r3, r2
 8002108:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d006      	beq.n	8002124 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002116:	491b      	ldr	r1, [pc, #108]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 8002118:	4b1a      	ldr	r3, [pc, #104]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 800211a:	68da      	ldr	r2, [r3, #12]
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	4313      	orrs	r3, r2
 8002120:	60cb      	str	r3, [r1, #12]
 8002122:	e006      	b.n	8002132 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002124:	4917      	ldr	r1, [pc, #92]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 8002126:	4b17      	ldr	r3, [pc, #92]	; (8002184 <HAL_GPIO_Init+0x2b0>)
 8002128:	68da      	ldr	r2, [r3, #12]
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	43db      	mvns	r3, r3
 800212e:	4013      	ands	r3, r2
 8002130:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002134:	3301      	adds	r3, #1
 8002136:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213e:	fa22 f303 	lsr.w	r3, r2, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	f47f aed0 	bne.w	8001ee8 <HAL_GPIO_Init+0x14>
  }
}
 8002148:	bf00      	nop
 800214a:	372c      	adds	r7, #44	; 0x2c
 800214c:	46bd      	mov	sp, r7
 800214e:	bc80      	pop	{r7}
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	10210000 	.word	0x10210000
 8002158:	10110000 	.word	0x10110000
 800215c:	10120000 	.word	0x10120000
 8002160:	10310000 	.word	0x10310000
 8002164:	10320000 	.word	0x10320000
 8002168:	10220000 	.word	0x10220000
 800216c:	40021000 	.word	0x40021000
 8002170:	40010000 	.word	0x40010000
 8002174:	40010800 	.word	0x40010800
 8002178:	40010c00 	.word	0x40010c00
 800217c:	40011000 	.word	0x40011000
 8002180:	40011400 	.word	0x40011400
 8002184:	40010400 	.word	0x40010400

08002188 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	460b      	mov	r3, r1
 8002192:	807b      	strh	r3, [r7, #2]
 8002194:	4613      	mov	r3, r2
 8002196:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002198:	787b      	ldrb	r3, [r7, #1]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d003      	beq.n	80021a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800219e:	887a      	ldrh	r2, [r7, #2]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021a4:	e003      	b.n	80021ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021a6:	887b      	ldrh	r3, [r7, #2]
 80021a8:	041a      	lsls	r2, r3, #16
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	611a      	str	r2, [r3, #16]
}
 80021ae:	bf00      	nop
 80021b0:	370c      	adds	r7, #12
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bc80      	pop	{r7}
 80021b6:	4770      	bx	lr

080021b8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021ca:	887a      	ldrh	r2, [r7, #2]
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	4013      	ands	r3, r2
 80021d0:	041a      	lsls	r2, r3, #16
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	43d9      	mvns	r1, r3
 80021d6:	887b      	ldrh	r3, [r7, #2]
 80021d8:	400b      	ands	r3, r1
 80021da:	431a      	orrs	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	611a      	str	r2, [r3, #16]
}
 80021e0:	bf00      	nop
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr
	...

080021ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e26c      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 8087 	beq.w	800231a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800220c:	4b92      	ldr	r3, [pc, #584]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f003 030c 	and.w	r3, r3, #12
 8002214:	2b04      	cmp	r3, #4
 8002216:	d00c      	beq.n	8002232 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002218:	4b8f      	ldr	r3, [pc, #572]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f003 030c 	and.w	r3, r3, #12
 8002220:	2b08      	cmp	r3, #8
 8002222:	d112      	bne.n	800224a <HAL_RCC_OscConfig+0x5e>
 8002224:	4b8c      	ldr	r3, [pc, #560]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800222c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002230:	d10b      	bne.n	800224a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002232:	4b89      	ldr	r3, [pc, #548]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d06c      	beq.n	8002318 <HAL_RCC_OscConfig+0x12c>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d168      	bne.n	8002318 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e246      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002252:	d106      	bne.n	8002262 <HAL_RCC_OscConfig+0x76>
 8002254:	4a80      	ldr	r2, [pc, #512]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002256:	4b80      	ldr	r3, [pc, #512]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800225e:	6013      	str	r3, [r2, #0]
 8002260:	e02e      	b.n	80022c0 <HAL_RCC_OscConfig+0xd4>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10c      	bne.n	8002284 <HAL_RCC_OscConfig+0x98>
 800226a:	4a7b      	ldr	r2, [pc, #492]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 800226c:	4b7a      	ldr	r3, [pc, #488]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	4a78      	ldr	r2, [pc, #480]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002278:	4b77      	ldr	r3, [pc, #476]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002280:	6013      	str	r3, [r2, #0]
 8002282:	e01d      	b.n	80022c0 <HAL_RCC_OscConfig+0xd4>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800228c:	d10c      	bne.n	80022a8 <HAL_RCC_OscConfig+0xbc>
 800228e:	4a72      	ldr	r2, [pc, #456]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002290:	4b71      	ldr	r3, [pc, #452]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002298:	6013      	str	r3, [r2, #0]
 800229a:	4a6f      	ldr	r2, [pc, #444]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 800229c:	4b6e      	ldr	r3, [pc, #440]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022a4:	6013      	str	r3, [r2, #0]
 80022a6:	e00b      	b.n	80022c0 <HAL_RCC_OscConfig+0xd4>
 80022a8:	4a6b      	ldr	r2, [pc, #428]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 80022aa:	4b6b      	ldr	r3, [pc, #428]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022b2:	6013      	str	r3, [r2, #0]
 80022b4:	4a68      	ldr	r2, [pc, #416]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 80022b6:	4b68      	ldr	r3, [pc, #416]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d013      	beq.n	80022f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c8:	f7fe fee6 	bl	8001098 <HAL_GetTick>
 80022cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022d0:	f7fe fee2 	bl	8001098 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b64      	cmp	r3, #100	; 0x64
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e1fa      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e2:	4b5d      	ldr	r3, [pc, #372]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d0f0      	beq.n	80022d0 <HAL_RCC_OscConfig+0xe4>
 80022ee:	e014      	b.n	800231a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f0:	f7fe fed2 	bl	8001098 <HAL_GetTick>
 80022f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022f8:	f7fe fece 	bl	8001098 <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b64      	cmp	r3, #100	; 0x64
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e1e6      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230a:	4b53      	ldr	r3, [pc, #332]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1f0      	bne.n	80022f8 <HAL_RCC_OscConfig+0x10c>
 8002316:	e000      	b.n	800231a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002318:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d063      	beq.n	80023ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002326:	4b4c      	ldr	r3, [pc, #304]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f003 030c 	and.w	r3, r3, #12
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00b      	beq.n	800234a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002332:	4b49      	ldr	r3, [pc, #292]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f003 030c 	and.w	r3, r3, #12
 800233a:	2b08      	cmp	r3, #8
 800233c:	d11c      	bne.n	8002378 <HAL_RCC_OscConfig+0x18c>
 800233e:	4b46      	ldr	r3, [pc, #280]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d116      	bne.n	8002378 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800234a:	4b43      	ldr	r3, [pc, #268]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d005      	beq.n	8002362 <HAL_RCC_OscConfig+0x176>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	2b01      	cmp	r3, #1
 800235c:	d001      	beq.n	8002362 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e1ba      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002362:	493d      	ldr	r1, [pc, #244]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002364:	4b3c      	ldr	r3, [pc, #240]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	695b      	ldr	r3, [r3, #20]
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	4313      	orrs	r3, r2
 8002374:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002376:	e03a      	b.n	80023ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	691b      	ldr	r3, [r3, #16]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d020      	beq.n	80023c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002380:	4b36      	ldr	r3, [pc, #216]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002382:	2201      	movs	r2, #1
 8002384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002386:	f7fe fe87 	bl	8001098 <HAL_GetTick>
 800238a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800238c:	e008      	b.n	80023a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800238e:	f7fe fe83 	bl	8001098 <HAL_GetTick>
 8002392:	4602      	mov	r2, r0
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	2b02      	cmp	r3, #2
 800239a:	d901      	bls.n	80023a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e19b      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a0:	4b2d      	ldr	r3, [pc, #180]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d0f0      	beq.n	800238e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ac:	492a      	ldr	r1, [pc, #168]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 80023ae:	4b2a      	ldr	r3, [pc, #168]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	4313      	orrs	r3, r2
 80023be:	600b      	str	r3, [r1, #0]
 80023c0:	e015      	b.n	80023ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023c2:	4b26      	ldr	r3, [pc, #152]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c8:	f7fe fe66 	bl	8001098 <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023d0:	f7fe fe62 	bl	8001098 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e17a      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023e2:	4b1d      	ldr	r3, [pc, #116]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1f0      	bne.n	80023d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0308 	and.w	r3, r3, #8
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d03a      	beq.n	8002470 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d019      	beq.n	8002436 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002402:	4b17      	ldr	r3, [pc, #92]	; (8002460 <HAL_RCC_OscConfig+0x274>)
 8002404:	2201      	movs	r2, #1
 8002406:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002408:	f7fe fe46 	bl	8001098 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002410:	f7fe fe42 	bl	8001098 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e15a      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002422:	4b0d      	ldr	r3, [pc, #52]	; (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d0f0      	beq.n	8002410 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800242e:	2001      	movs	r0, #1
 8002430:	f000 fb0a 	bl	8002a48 <RCC_Delay>
 8002434:	e01c      	b.n	8002470 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002436:	4b0a      	ldr	r3, [pc, #40]	; (8002460 <HAL_RCC_OscConfig+0x274>)
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800243c:	f7fe fe2c 	bl	8001098 <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002442:	e00f      	b.n	8002464 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002444:	f7fe fe28 	bl	8001098 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d908      	bls.n	8002464 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e140      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
 8002456:	bf00      	nop
 8002458:	40021000 	.word	0x40021000
 800245c:	42420000 	.word	0x42420000
 8002460:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002464:	4b9e      	ldr	r3, [pc, #632]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d1e9      	bne.n	8002444 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 80a6 	beq.w	80025ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800247e:	2300      	movs	r3, #0
 8002480:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002482:	4b97      	ldr	r3, [pc, #604]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002484:	69db      	ldr	r3, [r3, #28]
 8002486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10d      	bne.n	80024aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800248e:	4a94      	ldr	r2, [pc, #592]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002490:	4b93      	ldr	r3, [pc, #588]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002492:	69db      	ldr	r3, [r3, #28]
 8002494:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002498:	61d3      	str	r3, [r2, #28]
 800249a:	4b91      	ldr	r3, [pc, #580]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a2:	60bb      	str	r3, [r7, #8]
 80024a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024a6:	2301      	movs	r3, #1
 80024a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024aa:	4b8e      	ldr	r3, [pc, #568]	; (80026e4 <HAL_RCC_OscConfig+0x4f8>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d118      	bne.n	80024e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024b6:	4a8b      	ldr	r2, [pc, #556]	; (80026e4 <HAL_RCC_OscConfig+0x4f8>)
 80024b8:	4b8a      	ldr	r3, [pc, #552]	; (80026e4 <HAL_RCC_OscConfig+0x4f8>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024c2:	f7fe fde9 	bl	8001098 <HAL_GetTick>
 80024c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c8:	e008      	b.n	80024dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ca:	f7fe fde5 	bl	8001098 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b64      	cmp	r3, #100	; 0x64
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e0fd      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024dc:	4b81      	ldr	r3, [pc, #516]	; (80026e4 <HAL_RCC_OscConfig+0x4f8>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d0f0      	beq.n	80024ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d106      	bne.n	80024fe <HAL_RCC_OscConfig+0x312>
 80024f0:	4a7b      	ldr	r2, [pc, #492]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 80024f2:	4b7b      	ldr	r3, [pc, #492]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 80024f4:	6a1b      	ldr	r3, [r3, #32]
 80024f6:	f043 0301 	orr.w	r3, r3, #1
 80024fa:	6213      	str	r3, [r2, #32]
 80024fc:	e02d      	b.n	800255a <HAL_RCC_OscConfig+0x36e>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d10c      	bne.n	8002520 <HAL_RCC_OscConfig+0x334>
 8002506:	4a76      	ldr	r2, [pc, #472]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002508:	4b75      	ldr	r3, [pc, #468]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 800250a:	6a1b      	ldr	r3, [r3, #32]
 800250c:	f023 0301 	bic.w	r3, r3, #1
 8002510:	6213      	str	r3, [r2, #32]
 8002512:	4a73      	ldr	r2, [pc, #460]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002514:	4b72      	ldr	r3, [pc, #456]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002516:	6a1b      	ldr	r3, [r3, #32]
 8002518:	f023 0304 	bic.w	r3, r3, #4
 800251c:	6213      	str	r3, [r2, #32]
 800251e:	e01c      	b.n	800255a <HAL_RCC_OscConfig+0x36e>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	2b05      	cmp	r3, #5
 8002526:	d10c      	bne.n	8002542 <HAL_RCC_OscConfig+0x356>
 8002528:	4a6d      	ldr	r2, [pc, #436]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 800252a:	4b6d      	ldr	r3, [pc, #436]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	f043 0304 	orr.w	r3, r3, #4
 8002532:	6213      	str	r3, [r2, #32]
 8002534:	4a6a      	ldr	r2, [pc, #424]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002536:	4b6a      	ldr	r3, [pc, #424]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002538:	6a1b      	ldr	r3, [r3, #32]
 800253a:	f043 0301 	orr.w	r3, r3, #1
 800253e:	6213      	str	r3, [r2, #32]
 8002540:	e00b      	b.n	800255a <HAL_RCC_OscConfig+0x36e>
 8002542:	4a67      	ldr	r2, [pc, #412]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002544:	4b66      	ldr	r3, [pc, #408]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	f023 0301 	bic.w	r3, r3, #1
 800254c:	6213      	str	r3, [r2, #32]
 800254e:	4a64      	ldr	r2, [pc, #400]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002550:	4b63      	ldr	r3, [pc, #396]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	f023 0304 	bic.w	r3, r3, #4
 8002558:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d015      	beq.n	800258e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002562:	f7fe fd99 	bl	8001098 <HAL_GetTick>
 8002566:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002568:	e00a      	b.n	8002580 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800256a:	f7fe fd95 	bl	8001098 <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	f241 3288 	movw	r2, #5000	; 0x1388
 8002578:	4293      	cmp	r3, r2
 800257a:	d901      	bls.n	8002580 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800257c:	2303      	movs	r3, #3
 800257e:	e0ab      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002580:	4b57      	ldr	r3, [pc, #348]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002582:	6a1b      	ldr	r3, [r3, #32]
 8002584:	f003 0302 	and.w	r3, r3, #2
 8002588:	2b00      	cmp	r3, #0
 800258a:	d0ee      	beq.n	800256a <HAL_RCC_OscConfig+0x37e>
 800258c:	e014      	b.n	80025b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800258e:	f7fe fd83 	bl	8001098 <HAL_GetTick>
 8002592:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002594:	e00a      	b.n	80025ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002596:	f7fe fd7f 	bl	8001098 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e095      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ac:	4b4c      	ldr	r3, [pc, #304]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1ee      	bne.n	8002596 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025b8:	7dfb      	ldrb	r3, [r7, #23]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d105      	bne.n	80025ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025be:	4a48      	ldr	r2, [pc, #288]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 80025c0:	4b47      	ldr	r3, [pc, #284]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 80025c2:	69db      	ldr	r3, [r3, #28]
 80025c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	69db      	ldr	r3, [r3, #28]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f000 8081 	beq.w	80026d6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025d4:	4b42      	ldr	r3, [pc, #264]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f003 030c 	and.w	r3, r3, #12
 80025dc:	2b08      	cmp	r3, #8
 80025de:	d061      	beq.n	80026a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	69db      	ldr	r3, [r3, #28]
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d146      	bne.n	8002676 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025e8:	4b3f      	ldr	r3, [pc, #252]	; (80026e8 <HAL_RCC_OscConfig+0x4fc>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ee:	f7fe fd53 	bl	8001098 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f6:	f7fe fd4f 	bl	8001098 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e067      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002608:	4b35      	ldr	r3, [pc, #212]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1f0      	bne.n	80025f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a1b      	ldr	r3, [r3, #32]
 8002618:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800261c:	d108      	bne.n	8002630 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800261e:	4930      	ldr	r1, [pc, #192]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002620:	4b2f      	ldr	r3, [pc, #188]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	4313      	orrs	r3, r2
 800262e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002630:	482b      	ldr	r0, [pc, #172]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002632:	4b2b      	ldr	r3, [pc, #172]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6a19      	ldr	r1, [r3, #32]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002642:	430b      	orrs	r3, r1
 8002644:	4313      	orrs	r3, r2
 8002646:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002648:	4b27      	ldr	r3, [pc, #156]	; (80026e8 <HAL_RCC_OscConfig+0x4fc>)
 800264a:	2201      	movs	r2, #1
 800264c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264e:	f7fe fd23 	bl	8001098 <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002654:	e008      	b.n	8002668 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002656:	f7fe fd1f 	bl	8001098 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d901      	bls.n	8002668 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e037      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002668:	4b1d      	ldr	r3, [pc, #116]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0f0      	beq.n	8002656 <HAL_RCC_OscConfig+0x46a>
 8002674:	e02f      	b.n	80026d6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002676:	4b1c      	ldr	r3, [pc, #112]	; (80026e8 <HAL_RCC_OscConfig+0x4fc>)
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800267c:	f7fe fd0c 	bl	8001098 <HAL_GetTick>
 8002680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002682:	e008      	b.n	8002696 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002684:	f7fe fd08 	bl	8001098 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e020      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002696:	4b12      	ldr	r3, [pc, #72]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1f0      	bne.n	8002684 <HAL_RCC_OscConfig+0x498>
 80026a2:	e018      	b.n	80026d6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	69db      	ldr	r3, [r3, #28]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d101      	bne.n	80026b0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e013      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026b0:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <HAL_RCC_OscConfig+0x4f4>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a1b      	ldr	r3, [r3, #32]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d106      	bne.n	80026d2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d001      	beq.n	80026d6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e000      	b.n	80026d8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3718      	adds	r7, #24
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40021000 	.word	0x40021000
 80026e4:	40007000 	.word	0x40007000
 80026e8:	42420060 	.word	0x42420060

080026ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d101      	bne.n	8002700 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0d0      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002700:	4b6a      	ldr	r3, [pc, #424]	; (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0207 	and.w	r2, r3, #7
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	429a      	cmp	r2, r3
 800270c:	d210      	bcs.n	8002730 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800270e:	4967      	ldr	r1, [pc, #412]	; (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 8002710:	4b66      	ldr	r3, [pc, #408]	; (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f023 0207 	bic.w	r2, r3, #7
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	4313      	orrs	r3, r2
 800271c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800271e:	4b63      	ldr	r3, [pc, #396]	; (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0207 	and.w	r2, r3, #7
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	429a      	cmp	r2, r3
 800272a:	d001      	beq.n	8002730 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e0b8      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d020      	beq.n	800277e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0304 	and.w	r3, r3, #4
 8002744:	2b00      	cmp	r3, #0
 8002746:	d005      	beq.n	8002754 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002748:	4a59      	ldr	r2, [pc, #356]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800274a:	4b59      	ldr	r3, [pc, #356]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002752:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0308 	and.w	r3, r3, #8
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002760:	4a53      	ldr	r2, [pc, #332]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002762:	4b53      	ldr	r3, [pc, #332]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800276a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800276c:	4950      	ldr	r1, [pc, #320]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800276e:	4b50      	ldr	r3, [pc, #320]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	4313      	orrs	r3, r2
 800277c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	d040      	beq.n	800280c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b01      	cmp	r3, #1
 8002790:	d107      	bne.n	80027a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002792:	4b47      	ldr	r3, [pc, #284]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d115      	bne.n	80027ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e07f      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d107      	bne.n	80027ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027aa:	4b41      	ldr	r3, [pc, #260]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d109      	bne.n	80027ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e073      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ba:	4b3d      	ldr	r3, [pc, #244]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e06b      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027ca:	4939      	ldr	r1, [pc, #228]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 80027cc:	4b38      	ldr	r3, [pc, #224]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f023 0203 	bic.w	r2, r3, #3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	4313      	orrs	r3, r2
 80027da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027dc:	f7fe fc5c 	bl	8001098 <HAL_GetTick>
 80027e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e2:	e00a      	b.n	80027fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027e4:	f7fe fc58 	bl	8001098 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e053      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fa:	4b2d      	ldr	r3, [pc, #180]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f003 020c 	and.w	r2, r3, #12
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	429a      	cmp	r2, r3
 800280a:	d1eb      	bne.n	80027e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800280c:	4b27      	ldr	r3, [pc, #156]	; (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0207 	and.w	r2, r3, #7
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	429a      	cmp	r2, r3
 8002818:	d910      	bls.n	800283c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800281a:	4924      	ldr	r1, [pc, #144]	; (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 800281c:	4b23      	ldr	r3, [pc, #140]	; (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f023 0207 	bic.w	r2, r3, #7
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	4313      	orrs	r3, r2
 8002828:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800282a:	4b20      	ldr	r3, [pc, #128]	; (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0207 	and.w	r2, r3, #7
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	429a      	cmp	r2, r3
 8002836:	d001      	beq.n	800283c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e032      	b.n	80028a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0304 	and.w	r3, r3, #4
 8002844:	2b00      	cmp	r3, #0
 8002846:	d008      	beq.n	800285a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002848:	4919      	ldr	r1, [pc, #100]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800284a:	4b19      	ldr	r3, [pc, #100]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	4313      	orrs	r3, r2
 8002858:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0308 	and.w	r3, r3, #8
 8002862:	2b00      	cmp	r3, #0
 8002864:	d009      	beq.n	800287a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002866:	4912      	ldr	r1, [pc, #72]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002868:	4b11      	ldr	r3, [pc, #68]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	691b      	ldr	r3, [r3, #16]
 8002874:	00db      	lsls	r3, r3, #3
 8002876:	4313      	orrs	r3, r2
 8002878:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800287a:	f000 f821 	bl	80028c0 <HAL_RCC_GetSysClockFreq>
 800287e:	4601      	mov	r1, r0
 8002880:	4b0b      	ldr	r3, [pc, #44]	; (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	091b      	lsrs	r3, r3, #4
 8002886:	f003 030f 	and.w	r3, r3, #15
 800288a:	4a0a      	ldr	r2, [pc, #40]	; (80028b4 <HAL_RCC_ClockConfig+0x1c8>)
 800288c:	5cd3      	ldrb	r3, [r2, r3]
 800288e:	fa21 f303 	lsr.w	r3, r1, r3
 8002892:	4a09      	ldr	r2, [pc, #36]	; (80028b8 <HAL_RCC_ClockConfig+0x1cc>)
 8002894:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002896:	4b09      	ldr	r3, [pc, #36]	; (80028bc <HAL_RCC_ClockConfig+0x1d0>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4618      	mov	r0, r3
 800289c:	f7fe fb2e 	bl	8000efc <HAL_InitTick>

  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40022000 	.word	0x40022000
 80028b0:	40021000 	.word	0x40021000
 80028b4:	080096d4 	.word	0x080096d4
 80028b8:	20000000 	.word	0x20000000
 80028bc:	20000004 	.word	0x20000004

080028c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028c0:	b490      	push	{r4, r7}
 80028c2:	b08a      	sub	sp, #40	; 0x28
 80028c4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80028c6:	4b2a      	ldr	r3, [pc, #168]	; (8002970 <HAL_RCC_GetSysClockFreq+0xb0>)
 80028c8:	1d3c      	adds	r4, r7, #4
 80028ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80028d0:	4b28      	ldr	r3, [pc, #160]	; (8002974 <HAL_RCC_GetSysClockFreq+0xb4>)
 80028d2:	881b      	ldrh	r3, [r3, #0]
 80028d4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
 80028da:	2300      	movs	r3, #0
 80028dc:	61bb      	str	r3, [r7, #24]
 80028de:	2300      	movs	r3, #0
 80028e0:	627b      	str	r3, [r7, #36]	; 0x24
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80028e6:	2300      	movs	r3, #0
 80028e8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80028ea:	4b23      	ldr	r3, [pc, #140]	; (8002978 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	f003 030c 	and.w	r3, r3, #12
 80028f6:	2b04      	cmp	r3, #4
 80028f8:	d002      	beq.n	8002900 <HAL_RCC_GetSysClockFreq+0x40>
 80028fa:	2b08      	cmp	r3, #8
 80028fc:	d003      	beq.n	8002906 <HAL_RCC_GetSysClockFreq+0x46>
 80028fe:	e02d      	b.n	800295c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002900:	4b1e      	ldr	r3, [pc, #120]	; (800297c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002902:	623b      	str	r3, [r7, #32]
      break;
 8002904:	e02d      	b.n	8002962 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	0c9b      	lsrs	r3, r3, #18
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002912:	4413      	add	r3, r2
 8002914:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002918:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d013      	beq.n	800294c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002924:	4b14      	ldr	r3, [pc, #80]	; (8002978 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	0c5b      	lsrs	r3, r3, #17
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002932:	4413      	add	r3, r2
 8002934:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002938:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	4a0f      	ldr	r2, [pc, #60]	; (800297c <HAL_RCC_GetSysClockFreq+0xbc>)
 800293e:	fb02 f203 	mul.w	r2, r2, r3
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	fbb2 f3f3 	udiv	r3, r2, r3
 8002948:	627b      	str	r3, [r7, #36]	; 0x24
 800294a:	e004      	b.n	8002956 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	4a0c      	ldr	r2, [pc, #48]	; (8002980 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002950:	fb02 f303 	mul.w	r3, r2, r3
 8002954:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002958:	623b      	str	r3, [r7, #32]
      break;
 800295a:	e002      	b.n	8002962 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800295c:	4b07      	ldr	r3, [pc, #28]	; (800297c <HAL_RCC_GetSysClockFreq+0xbc>)
 800295e:	623b      	str	r3, [r7, #32]
      break;
 8002960:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002962:	6a3b      	ldr	r3, [r7, #32]
}
 8002964:	4618      	mov	r0, r3
 8002966:	3728      	adds	r7, #40	; 0x28
 8002968:	46bd      	mov	sp, r7
 800296a:	bc90      	pop	{r4, r7}
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	080095ec 	.word	0x080095ec
 8002974:	080095fc 	.word	0x080095fc
 8002978:	40021000 	.word	0x40021000
 800297c:	007a1200 	.word	0x007a1200
 8002980:	003d0900 	.word	0x003d0900

08002984 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002988:	4b02      	ldr	r3, [pc, #8]	; (8002994 <HAL_RCC_GetHCLKFreq+0x10>)
 800298a:	681b      	ldr	r3, [r3, #0]
}
 800298c:	4618      	mov	r0, r3
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr
 8002994:	20000000 	.word	0x20000000

08002998 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800299c:	f7ff fff2 	bl	8002984 <HAL_RCC_GetHCLKFreq>
 80029a0:	4601      	mov	r1, r0
 80029a2:	4b05      	ldr	r3, [pc, #20]	; (80029b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	0a1b      	lsrs	r3, r3, #8
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	4a03      	ldr	r2, [pc, #12]	; (80029bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80029ae:	5cd3      	ldrb	r3, [r2, r3]
 80029b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40021000 	.word	0x40021000
 80029bc:	080096e4 	.word	0x080096e4

080029c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029c4:	f7ff ffde 	bl	8002984 <HAL_RCC_GetHCLKFreq>
 80029c8:	4601      	mov	r1, r0
 80029ca:	4b05      	ldr	r3, [pc, #20]	; (80029e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	0adb      	lsrs	r3, r3, #11
 80029d0:	f003 0307 	and.w	r3, r3, #7
 80029d4:	4a03      	ldr	r2, [pc, #12]	; (80029e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029d6:	5cd3      	ldrb	r3, [r2, r3]
 80029d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80029dc:	4618      	mov	r0, r3
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40021000 	.word	0x40021000
 80029e4:	080096e4 	.word	0x080096e4

080029e8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	220f      	movs	r2, #15
 80029f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80029f8:	4b11      	ldr	r3, [pc, #68]	; (8002a40 <HAL_RCC_GetClockConfig+0x58>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f003 0203 	and.w	r2, r3, #3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002a04:	4b0e      	ldr	r3, [pc, #56]	; (8002a40 <HAL_RCC_GetClockConfig+0x58>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002a10:	4b0b      	ldr	r3, [pc, #44]	; (8002a40 <HAL_RCC_GetClockConfig+0x58>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002a1c:	4b08      	ldr	r3, [pc, #32]	; (8002a40 <HAL_RCC_GetClockConfig+0x58>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	08db      	lsrs	r3, r3, #3
 8002a22:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a2a:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <HAL_RCC_GetClockConfig+0x5c>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0207 	and.w	r2, r3, #7
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002a36:	bf00      	nop
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr
 8002a40:	40021000 	.word	0x40021000
 8002a44:	40022000 	.word	0x40022000

08002a48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a50:	4b0a      	ldr	r3, [pc, #40]	; (8002a7c <RCC_Delay+0x34>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a0a      	ldr	r2, [pc, #40]	; (8002a80 <RCC_Delay+0x38>)
 8002a56:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5a:	0a5b      	lsrs	r3, r3, #9
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	fb02 f303 	mul.w	r3, r2, r3
 8002a62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a64:	bf00      	nop
  }
  while (Delay --);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	1e5a      	subs	r2, r3, #1
 8002a6a:	60fa      	str	r2, [r7, #12]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d1f9      	bne.n	8002a64 <RCC_Delay+0x1c>
}
 8002a70:	bf00      	nop
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bc80      	pop	{r7}
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	20000000 	.word	0x20000000
 8002a80:	10624dd3 	.word	0x10624dd3

08002a84 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	613b      	str	r3, [r7, #16]
 8002a90:	2300      	movs	r3, #0
 8002a92:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0301 	and.w	r3, r3, #1
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d07d      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aa4:	4b4f      	ldr	r3, [pc, #316]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002aa6:	69db      	ldr	r3, [r3, #28]
 8002aa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d10d      	bne.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ab0:	4a4c      	ldr	r2, [pc, #304]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ab2:	4b4c      	ldr	r3, [pc, #304]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ab4:	69db      	ldr	r3, [r3, #28]
 8002ab6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aba:	61d3      	str	r3, [r2, #28]
 8002abc:	4b49      	ldr	r3, [pc, #292]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002abe:	69db      	ldr	r3, [r3, #28]
 8002ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac4:	60bb      	str	r3, [r7, #8]
 8002ac6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002acc:	4b46      	ldr	r3, [pc, #280]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d118      	bne.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ad8:	4a43      	ldr	r2, [pc, #268]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ada:	4b43      	ldr	r3, [pc, #268]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ae2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ae4:	f7fe fad8 	bl	8001098 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aea:	e008      	b.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aec:	f7fe fad4 	bl	8001098 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b64      	cmp	r3, #100	; 0x64
 8002af8:	d901      	bls.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e06d      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afe:	4b3a      	ldr	r3, [pc, #232]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d0f0      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b0a:	4b36      	ldr	r3, [pc, #216]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b0c:	6a1b      	ldr	r3, [r3, #32]
 8002b0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b12:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d02e      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d027      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b28:	4b2e      	ldr	r3, [pc, #184]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b30:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b32:	4b2e      	ldr	r3, [pc, #184]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002b34:	2201      	movs	r2, #1
 8002b36:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b38:	4b2c      	ldr	r3, [pc, #176]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002b3e:	4a29      	ldr	r2, [pc, #164]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d014      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b4e:	f7fe faa3 	bl	8001098 <HAL_GetTick>
 8002b52:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b54:	e00a      	b.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b56:	f7fe fa9f 	bl	8001098 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d901      	bls.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e036      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b6c:	4b1d      	ldr	r3, [pc, #116]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	f003 0302 	and.w	r3, r3, #2
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d0ee      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b78:	491a      	ldr	r1, [pc, #104]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b7a:	4b1a      	ldr	r3, [pc, #104]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b8a:	7dfb      	ldrb	r3, [r7, #23]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d105      	bne.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b90:	4a14      	ldr	r2, [pc, #80]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b92:	4b14      	ldr	r3, [pc, #80]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b94:	69db      	ldr	r3, [r3, #28]
 8002b96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b9a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d008      	beq.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ba8:	490e      	ldr	r1, [pc, #56]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002baa:	4b0e      	ldr	r3, [pc, #56]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0310 	and.w	r3, r3, #16
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d008      	beq.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002bc6:	4907      	ldr	r1, [pc, #28]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bc8:	4b06      	ldr	r3, [pc, #24]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3718      	adds	r7, #24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40021000 	.word	0x40021000
 8002be8:	40007000 	.word	0x40007000
 8002bec:	42420440 	.word	0x42420440

08002bf0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002bf0:	b590      	push	{r4, r7, lr}
 8002bf2:	b08d      	sub	sp, #52	; 0x34
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002bf8:	4b55      	ldr	r3, [pc, #340]	; (8002d50 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002bfa:	f107 040c 	add.w	r4, r7, #12
 8002bfe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002c04:	4b53      	ldr	r3, [pc, #332]	; (8002d54 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002c06:	881b      	ldrh	r3, [r3, #0]
 8002c08:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c0e:	2300      	movs	r3, #0
 8002c10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c12:	2300      	movs	r3, #0
 8002c14:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002c16:	2300      	movs	r3, #0
 8002c18:	61fb      	str	r3, [r7, #28]
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d07f      	beq.n	8002d24 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8002c24:	2b10      	cmp	r3, #16
 8002c26:	d002      	beq.n	8002c2e <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d048      	beq.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002c2c:	e08b      	b.n	8002d46 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8002c2e:	4b4a      	ldr	r3, [pc, #296]	; (8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002c34:	4b48      	ldr	r3, [pc, #288]	; (8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d07f      	beq.n	8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	0c9b      	lsrs	r3, r3, #18
 8002c44:	f003 030f 	and.w	r3, r3, #15
 8002c48:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002c4c:	4413      	add	r3, r2
 8002c4e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002c52:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d018      	beq.n	8002c90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c5e:	4b3e      	ldr	r3, [pc, #248]	; (8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	0c5b      	lsrs	r3, r3, #17
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002c6c:	4413      	add	r3, r2
 8002c6e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002c72:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00d      	beq.n	8002c9a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002c7e:	4a37      	ldr	r2, [pc, #220]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8002c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c86:	6a3a      	ldr	r2, [r7, #32]
 8002c88:	fb02 f303 	mul.w	r3, r2, r3
 8002c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c8e:	e004      	b.n	8002c9a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c90:	6a3b      	ldr	r3, [r7, #32]
 8002c92:	4a33      	ldr	r2, [pc, #204]	; (8002d60 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002c94:	fb02 f303 	mul.w	r3, r2, r3
 8002c98:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002c9a:	4b2f      	ldr	r3, [pc, #188]	; (8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ca2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ca6:	d102      	bne.n	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8002ca8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002caa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002cac:	e048      	b.n	8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8002cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	4a2c      	ldr	r2, [pc, #176]	; (8002d64 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb8:	085b      	lsrs	r3, r3, #1
 8002cba:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002cbc:	e040      	b.n	8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8002cbe:	4b26      	ldr	r3, [pc, #152]	; (8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002cc0:	6a1b      	ldr	r3, [r3, #32]
 8002cc2:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cce:	d108      	bne.n	8002ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d003      	beq.n	8002ce2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8002cda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002cde:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ce0:	e01f      	b.n	8002d22 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ce8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cec:	d109      	bne.n	8002d02 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8002cee:	4b1a      	ldr	r3, [pc, #104]	; (8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8002cfa:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002cfe:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d00:	e00f      	b.n	8002d22 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d0c:	d11a      	bne.n	8002d44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8002d0e:	4b12      	ldr	r3, [pc, #72]	; (8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d014      	beq.n	8002d44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8002d1a:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002d1e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002d20:	e010      	b.n	8002d44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8002d22:	e00f      	b.n	8002d44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002d24:	f7ff fe4c 	bl	80029c0 <HAL_RCC_GetPCLK2Freq>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	4b0b      	ldr	r3, [pc, #44]	; (8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	0b9b      	lsrs	r3, r3, #14
 8002d30:	f003 0303 	and.w	r3, r3, #3
 8002d34:	3301      	adds	r3, #1
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d3c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002d3e:	e002      	b.n	8002d46 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8002d40:	bf00      	nop
 8002d42:	e000      	b.n	8002d46 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8002d44:	bf00      	nop
    }
  }
  return (frequency);
 8002d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3734      	adds	r7, #52	; 0x34
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd90      	pop	{r4, r7, pc}
 8002d50:	08009600 	.word	0x08009600
 8002d54:	08009610 	.word	0x08009610
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	007a1200 	.word	0x007a1200
 8002d60:	003d0900 	.word	0x003d0900
 8002d64:	aaaaaaab 	.word	0xaaaaaaab

08002d68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e041      	b.n	8002dfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d106      	bne.n	8002d94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7fd ffe2 	bl	8000d58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2202      	movs	r2, #2
 8002d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	3304      	adds	r3, #4
 8002da4:	4619      	mov	r1, r3
 8002da6:	4610      	mov	r0, r2
 8002da8:	f000 fd12 	bl	80037d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
	...

08002e08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d001      	beq.n	8002e20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e03a      	b.n	8002e96 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2202      	movs	r2, #2
 8002e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	6812      	ldr	r2, [r2, #0]
 8002e30:	68d2      	ldr	r2, [r2, #12]
 8002e32:	f042 0201 	orr.w	r2, r2, #1
 8002e36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a18      	ldr	r2, [pc, #96]	; (8002ea0 <HAL_TIM_Base_Start_IT+0x98>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d00e      	beq.n	8002e60 <HAL_TIM_Base_Start_IT+0x58>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e4a:	d009      	beq.n	8002e60 <HAL_TIM_Base_Start_IT+0x58>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a14      	ldr	r2, [pc, #80]	; (8002ea4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d004      	beq.n	8002e60 <HAL_TIM_Base_Start_IT+0x58>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a13      	ldr	r2, [pc, #76]	; (8002ea8 <HAL_TIM_Base_Start_IT+0xa0>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d111      	bne.n	8002e84 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2b06      	cmp	r3, #6
 8002e70:	d010      	beq.n	8002e94 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6812      	ldr	r2, [r2, #0]
 8002e7a:	6812      	ldr	r2, [r2, #0]
 8002e7c:	f042 0201 	orr.w	r2, r2, #1
 8002e80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e82:	e007      	b.n	8002e94 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	6812      	ldr	r2, [r2, #0]
 8002e8c:	6812      	ldr	r2, [r2, #0]
 8002e8e:	f042 0201 	orr.w	r2, r2, #1
 8002e92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3714      	adds	r7, #20
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bc80      	pop	{r7}
 8002e9e:	4770      	bx	lr
 8002ea0:	40012c00 	.word	0x40012c00
 8002ea4:	40000400 	.word	0x40000400
 8002ea8:	40000800 	.word	0x40000800

08002eac <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e041      	b.n	8002f42 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d106      	bne.n	8002ed8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 f839 	bl	8002f4a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2202      	movs	r2, #2
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	3304      	adds	r3, #4
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4610      	mov	r0, r2
 8002eec:	f000 fc70 	bl	80037d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3708      	adds	r7, #8
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b083      	sub	sp, #12
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bc80      	pop	{r7}
 8002f5a:	4770      	bx	lr

08002f5c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d109      	bne.n	8002f80 <HAL_TIM_OC_Start_IT+0x24>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	bf14      	ite	ne
 8002f78:	2301      	movne	r3, #1
 8002f7a:	2300      	moveq	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	e022      	b.n	8002fc6 <HAL_TIM_OC_Start_IT+0x6a>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	2b04      	cmp	r3, #4
 8002f84:	d109      	bne.n	8002f9a <HAL_TIM_OC_Start_IT+0x3e>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	bf14      	ite	ne
 8002f92:	2301      	movne	r3, #1
 8002f94:	2300      	moveq	r3, #0
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	e015      	b.n	8002fc6 <HAL_TIM_OC_Start_IT+0x6a>
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	2b08      	cmp	r3, #8
 8002f9e:	d109      	bne.n	8002fb4 <HAL_TIM_OC_Start_IT+0x58>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	bf14      	ite	ne
 8002fac:	2301      	movne	r3, #1
 8002fae:	2300      	moveq	r3, #0
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	e008      	b.n	8002fc6 <HAL_TIM_OC_Start_IT+0x6a>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	bf14      	ite	ne
 8002fc0:	2301      	movne	r3, #1
 8002fc2:	2300      	moveq	r3, #0
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e0a4      	b.n	8003118 <HAL_TIM_OC_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d104      	bne.n	8002fde <HAL_TIM_OC_Start_IT+0x82>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fdc:	e013      	b.n	8003006 <HAL_TIM_OC_Start_IT+0xaa>
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	2b04      	cmp	r3, #4
 8002fe2:	d104      	bne.n	8002fee <HAL_TIM_OC_Start_IT+0x92>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2202      	movs	r2, #2
 8002fe8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fec:	e00b      	b.n	8003006 <HAL_TIM_OC_Start_IT+0xaa>
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	2b08      	cmp	r3, #8
 8002ff2:	d104      	bne.n	8002ffe <HAL_TIM_OC_Start_IT+0xa2>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ffc:	e003      	b.n	8003006 <HAL_TIM_OC_Start_IT+0xaa>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2202      	movs	r2, #2
 8003002:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	2b0c      	cmp	r3, #12
 800300a:	d841      	bhi.n	8003090 <HAL_TIM_OC_Start_IT+0x134>
 800300c:	a201      	add	r2, pc, #4	; (adr r2, 8003014 <HAL_TIM_OC_Start_IT+0xb8>)
 800300e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003012:	bf00      	nop
 8003014:	08003049 	.word	0x08003049
 8003018:	08003091 	.word	0x08003091
 800301c:	08003091 	.word	0x08003091
 8003020:	08003091 	.word	0x08003091
 8003024:	0800305b 	.word	0x0800305b
 8003028:	08003091 	.word	0x08003091
 800302c:	08003091 	.word	0x08003091
 8003030:	08003091 	.word	0x08003091
 8003034:	0800306d 	.word	0x0800306d
 8003038:	08003091 	.word	0x08003091
 800303c:	08003091 	.word	0x08003091
 8003040:	08003091 	.word	0x08003091
 8003044:	0800307f 	.word	0x0800307f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	68d2      	ldr	r2, [r2, #12]
 8003052:	f042 0202 	orr.w	r2, r2, #2
 8003056:	60da      	str	r2, [r3, #12]
      break;
 8003058:	e01b      	b.n	8003092 <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	6812      	ldr	r2, [r2, #0]
 8003062:	68d2      	ldr	r2, [r2, #12]
 8003064:	f042 0204 	orr.w	r2, r2, #4
 8003068:	60da      	str	r2, [r3, #12]
      break;
 800306a:	e012      	b.n	8003092 <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	6812      	ldr	r2, [r2, #0]
 8003074:	68d2      	ldr	r2, [r2, #12]
 8003076:	f042 0208 	orr.w	r2, r2, #8
 800307a:	60da      	str	r2, [r3, #12]
      break;
 800307c:	e009      	b.n	8003092 <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	6812      	ldr	r2, [r2, #0]
 8003086:	68d2      	ldr	r2, [r2, #12]
 8003088:	f042 0210 	orr.w	r2, r2, #16
 800308c:	60da      	str	r2, [r3, #12]
      break;
 800308e:	e000      	b.n	8003092 <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 8003090:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2201      	movs	r2, #1
 8003098:	6839      	ldr	r1, [r7, #0]
 800309a:	4618      	mov	r0, r3
 800309c:	f000 fe18 	bl	8003cd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a1e      	ldr	r2, [pc, #120]	; (8003120 <HAL_TIM_OC_Start_IT+0x1c4>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d107      	bne.n	80030ba <HAL_TIM_OC_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	6812      	ldr	r2, [r2, #0]
 80030b2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80030b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a18      	ldr	r2, [pc, #96]	; (8003120 <HAL_TIM_OC_Start_IT+0x1c4>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d00e      	beq.n	80030e2 <HAL_TIM_OC_Start_IT+0x186>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030cc:	d009      	beq.n	80030e2 <HAL_TIM_OC_Start_IT+0x186>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a14      	ldr	r2, [pc, #80]	; (8003124 <HAL_TIM_OC_Start_IT+0x1c8>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d004      	beq.n	80030e2 <HAL_TIM_OC_Start_IT+0x186>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a12      	ldr	r2, [pc, #72]	; (8003128 <HAL_TIM_OC_Start_IT+0x1cc>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d111      	bne.n	8003106 <HAL_TIM_OC_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2b06      	cmp	r3, #6
 80030f2:	d010      	beq.n	8003116 <HAL_TIM_OC_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	6812      	ldr	r2, [r2, #0]
 80030fc:	6812      	ldr	r2, [r2, #0]
 80030fe:	f042 0201 	orr.w	r2, r2, #1
 8003102:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003104:	e007      	b.n	8003116 <HAL_TIM_OC_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	6812      	ldr	r2, [r2, #0]
 800310e:	6812      	ldr	r2, [r2, #0]
 8003110:	f042 0201 	orr.w	r2, r2, #1
 8003114:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003116:	2300      	movs	r3, #0
}
 8003118:	4618      	mov	r0, r3
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	40012c00 	.word	0x40012c00
 8003124:	40000400 	.word	0x40000400
 8003128:	40000800 	.word	0x40000800

0800312c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e041      	b.n	80031c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d106      	bne.n	8003158 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f000 f839 	bl	80031ca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2202      	movs	r2, #2
 800315c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	3304      	adds	r3, #4
 8003168:	4619      	mov	r1, r3
 800316a:	4610      	mov	r0, r2
 800316c:	f000 fb30 	bl	80037d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80031ca:	b480      	push	{r7}
 80031cc:	b083      	sub	sp, #12
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80031d2:	bf00      	nop
 80031d4:	370c      	adds	r7, #12
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bc80      	pop	{r7}
 80031da:	4770      	bx	lr

080031dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	f003 0302 	and.w	r3, r3, #2
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d122      	bne.n	8003238 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d11b      	bne.n	8003238 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f06f 0202 	mvn.w	r2, #2
 8003208:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2201      	movs	r2, #1
 800320e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	f003 0303 	and.w	r3, r3, #3
 800321a:	2b00      	cmp	r3, #0
 800321c:	d003      	beq.n	8003226 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f000 faba 	bl	8003798 <HAL_TIM_IC_CaptureCallback>
 8003224:	e005      	b.n	8003232 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 faad 	bl	8003786 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	f000 fabc 	bl	80037aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	691b      	ldr	r3, [r3, #16]
 800323e:	f003 0304 	and.w	r3, r3, #4
 8003242:	2b04      	cmp	r3, #4
 8003244:	d122      	bne.n	800328c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	f003 0304 	and.w	r3, r3, #4
 8003250:	2b04      	cmp	r3, #4
 8003252:	d11b      	bne.n	800328c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f06f 0204 	mvn.w	r2, #4
 800325c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2202      	movs	r2, #2
 8003262:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800326e:	2b00      	cmp	r3, #0
 8003270:	d003      	beq.n	800327a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f000 fa90 	bl	8003798 <HAL_TIM_IC_CaptureCallback>
 8003278:	e005      	b.n	8003286 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 fa83 	bl	8003786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f000 fa92 	bl	80037aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	f003 0308 	and.w	r3, r3, #8
 8003296:	2b08      	cmp	r3, #8
 8003298:	d122      	bne.n	80032e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	f003 0308 	and.w	r3, r3, #8
 80032a4:	2b08      	cmp	r3, #8
 80032a6:	d11b      	bne.n	80032e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f06f 0208 	mvn.w	r2, #8
 80032b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2204      	movs	r2, #4
 80032b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d003      	beq.n	80032ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f000 fa66 	bl	8003798 <HAL_TIM_IC_CaptureCallback>
 80032cc:	e005      	b.n	80032da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 fa59 	bl	8003786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f000 fa68 	bl	80037aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	f003 0310 	and.w	r3, r3, #16
 80032ea:	2b10      	cmp	r3, #16
 80032ec:	d122      	bne.n	8003334 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	f003 0310 	and.w	r3, r3, #16
 80032f8:	2b10      	cmp	r3, #16
 80032fa:	d11b      	bne.n	8003334 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f06f 0210 	mvn.w	r2, #16
 8003304:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2208      	movs	r2, #8
 800330a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	69db      	ldr	r3, [r3, #28]
 8003312:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 fa3c 	bl	8003798 <HAL_TIM_IC_CaptureCallback>
 8003320:	e005      	b.n	800332e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f000 fa2f 	bl	8003786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f000 fa3e 	bl	80037aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b01      	cmp	r3, #1
 8003340:	d10e      	bne.n	8003360 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	f003 0301 	and.w	r3, r3, #1
 800334c:	2b01      	cmp	r3, #1
 800334e:	d107      	bne.n	8003360 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f06f 0201 	mvn.w	r2, #1
 8003358:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7fd fc4a 	bl	8000bf4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800336a:	2b80      	cmp	r3, #128	; 0x80
 800336c:	d10e      	bne.n	800338c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003378:	2b80      	cmp	r3, #128	; 0x80
 800337a:	d107      	bne.n	800338c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003384:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 fd7e 	bl	8003e88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003396:	2b40      	cmp	r3, #64	; 0x40
 8003398:	d10e      	bne.n	80033b8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033a4:	2b40      	cmp	r3, #64	; 0x40
 80033a6:	d107      	bne.n	80033b8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80033b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f000 fa02 	bl	80037bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	f003 0320 	and.w	r3, r3, #32
 80033c2:	2b20      	cmp	r3, #32
 80033c4:	d10e      	bne.n	80033e4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	f003 0320 	and.w	r3, r3, #32
 80033d0:	2b20      	cmp	r3, #32
 80033d2:	d107      	bne.n	80033e4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f06f 0220 	mvn.w	r2, #32
 80033dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 fd49 	bl	8003e76 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033e4:	bf00      	nop
 80033e6:	3708      	adds	r7, #8
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d101      	bne.n	8003406 <HAL_TIM_OC_ConfigChannel+0x1a>
 8003402:	2302      	movs	r3, #2
 8003404:	e046      	b.n	8003494 <HAL_TIM_OC_ConfigChannel+0xa8>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2b0c      	cmp	r3, #12
 8003412:	d839      	bhi.n	8003488 <HAL_TIM_OC_ConfigChannel+0x9c>
 8003414:	a201      	add	r2, pc, #4	; (adr r2, 800341c <HAL_TIM_OC_ConfigChannel+0x30>)
 8003416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800341a:	bf00      	nop
 800341c:	08003451 	.word	0x08003451
 8003420:	08003489 	.word	0x08003489
 8003424:	08003489 	.word	0x08003489
 8003428:	08003489 	.word	0x08003489
 800342c:	0800345f 	.word	0x0800345f
 8003430:	08003489 	.word	0x08003489
 8003434:	08003489 	.word	0x08003489
 8003438:	08003489 	.word	0x08003489
 800343c:	0800346d 	.word	0x0800346d
 8003440:	08003489 	.word	0x08003489
 8003444:	08003489 	.word	0x08003489
 8003448:	08003489 	.word	0x08003489
 800344c:	0800347b 	.word	0x0800347b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68b9      	ldr	r1, [r7, #8]
 8003456:	4618      	mov	r0, r3
 8003458:	f000 fa1c 	bl	8003894 <TIM_OC1_SetConfig>
      break;
 800345c:	e015      	b.n	800348a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68b9      	ldr	r1, [r7, #8]
 8003464:	4618      	mov	r0, r3
 8003466:	f000 fa7b 	bl	8003960 <TIM_OC2_SetConfig>
      break;
 800346a:	e00e      	b.n	800348a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68b9      	ldr	r1, [r7, #8]
 8003472:	4618      	mov	r0, r3
 8003474:	f000 fade 	bl	8003a34 <TIM_OC3_SetConfig>
      break;
 8003478:	e007      	b.n	800348a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68b9      	ldr	r1, [r7, #8]
 8003480:	4618      	mov	r0, r3
 8003482:	f000 fb41 	bl	8003b08 <TIM_OC4_SetConfig>
      break;
 8003486:	e000      	b.n	800348a <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8003488:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d101      	bne.n	80034b6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80034b2:	2302      	movs	r3, #2
 80034b4:	e0ac      	b.n	8003610 <HAL_TIM_PWM_ConfigChannel+0x174>
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b0c      	cmp	r3, #12
 80034c2:	f200 809f 	bhi.w	8003604 <HAL_TIM_PWM_ConfigChannel+0x168>
 80034c6:	a201      	add	r2, pc, #4	; (adr r2, 80034cc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80034c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034cc:	08003501 	.word	0x08003501
 80034d0:	08003605 	.word	0x08003605
 80034d4:	08003605 	.word	0x08003605
 80034d8:	08003605 	.word	0x08003605
 80034dc:	08003541 	.word	0x08003541
 80034e0:	08003605 	.word	0x08003605
 80034e4:	08003605 	.word	0x08003605
 80034e8:	08003605 	.word	0x08003605
 80034ec:	08003583 	.word	0x08003583
 80034f0:	08003605 	.word	0x08003605
 80034f4:	08003605 	.word	0x08003605
 80034f8:	08003605 	.word	0x08003605
 80034fc:	080035c3 	.word	0x080035c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	68b9      	ldr	r1, [r7, #8]
 8003506:	4618      	mov	r0, r3
 8003508:	f000 f9c4 	bl	8003894 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	6812      	ldr	r2, [r2, #0]
 8003514:	6992      	ldr	r2, [r2, #24]
 8003516:	f042 0208 	orr.w	r2, r2, #8
 800351a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	6812      	ldr	r2, [r2, #0]
 8003524:	6992      	ldr	r2, [r2, #24]
 8003526:	f022 0204 	bic.w	r2, r2, #4
 800352a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68fa      	ldr	r2, [r7, #12]
 8003532:	6812      	ldr	r2, [r2, #0]
 8003534:	6991      	ldr	r1, [r2, #24]
 8003536:	68ba      	ldr	r2, [r7, #8]
 8003538:	6912      	ldr	r2, [r2, #16]
 800353a:	430a      	orrs	r2, r1
 800353c:	619a      	str	r2, [r3, #24]
      break;
 800353e:	e062      	b.n	8003606 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68b9      	ldr	r1, [r7, #8]
 8003546:	4618      	mov	r0, r3
 8003548:	f000 fa0a 	bl	8003960 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	68fa      	ldr	r2, [r7, #12]
 8003552:	6812      	ldr	r2, [r2, #0]
 8003554:	6992      	ldr	r2, [r2, #24]
 8003556:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800355a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68fa      	ldr	r2, [r7, #12]
 8003562:	6812      	ldr	r2, [r2, #0]
 8003564:	6992      	ldr	r2, [r2, #24]
 8003566:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800356a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	68fa      	ldr	r2, [r7, #12]
 8003572:	6812      	ldr	r2, [r2, #0]
 8003574:	6991      	ldr	r1, [r2, #24]
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	6912      	ldr	r2, [r2, #16]
 800357a:	0212      	lsls	r2, r2, #8
 800357c:	430a      	orrs	r2, r1
 800357e:	619a      	str	r2, [r3, #24]
      break;
 8003580:	e041      	b.n	8003606 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68b9      	ldr	r1, [r7, #8]
 8003588:	4618      	mov	r0, r3
 800358a:	f000 fa53 	bl	8003a34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	6812      	ldr	r2, [r2, #0]
 8003596:	69d2      	ldr	r2, [r2, #28]
 8003598:	f042 0208 	orr.w	r2, r2, #8
 800359c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	6812      	ldr	r2, [r2, #0]
 80035a6:	69d2      	ldr	r2, [r2, #28]
 80035a8:	f022 0204 	bic.w	r2, r2, #4
 80035ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	6812      	ldr	r2, [r2, #0]
 80035b6:	69d1      	ldr	r1, [r2, #28]
 80035b8:	68ba      	ldr	r2, [r7, #8]
 80035ba:	6912      	ldr	r2, [r2, #16]
 80035bc:	430a      	orrs	r2, r1
 80035be:	61da      	str	r2, [r3, #28]
      break;
 80035c0:	e021      	b.n	8003606 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68b9      	ldr	r1, [r7, #8]
 80035c8:	4618      	mov	r0, r3
 80035ca:	f000 fa9d 	bl	8003b08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	6812      	ldr	r2, [r2, #0]
 80035d6:	69d2      	ldr	r2, [r2, #28]
 80035d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	6812      	ldr	r2, [r2, #0]
 80035e6:	69d2      	ldr	r2, [r2, #28]
 80035e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	6812      	ldr	r2, [r2, #0]
 80035f6:	69d1      	ldr	r1, [r2, #28]
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	6912      	ldr	r2, [r2, #16]
 80035fc:	0212      	lsls	r2, r2, #8
 80035fe:	430a      	orrs	r2, r1
 8003600:	61da      	str	r2, [r3, #28]
      break;
 8003602:	e000      	b.n	8003606 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003604:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003628:	2b01      	cmp	r3, #1
 800362a:	d101      	bne.n	8003630 <HAL_TIM_ConfigClockSource+0x18>
 800362c:	2302      	movs	r3, #2
 800362e:	e0a6      	b.n	800377e <HAL_TIM_ConfigClockSource+0x166>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2202      	movs	r2, #2
 800363c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800364e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003656:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68fa      	ldr	r2, [r7, #12]
 800365e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2b40      	cmp	r3, #64	; 0x40
 8003666:	d067      	beq.n	8003738 <HAL_TIM_ConfigClockSource+0x120>
 8003668:	2b40      	cmp	r3, #64	; 0x40
 800366a:	d80b      	bhi.n	8003684 <HAL_TIM_ConfigClockSource+0x6c>
 800366c:	2b10      	cmp	r3, #16
 800366e:	d073      	beq.n	8003758 <HAL_TIM_ConfigClockSource+0x140>
 8003670:	2b10      	cmp	r3, #16
 8003672:	d802      	bhi.n	800367a <HAL_TIM_ConfigClockSource+0x62>
 8003674:	2b00      	cmp	r3, #0
 8003676:	d06f      	beq.n	8003758 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003678:	e078      	b.n	800376c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800367a:	2b20      	cmp	r3, #32
 800367c:	d06c      	beq.n	8003758 <HAL_TIM_ConfigClockSource+0x140>
 800367e:	2b30      	cmp	r3, #48	; 0x30
 8003680:	d06a      	beq.n	8003758 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003682:	e073      	b.n	800376c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003684:	2b70      	cmp	r3, #112	; 0x70
 8003686:	d00d      	beq.n	80036a4 <HAL_TIM_ConfigClockSource+0x8c>
 8003688:	2b70      	cmp	r3, #112	; 0x70
 800368a:	d804      	bhi.n	8003696 <HAL_TIM_ConfigClockSource+0x7e>
 800368c:	2b50      	cmp	r3, #80	; 0x50
 800368e:	d033      	beq.n	80036f8 <HAL_TIM_ConfigClockSource+0xe0>
 8003690:	2b60      	cmp	r3, #96	; 0x60
 8003692:	d041      	beq.n	8003718 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003694:	e06a      	b.n	800376c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800369a:	d066      	beq.n	800376a <HAL_TIM_ConfigClockSource+0x152>
 800369c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036a0:	d017      	beq.n	80036d2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80036a2:	e063      	b.n	800376c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6818      	ldr	r0, [r3, #0]
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	6899      	ldr	r1, [r3, #8]
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	f000 faed 	bl	8003c92 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80036c6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	609a      	str	r2, [r3, #8]
      break;
 80036d0:	e04c      	b.n	800376c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6818      	ldr	r0, [r3, #0]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	6899      	ldr	r1, [r3, #8]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	f000 fad6 	bl	8003c92 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	6812      	ldr	r2, [r2, #0]
 80036ee:	6892      	ldr	r2, [r2, #8]
 80036f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80036f4:	609a      	str	r2, [r3, #8]
      break;
 80036f6:	e039      	b.n	800376c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6818      	ldr	r0, [r3, #0]
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	6859      	ldr	r1, [r3, #4]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	461a      	mov	r2, r3
 8003706:	f000 fa4d 	bl	8003ba4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2150      	movs	r1, #80	; 0x50
 8003710:	4618      	mov	r0, r3
 8003712:	f000 faa4 	bl	8003c5e <TIM_ITRx_SetConfig>
      break;
 8003716:	e029      	b.n	800376c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6818      	ldr	r0, [r3, #0]
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	6859      	ldr	r1, [r3, #4]
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	461a      	mov	r2, r3
 8003726:	f000 fa6b 	bl	8003c00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2160      	movs	r1, #96	; 0x60
 8003730:	4618      	mov	r0, r3
 8003732:	f000 fa94 	bl	8003c5e <TIM_ITRx_SetConfig>
      break;
 8003736:	e019      	b.n	800376c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6818      	ldr	r0, [r3, #0]
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	6859      	ldr	r1, [r3, #4]
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	461a      	mov	r2, r3
 8003746:	f000 fa2d 	bl	8003ba4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2140      	movs	r1, #64	; 0x40
 8003750:	4618      	mov	r0, r3
 8003752:	f000 fa84 	bl	8003c5e <TIM_ITRx_SetConfig>
      break;
 8003756:	e009      	b.n	800376c <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4619      	mov	r1, r3
 8003762:	4610      	mov	r0, r2
 8003764:	f000 fa7b 	bl	8003c5e <TIM_ITRx_SetConfig>
        break;
 8003768:	e000      	b.n	800376c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800376a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800377c:	2300      	movs	r3, #0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003786:	b480      	push	{r7}
 8003788:	b083      	sub	sp, #12
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800378e:	bf00      	nop
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	bc80      	pop	{r7}
 8003796:	4770      	bx	lr

08003798 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bc80      	pop	{r7}
 80037a8:	4770      	bx	lr

080037aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037aa:	b480      	push	{r7}
 80037ac:	b083      	sub	sp, #12
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr

080037bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bc80      	pop	{r7}
 80037cc:	4770      	bx	lr
	...

080037d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a29      	ldr	r2, [pc, #164]	; (8003888 <TIM_Base_SetConfig+0xb8>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d00b      	beq.n	8003800 <TIM_Base_SetConfig+0x30>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037ee:	d007      	beq.n	8003800 <TIM_Base_SetConfig+0x30>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a26      	ldr	r2, [pc, #152]	; (800388c <TIM_Base_SetConfig+0xbc>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d003      	beq.n	8003800 <TIM_Base_SetConfig+0x30>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a25      	ldr	r2, [pc, #148]	; (8003890 <TIM_Base_SetConfig+0xc0>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d108      	bne.n	8003812 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a1c      	ldr	r2, [pc, #112]	; (8003888 <TIM_Base_SetConfig+0xb8>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d00b      	beq.n	8003832 <TIM_Base_SetConfig+0x62>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003820:	d007      	beq.n	8003832 <TIM_Base_SetConfig+0x62>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a19      	ldr	r2, [pc, #100]	; (800388c <TIM_Base_SetConfig+0xbc>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d003      	beq.n	8003832 <TIM_Base_SetConfig+0x62>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a18      	ldr	r2, [pc, #96]	; (8003890 <TIM_Base_SetConfig+0xc0>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d108      	bne.n	8003844 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003838:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	4313      	orrs	r3, r2
 8003842:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	695b      	ldr	r3, [r3, #20]
 800384e:	4313      	orrs	r3, r2
 8003850:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a07      	ldr	r2, [pc, #28]	; (8003888 <TIM_Base_SetConfig+0xb8>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d103      	bne.n	8003878 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	691a      	ldr	r2, [r3, #16]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	615a      	str	r2, [r3, #20]
}
 800387e:	bf00      	nop
 8003880:	3714      	adds	r7, #20
 8003882:	46bd      	mov	sp, r7
 8003884:	bc80      	pop	{r7}
 8003886:	4770      	bx	lr
 8003888:	40012c00 	.word	0x40012c00
 800388c:	40000400 	.word	0x40000400
 8003890:	40000800 	.word	0x40000800

08003894 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003894:	b480      	push	{r7}
 8003896:	b087      	sub	sp, #28
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a1b      	ldr	r3, [r3, #32]
 80038a2:	f023 0201 	bic.w	r2, r3, #1
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a1b      	ldr	r3, [r3, #32]
 80038ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	699b      	ldr	r3, [r3, #24]
 80038ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f023 0303 	bic.w	r3, r3, #3
 80038ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	f023 0302 	bic.w	r3, r3, #2
 80038dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	697a      	ldr	r2, [r7, #20]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a1c      	ldr	r2, [pc, #112]	; (800395c <TIM_OC1_SetConfig+0xc8>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d10c      	bne.n	800390a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	f023 0308 	bic.w	r3, r3, #8
 80038f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	697a      	ldr	r2, [r7, #20]
 80038fe:	4313      	orrs	r3, r2
 8003900:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	f023 0304 	bic.w	r3, r3, #4
 8003908:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a13      	ldr	r2, [pc, #76]	; (800395c <TIM_OC1_SetConfig+0xc8>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d111      	bne.n	8003936 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003918:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003920:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	4313      	orrs	r3, r2
 800392a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	693a      	ldr	r2, [r7, #16]
 8003932:	4313      	orrs	r3, r2
 8003934:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685a      	ldr	r2, [r3, #4]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	697a      	ldr	r2, [r7, #20]
 800394e:	621a      	str	r2, [r3, #32]
}
 8003950:	bf00      	nop
 8003952:	371c      	adds	r7, #28
 8003954:	46bd      	mov	sp, r7
 8003956:	bc80      	pop	{r7}
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	40012c00 	.word	0x40012c00

08003960 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003960:	b480      	push	{r7}
 8003962:	b087      	sub	sp, #28
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a1b      	ldr	r3, [r3, #32]
 800396e:	f023 0210 	bic.w	r2, r3, #16
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800398e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003996:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	021b      	lsls	r3, r3, #8
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	f023 0320 	bic.w	r3, r3, #32
 80039aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	011b      	lsls	r3, r3, #4
 80039b2:	697a      	ldr	r2, [r7, #20]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a1d      	ldr	r2, [pc, #116]	; (8003a30 <TIM_OC2_SetConfig+0xd0>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d10d      	bne.n	80039dc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039da:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a14      	ldr	r2, [pc, #80]	; (8003a30 <TIM_OC2_SetConfig+0xd0>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d113      	bne.n	8003a0c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	693a      	ldr	r2, [r7, #16]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	693a      	ldr	r2, [r7, #16]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	693a      	ldr	r2, [r7, #16]
 8003a10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	685a      	ldr	r2, [r3, #4]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	697a      	ldr	r2, [r7, #20]
 8003a24:	621a      	str	r2, [r3, #32]
}
 8003a26:	bf00      	nop
 8003a28:	371c      	adds	r7, #28
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bc80      	pop	{r7}
 8003a2e:	4770      	bx	lr
 8003a30:	40012c00 	.word	0x40012c00

08003a34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b087      	sub	sp, #28
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a1b      	ldr	r3, [r3, #32]
 8003a42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	69db      	ldr	r3, [r3, #28]
 8003a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f023 0303 	bic.w	r3, r3, #3
 8003a6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68fa      	ldr	r2, [r7, #12]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	021b      	lsls	r3, r3, #8
 8003a84:	697a      	ldr	r2, [r7, #20]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a1d      	ldr	r2, [pc, #116]	; (8003b04 <TIM_OC3_SetConfig+0xd0>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d10d      	bne.n	8003aae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	021b      	lsls	r3, r3, #8
 8003aa0:	697a      	ldr	r2, [r7, #20]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003aac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a14      	ldr	r2, [pc, #80]	; (8003b04 <TIM_OC3_SetConfig+0xd0>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d113      	bne.n	8003ade <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003abc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ac4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	699b      	ldr	r3, [r3, #24]
 8003ad6:	011b      	lsls	r3, r3, #4
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685a      	ldr	r2, [r3, #4]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	697a      	ldr	r2, [r7, #20]
 8003af6:	621a      	str	r2, [r3, #32]
}
 8003af8:	bf00      	nop
 8003afa:	371c      	adds	r7, #28
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bc80      	pop	{r7}
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	40012c00 	.word	0x40012c00

08003b08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b087      	sub	sp, #28
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a1b      	ldr	r3, [r3, #32]
 8003b22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	021b      	lsls	r3, r3, #8
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	031b      	lsls	r3, r3, #12
 8003b5a:	693a      	ldr	r2, [r7, #16]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a0f      	ldr	r2, [pc, #60]	; (8003ba0 <TIM_OC4_SetConfig+0x98>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d109      	bne.n	8003b7c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	019b      	lsls	r3, r3, #6
 8003b76:	697a      	ldr	r2, [r7, #20]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	697a      	ldr	r2, [r7, #20]
 8003b80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	621a      	str	r2, [r3, #32]
}
 8003b96:	bf00      	nop
 8003b98:	371c      	adds	r7, #28
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bc80      	pop	{r7}
 8003b9e:	4770      	bx	lr
 8003ba0:	40012c00 	.word	0x40012c00

08003ba4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b087      	sub	sp, #28
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
 8003bba:	f023 0201 	bic.w	r2, r3, #1
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003bce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	011b      	lsls	r3, r3, #4
 8003bd4:	693a      	ldr	r2, [r7, #16]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	f023 030a 	bic.w	r3, r3, #10
 8003be0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	621a      	str	r2, [r3, #32]
}
 8003bf6:	bf00      	nop
 8003bf8:	371c      	adds	r7, #28
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bc80      	pop	{r7}
 8003bfe:	4770      	bx	lr

08003c00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b087      	sub	sp, #28
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6a1b      	ldr	r3, [r3, #32]
 8003c10:	f023 0210 	bic.w	r2, r3, #16
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	699b      	ldr	r3, [r3, #24]
 8003c1c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c2a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	031b      	lsls	r3, r3, #12
 8003c30:	697a      	ldr	r2, [r7, #20]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	693a      	ldr	r2, [r7, #16]
 8003c52:	621a      	str	r2, [r3, #32]
}
 8003c54:	bf00      	nop
 8003c56:	371c      	adds	r7, #28
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bc80      	pop	{r7}
 8003c5c:	4770      	bx	lr

08003c5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c5e:	b480      	push	{r7}
 8003c60:	b085      	sub	sp, #20
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
 8003c66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	f043 0307 	orr.w	r3, r3, #7
 8003c80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	609a      	str	r2, [r3, #8]
}
 8003c88:	bf00      	nop
 8003c8a:	3714      	adds	r7, #20
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bc80      	pop	{r7}
 8003c90:	4770      	bx	lr

08003c92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003c92:	b480      	push	{r7}
 8003c94:	b087      	sub	sp, #28
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	60f8      	str	r0, [r7, #12]
 8003c9a:	60b9      	str	r1, [r7, #8]
 8003c9c:	607a      	str	r2, [r7, #4]
 8003c9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	021a      	lsls	r2, r3, #8
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	431a      	orrs	r2, r3
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	697a      	ldr	r2, [r7, #20]
 8003cc4:	609a      	str	r2, [r3, #8]
}
 8003cc6:	bf00      	nop
 8003cc8:	371c      	adds	r7, #28
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr

08003cd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b087      	sub	sp, #28
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	f003 031f 	and.w	r3, r3, #31
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6a1a      	ldr	r2, [r3, #32]
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	43db      	mvns	r3, r3
 8003cf2:	401a      	ands	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6a1a      	ldr	r2, [r3, #32]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	f003 031f 	and.w	r3, r3, #31
 8003d02:	6879      	ldr	r1, [r7, #4]
 8003d04:	fa01 f303 	lsl.w	r3, r1, r3
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	621a      	str	r2, [r3, #32]
}
 8003d0e:	bf00      	nop
 8003d10:	371c      	adds	r7, #28
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bc80      	pop	{r7}
 8003d16:	4770      	bx	lr

08003d18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b085      	sub	sp, #20
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d101      	bne.n	8003d30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	e046      	b.n	8003dbe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a16      	ldr	r2, [pc, #88]	; (8003dc8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d00e      	beq.n	8003d92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d7c:	d009      	beq.n	8003d92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a12      	ldr	r2, [pc, #72]	; (8003dcc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d004      	beq.n	8003d92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a10      	ldr	r2, [pc, #64]	; (8003dd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d10c      	bne.n	8003dac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	68ba      	ldr	r2, [r7, #8]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	68ba      	ldr	r2, [r7, #8]
 8003daa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3714      	adds	r7, #20
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bc80      	pop	{r7}
 8003dc6:	4770      	bx	lr
 8003dc8:	40012c00 	.word	0x40012c00
 8003dcc:	40000400 	.word	0x40000400
 8003dd0:	40000800 	.word	0x40000800

08003dd4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b085      	sub	sp, #20
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003dde:	2300      	movs	r3, #0
 8003de0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d101      	bne.n	8003df0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003dec:	2302      	movs	r3, #2
 8003dee:	e03d      	b.n	8003e6c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	69db      	ldr	r3, [r3, #28]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bc80      	pop	{r7}
 8003e74:	4770      	bx	lr

08003e76 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e76:	b480      	push	{r7}
 8003e78:	b083      	sub	sp, #12
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e7e:	bf00      	nop
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bc80      	pop	{r7}
 8003e86:	4770      	bx	lr

08003e88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bc80      	pop	{r7}
 8003e98:	4770      	bx	lr

08003e9a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b082      	sub	sp, #8
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d101      	bne.n	8003eac <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e03f      	b.n	8003f2c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d106      	bne.n	8003ec6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f7fc ffc7 	bl	8000e54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2224      	movs	r2, #36	; 0x24
 8003eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	6812      	ldr	r2, [r2, #0]
 8003ed6:	68d2      	ldr	r2, [r2, #12]
 8003ed8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003edc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 fc02 	bl	80046e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	6812      	ldr	r2, [r2, #0]
 8003eec:	6912      	ldr	r2, [r2, #16]
 8003eee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ef2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	6812      	ldr	r2, [r2, #0]
 8003efc:	6952      	ldr	r2, [r2, #20]
 8003efe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f02:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	6812      	ldr	r2, [r2, #0]
 8003f0c:	68d2      	ldr	r2, [r2, #12]
 8003f0e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f12:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2220      	movs	r2, #32
 8003f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3708      	adds	r7, #8
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b085      	sub	sp, #20
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	4613      	mov	r3, r2
 8003f40:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2b20      	cmp	r3, #32
 8003f4c:	d130      	bne.n	8003fb0 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <HAL_UART_Transmit_IT+0x26>
 8003f54:	88fb      	ldrh	r3, [r7, #6]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e029      	b.n	8003fb2 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d101      	bne.n	8003f6c <HAL_UART_Transmit_IT+0x38>
 8003f68:	2302      	movs	r3, #2
 8003f6a:	e022      	b.n	8003fb2 <HAL_UART_Transmit_IT+0x7e>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	68ba      	ldr	r2, [r7, #8]
 8003f78:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	88fa      	ldrh	r2, [r7, #6]
 8003f7e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	88fa      	ldrh	r2, [r7, #6]
 8003f84:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2221      	movs	r2, #33	; 0x21
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	6812      	ldr	r2, [r2, #0]
 8003fa4:	68d2      	ldr	r2, [r2, #12]
 8003fa6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003faa:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003fac:	2300      	movs	r3, #0
 8003fae:	e000      	b.n	8003fb2 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003fb0:	2302      	movs	r3, #2
  }
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3714      	adds	r7, #20
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bc80      	pop	{r7}
 8003fba:	4770      	bx	lr

08003fbc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	2b20      	cmp	r3, #32
 8003fd4:	d11d      	bne.n	8004012 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d002      	beq.n	8003fe2 <HAL_UART_Receive_IT+0x26>
 8003fdc:	88fb      	ldrh	r3, [r7, #6]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e016      	b.n	8004014 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d101      	bne.n	8003ff4 <HAL_UART_Receive_IT+0x38>
 8003ff0:	2302      	movs	r3, #2
 8003ff2:	e00f      	b.n	8004014 <HAL_UART_Receive_IT+0x58>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004002:	88fb      	ldrh	r3, [r7, #6]
 8004004:	461a      	mov	r2, r3
 8004006:	68b9      	ldr	r1, [r7, #8]
 8004008:	68f8      	ldr	r0, [r7, #12]
 800400a:	f000 f9e4 	bl	80043d6 <UART_Start_Receive_IT>
 800400e:	4603      	mov	r3, r0
 8004010:	e000      	b.n	8004014 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004012:	2302      	movs	r3, #2
  }
}
 8004014:	4618      	mov	r0, r3
 8004016:	3710      	adds	r7, #16
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b08a      	sub	sp, #40	; 0x28
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800403c:	2300      	movs	r3, #0
 800403e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004040:	2300      	movs	r3, #0
 8004042:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004046:	f003 030f 	and.w	r3, r3, #15
 800404a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10d      	bne.n	800406e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004054:	f003 0320 	and.w	r3, r3, #32
 8004058:	2b00      	cmp	r3, #0
 800405a:	d008      	beq.n	800406e <HAL_UART_IRQHandler+0x52>
 800405c:	6a3b      	ldr	r3, [r7, #32]
 800405e:	f003 0320 	and.w	r3, r3, #32
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 fa94 	bl	8004594 <UART_Receive_IT>
      return;
 800406c:	e17c      	b.n	8004368 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800406e:	69bb      	ldr	r3, [r7, #24]
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 80b1 	beq.w	80041d8 <HAL_UART_IRQHandler+0x1bc>
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	f003 0301 	and.w	r3, r3, #1
 800407c:	2b00      	cmp	r3, #0
 800407e:	d105      	bne.n	800408c <HAL_UART_IRQHandler+0x70>
 8004080:	6a3b      	ldr	r3, [r7, #32]
 8004082:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004086:	2b00      	cmp	r3, #0
 8004088:	f000 80a6 	beq.w	80041d8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800408c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408e:	f003 0301 	and.w	r3, r3, #1
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00a      	beq.n	80040ac <HAL_UART_IRQHandler+0x90>
 8004096:	6a3b      	ldr	r3, [r7, #32]
 8004098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800409c:	2b00      	cmp	r3, #0
 800409e:	d005      	beq.n	80040ac <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a4:	f043 0201 	orr.w	r2, r3, #1
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ae:	f003 0304 	and.w	r3, r3, #4
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00a      	beq.n	80040cc <HAL_UART_IRQHandler+0xb0>
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d005      	beq.n	80040cc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c4:	f043 0202 	orr.w	r2, r3, #2
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ce:	f003 0302 	and.w	r3, r3, #2
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00a      	beq.n	80040ec <HAL_UART_IRQHandler+0xd0>
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d005      	beq.n	80040ec <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e4:	f043 0204 	orr.w	r2, r3, #4
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80040ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ee:	f003 0308 	and.w	r3, r3, #8
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00f      	beq.n	8004116 <HAL_UART_IRQHandler+0xfa>
 80040f6:	6a3b      	ldr	r3, [r7, #32]
 80040f8:	f003 0320 	and.w	r3, r3, #32
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d104      	bne.n	800410a <HAL_UART_IRQHandler+0xee>
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b00      	cmp	r3, #0
 8004108:	d005      	beq.n	8004116 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800410e:	f043 0208 	orr.w	r2, r3, #8
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411a:	2b00      	cmp	r3, #0
 800411c:	f000 811f 	beq.w	800435e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004122:	f003 0320 	and.w	r3, r3, #32
 8004126:	2b00      	cmp	r3, #0
 8004128:	d007      	beq.n	800413a <HAL_UART_IRQHandler+0x11e>
 800412a:	6a3b      	ldr	r3, [r7, #32]
 800412c:	f003 0320 	and.w	r3, r3, #32
 8004130:	2b00      	cmp	r3, #0
 8004132:	d002      	beq.n	800413a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f000 fa2d 	bl	8004594 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	695b      	ldr	r3, [r3, #20]
 8004140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004144:	2b00      	cmp	r3, #0
 8004146:	bf14      	ite	ne
 8004148:	2301      	movne	r3, #1
 800414a:	2300      	moveq	r3, #0
 800414c:	b2db      	uxtb	r3, r3
 800414e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004154:	f003 0308 	and.w	r3, r3, #8
 8004158:	2b00      	cmp	r3, #0
 800415a:	d102      	bne.n	8004162 <HAL_UART_IRQHandler+0x146>
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d031      	beq.n	80041c6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 f970 	bl	8004448 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004172:	2b00      	cmp	r3, #0
 8004174:	d023      	beq.n	80041be <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	6812      	ldr	r2, [r2, #0]
 800417e:	6952      	ldr	r2, [r2, #20]
 8004180:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004184:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418a:	2b00      	cmp	r3, #0
 800418c:	d013      	beq.n	80041b6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004192:	4a77      	ldr	r2, [pc, #476]	; (8004370 <HAL_UART_IRQHandler+0x354>)
 8004194:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800419a:	4618      	mov	r0, r3
 800419c:	f7fd fe1e 	bl	8001ddc <HAL_DMA_Abort_IT>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d016      	beq.n	80041d4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041b0:	4610      	mov	r0, r2
 80041b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041b4:	e00e      	b.n	80041d4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 f8dc 	bl	8004374 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041bc:	e00a      	b.n	80041d4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 f8d8 	bl	8004374 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041c4:	e006      	b.n	80041d4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 f8d4 	bl	8004374 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80041d2:	e0c4      	b.n	800435e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041d4:	bf00      	nop
    return;
 80041d6:	e0c2      	b.n	800435e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041dc:	2b01      	cmp	r3, #1
 80041de:	f040 80a1 	bne.w	8004324 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80041e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e4:	f003 0310 	and.w	r3, r3, #16
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f000 809b 	beq.w	8004324 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80041ee:	6a3b      	ldr	r3, [r7, #32]
 80041f0:	f003 0310 	and.w	r3, r3, #16
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f000 8095 	beq.w	8004324 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80041fa:	2300      	movs	r3, #0
 80041fc:	60fb      	str	r3, [r7, #12]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	60fb      	str	r3, [r7, #12]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	60fb      	str	r3, [r7, #12]
 800420e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800421a:	2b00      	cmp	r3, #0
 800421c:	d04e      	beq.n	80042bc <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	827b      	strh	r3, [r7, #18]
      if (  (nb_remaining_rx_data > 0U)
 8004228:	8a7b      	ldrh	r3, [r7, #18]
 800422a:	2b00      	cmp	r3, #0
 800422c:	f000 8099 	beq.w	8004362 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004234:	8a7a      	ldrh	r2, [r7, #18]
 8004236:	429a      	cmp	r2, r3
 8004238:	f080 8093 	bcs.w	8004362 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	8a7a      	ldrh	r2, [r7, #18]
 8004240:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	2b20      	cmp	r3, #32
 800424a:	d02b      	beq.n	80042a4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	6812      	ldr	r2, [r2, #0]
 8004254:	68d2      	ldr	r2, [r2, #12]
 8004256:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800425a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	6812      	ldr	r2, [r2, #0]
 8004264:	6952      	ldr	r2, [r2, #20]
 8004266:	f022 0201 	bic.w	r2, r2, #1
 800426a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	6812      	ldr	r2, [r2, #0]
 8004274:	6952      	ldr	r2, [r2, #20]
 8004276:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800427a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2220      	movs	r2, #32
 8004280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	6812      	ldr	r2, [r2, #0]
 8004292:	68d2      	ldr	r2, [r2, #12]
 8004294:	f022 0210 	bic.w	r2, r2, #16
 8004298:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800429e:	4618      	mov	r0, r3
 80042a0:	f7fd fd61 	bl	8001d66 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	4619      	mov	r1, r3
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 f866 	bl	8004386 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80042ba:	e052      	b.n	8004362 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	823b      	strh	r3, [r7, #16]
      if (  (huart->RxXferCount > 0U)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d048      	beq.n	8004366 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80042d4:	8a3b      	ldrh	r3, [r7, #16]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d045      	beq.n	8004366 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	6812      	ldr	r2, [r2, #0]
 80042e2:	68d2      	ldr	r2, [r2, #12]
 80042e4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80042e8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	6812      	ldr	r2, [r2, #0]
 80042f2:	6952      	ldr	r2, [r2, #20]
 80042f4:	f022 0201 	bic.w	r2, r2, #1
 80042f8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2220      	movs	r2, #32
 80042fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	6812      	ldr	r2, [r2, #0]
 8004310:	68d2      	ldr	r2, [r2, #12]
 8004312:	f022 0210 	bic.w	r2, r2, #16
 8004316:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004318:	8a3b      	ldrh	r3, [r7, #16]
 800431a:	4619      	mov	r1, r3
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 f832 	bl	8004386 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004322:	e020      	b.n	8004366 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004326:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800432a:	2b00      	cmp	r3, #0
 800432c:	d008      	beq.n	8004340 <HAL_UART_IRQHandler+0x324>
 800432e:	6a3b      	ldr	r3, [r7, #32]
 8004330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004334:	2b00      	cmp	r3, #0
 8004336:	d003      	beq.n	8004340 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 f8c5 	bl	80044c8 <UART_Transmit_IT>
    return;
 800433e:	e013      	b.n	8004368 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004346:	2b00      	cmp	r3, #0
 8004348:	d00e      	beq.n	8004368 <HAL_UART_IRQHandler+0x34c>
 800434a:	6a3b      	ldr	r3, [r7, #32]
 800434c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004350:	2b00      	cmp	r3, #0
 8004352:	d009      	beq.n	8004368 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 f905 	bl	8004564 <UART_EndTransmit_IT>
    return;
 800435a:	bf00      	nop
 800435c:	e004      	b.n	8004368 <HAL_UART_IRQHandler+0x34c>
    return;
 800435e:	bf00      	nop
 8004360:	e002      	b.n	8004368 <HAL_UART_IRQHandler+0x34c>
      return;
 8004362:	bf00      	nop
 8004364:	e000      	b.n	8004368 <HAL_UART_IRQHandler+0x34c>
      return;
 8004366:	bf00      	nop
  }
}
 8004368:	3728      	adds	r7, #40	; 0x28
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	080044a1 	.word	0x080044a1

08004374 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	bc80      	pop	{r7}
 8004384:	4770      	bx	lr

08004386 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
 800438e:	460b      	mov	r3, r1
 8004390:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004392:	bf00      	nop
 8004394:	370c      	adds	r7, #12
 8004396:	46bd      	mov	sp, r7
 8004398:	bc80      	pop	{r7}
 800439a:	4770      	bx	lr

0800439c <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80043a4:	2300      	movs	r3, #0
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	2300      	movs	r3, #0
 80043aa:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	b2da      	uxtb	r2, r3
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	4313      	orrs	r3, r2
 80043ca:	b2db      	uxtb	r3, r3
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3714      	adds	r7, #20
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bc80      	pop	{r7}
 80043d4:	4770      	bx	lr

080043d6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80043d6:	b480      	push	{r7}
 80043d8:	b085      	sub	sp, #20
 80043da:	af00      	add	r7, sp, #0
 80043dc:	60f8      	str	r0, [r7, #12]
 80043de:	60b9      	str	r1, [r7, #8]
 80043e0:	4613      	mov	r3, r2
 80043e2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	68ba      	ldr	r2, [r7, #8]
 80043e8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	88fa      	ldrh	r2, [r7, #6]
 80043ee:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	88fa      	ldrh	r2, [r7, #6]
 80043f4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2222      	movs	r2, #34	; 0x22
 8004400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68fa      	ldr	r2, [r7, #12]
 8004412:	6812      	ldr	r2, [r2, #0]
 8004414:	68d2      	ldr	r2, [r2, #12]
 8004416:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800441a:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	6812      	ldr	r2, [r2, #0]
 8004424:	6952      	ldr	r2, [r2, #20]
 8004426:	f042 0201 	orr.w	r2, r2, #1
 800442a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	6812      	ldr	r2, [r2, #0]
 8004434:	68d2      	ldr	r2, [r2, #12]
 8004436:	f042 0220 	orr.w	r2, r2, #32
 800443a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	3714      	adds	r7, #20
 8004442:	46bd      	mov	sp, r7
 8004444:	bc80      	pop	{r7}
 8004446:	4770      	bx	lr

08004448 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	6812      	ldr	r2, [r2, #0]
 8004458:	68d2      	ldr	r2, [r2, #12]
 800445a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800445e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	6812      	ldr	r2, [r2, #0]
 8004468:	6952      	ldr	r2, [r2, #20]
 800446a:	f022 0201 	bic.w	r2, r2, #1
 800446e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004474:	2b01      	cmp	r3, #1
 8004476:	d107      	bne.n	8004488 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	6812      	ldr	r2, [r2, #0]
 8004480:	68d2      	ldr	r2, [r2, #12]
 8004482:	f022 0210 	bic.w	r2, r2, #16
 8004486:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2220      	movs	r2, #32
 800448c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004496:	bf00      	nop
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	bc80      	pop	{r7}
 800449e:	4770      	bx	lr

080044a0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2200      	movs	r2, #0
 80044b2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f7ff ff5a 	bl	8004374 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044c0:	bf00      	nop
 80044c2:	3710      	adds	r7, #16
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b085      	sub	sp, #20
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b21      	cmp	r3, #33	; 0x21
 80044da:	d13d      	bne.n	8004558 <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044e4:	d113      	bne.n	800450e <UART_Transmit_IT+0x46>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d10f      	bne.n	800450e <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a1b      	ldr	r3, [r3, #32]
 80044f2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	8812      	ldrh	r2, [r2, #0]
 80044fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004500:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a1b      	ldr	r3, [r3, #32]
 8004506:	1c9a      	adds	r2, r3, #2
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	621a      	str	r2, [r3, #32]
 800450c:	e008      	b.n	8004520 <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	1c58      	adds	r0, r3, #1
 8004518:	6879      	ldr	r1, [r7, #4]
 800451a:	6208      	str	r0, [r1, #32]
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004524:	b29b      	uxth	r3, r3
 8004526:	3b01      	subs	r3, #1
 8004528:	b29b      	uxth	r3, r3
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	4619      	mov	r1, r3
 800452e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10f      	bne.n	8004554 <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	6812      	ldr	r2, [r2, #0]
 800453c:	68d2      	ldr	r2, [r2, #12]
 800453e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004542:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	6812      	ldr	r2, [r2, #0]
 800454c:	68d2      	ldr	r2, [r2, #12]
 800454e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004552:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004554:	2300      	movs	r3, #0
 8004556:	e000      	b.n	800455a <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 8004558:	2302      	movs	r3, #2
  }
}
 800455a:	4618      	mov	r0, r3
 800455c:	3714      	adds	r7, #20
 800455e:	46bd      	mov	sp, r7
 8004560:	bc80      	pop	{r7}
 8004562:	4770      	bx	lr

08004564 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	6812      	ldr	r2, [r2, #0]
 8004574:	68d2      	ldr	r2, [r2, #12]
 8004576:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800457a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2220      	movs	r2, #32
 8004580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f001 fc37 	bl	8005df8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800458a:	2300      	movs	r3, #0
}
 800458c:	4618      	mov	r0, r3
 800458e:	3708      	adds	r7, #8
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	2b22      	cmp	r3, #34	; 0x22
 80045a6:	f040 8099 	bne.w	80046dc <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045b2:	d117      	bne.n	80045e4 <UART_Receive_IT+0x50>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	691b      	ldr	r3, [r3, #16]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d113      	bne.n	80045e4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80045bc:	2300      	movs	r3, #0
 80045be:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c4:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045dc:	1c9a      	adds	r2, r3, #2
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	629a      	str	r2, [r3, #40]	; 0x28
 80045e2:	e026      	b.n	8004632 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e8:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80045ea:	2300      	movs	r3, #0
 80045ec:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045f6:	d007      	beq.n	8004608 <UART_Receive_IT+0x74>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d10a      	bne.n	8004616 <UART_Receive_IT+0x82>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	691b      	ldr	r3, [r3, #16]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d106      	bne.n	8004616 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	b2da      	uxtb	r2, r3
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	701a      	strb	r2, [r3, #0]
 8004614:	e008      	b.n	8004628 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	b2db      	uxtb	r3, r3
 800461e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004622:	b2da      	uxtb	r2, r3
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004636:	b29b      	uxth	r3, r3
 8004638:	3b01      	subs	r3, #1
 800463a:	b29b      	uxth	r3, r3
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	4619      	mov	r1, r3
 8004640:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004642:	2b00      	cmp	r3, #0
 8004644:	d148      	bne.n	80046d8 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	6812      	ldr	r2, [r2, #0]
 800464e:	68d2      	ldr	r2, [r2, #12]
 8004650:	f022 0220 	bic.w	r2, r2, #32
 8004654:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	6812      	ldr	r2, [r2, #0]
 800465e:	68d2      	ldr	r2, [r2, #12]
 8004660:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004664:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	6812      	ldr	r2, [r2, #0]
 800466e:	6952      	ldr	r2, [r2, #20]
 8004670:	f022 0201 	bic.w	r2, r2, #1
 8004674:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2220      	movs	r2, #32
 800467a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004682:	2b01      	cmp	r3, #1
 8004684:	d123      	bne.n	80046ce <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	68d2      	ldr	r2, [r2, #12]
 8004696:	f022 0210 	bic.w	r2, r2, #16
 800469a:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0310 	and.w	r3, r3, #16
 80046a6:	2b10      	cmp	r3, #16
 80046a8:	d10a      	bne.n	80046c0 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046aa:	2300      	movs	r3, #0
 80046ac:	60fb      	str	r3, [r7, #12]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	60fb      	str	r3, [r7, #12]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	60fb      	str	r3, [r7, #12]
 80046be:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80046c4:	4619      	mov	r1, r3
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f7ff fe5d 	bl	8004386 <HAL_UARTEx_RxEventCallback>
 80046cc:	e002      	b.n	80046d4 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f001 fbd0 	bl	8005e74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80046d4:	2300      	movs	r3, #0
 80046d6:	e002      	b.n	80046de <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80046d8:	2300      	movs	r3, #0
 80046da:	e000      	b.n	80046de <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80046dc:	2302      	movs	r3, #2
  }
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3718      	adds	r7, #24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
	...

080046e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046e8:	b590      	push	{r4, r7, lr}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	6812      	ldr	r2, [r2, #0]
 80046f8:	6912      	ldr	r2, [r2, #16]
 80046fa:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	68d2      	ldr	r2, [r2, #12]
 8004702:	430a      	orrs	r2, r1
 8004704:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	689a      	ldr	r2, [r3, #8]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	431a      	orrs	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	695b      	ldr	r3, [r3, #20]
 8004714:	4313      	orrs	r3, r2
 8004716:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004726:	f023 030c 	bic.w	r3, r3, #12
 800472a:	68b9      	ldr	r1, [r7, #8]
 800472c:	430b      	orrs	r3, r1
 800472e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6812      	ldr	r2, [r2, #0]
 8004738:	6952      	ldr	r2, [r2, #20]
 800473a:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	6992      	ldr	r2, [r2, #24]
 8004742:	430a      	orrs	r2, r1
 8004744:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a2c      	ldr	r2, [pc, #176]	; (80047fc <UART_SetConfig+0x114>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d103      	bne.n	8004758 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004750:	f7fe f936 	bl	80029c0 <HAL_RCC_GetPCLK2Freq>
 8004754:	60f8      	str	r0, [r7, #12]
 8004756:	e002      	b.n	800475e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004758:	f7fe f91e 	bl	8002998 <HAL_RCC_GetPCLK1Freq>
 800475c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6819      	ldr	r1, [r3, #0]
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	4613      	mov	r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	4413      	add	r3, r2
 800476a:	009a      	lsls	r2, r3, #2
 800476c:	441a      	add	r2, r3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	fbb2 f3f3 	udiv	r3, r2, r3
 8004778:	4a21      	ldr	r2, [pc, #132]	; (8004800 <UART_SetConfig+0x118>)
 800477a:	fba2 2303 	umull	r2, r3, r2, r3
 800477e:	095b      	lsrs	r3, r3, #5
 8004780:	0118      	lsls	r0, r3, #4
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	4613      	mov	r3, r2
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	4413      	add	r3, r2
 800478a:	009a      	lsls	r2, r3, #2
 800478c:	441a      	add	r2, r3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	fbb2 f2f3 	udiv	r2, r2, r3
 8004798:	4b19      	ldr	r3, [pc, #100]	; (8004800 <UART_SetConfig+0x118>)
 800479a:	fba3 4302 	umull	r4, r3, r3, r2
 800479e:	095b      	lsrs	r3, r3, #5
 80047a0:	2464      	movs	r4, #100	; 0x64
 80047a2:	fb04 f303 	mul.w	r3, r4, r3
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	011b      	lsls	r3, r3, #4
 80047aa:	3332      	adds	r3, #50	; 0x32
 80047ac:	4a14      	ldr	r2, [pc, #80]	; (8004800 <UART_SetConfig+0x118>)
 80047ae:	fba2 2303 	umull	r2, r3, r2, r3
 80047b2:	095b      	lsrs	r3, r3, #5
 80047b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047b8:	4418      	add	r0, r3
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	4613      	mov	r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	4413      	add	r3, r2
 80047c2:	009a      	lsls	r2, r3, #2
 80047c4:	441a      	add	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80047d0:	4b0b      	ldr	r3, [pc, #44]	; (8004800 <UART_SetConfig+0x118>)
 80047d2:	fba3 4302 	umull	r4, r3, r3, r2
 80047d6:	095b      	lsrs	r3, r3, #5
 80047d8:	2464      	movs	r4, #100	; 0x64
 80047da:	fb04 f303 	mul.w	r3, r4, r3
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	011b      	lsls	r3, r3, #4
 80047e2:	3332      	adds	r3, #50	; 0x32
 80047e4:	4a06      	ldr	r2, [pc, #24]	; (8004800 <UART_SetConfig+0x118>)
 80047e6:	fba2 2303 	umull	r2, r3, r2, r3
 80047ea:	095b      	lsrs	r3, r3, #5
 80047ec:	f003 030f 	and.w	r3, r3, #15
 80047f0:	4403      	add	r3, r0
 80047f2:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 80047f4:	bf00      	nop
 80047f6:	3714      	adds	r7, #20
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd90      	pop	{r4, r7, pc}
 80047fc:	40013800 	.word	0x40013800
 8004800:	51eb851f 	.word	0x51eb851f

08004804 <RingAdd>:




void RingAdd(modbusRingBuffer_t *xRingBuffer, uint8_t u8Val)
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	460b      	mov	r3, r1
 800480e:	70fb      	strb	r3, [r7, #3]

	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004816:	4619      	mov	r1, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	78fa      	ldrb	r2, [r7, #3]
 800481c:	545a      	strb	r2, [r3, r1]
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004824:	3301      	adds	r3, #1
 8004826:	425a      	negs	r2, r3
 8004828:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800482c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004830:	bf58      	it	pl
 8004832:	4253      	negpl	r3, r2
 8004834:	b2da      	uxtb	r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
	if (xRingBuffer->u8available == MAX_BUFFER)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8004842:	2b80      	cmp	r3, #128	; 0x80
 8004844:	d10f      	bne.n	8004866 <RingAdd+0x62>
	{
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800484c:	3301      	adds	r3, #1
 800484e:	425a      	negs	r2, r3
 8004850:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004854:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004858:	bf58      	it	pl
 800485a:	4253      	negpl	r3, r2
 800485c:	b2da      	uxtb	r2, r3
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	else
	{
		xRingBuffer->u8available++;
	}

}
 8004864:	e007      	b.n	8004876 <RingAdd+0x72>
		xRingBuffer->u8available++;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800486c:	3301      	adds	r3, #1
 800486e:	b2da      	uxtb	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
}
 8004876:	bf00      	nop
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	bc80      	pop	{r7}
 800487e:	4770      	bx	lr

08004880 <RingGetAllBytes>:

uint8_t RingGetAllBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8004890:	461a      	mov	r2, r3
 8004892:	6839      	ldr	r1, [r7, #0]
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f000 f805 	bl	80048a4 <RingGetNBytes>
 800489a:	4603      	mov	r3, r0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3708      	adds	r7, #8
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <RingGetNBytes>:

uint8_t RingGetNBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer, uint8_t uNumber)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b087      	sub	sp, #28
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	4613      	mov	r3, r2
 80048b0:	71fb      	strb	r3, [r7, #7]
	uint8_t uCounter;
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d002      	beq.n	80048c2 <RingGetNBytes+0x1e>
 80048bc:	79fb      	ldrb	r3, [r7, #7]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d101      	bne.n	80048c6 <RingGetNBytes+0x22>
 80048c2:	2300      	movs	r3, #0
 80048c4:	e037      	b.n	8004936 <RingGetNBytes+0x92>
	if(uNumber > MAX_BUFFER) return 0;
 80048c6:	79fb      	ldrb	r3, [r7, #7]
 80048c8:	2b80      	cmp	r3, #128	; 0x80
 80048ca:	d901      	bls.n	80048d0 <RingGetNBytes+0x2c>
 80048cc:	2300      	movs	r3, #0
 80048ce:	e032      	b.n	8004936 <RingGetNBytes+0x92>

	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 80048d0:	2300      	movs	r3, #0
 80048d2:	75fb      	strb	r3, [r7, #23]
 80048d4:	e01b      	b.n	800490e <RingGetNBytes+0x6a>
	{
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 80048d6:	7dfb      	ldrb	r3, [r7, #23]
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	4413      	add	r3, r2
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	f892 2080 	ldrb.w	r2, [r2, #128]	; 0x80
 80048e2:	4611      	mov	r1, r2
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	5c52      	ldrb	r2, [r2, r1]
 80048e8:	701a      	strb	r2, [r3, #0]
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80048f0:	3301      	adds	r3, #1
 80048f2:	425a      	negs	r2, r3
 80048f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048f8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80048fc:	bf58      	it	pl
 80048fe:	4253      	negpl	r3, r2
 8004900:	b2da      	uxtb	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 8004908:	7dfb      	ldrb	r3, [r7, #23]
 800490a:	3301      	adds	r3, #1
 800490c:	75fb      	strb	r3, [r7, #23]
 800490e:	7dfa      	ldrb	r2, [r7, #23]
 8004910:	79fb      	ldrb	r3, [r7, #7]
 8004912:	429a      	cmp	r2, r3
 8004914:	d205      	bcs.n	8004922 <RingGetNBytes+0x7e>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800491c:	7dfa      	ldrb	r2, [r7, #23]
 800491e:	429a      	cmp	r2, r3
 8004920:	d3d9      	bcc.n	80048d6 <RingGetNBytes+0x32>
	}
	xRingBuffer->u8available = xRingBuffer->u8available - uCounter;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8004928:	7dfb      	ldrb	r3, [r7, #23]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	b2da      	uxtb	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82

	return uCounter;
 8004934:	7dfb      	ldrb	r3, [r7, #23]
}
 8004936:	4618      	mov	r0, r3
 8004938:	371c      	adds	r7, #28
 800493a:	46bd      	mov	sp, r7
 800493c:	bc80      	pop	{r7}
 800493e:	4770      	bx	lr

08004940 <RingCountBytes>:

uint8_t RingCountBytes(modbusRingBuffer_t *xRingBuffer)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
return xRingBuffer->u8available;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
}
 800494e:	4618      	mov	r0, r3
 8004950:	370c      	adds	r7, #12
 8004952:	46bd      	mov	sp, r7
 8004954:	bc80      	pop	{r7}
 8004956:	4770      	bx	lr

08004958 <RingClear>:

void RingClear(modbusRingBuffer_t *xRingBuffer)
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
xRingBuffer->u8start = 0;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
xRingBuffer->u8end = 0;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
xRingBuffer->u8available = 0;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	bc80      	pop	{r7}
 8004980:	4770      	bx	lr
	...

08004984 <ModbusInit>:
 * @param EN_Port_v port for txen RS-485
 * @param EN_Pin_v pin for txen RS-485 (NULL means RS232C mode)
 * @ingroup setup
 */
void ModbusInit(modbusHandler_t * modH)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af02      	add	r7, sp, #8
 800498a:	6078      	str	r0, [r7, #4]

  if (numberHandlers < MAX_M_HANDLERS)
 800498c:	4b43      	ldr	r3, [pc, #268]	; (8004a9c <ModbusInit+0x118>)
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d87f      	bhi.n	8004a94 <ModbusInit+0x110>
  {

	  //Initialize the ring buffer

	  RingClear(&modH->xBufferRX);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	33c8      	adds	r3, #200	; 0xc8
 8004998:	4618      	mov	r0, r3
 800499a:	f7ff ffdd 	bl	8004958 <RingClear>

	  if(modH->uiModbusType == SLAVE_RTU)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	781b      	ldrb	r3, [r3, #0]
 80049a2:	2b03      	cmp	r3, #3
 80049a4:	d109      	bne.n	80049ba <ModbusInit+0x36>
	  {
		  //Create Modbus task slave
	  	  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
 80049a6:	4a3e      	ldr	r2, [pc, #248]	; (8004aa0 <ModbusInit+0x11c>)
 80049a8:	6879      	ldr	r1, [r7, #4]
 80049aa:	483e      	ldr	r0, [pc, #248]	; (8004aa4 <ModbusInit+0x120>)
 80049ac:	f001 fb28 	bl	8006000 <osThreadNew>
 80049b0:	4602      	mov	r2, r0
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 80049b8:	e034      	b.n	8004a24 <ModbusInit+0xa0>
	  }
	  else if (modH->uiModbusType == MASTER_RTU)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	781b      	ldrb	r3, [r3, #0]
 80049be:	2b04      	cmp	r3, #4
 80049c0:	d12f      	bne.n	8004a22 <ModbusInit+0x9e>
	  {
		  //Create Modbus task Master  and Queue for telegrams
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 80049c2:	4a39      	ldr	r2, [pc, #228]	; (8004aa8 <ModbusInit+0x124>)
 80049c4:	6879      	ldr	r1, [r7, #4]
 80049c6:	4839      	ldr	r0, [pc, #228]	; (8004aac <ModbusInit+0x128>)
 80049c8:	f001 fb1a 	bl	8006000 <osThreadNew>
 80049cc:	4602      	mov	r2, r0
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
				  	  	modH->u16timeOut ,     		// The timer period in ticks.
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	; 0xa2
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 80049da:	4619      	mov	r1, r3
						pdFALSE,         // The timers will auto-reload themselves when they expire.
						( void * )modH->xTimerTimeout,     // Assign each timer a unique id equal to its array index.
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 80049e2:	4b33      	ldr	r3, [pc, #204]	; (8004ab0 <ModbusInit+0x12c>)
 80049e4:	9300      	str	r3, [sp, #0]
 80049e6:	4613      	mov	r3, r2
 80049e8:	2200      	movs	r2, #0
 80049ea:	4832      	ldr	r0, [pc, #200]	; (8004ab4 <ModbusInit+0x130>)
 80049ec:	f004 fa74 	bl	8008ed8 <xTimerCreate>
 80049f0:	4602      	mov	r2, r0
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
						(TimerCallbackFunction_t) vTimerCallbackTimeout  // Each timer calls the same callback when it expires.
                  	  	);

		  if(modH->xTimerTimeout == NULL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d100      	bne.n	8004a04 <ModbusInit+0x80>
		  {
			  while(1); //error creating timer, check heap and stack size
 8004a02:	e7fe      	b.n	8004a02 <ModbusInit+0x7e>
		  }


		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 8004a04:	4a2c      	ldr	r2, [pc, #176]	; (8004ab8 <ModbusInit+0x134>)
 8004a06:	2110      	movs	r1, #16
 8004a08:	2002      	movs	r0, #2
 8004a0a:	f001 fc6f 	bl	80062ec <osMessageQueueNew>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

		  if(modH->QueueTelegramHandle == NULL)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d101      	bne.n	8004a24 <ModbusInit+0xa0>
		  {
			  while(1); //error creating queue for telegrams, check heap and stack size
 8004a20:	e7fe      	b.n	8004a20 <ModbusInit+0x9c>
		  }

	  }
	  else
	  {
		  while(1); //Error Modbus type not supported choose a valid Type
 8004a22:	e7fe      	b.n	8004a22 <ModbusInit+0x9e>
	  }

	  if  (modH->myTaskModbusAHandle == NULL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d100      	bne.n	8004a30 <ModbusInit+0xac>
	  {
		  while(1); //Error creating modbus task, check heap and stack size
 8004a2e:	e7fe      	b.n	8004a2e <ModbusInit+0xaa>


	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
		  	  	  	  	  	  	  	5 ,     // The timer period in ticks.
                                    pdFALSE,         // The timers will auto-reload themselves when they expire.
									( void * )modH->xTimerT35,     // Assign each timer a unique id equal to its array index.
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
 8004a36:	4b21      	ldr	r3, [pc, #132]	; (8004abc <ModbusInit+0x138>)
 8004a38:	9300      	str	r3, [sp, #0]
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	2105      	movs	r1, #5
 8004a40:	481f      	ldr	r0, [pc, #124]	; (8004ac0 <ModbusInit+0x13c>)
 8004a42:	f004 fa49 	bl	8008ed8 <xTimerCreate>
 8004a46:	4602      	mov	r2, r0
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
                                    (TimerCallbackFunction_t) vTimerCallbackT35     // Each timer calls the same callback when it expires.
                                    );
	  if (modH->xTimerT35 == NULL)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d100      	bne.n	8004a5a <ModbusInit+0xd6>
	  {
		  while(1); //Error creating the timer, check heap and stack size
 8004a58:	e7fe      	b.n	8004a58 <ModbusInit+0xd4>
	  }


	  modH->ModBusSphrHandle = osSemaphoreNew(1, 1, &ModBusSphr_attributes);
 8004a5a:	4a1a      	ldr	r2, [pc, #104]	; (8004ac4 <ModbusInit+0x140>)
 8004a5c:	2101      	movs	r1, #1
 8004a5e:	2001      	movs	r0, #1
 8004a60:	f001 fba6 	bl	80061b0 <osSemaphoreNew>
 8004a64:	4602      	mov	r2, r0
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

	  if(modH->ModBusSphrHandle == NULL)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d100      	bne.n	8004a78 <ModbusInit+0xf4>
	  {
		  while(1); //Error creating the semaphore, check heap and stack size
 8004a76:	e7fe      	b.n	8004a76 <ModbusInit+0xf2>
	  }

	  mHandlers[numberHandlers] = modH;
 8004a78:	4b08      	ldr	r3, [pc, #32]	; (8004a9c <ModbusInit+0x118>)
 8004a7a:	781b      	ldrb	r3, [r3, #0]
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	4a12      	ldr	r2, [pc, #72]	; (8004ac8 <ModbusInit+0x144>)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	  numberHandlers++;
 8004a86:	4b05      	ldr	r3, [pc, #20]	; (8004a9c <ModbusInit+0x118>)
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	b2da      	uxtb	r2, r3
 8004a8e:	4b03      	ldr	r3, [pc, #12]	; (8004a9c <ModbusInit+0x118>)
 8004a90:	701a      	strb	r2, [r3, #0]
  else
  {
	  while(1); //error no more Modbus handlers supported
  }

}
 8004a92:	e000      	b.n	8004a96 <ModbusInit+0x112>
	  while(1); //error no more Modbus handlers supported
 8004a94:	e7fe      	b.n	8004a94 <ModbusInit+0x110>
}
 8004a96:	3708      	adds	r7, #8
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	2000002c 	.word	0x2000002c
 8004aa0:	08009704 	.word	0x08009704
 8004aa4:	08004c41 	.word	0x08004c41
 8004aa8:	08009728 	.word	0x08009728
 8004aac:	080050b5 	.word	0x080050b5
 8004ab0:	08004be9 	.word	0x08004be9
 8004ab4:	08009658 	.word	0x08009658
 8004ab8:	080096ec 	.word	0x080096ec
 8004abc:	08004b69 	.word	0x08004b69
 8004ac0:	08009668 	.word	0x08009668
 8004ac4:	0800974c 	.word	0x0800974c
 8004ac8:	20001938 	.word	0x20001938

08004acc <ModbusStart>:
 * ModbusRtu's own begin() functions.)
 *
 * @ingroup setup
 */
void ModbusStart(modbusHandler_t * modH)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]

	if (modH->EN_Port != NULL )
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d007      	beq.n	8004aec <ModbusStart+0x20>
    {
        // return RS485 transceiver to transmit mode
    	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68d8      	ldr	r0, [r3, #12]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	8a1b      	ldrh	r3, [r3, #16]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	f7fd fb4e 	bl	8002188 <HAL_GPIO_WritePin>
    }

    if (modH->uiModbusType == SLAVE_RTU &&  modH->au16regs == NULL )
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	781b      	ldrb	r3, [r3, #0]
 8004af0:	2b03      	cmp	r3, #3
 8004af2:	d105      	bne.n	8004b00 <ModbusStart+0x34>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d100      	bne.n	8004b00 <ModbusStart+0x34>
    {
    	while(1); //ERROR define the DATA pointer shared through Modbus
 8004afe:	e7fe      	b.n	8004afe <ModbusStart+0x32>
    }

    //check that port is initialized
    while (HAL_UART_GetState(modH->port) != HAL_UART_STATE_READY)
 8004b00:	bf00      	nop
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	4618      	mov	r0, r3
 8004b08:	f7ff fc48 	bl	800439c <HAL_UART_GetState>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b20      	cmp	r3, #32
 8004b10:	d1f7      	bne.n	8004b02 <ModbusStart+0x36>
    {
    }
    // Receive data from serial port for Modbus using interrupt
    if(HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1) != HAL_OK)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6858      	ldr	r0, [r3, #4]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	33b2      	adds	r3, #178	; 0xb2
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	f7ff fa4d 	bl	8003fbc <HAL_UART_Receive_IT>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d000      	beq.n	8004b2a <ModbusStart+0x5e>
    {
        while(1)
 8004b28:	e7fe      	b.n	8004b28 <ModbusStart+0x5c>
        {
        }
    }

    modH->u8lastRec = modH->u8BufferSize = 0;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 2093 	ldrb.w	r2, [r3, #147]	; 0x93
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	; 0xa0
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f8b3 209e 	ldrh.w	r2, [r3, #158]	; 0x9e
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
#if ENABLE_USB_CDC ==1
    modH->u8TypeHW = USART_HW;
#endif
}
 8004b5e:	bf00      	nop
 8004b60:	3708      	adds	r7, #8
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
	...

08004b68 <vTimerCallbackT35>:
}
#endif


void vTimerCallbackT35(TimerHandle_t *pxTimer)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b086      	sub	sp, #24
 8004b6c:	af02      	add	r7, sp, #8
 8004b6e:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 8004b70:	2300      	movs	r3, #0
 8004b72:	60fb      	str	r3, [r7, #12]
 8004b74:	e02a      	b.n	8004bcc <vTimerCallbackT35+0x64>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerT35 ==  pxTimer ){
 8004b76:	4a1a      	ldr	r2, [pc, #104]	; (8004be0 <vTimerCallbackT35+0x78>)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b7e:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d11e      	bne.n	8004bc6 <vTimerCallbackT35+0x5e>
			if(mHandlers[i]->uiModbusType == MASTER_RTU)
 8004b88:	4a15      	ldr	r2, [pc, #84]	; (8004be0 <vTimerCallbackT35+0x78>)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b90:	781b      	ldrb	r3, [r3, #0]
 8004b92:	2b04      	cmp	r3, #4
 8004b94:	d10c      	bne.n	8004bb0 <vTimerCallbackT35+0x48>
			{
				xTimerStop(mHandlers[i]->xTimerTimeout,0);
 8004b96:	4a12      	ldr	r2, [pc, #72]	; (8004be0 <vTimerCallbackT35+0x78>)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b9e:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	9300      	str	r3, [sp, #0]
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	2200      	movs	r2, #0
 8004baa:	2103      	movs	r1, #3
 8004bac:	f004 f9e6 	bl	8008f7c <xTimerGenericCommand>
			}
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
 8004bb0:	4a0b      	ldr	r2, [pc, #44]	; (8004be0 <vTimerCallbackT35+0x78>)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bb8:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	2203      	movs	r2, #3
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	f003 ff83 	bl	8008acc <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	3301      	adds	r3, #1
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	4b05      	ldr	r3, [pc, #20]	; (8004be4 <vTimerCallbackT35+0x7c>)
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	461a      	mov	r2, r3
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	dcce      	bgt.n	8004b76 <vTimerCallbackT35+0xe>
		}

	}
}
 8004bd8:	bf00      	nop
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	20001938 	.word	0x20001938
 8004be4:	2000002c 	.word	0x2000002c

08004be8 <vTimerCallbackTimeout>:

void vTimerCallbackTimeout(TimerHandle_t *pxTimer)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	60fb      	str	r3, [r7, #12]
 8004bf4:	e016      	b.n	8004c24 <vTimerCallbackTimeout+0x3c>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerTimeout ==  pxTimer ){
 8004bf6:	4a10      	ldr	r2, [pc, #64]	; (8004c38 <vTimerCallbackTimeout+0x50>)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bfe:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d10a      	bne.n	8004c1e <vTimerCallbackTimeout+0x36>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, NO_REPLY, eSetValueWithOverwrite);
 8004c08:	4a0b      	ldr	r2, [pc, #44]	; (8004c38 <vTimerCallbackTimeout+0x50>)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c10:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 8004c14:	2300      	movs	r3, #0
 8004c16:	2203      	movs	r2, #3
 8004c18:	21ff      	movs	r1, #255	; 0xff
 8004c1a:	f003 ff57 	bl	8008acc <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	3301      	adds	r3, #1
 8004c22:	60fb      	str	r3, [r7, #12]
 8004c24:	4b05      	ldr	r3, [pc, #20]	; (8004c3c <vTimerCallbackTimeout+0x54>)
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	461a      	mov	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	dce2      	bgt.n	8004bf6 <vTimerCallbackTimeout+0xe>
		}

	}

}
 8004c30:	bf00      	nop
 8004c32:	3710      	adds	r7, #16
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	20001938 	.word	0x20001938
 8004c3c:	2000002c 	.word	0x2000002c

08004c40 <StartTaskModbusSlave>:


void StartTaskModbusSlave(void *argument)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	60fb      	str	r3, [r7, #12]
  int8_t i8state;

  for(;;)
  {
	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY); /* Block indefinitely until a Modbus Frame arrives */
 8004c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8004c50:	2001      	movs	r0, #1
 8004c52:	f003 fef3 	bl	8008a3c <ulTaskNotifyTake>

	  modH->i8lastError = 0;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	749a      	strb	r2, [r3, #18]
	  }


#else

	  modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	33c8      	adds	r3, #200	; 0xc8
 8004c60:	4618      	mov	r0, r3
 8004c62:	f7ff fe6d 	bl	8004940 <RingCountBytes>
 8004c66:	4603      	mov	r3, r0
 8004c68:	461a      	mov	r2, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	  if (modH->EN_Port != NULL )
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d007      	beq.n	8004c88 <StartTaskModbusSlave+0x48>
	  {
	   	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET); // is this required?
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	68d8      	ldr	r0, [r3, #12]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	8a1b      	ldrh	r3, [r3, #16]
 8004c80:	2200      	movs	r2, #0
 8004c82:	4619      	mov	r1, r3
 8004c84:	f7fd fa80 	bl	8002188 <HAL_GPIO_WritePin>
	  }
 	  i8state = getRxBuffer(modH);
 8004c88:	68f8      	ldr	r0, [r7, #12]
 8004c8a:	f000 fbdd 	bl	8005448 <getRxBuffer>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	72fb      	strb	r3, [r7, #11]

#endif


	  if (i8state < 7){
 8004c92:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8004c96:	2b06      	cmp	r3, #6
 8004c98:	dc0b      	bgt.n	8004cb2 <StartTaskModbusSlave+0x72>
		  //The size of the frame is invalid
		  modH->i8lastError = ERR_BAD_SIZE;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	22fa      	movs	r2, #250	; 0xfa
 8004c9e:	749a      	strb	r2, [r3, #18]
		  modH->u16errCnt++;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
		  //RingClear(modH->xBufferRX); //this is not necessary the ring buffer is cleaned by the read operation
		  continue;
 8004cb0:	e093      	b.n	8004dda <StartTaskModbusSlave+0x19a>
	  }


		// check slave id
	  if ( modH->au8Buffer[ID] !=  modH->u8id) continue;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	7cda      	ldrb	r2, [r3, #19]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	7a1b      	ldrb	r3, [r3, #8]
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	f040 808c 	bne.w	8004dd8 <StartTaskModbusSlave+0x198>

	  // validate message: CRC, FCT, address and size
	  uint8_t u8exception = validateRequest(modH);
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f000 fc05 	bl	80054d0 <validateRequest>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	72bb      	strb	r3, [r7, #10]
	  if (u8exception > 0)
 8004cca:	7abb      	ldrb	r3, [r7, #10]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d00f      	beq.n	8004cf0 <StartTaskModbusSlave+0xb0>
	  {
		  if (u8exception != NO_REPLY)
 8004cd0:	7abb      	ldrb	r3, [r7, #10]
 8004cd2:	2bff      	cmp	r3, #255	; 0xff
 8004cd4:	d007      	beq.n	8004ce6 <StartTaskModbusSlave+0xa6>
		  {
			  buildException( u8exception, modH);
 8004cd6:	7abb      	ldrb	r3, [r7, #10]
 8004cd8:	68f9      	ldr	r1, [r7, #12]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 fd48 	bl	8005770 <buildException>
			  sendTxBuffer(modH);
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f000 fd63 	bl	80057ac <sendTxBuffer>
		  }
		  modH->i8lastError = u8exception;
 8004ce6:	f997 200a 	ldrsb.w	r2, [r7, #10]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	749a      	strb	r2, [r3, #18]
		  //return u8exception
		  continue;
 8004cee:	e074      	b.n	8004dda <StartTaskModbusSlave+0x19a>
	  }

	  //u32timeOut = millis(); TODO is this really need?
	  modH->i8lastError = 0;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	749a      	strb	r2, [r3, #18]


	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004cfc:	f04f 31ff 	mov.w	r1, #4294967295
 8004d00:	4618      	mov	r0, r3
 8004d02:	f002 fc1d 	bl	8007540 <xQueueSemaphoreTake>

	  // process message
	    switch(modH->au8Buffer[ FUNC ] )
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	7d1b      	ldrb	r3, [r3, #20]
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	2b0f      	cmp	r3, #15
 8004d0e:	d859      	bhi.n	8004dc4 <StartTaskModbusSlave+0x184>
 8004d10:	a201      	add	r2, pc, #4	; (adr r2, 8004d18 <StartTaskModbusSlave+0xd8>)
 8004d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d16:	bf00      	nop
 8004d18:	08004d59 	.word	0x08004d59
 8004d1c:	08004d59 	.word	0x08004d59
 8004d20:	08004d6b 	.word	0x08004d6b
 8004d24:	08004d6b 	.word	0x08004d6b
 8004d28:	08004d7d 	.word	0x08004d7d
 8004d2c:	08004d8f 	.word	0x08004d8f
 8004d30:	08004dc5 	.word	0x08004dc5
 8004d34:	08004dc5 	.word	0x08004dc5
 8004d38:	08004dc5 	.word	0x08004dc5
 8004d3c:	08004dc5 	.word	0x08004dc5
 8004d40:	08004dc5 	.word	0x08004dc5
 8004d44:	08004dc5 	.word	0x08004dc5
 8004d48:	08004dc5 	.word	0x08004dc5
 8004d4c:	08004dc5 	.word	0x08004dc5
 8004d50:	08004da1 	.word	0x08004da1
 8004d54:	08004db3 	.word	0x08004db3
	    {
			case MB_FC_READ_COILS:
			case MB_FC_READ_DISCRETE_INPUT:
				modH->i8state = process_FC1(modH);
 8004d58:	68f8      	ldr	r0, [r7, #12]
 8004d5a:	f000 fdb9 	bl	80058d0 <process_FC1>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	461a      	mov	r2, r3
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
				break;
 8004d68:	e02d      	b.n	8004dc6 <StartTaskModbusSlave+0x186>
			case MB_FC_READ_INPUT_REGISTER:
			case MB_FC_READ_REGISTERS :
				modH->i8state = process_FC3(modH);
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f000 fe68 	bl	8005a40 <process_FC3>
 8004d70:	4603      	mov	r3, r0
 8004d72:	461a      	mov	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
				break;
 8004d7a:	e024      	b.n	8004dc6 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_COIL:
				modH->i8state = process_FC5(modH);
 8004d7c:	68f8      	ldr	r0, [r7, #12]
 8004d7e:	f000 feca 	bl	8005b16 <process_FC5>
 8004d82:	4603      	mov	r3, r0
 8004d84:	461a      	mov	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
				break;
 8004d8c:	e01b      	b.n	8004dc6 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_REGISTER :
				modH->i8state = process_FC6(modH);
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f000 ff1b 	bl	8005bca <process_FC6>
 8004d94:	4603      	mov	r3, r0
 8004d96:	461a      	mov	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
				break;
 8004d9e:	e012      	b.n	8004dc6 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_MULTIPLE_COILS:
				modH->i8state = process_FC15(modH);
 8004da0:	68f8      	ldr	r0, [r7, #12]
 8004da2:	f000 ff44 	bl	8005c2e <process_FC15>
 8004da6:	4603      	mov	r3, r0
 8004da8:	461a      	mov	r2, r3
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
				break;
 8004db0:	e009      	b.n	8004dc6 <StartTaskModbusSlave+0x186>
			case MB_FC_WRITE_MULTIPLE_REGISTERS :
				modH->i8state = process_FC16(modH);
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	f000 ffca 	bl	8005d4c <process_FC16>
 8004db8:	4603      	mov	r3, r0
 8004dba:	461a      	mov	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
				break;
 8004dc2:	e000      	b.n	8004dc6 <StartTaskModbusSlave+0x186>
			default:
				break;
 8004dc4:	bf00      	nop
	    }

	    xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8004dcc:	2300      	movs	r3, #0
 8004dce:	2200      	movs	r2, #0
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	f002 f94b 	bl	800706c <xQueueGenericSend>
	    //return i8state;
	    continue;
 8004dd6:	e000      	b.n	8004dda <StartTaskModbusSlave+0x19a>
	  if ( modH->au8Buffer[ID] !=  modH->u8id) continue;
 8004dd8:	bf00      	nop
  {
 8004dda:	e737      	b.n	8004c4c <StartTaskModbusSlave+0xc>

08004ddc <SendQuery>:
 * @param modH  modbus handler
 * @param modbus_t  modbus telegram structure (id, fct, ...)
 * @ingroup loop
 */
int8_t SendQuery(modbusHandler_t *modH ,  modbus_t telegram )
{
 8004ddc:	b084      	sub	sp, #16
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b084      	sub	sp, #16
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
 8004de6:	f107 001c 	add.w	r0, r7, #28
 8004dea:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	uint8_t u8regsno, u8bytesno;
	uint8_t  error = 0;
 8004dee:	2300      	movs	r3, #0
 8004df0:	73bb      	strb	r3, [r7, #14]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004df8:	f04f 31ff 	mov.w	r1, #4294967295
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f002 fb9f 	bl	8007540 <xQueueSemaphoreTake>

	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	7a1b      	ldrb	r3, [r3, #8]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <SendQuery+0x32>
 8004e0a:	23ff      	movs	r3, #255	; 0xff
 8004e0c:	73bb      	strb	r3, [r7, #14]
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f993 30b3 	ldrsb.w	r3, [r3, #179]	; 0xb3
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d001      	beq.n	8004e1c <SendQuery+0x40>
 8004e18:	23fe      	movs	r3, #254	; 0xfe
 8004e1a:	73bb      	strb	r3, [r7, #14]
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 8004e1c:	7f3b      	ldrb	r3, [r7, #28]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d002      	beq.n	8004e28 <SendQuery+0x4c>
 8004e22:	7f3b      	ldrb	r3, [r7, #28]
 8004e24:	2bf7      	cmp	r3, #247	; 0xf7
 8004e26:	d901      	bls.n	8004e2c <SendQuery+0x50>
 8004e28:	23f7      	movs	r3, #247	; 0xf7
 8004e2a:	73bb      	strb	r3, [r7, #14]

	if(error)
 8004e2c:	7bbb      	ldrb	r3, [r7, #14]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d00e      	beq.n	8004e50 <SendQuery+0x74>
	{
		 modH->i8lastError = error;
 8004e32:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	749a      	strb	r2, [r3, #18]
		 xSemaphoreGive(modH->ModBusSphrHandle);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8004e40:	2300      	movs	r3, #0
 8004e42:	2200      	movs	r2, #0
 8004e44:	2100      	movs	r1, #0
 8004e46:	f002 f911 	bl	800706c <xQueueGenericSend>
		 return error;
 8004e4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004e4e:	e129      	b.n	80050a4 <SendQuery+0x2c8>
	}


	modH->au16regs = telegram.au16reg;
 8004e50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	// telegram header
	modH->au8Buffer[ ID ]         = telegram.u8id;
 8004e58:	7f3a      	ldrb	r2, [r7, #28]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	74da      	strb	r2, [r3, #19]
	modH->au8Buffer[ FUNC ]       = telegram.u8fct;
 8004e5e:	7f7a      	ldrb	r2, [r7, #29]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	751a      	strb	r2, [r3, #20]
	modH->au8Buffer[ ADD_HI ]     = highByte(telegram.u16RegAdd );
 8004e64:	8bfb      	ldrh	r3, [r7, #30]
 8004e66:	0a1b      	lsrs	r3, r3, #8
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	b2da      	uxtb	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	755a      	strb	r2, [r3, #21]
	modH->au8Buffer[ ADD_LO ]     = lowByte( telegram.u16RegAdd );
 8004e70:	8bfb      	ldrh	r3, [r7, #30]
 8004e72:	b2da      	uxtb	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	759a      	strb	r2, [r3, #22]

	switch( telegram.u8fct )
 8004e78:	7f7b      	ldrb	r3, [r7, #29]
 8004e7a:	3b01      	subs	r3, #1
 8004e7c:	2b0f      	cmp	r3, #15
 8004e7e:	f200 80fe 	bhi.w	800507e <SendQuery+0x2a2>
 8004e82:	a201      	add	r2, pc, #4	; (adr r2, 8004e88 <SendQuery+0xac>)
 8004e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e88:	08004ec9 	.word	0x08004ec9
 8004e8c:	08004ec9 	.word	0x08004ec9
 8004e90:	08004ec9 	.word	0x08004ec9
 8004e94:	08004ec9 	.word	0x08004ec9
 8004e98:	08004ee7 	.word	0x08004ee7
 8004e9c:	08004f09 	.word	0x08004f09
 8004ea0:	0800507f 	.word	0x0800507f
 8004ea4:	0800507f 	.word	0x0800507f
 8004ea8:	0800507f 	.word	0x0800507f
 8004eac:	0800507f 	.word	0x0800507f
 8004eb0:	0800507f 	.word	0x0800507f
 8004eb4:	0800507f 	.word	0x0800507f
 8004eb8:	0800507f 	.word	0x0800507f
 8004ebc:	0800507f 	.word	0x0800507f
 8004ec0:	08004f2b 	.word	0x08004f2b
 8004ec4:	08004fe9 	.word	0x08004fe9
	{
	case MB_FC_READ_COILS:
	case MB_FC_READ_DISCRETE_INPUT:
	case MB_FC_READ_REGISTERS:
	case MB_FC_READ_INPUT_REGISTER:
	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8004ec8:	8c3b      	ldrh	r3, [r7, #32]
 8004eca:	0a1b      	lsrs	r3, r3, #8
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	75da      	strb	r2, [r3, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8004ed4:	8c3b      	ldrh	r3, [r7, #32]
 8004ed6:	b2da      	uxtb	r2, r3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2206      	movs	r2, #6
 8004ee0:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 8004ee4:	e0cb      	b.n	800507e <SendQuery+0x2a2>
	case MB_FC_WRITE_COIL:
	    modH->au8Buffer[ NB_HI ]      = (( telegram.au16reg[0]> 0) ? 0xff : 0);
 8004ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee8:	881b      	ldrh	r3, [r3, #0]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <SendQuery+0x116>
 8004eee:	22ff      	movs	r2, #255	; 0xff
 8004ef0:	e000      	b.n	8004ef4 <SendQuery+0x118>
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	75da      	strb	r2, [r3, #23]
	    modH->au8Buffer[ NB_LO ]      = 0;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2206      	movs	r2, #6
 8004f02:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 8004f06:	e0ba      	b.n	800507e <SendQuery+0x2a2>
	case MB_FC_WRITE_REGISTER:
	    modH->au8Buffer[ NB_HI ]      = highByte( telegram.au16reg[0]);
 8004f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0a:	881b      	ldrh	r3, [r3, #0]
 8004f0c:	0a1b      	lsrs	r3, r3, #8
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	b2da      	uxtb	r2, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	75da      	strb	r2, [r3, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.au16reg[0]);
 8004f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f18:	881b      	ldrh	r3, [r3, #0]
 8004f1a:	b2da      	uxtb	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2206      	movs	r2, #6
 8004f24:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 8004f28:	e0a9      	b.n	800507e <SendQuery+0x2a2>
	case MB_FC_WRITE_MULTIPLE_COILS: // TODO: implement "sending coils"
	    u8regsno = telegram.u16CoilsNo / 16;
 8004f2a:	8c3b      	ldrh	r3, [r7, #32]
 8004f2c:	091b      	lsrs	r3, r3, #4
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	727b      	strb	r3, [r7, #9]
	    u8bytesno = u8regsno * 2;
 8004f32:	7a7b      	ldrb	r3, [r7, #9]
 8004f34:	005b      	lsls	r3, r3, #1
 8004f36:	73fb      	strb	r3, [r7, #15]
	    if ((telegram.u16CoilsNo % 16) != 0)
 8004f38:	8c3b      	ldrh	r3, [r7, #32]
 8004f3a:	f003 030f 	and.w	r3, r3, #15
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d005      	beq.n	8004f50 <SendQuery+0x174>
	    {
	        u8bytesno++;
 8004f44:	7bfb      	ldrb	r3, [r7, #15]
 8004f46:	3301      	adds	r3, #1
 8004f48:	73fb      	strb	r3, [r7, #15]
	        u8regsno++;
 8004f4a:	7a7b      	ldrb	r3, [r7, #9]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	727b      	strb	r3, [r7, #9]
	    }

	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8004f50:	8c3b      	ldrh	r3, [r7, #32]
 8004f52:	0a1b      	lsrs	r3, r3, #8
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	b2da      	uxtb	r2, r3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	75da      	strb	r2, [r3, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8004f5c:	8c3b      	ldrh	r3, [r7, #32]
 8004f5e:	b2da      	uxtb	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	761a      	strb	r2, [r3, #24]
	    modH->au8Buffer[ BYTE_CNT ]    = u8bytesno;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	7bfa      	ldrb	r2, [r7, #15]
 8004f68:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2207      	movs	r2, #7
 8004f6e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

	    for (uint16_t i = 0; i < u8bytesno; i++)
 8004f72:	2300      	movs	r3, #0
 8004f74:	81bb      	strh	r3, [r7, #12]
 8004f76:	e031      	b.n	8004fdc <SendQuery+0x200>
	    {
	        if(i%2)
 8004f78:	89bb      	ldrh	r3, [r7, #12]
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00f      	beq.n	8004fa4 <SendQuery+0x1c8>
	        {
	        	modH->au8Buffer[ modH->u8BufferSize ] = lowByte( telegram.au16reg[ i/2 ] );
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f8e:	89bb      	ldrh	r3, [r7, #12]
 8004f90:	085b      	lsrs	r3, r3, #1
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	005b      	lsls	r3, r3, #1
 8004f96:	4413      	add	r3, r2
 8004f98:	881b      	ldrh	r3, [r3, #0]
 8004f9a:	b2da      	uxtb	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	440b      	add	r3, r1
 8004fa0:	74da      	strb	r2, [r3, #19]
 8004fa2:	e010      	b.n	8004fc6 <SendQuery+0x1ea>
	        }
	        else
	        {
	        	modH->au8Buffer[  modH->u8BufferSize ] = highByte( telegram.au16reg[ i/2 ] );
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004faa:	4619      	mov	r1, r3
 8004fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fae:	89bb      	ldrh	r3, [r7, #12]
 8004fb0:	085b      	lsrs	r3, r3, #1
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	005b      	lsls	r3, r3, #1
 8004fb6:	4413      	add	r3, r2
 8004fb8:	881b      	ldrh	r3, [r3, #0]
 8004fba:	0a1b      	lsrs	r3, r3, #8
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	440b      	add	r3, r1
 8004fc4:	74da      	strb	r2, [r3, #19]

	        }
	        modH->u8BufferSize++;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8004fcc:	3301      	adds	r3, #1
 8004fce:	b2da      	uxtb	r2, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8004fd6:	89bb      	ldrh	r3, [r7, #12]
 8004fd8:	3301      	adds	r3, #1
 8004fda:	81bb      	strh	r3, [r7, #12]
 8004fdc:	7bfb      	ldrb	r3, [r7, #15]
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	89ba      	ldrh	r2, [r7, #12]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d3c8      	bcc.n	8004f78 <SendQuery+0x19c>
	    }
	    break;
 8004fe6:	e04a      	b.n	800507e <SendQuery+0x2a2>

	case MB_FC_WRITE_MULTIPLE_REGISTERS:
	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8004fe8:	8c3b      	ldrh	r3, [r7, #32]
 8004fea:	0a1b      	lsrs	r3, r3, #8
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	b2da      	uxtb	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	75da      	strb	r2, [r3, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8004ff4:	8c3b      	ldrh	r3, [r7, #32]
 8004ff6:	b2da      	uxtb	r2, r3
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	761a      	strb	r2, [r3, #24]
	    modH->au8Buffer[ BYTE_CNT ]    = (uint8_t) ( telegram.u16CoilsNo * 2 );
 8004ffc:	8c3b      	ldrh	r3, [r7, #32]
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	005b      	lsls	r3, r3, #1
 8005002:	b2da      	uxtb	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2207      	movs	r2, #7
 800500c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8005010:	2300      	movs	r3, #0
 8005012:	817b      	strh	r3, [r7, #10]
 8005014:	e02e      	b.n	8005074 <SendQuery+0x298>
	    {

	        modH->au8Buffer[  modH->u8BufferSize ] = highByte(  telegram.au16reg[ i ] );
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800501c:	4619      	mov	r1, r3
 800501e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005020:	897b      	ldrh	r3, [r7, #10]
 8005022:	005b      	lsls	r3, r3, #1
 8005024:	4413      	add	r3, r2
 8005026:	881b      	ldrh	r3, [r3, #0]
 8005028:	0a1b      	lsrs	r3, r3, #8
 800502a:	b29b      	uxth	r3, r3
 800502c:	b2da      	uxtb	r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	440b      	add	r3, r1
 8005032:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800503a:	3301      	adds	r3, #1
 800503c:	b2da      	uxtb	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	        modH->au8Buffer[  modH->u8BufferSize ] = lowByte( telegram.au16reg[ i ] );
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800504a:	4619      	mov	r1, r3
 800504c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800504e:	897b      	ldrh	r3, [r7, #10]
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	4413      	add	r3, r2
 8005054:	881b      	ldrh	r3, [r3, #0]
 8005056:	b2da      	uxtb	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	440b      	add	r3, r1
 800505c:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005064:	3301      	adds	r3, #1
 8005066:	b2da      	uxtb	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 800506e:	897b      	ldrh	r3, [r7, #10]
 8005070:	3301      	adds	r3, #1
 8005072:	817b      	strh	r3, [r7, #10]
 8005074:	8c3b      	ldrh	r3, [r7, #32]
 8005076:	897a      	ldrh	r2, [r7, #10]
 8005078:	429a      	cmp	r2, r3
 800507a:	d3cc      	bcc.n	8005016 <SendQuery+0x23a>
	    }
	    break;
 800507c:	bf00      	nop
	}

	xSemaphoreGive(modH->ModBusSphrHandle);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8005084:	2300      	movs	r3, #0
 8005086:	2200      	movs	r2, #0
 8005088:	2100      	movs	r1, #0
 800508a:	f001 ffef 	bl	800706c <xQueueGenericSend>

	sendTxBuffer(modH);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 fb8c 	bl	80057ac <sendTxBuffer>
	modH->i8state = COM_WAITING;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
	modH->i8lastError = 0;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	749a      	strb	r2, [r3, #18]
	return 0;
 80050a2:	2300      	movs	r3, #0


}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3710      	adds	r7, #16
 80050a8:	46bd      	mov	sp, r7
 80050aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80050ae:	b004      	add	sp, #16
 80050b0:	4770      	bx	lr
 80050b2:	bf00      	nop

080050b4 <StartTaskModbusMaster>:




void StartTaskModbusMaster(void *argument)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b08c      	sub	sp, #48	; 0x30
 80050b8:	af02      	add	r7, sp, #8
 80050ba:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	627b      	str	r3, [r7, #36]	; 0x24
  int8_t i8state;

  for(;;)
  {
	  /*Wait indefinitely for a telegram to send */
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 80050c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80050c6:	f107 010c 	add.w	r1, r7, #12
 80050ca:	f04f 32ff 	mov.w	r2, #4294967295
 80050ce:	4618      	mov	r0, r3
 80050d0:	f002 f95a 	bl	8007388 <xQueueReceive>

	  /*Format and Send query */
	  SendQuery(modH, telegram);
 80050d4:	69bb      	ldr	r3, [r7, #24]
 80050d6:	9300      	str	r3, [sp, #0]
 80050d8:	f107 030c 	add.w	r3, r7, #12
 80050dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80050de:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80050e0:	f7ff fe7c 	bl	8004ddc <SendQuery>

	  /* Block indefinitely until a Modbus Frame arrives or query timeouts*/
	  ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80050e4:	f04f 31ff 	mov.w	r1, #4294967295
 80050e8:	2001      	movs	r0, #1
 80050ea:	f003 fca7 	bl	8008a3c <ulTaskNotifyTake>
 80050ee:	6238      	str	r0, [r7, #32]
	  modH->i8lastError = 0;
 80050f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f2:	2200      	movs	r2, #0
 80050f4:	749a      	strb	r2, [r3, #18]

      if(ulNotificationValue == NO_REPLY)
 80050f6:	6a3b      	ldr	r3, [r7, #32]
 80050f8:	2bff      	cmp	r3, #255	; 0xff
 80050fa:	d118      	bne.n	800512e <StartTaskModbusMaster+0x7a>
      {
    	  modH->i8state = COM_IDLE;
 80050fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
    	  modH->i8lastError = NO_REPLY;
 8005104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005106:	22ff      	movs	r2, #255	; 0xff
 8005108:	749a      	strb	r2, [r3, #18]
    	  modH->u16errCnt++;
 800510a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510c:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8005110:	3301      	adds	r3, #1
 8005112:	b29a      	uxth	r2, r3
 8005114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005116:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800511a:	69b8      	ldr	r0, [r7, #24]
 800511c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800511e:	f993 3012 	ldrsb.w	r3, [r3, #18]
 8005122:	4619      	mov	r1, r3
 8005124:	2300      	movs	r3, #0
 8005126:	2203      	movs	r2, #3
 8005128:	f003 fcd0 	bl	8008acc <xTaskGenericNotify>
    	  continue;
 800512c:	e097      	b.n	800525e <StartTaskModbusMaster+0x1aa>
      {
    	  i8state = getRxBuffer(modH);
      }

#else
      i8state = getRxBuffer(modH);
 800512e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005130:	f000 f98a 	bl	8005448 <getRxBuffer>
 8005134:	4603      	mov	r3, r0
 8005136:	77fb      	strb	r3, [r7, #31]
#endif

	  //modH->u8lastError = i8state;

	  if (i8state < 6){
 8005138:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800513c:	2b05      	cmp	r3, #5
 800513e:	dc18      	bgt.n	8005172 <StartTaskModbusMaster+0xbe>

		  modH->i8state = COM_IDLE;
 8005140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005142:	2200      	movs	r2, #0
 8005144:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
		  modH->i8lastError = ERR_BAD_SIZE;
 8005148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514a:	22fa      	movs	r2, #250	; 0xfa
 800514c:	749a      	strb	r2, [r3, #18]
		  modH->u16errCnt++;
 800514e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005150:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8005154:	3301      	adds	r3, #1
 8005156:	b29a      	uxth	r2, r3
 8005158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515a:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800515e:	69b8      	ldr	r0, [r7, #24]
 8005160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005162:	f993 3012 	ldrsb.w	r3, [r3, #18]
 8005166:	4619      	mov	r1, r3
 8005168:	2300      	movs	r3, #0
 800516a:	2203      	movs	r2, #3
 800516c:	f003 fcae 	bl	8008acc <xTaskGenericNotify>
		  continue;
 8005170:	e075      	b.n	800525e <StartTaskModbusMaster+0x1aa>
	  }

	  xTimerStop(modH->xTimerTimeout,0); // cancel timeout timer
 8005172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005174:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 8005178:	2300      	movs	r3, #0
 800517a:	9300      	str	r3, [sp, #0]
 800517c:	2300      	movs	r3, #0
 800517e:	2200      	movs	r2, #0
 8005180:	2103      	movs	r1, #3
 8005182:	f003 fefb 	bl	8008f7c <xTimerGenericCommand>


	  // validate message: id, CRC, FCT, exception
	  int8_t u8exception = validateAnswer(modH);
 8005186:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005188:	f000 f8f0 	bl	800536c <validateAnswer>
 800518c:	4603      	mov	r3, r0
 800518e:	77bb      	strb	r3, [r7, #30]
	  if (u8exception != 0)
 8005190:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d010      	beq.n	80051ba <StartTaskModbusMaster+0x106>
	  {
		 modH->i8state = COM_IDLE;
 8005198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519a:	2200      	movs	r2, #0
 800519c:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
         modH->i8lastError = u8exception;
 80051a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a2:	7fba      	ldrb	r2, [r7, #30]
 80051a4:	749a      	strb	r2, [r3, #18]
		 xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 80051a6:	69b8      	ldr	r0, [r7, #24]
 80051a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051aa:	f993 3012 	ldrsb.w	r3, [r3, #18]
 80051ae:	4619      	mov	r1, r3
 80051b0:	2300      	movs	r3, #0
 80051b2:	2203      	movs	r2, #3
 80051b4:	f003 fc8a 	bl	8008acc <xTaskGenericNotify>
	     continue;
 80051b8:	e051      	b.n	800525e <StartTaskModbusMaster+0x1aa>
	  }



	  modH->i8lastError = u8exception;
 80051ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051bc:	7fba      	ldrb	r2, [r7, #30]
 80051be:	749a      	strb	r2, [r3, #18]

	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 80051c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80051c6:	f04f 31ff 	mov.w	r1, #4294967295
 80051ca:	4618      	mov	r0, r3
 80051cc:	f002 f9b8 	bl	8007540 <xQueueSemaphoreTake>
	  // process answer
	  switch( modH->au8Buffer[ FUNC ] )
 80051d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d2:	7d1b      	ldrb	r3, [r3, #20]
 80051d4:	3b01      	subs	r3, #1
 80051d6:	2b0f      	cmp	r3, #15
 80051d8:	d82a      	bhi.n	8005230 <StartTaskModbusMaster+0x17c>
 80051da:	a201      	add	r2, pc, #4	; (adr r2, 80051e0 <StartTaskModbusMaster+0x12c>)
 80051dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e0:	08005221 	.word	0x08005221
 80051e4:	08005221 	.word	0x08005221
 80051e8:	08005229 	.word	0x08005229
 80051ec:	08005229 	.word	0x08005229
 80051f0:	08005231 	.word	0x08005231
 80051f4:	08005231 	.word	0x08005231
 80051f8:	08005231 	.word	0x08005231
 80051fc:	08005231 	.word	0x08005231
 8005200:	08005231 	.word	0x08005231
 8005204:	08005231 	.word	0x08005231
 8005208:	08005231 	.word	0x08005231
 800520c:	08005231 	.word	0x08005231
 8005210:	08005231 	.word	0x08005231
 8005214:	08005231 	.word	0x08005231
 8005218:	08005231 	.word	0x08005231
 800521c:	08005231 	.word	0x08005231
	  {
	  case MB_FC_READ_COILS:
	  case MB_FC_READ_DISCRETE_INPUT:
	      //call get_FC1 to transfer the incoming message to au16regs buffer
	      get_FC1(modH);
 8005220:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005222:	f000 f81d 	bl	8005260 <get_FC1>
	      break;
 8005226:	e004      	b.n	8005232 <StartTaskModbusMaster+0x17e>
	  case MB_FC_READ_INPUT_REGISTER:
	  case MB_FC_READ_REGISTERS :
	      // call get_FC3 to transfer the incoming message to au16regs buffer
	      get_FC3(modH);
 8005228:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800522a:	f000 f871 	bl	8005310 <get_FC3>
	      break;
 800522e:	e000      	b.n	8005232 <StartTaskModbusMaster+0x17e>
	  case MB_FC_WRITE_MULTIPLE_COILS:
	  case MB_FC_WRITE_MULTIPLE_REGISTERS :
	      // nothing to do
	      break;
	  default:
	      break;
 8005230:	bf00      	nop
	  }
	  modH->i8state = COM_IDLE;
 8005232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005234:	2200      	movs	r2, #0
 8005236:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3

	  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 800523a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8005240:	2300      	movs	r3, #0
 8005242:	2200      	movs	r2, #0
 8005244:	2100      	movs	r1, #0
 8005246:	f001 ff11 	bl	800706c <xQueueGenericSend>
	  //return i8state;
	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800524a:	69b8      	ldr	r0, [r7, #24]
 800524c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800524e:	f993 3012 	ldrsb.w	r3, [r3, #18]
 8005252:	4619      	mov	r1, r3
 8005254:	2300      	movs	r3, #0
 8005256:	2203      	movs	r2, #3
 8005258:	f003 fc38 	bl	8008acc <xTaskGenericNotify>
	  continue;
 800525c:	bf00      	nop
  {
 800525e:	e72f      	b.n	80050c0 <StartTaskModbusMaster+0xc>

08005260 <get_FC1>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC1(modbusHandler_t *modH)
{
 8005260:	b590      	push	{r4, r7, lr}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 8005268:	2303      	movs	r3, #3
 800526a:	73bb      	strb	r3, [r7, #14]
     for (i=0; i< modH->au8Buffer[2]; i++) {
 800526c:	2300      	movs	r3, #0
 800526e:	73fb      	strb	r3, [r7, #15]
 8005270:	e045      	b.n	80052fe <get_FC1+0x9e>

        if(i%2)
 8005272:	7bfb      	ldrb	r3, [r7, #15]
 8005274:	f003 0301 	and.w	r3, r3, #1
 8005278:	b2db      	uxtb	r3, r3
 800527a:	2b00      	cmp	r3, #0
 800527c:	d01d      	beq.n	80052ba <get_FC1+0x5a>
        {
        	modH->au16regs[i/2]= word(modH->au8Buffer[i+u8byte], lowByte(modH->au16regs[i/2]));
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005284:	7bfb      	ldrb	r3, [r7, #15]
 8005286:	085b      	lsrs	r3, r3, #1
 8005288:	b2db      	uxtb	r3, r3
 800528a:	005b      	lsls	r3, r3, #1
 800528c:	18d4      	adds	r4, r2, r3
 800528e:	7bfa      	ldrb	r2, [r7, #15]
 8005290:	7bbb      	ldrb	r3, [r7, #14]
 8005292:	4413      	add	r3, r2
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	4413      	add	r3, r2
 8005298:	7cd8      	ldrb	r0, [r3, #19]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80052a0:	7bfb      	ldrb	r3, [r7, #15]
 80052a2:	085b      	lsrs	r3, r3, #1
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	005b      	lsls	r3, r3, #1
 80052a8:	4413      	add	r3, r2
 80052aa:	881b      	ldrh	r3, [r3, #0]
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	4619      	mov	r1, r3
 80052b0:	f000 fa06 	bl	80056c0 <word>
 80052b4:	4603      	mov	r3, r0
 80052b6:	8023      	strh	r3, [r4, #0]
 80052b8:	e01e      	b.n	80052f8 <get_FC1+0x98>
        }
        else
        {

        	modH->au16regs[i/2]= word(highByte(modH->au16regs[i/2]), modH->au8Buffer[i+u8byte]);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80052c0:	7bfb      	ldrb	r3, [r7, #15]
 80052c2:	085b      	lsrs	r3, r3, #1
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	005b      	lsls	r3, r3, #1
 80052c8:	18d4      	adds	r4, r2, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80052d0:	7bfb      	ldrb	r3, [r7, #15]
 80052d2:	085b      	lsrs	r3, r3, #1
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	005b      	lsls	r3, r3, #1
 80052d8:	4413      	add	r3, r2
 80052da:	881b      	ldrh	r3, [r3, #0]
 80052dc:	0a1b      	lsrs	r3, r3, #8
 80052de:	b29b      	uxth	r3, r3
 80052e0:	b2d8      	uxtb	r0, r3
 80052e2:	7bfa      	ldrb	r2, [r7, #15]
 80052e4:	7bbb      	ldrb	r3, [r7, #14]
 80052e6:	4413      	add	r3, r2
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	4413      	add	r3, r2
 80052ec:	7cdb      	ldrb	r3, [r3, #19]
 80052ee:	4619      	mov	r1, r3
 80052f0:	f000 f9e6 	bl	80056c0 <word>
 80052f4:	4603      	mov	r3, r0
 80052f6:	8023      	strh	r3, [r4, #0]
     for (i=0; i< modH->au8Buffer[2]; i++) {
 80052f8:	7bfb      	ldrb	r3, [r7, #15]
 80052fa:	3301      	adds	r3, #1
 80052fc:	73fb      	strb	r3, [r7, #15]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	7d5b      	ldrb	r3, [r3, #21]
 8005302:	7bfa      	ldrb	r2, [r7, #15]
 8005304:	429a      	cmp	r2, r3
 8005306:	d3b4      	bcc.n	8005272 <get_FC1+0x12>
        }

     }
}
 8005308:	bf00      	nop
 800530a:	3714      	adds	r7, #20
 800530c:	46bd      	mov	sp, r7
 800530e:	bd90      	pop	{r4, r7, pc}

08005310 <get_FC3>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC3(modbusHandler_t *modH)
{
 8005310:	b590      	push	{r4, r7, lr}
 8005312:	b085      	sub	sp, #20
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 8005318:	2303      	movs	r3, #3
 800531a:	73fb      	strb	r3, [r7, #15]

    for (i=0; i< modH->au8Buffer[ 2 ] /2; i++)
 800531c:	2300      	movs	r3, #0
 800531e:	73bb      	strb	r3, [r7, #14]
 8005320:	e019      	b.n	8005356 <get_FC3+0x46>
    {
    	modH->au16regs[ i ] = word(modH->au8Buffer[ u8byte ], modH->au8Buffer[ u8byte +1 ]);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005328:	7bbb      	ldrb	r3, [r7, #14]
 800532a:	005b      	lsls	r3, r3, #1
 800532c:	18d4      	adds	r4, r2, r3
 800532e:	7bfb      	ldrb	r3, [r7, #15]
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	4413      	add	r3, r2
 8005334:	7cd8      	ldrb	r0, [r3, #19]
 8005336:	7bfb      	ldrb	r3, [r7, #15]
 8005338:	3301      	adds	r3, #1
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	4413      	add	r3, r2
 800533e:	7cdb      	ldrb	r3, [r3, #19]
 8005340:	4619      	mov	r1, r3
 8005342:	f000 f9bd 	bl	80056c0 <word>
 8005346:	4603      	mov	r3, r0
 8005348:	8023      	strh	r3, [r4, #0]
        u8byte += 2;
 800534a:	7bfb      	ldrb	r3, [r7, #15]
 800534c:	3302      	adds	r3, #2
 800534e:	73fb      	strb	r3, [r7, #15]
    for (i=0; i< modH->au8Buffer[ 2 ] /2; i++)
 8005350:	7bbb      	ldrb	r3, [r7, #14]
 8005352:	3301      	adds	r3, #1
 8005354:	73bb      	strb	r3, [r7, #14]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	7d5b      	ldrb	r3, [r3, #21]
 800535a:	085b      	lsrs	r3, r3, #1
 800535c:	b2db      	uxtb	r3, r3
 800535e:	7bba      	ldrb	r2, [r7, #14]
 8005360:	429a      	cmp	r2, r3
 8005362:	d3de      	bcc.n	8005322 <get_FC3+0x12>
    }
}
 8005364:	bf00      	nop
 8005366:	3714      	adds	r7, #20
 8005368:	46bd      	mov	sp, r7
 800536a:	bd90      	pop	{r4, r7, pc}

0800536c <validateAnswer>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup buffer
 */
uint8_t validateAnswer(modbusHandler_t *modH)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
    // check message crc vs calculated crc
    uint16_t u16MsgCRC =
        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800537a:	3b02      	subs	r3, #2
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	4413      	add	r3, r2
 8005380:	7cdb      	ldrb	r3, [r3, #19]
 8005382:	021b      	lsls	r3, r3, #8
         | modH->au8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 8005384:	b21a      	sxth	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800538c:	3b01      	subs	r3, #1
 800538e:	6879      	ldr	r1, [r7, #4]
 8005390:	440b      	add	r3, r1
 8005392:	7cdb      	ldrb	r3, [r3, #19]
 8005394:	b21b      	sxth	r3, r3
 8005396:	4313      	orrs	r3, r2
 8005398:	b21b      	sxth	r3, r3
    uint16_t u16MsgCRC =
 800539a:	81bb      	strh	r3, [r7, #12]
    if ( calcCRC(modH->au8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f103 0213 	add.w	r2, r3, #19
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80053a8:	3b02      	subs	r3, #2
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	4619      	mov	r1, r3
 80053ae:	4610      	mov	r0, r2
 80053b0:	f000 f998 	bl	80056e4 <calcCRC>
 80053b4:	4603      	mov	r3, r0
 80053b6:	461a      	mov	r2, r3
 80053b8:	89bb      	ldrh	r3, [r7, #12]
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d009      	beq.n	80053d2 <validateAnswer+0x66>
    {
    	modH->u16errCnt ++;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 80053c4:	3301      	adds	r3, #1
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return ERR_BAD_CRC;
 80053ce:	23fc      	movs	r3, #252	; 0xfc
 80053d0:	e034      	b.n	800543c <validateAnswer+0xd0>
    }

    // check exception
    if ((modH->au8Buffer[ FUNC ] & 0x80) != 0)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	7d1b      	ldrb	r3, [r3, #20]
 80053d6:	b25b      	sxtb	r3, r3
 80053d8:	2b00      	cmp	r3, #0
 80053da:	da09      	bge.n	80053f0 <validateAnswer+0x84>
    {
    	modH->u16errCnt ++;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 80053e2:	3301      	adds	r3, #1
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return ERR_EXCEPTION;
 80053ec:	23fb      	movs	r3, #251	; 0xfb
 80053ee:	e025      	b.n	800543c <validateAnswer+0xd0>
    }

    // check fct code
    bool isSupported = false;
 80053f0:	2300      	movs	r3, #0
 80053f2:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 80053f4:	2300      	movs	r3, #0
 80053f6:	73bb      	strb	r3, [r7, #14]
 80053f8:	e00c      	b.n	8005414 <validateAnswer+0xa8>
    {
        if (fctsupported[i] == modH->au8Buffer[FUNC])
 80053fa:	7bbb      	ldrb	r3, [r7, #14]
 80053fc:	4a11      	ldr	r2, [pc, #68]	; (8005444 <validateAnswer+0xd8>)
 80053fe:	5cd2      	ldrb	r2, [r2, r3]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	7d1b      	ldrb	r3, [r3, #20]
 8005404:	429a      	cmp	r2, r3
 8005406:	d102      	bne.n	800540e <validateAnswer+0xa2>
        {
            isSupported = 1;
 8005408:	2301      	movs	r3, #1
 800540a:	73fb      	strb	r3, [r7, #15]
            break;
 800540c:	e005      	b.n	800541a <validateAnswer+0xae>
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800540e:	7bbb      	ldrb	r3, [r7, #14]
 8005410:	3301      	adds	r3, #1
 8005412:	73bb      	strb	r3, [r7, #14]
 8005414:	7bbb      	ldrb	r3, [r7, #14]
 8005416:	2b07      	cmp	r3, #7
 8005418:	d9ef      	bls.n	80053fa <validateAnswer+0x8e>
        }
    }
    if (!isSupported)
 800541a:	7bfb      	ldrb	r3, [r7, #15]
 800541c:	f083 0301 	eor.w	r3, r3, #1
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d009      	beq.n	800543a <validateAnswer+0xce>
    {
    	modH->u16errCnt ++;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 800542c:	3301      	adds	r3, #1
 800542e:	b29a      	uxth	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return EXC_FUNC_CODE;
 8005436:	2301      	movs	r3, #1
 8005438:	e000      	b.n	800543c <validateAnswer+0xd0>
    }

    return 0; // OK, no exception code thrown
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	3710      	adds	r7, #16
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}
 8005444:	0800975c 	.word	0x0800975c

08005448 <getRxBuffer>:
 *
 * @return buffer size if OK, ERR_BUFF_OVERFLOW if u8BufferSize >= MAX_BUFFER
 * @ingroup buffer
 */
int8_t getRxBuffer(modbusHandler_t *modH)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
    bool bBuffOverflow = false;
 8005450:	2300      	movs	r3, #0
 8005452:	73fb      	strb	r3, [r7, #15]

    if (modH->EN_Port)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d007      	beq.n	800546c <getRxBuffer+0x24>
    {
    	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	68d8      	ldr	r0, [r3, #12]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	8a1b      	ldrh	r3, [r3, #16]
 8005464:	2200      	movs	r2, #0
 8005466:	4619      	mov	r1, r3
 8005468:	f7fc fe8e 	bl	8002188 <HAL_GPIO_WritePin>
    }

    modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	33c8      	adds	r3, #200	; 0xc8
 8005470:	4618      	mov	r0, r3
 8005472:	f7ff fa65 	bl	8004940 <RingCountBytes>
 8005476:	4603      	mov	r3, r0
 8005478:	461a      	mov	r2, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    RingGetAllBytes(&modH->xBufferRX, modH->au8Buffer);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	3313      	adds	r3, #19
 800548a:	4619      	mov	r1, r3
 800548c:	4610      	mov	r0, r2
 800548e:	f7ff f9f7 	bl	8004880 <RingGetAllBytes>

    modH->u16InCnt++;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8005498:	3301      	adds	r3, #1
 800549a:	b29a      	uxth	r2, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c


    if (bBuffOverflow)
 80054a2:	7bfb      	ldrb	r3, [r7, #15]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00a      	beq.n	80054be <getRxBuffer+0x76>
    {
    	modH->u16errCnt++;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 80054ae:	3301      	adds	r3, #1
 80054b0:	b29a      	uxth	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
        return ERR_BUFF_OVERFLOW;  //using queues this will not happen
 80054b8:	f06f 0302 	mvn.w	r3, #2
 80054bc:	e003      	b.n	80054c6 <getRxBuffer+0x7e>
    }
    return modH->u8BufferSize;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80054c4:	b25b      	sxtb	r3, r3
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3710      	adds	r7, #16
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
	...

080054d0 <validateRequest>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup modH Modbus handler
 */
uint8_t validateRequest(modbusHandler_t *modH)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b084      	sub	sp, #16
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
	// check message crc vs calculated crc
	    uint16_t u16MsgCRC =
	        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80054de:	3b02      	subs	r3, #2
 80054e0:	687a      	ldr	r2, [r7, #4]
 80054e2:	4413      	add	r3, r2
 80054e4:	7cdb      	ldrb	r3, [r3, #19]
 80054e6:	021b      	lsls	r3, r3, #8
	         | modH->au8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 80054e8:	b21a      	sxth	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80054f0:	3b01      	subs	r3, #1
 80054f2:	6879      	ldr	r1, [r7, #4]
 80054f4:	440b      	add	r3, r1
 80054f6:	7cdb      	ldrb	r3, [r3, #19]
 80054f8:	b21b      	sxth	r3, r3
 80054fa:	4313      	orrs	r3, r2
 80054fc:	b21b      	sxth	r3, r3
	    uint16_t u16MsgCRC =
 80054fe:	81bb      	strh	r3, [r7, #12]
	    if ( calcCRC( modH->au8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f103 0213 	add.w	r2, r3, #19
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800550c:	3b02      	subs	r3, #2
 800550e:	b2db      	uxtb	r3, r3
 8005510:	4619      	mov	r1, r3
 8005512:	4610      	mov	r0, r2
 8005514:	f000 f8e6 	bl	80056e4 <calcCRC>
 8005518:	4603      	mov	r3, r0
 800551a:	461a      	mov	r2, r3
 800551c:	89bb      	ldrh	r3, [r7, #12]
 800551e:	4293      	cmp	r3, r2
 8005520:	d009      	beq.n	8005536 <validateRequest+0x66>
	    {
	    	modH->u16errCnt ++;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8005528:	3301      	adds	r3, #1
 800552a:	b29a      	uxth	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	        return NO_REPLY;
 8005532:	23ff      	movs	r3, #255	; 0xff
 8005534:	e0be      	b.n	80056b4 <validateRequest+0x1e4>
	    }

	    // check fct code
	    bool isSupported = false;
 8005536:	2300      	movs	r3, #0
 8005538:	73fb      	strb	r3, [r7, #15]
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800553a:	2300      	movs	r3, #0
 800553c:	73bb      	strb	r3, [r7, #14]
 800553e:	e00c      	b.n	800555a <validateRequest+0x8a>
	    {
	        if (fctsupported[i] == modH->au8Buffer[FUNC])
 8005540:	7bbb      	ldrb	r3, [r7, #14]
 8005542:	4a5e      	ldr	r2, [pc, #376]	; (80056bc <validateRequest+0x1ec>)
 8005544:	5cd2      	ldrb	r2, [r2, r3]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	7d1b      	ldrb	r3, [r3, #20]
 800554a:	429a      	cmp	r2, r3
 800554c:	d102      	bne.n	8005554 <validateRequest+0x84>
	        {
	            isSupported = 1;
 800554e:	2301      	movs	r3, #1
 8005550:	73fb      	strb	r3, [r7, #15]
	            break;
 8005552:	e005      	b.n	8005560 <validateRequest+0x90>
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8005554:	7bbb      	ldrb	r3, [r7, #14]
 8005556:	3301      	adds	r3, #1
 8005558:	73bb      	strb	r3, [r7, #14]
 800555a:	7bbb      	ldrb	r3, [r7, #14]
 800555c:	2b07      	cmp	r3, #7
 800555e:	d9ef      	bls.n	8005540 <validateRequest+0x70>
	        }
	    }
	    if (!isSupported)
 8005560:	7bfb      	ldrb	r3, [r7, #15]
 8005562:	f083 0301 	eor.w	r3, r3, #1
 8005566:	b2db      	uxtb	r3, r3
 8005568:	2b00      	cmp	r3, #0
 800556a:	d009      	beq.n	8005580 <validateRequest+0xb0>
	    {
	    	modH->u16errCnt ++;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8005572:	3301      	adds	r3, #1
 8005574:	b29a      	uxth	r2, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	        return EXC_FUNC_CODE;
 800557c:	2301      	movs	r3, #1
 800557e:	e099      	b.n	80056b4 <validateRequest+0x1e4>
	    }

	    // check start address & nb range
	    uint16_t u16regs = 0;
 8005580:	2300      	movs	r3, #0
 8005582:	817b      	strh	r3, [r7, #10]
	    //uint8_t u8regs;
	    switch ( modH->au8Buffer[ FUNC ] )
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	7d1b      	ldrb	r3, [r3, #20]
 8005588:	3b01      	subs	r3, #1
 800558a:	2b0f      	cmp	r3, #15
 800558c:	f200 8091 	bhi.w	80056b2 <validateRequest+0x1e2>
 8005590:	a201      	add	r2, pc, #4	; (adr r2, 8005598 <validateRequest+0xc8>)
 8005592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005596:	bf00      	nop
 8005598:	080055d9 	.word	0x080055d9
 800559c:	080055d9 	.word	0x080055d9
 80055a0:	08005667 	.word	0x08005667
 80055a4:	08005667 	.word	0x08005667
 80055a8:	0800561d 	.word	0x0800561d
 80055ac:	08005643 	.word	0x08005643
 80055b0:	080056b3 	.word	0x080056b3
 80055b4:	080056b3 	.word	0x080056b3
 80055b8:	080056b3 	.word	0x080056b3
 80055bc:	080056b3 	.word	0x080056b3
 80055c0:	080056b3 	.word	0x080056b3
 80055c4:	080056b3 	.word	0x080056b3
 80055c8:	080056b3 	.word	0x080056b3
 80055cc:	080056b3 	.word	0x080056b3
 80055d0:	080055d9 	.word	0x080055d9
 80055d4:	08005667 	.word	0x08005667
	    {
	    case MB_FC_READ_COILS:
	    case MB_FC_READ_DISCRETE_INPUT:
	    case MB_FC_WRITE_MULTIPLE_COILS:
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]) / 16;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	7d5a      	ldrb	r2, [r3, #21]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	7d9b      	ldrb	r3, [r3, #22]
 80055e0:	4619      	mov	r1, r3
 80055e2:	4610      	mov	r0, r2
 80055e4:	f000 f86c 	bl	80056c0 <word>
 80055e8:	4603      	mov	r3, r0
 80055ea:	091b      	lsrs	r3, r3, #4
 80055ec:	817b      	strh	r3, [r7, #10]
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]) /16;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	7dda      	ldrb	r2, [r3, #23]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	7e1b      	ldrb	r3, [r3, #24]
 80055f6:	4619      	mov	r1, r3
 80055f8:	4610      	mov	r0, r2
 80055fa:	f000 f861 	bl	80056c0 <word>
 80055fe:	4603      	mov	r3, r0
 8005600:	091b      	lsrs	r3, r3, #4
 8005602:	b29b      	uxth	r3, r3
 8005604:	b29a      	uxth	r2, r3
 8005606:	897b      	ldrh	r3, [r7, #10]
 8005608:	4413      	add	r3, r2
 800560a:	817b      	strh	r3, [r7, #10]
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 8005612:	897a      	ldrh	r2, [r7, #10]
 8005614:	429a      	cmp	r2, r3
 8005616:	d945      	bls.n	80056a4 <validateRequest+0x1d4>
 8005618:	2302      	movs	r3, #2
 800561a:	e04b      	b.n	80056b4 <validateRequest+0x1e4>
	        break;
	    case MB_FC_WRITE_COIL:
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]) / 16;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	7d5a      	ldrb	r2, [r3, #21]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	7d9b      	ldrb	r3, [r3, #22]
 8005624:	4619      	mov	r1, r3
 8005626:	4610      	mov	r0, r2
 8005628:	f000 f84a 	bl	80056c0 <word>
 800562c:	4603      	mov	r3, r0
 800562e:	091b      	lsrs	r3, r3, #4
 8005630:	817b      	strh	r3, [r7, #10]
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 8005638:	897a      	ldrh	r2, [r7, #10]
 800563a:	429a      	cmp	r2, r3
 800563c:	d934      	bls.n	80056a8 <validateRequest+0x1d8>
 800563e:	2302      	movs	r3, #2
 8005640:	e038      	b.n	80056b4 <validateRequest+0x1e4>
	        break;
	    case MB_FC_WRITE_REGISTER :
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	7d5a      	ldrb	r2, [r3, #21]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	7d9b      	ldrb	r3, [r3, #22]
 800564a:	4619      	mov	r1, r3
 800564c:	4610      	mov	r0, r2
 800564e:	f000 f837 	bl	80056c0 <word>
 8005652:	4603      	mov	r3, r0
 8005654:	817b      	strh	r3, [r7, #10]
	        if (u16regs > modH-> u16regsize) return EXC_ADDR_RANGE;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 800565c:	897a      	ldrh	r2, [r7, #10]
 800565e:	429a      	cmp	r2, r3
 8005660:	d924      	bls.n	80056ac <validateRequest+0x1dc>
 8005662:	2302      	movs	r3, #2
 8005664:	e026      	b.n	80056b4 <validateRequest+0x1e4>
	        break;
	    case MB_FC_READ_REGISTERS :
	    case MB_FC_READ_INPUT_REGISTER :
	    case MB_FC_WRITE_MULTIPLE_REGISTERS :
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	7d5a      	ldrb	r2, [r3, #21]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	7d9b      	ldrb	r3, [r3, #22]
 800566e:	4619      	mov	r1, r3
 8005670:	4610      	mov	r0, r2
 8005672:	f000 f825 	bl	80056c0 <word>
 8005676:	4603      	mov	r3, r0
 8005678:	817b      	strh	r3, [r7, #10]
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	7dda      	ldrb	r2, [r3, #23]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	7e1b      	ldrb	r3, [r3, #24]
 8005682:	4619      	mov	r1, r3
 8005684:	4610      	mov	r0, r2
 8005686:	f000 f81b 	bl	80056c0 <word>
 800568a:	4603      	mov	r3, r0
 800568c:	461a      	mov	r2, r3
 800568e:	897b      	ldrh	r3, [r7, #10]
 8005690:	4413      	add	r3, r2
 8005692:	817b      	strh	r3, [r7, #10]
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 800569a:	897a      	ldrh	r2, [r7, #10]
 800569c:	429a      	cmp	r2, r3
 800569e:	d907      	bls.n	80056b0 <validateRequest+0x1e0>
 80056a0:	2302      	movs	r3, #2
 80056a2:	e007      	b.n	80056b4 <validateRequest+0x1e4>
	        break;
 80056a4:	bf00      	nop
 80056a6:	e004      	b.n	80056b2 <validateRequest+0x1e2>
	        break;
 80056a8:	bf00      	nop
 80056aa:	e002      	b.n	80056b2 <validateRequest+0x1e2>
	        break;
 80056ac:	bf00      	nop
 80056ae:	e000      	b.n	80056b2 <validateRequest+0x1e2>
	        break;
 80056b0:	bf00      	nop
	    }
	    return 0; // OK, no exception code thrown
 80056b2:	2300      	movs	r3, #0

}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3710      	adds	r7, #16
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	0800975c 	.word	0x0800975c

080056c0 <word>:
 * @return uint16_t (word)
 * @ingroup H  Most significant byte
 * @ingroup L  Less significant byte
 */
uint16_t word(uint8_t H, uint8_t L)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	4603      	mov	r3, r0
 80056c8:	460a      	mov	r2, r1
 80056ca:	71fb      	strb	r3, [r7, #7]
 80056cc:	4613      	mov	r3, r2
 80056ce:	71bb      	strb	r3, [r7, #6]
	bytesFields W;
	W.u8[0] = L;
 80056d0:	79bb      	ldrb	r3, [r7, #6]
 80056d2:	733b      	strb	r3, [r7, #12]
	W.u8[1] = H;
 80056d4:	79fb      	ldrb	r3, [r7, #7]
 80056d6:	737b      	strb	r3, [r7, #13]

	return W.u16[0];
 80056d8:	89bb      	ldrh	r3, [r7, #12]
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3714      	adds	r7, #20
 80056de:	46bd      	mov	sp, r7
 80056e0:	bc80      	pop	{r7}
 80056e2:	4770      	bx	lr

080056e4 <calcCRC>:
 * @return uint16_t calculated CRC value for the message
 * @ingroup Buffer
 * @ingroup u8length
 */
uint16_t calcCRC(uint8_t *Buffer, uint8_t u8length)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b087      	sub	sp, #28
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	460b      	mov	r3, r1
 80056ee:	70fb      	strb	r3, [r7, #3]
    unsigned int temp, temp2, flag;
    temp = 0xFFFF;
 80056f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80056f4:	617b      	str	r3, [r7, #20]
    for (unsigned char i = 0; i < u8length; i++)
 80056f6:	2300      	movs	r3, #0
 80056f8:	74fb      	strb	r3, [r7, #19]
 80056fa:	e023      	b.n	8005744 <calcCRC+0x60>
    {
        temp = temp ^ Buffer[i];
 80056fc:	7cfb      	ldrb	r3, [r7, #19]
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	4413      	add	r3, r2
 8005702:	781b      	ldrb	r3, [r3, #0]
 8005704:	461a      	mov	r2, r3
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	4053      	eors	r3, r2
 800570a:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 800570c:	2301      	movs	r3, #1
 800570e:	74bb      	strb	r3, [r7, #18]
 8005710:	e012      	b.n	8005738 <calcCRC+0x54>
        {
            flag = temp & 0x0001;
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	f003 0301 	and.w	r3, r3, #1
 8005718:	60fb      	str	r3, [r7, #12]
            temp >>=1;
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	085b      	lsrs	r3, r3, #1
 800571e:	617b      	str	r3, [r7, #20]
            if (flag)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d005      	beq.n	8005732 <calcCRC+0x4e>
                temp ^= 0xA001;
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	f483 4320 	eor.w	r3, r3, #40960	; 0xa000
 800572c:	f083 0301 	eor.w	r3, r3, #1
 8005730:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 8005732:	7cbb      	ldrb	r3, [r7, #18]
 8005734:	3301      	adds	r3, #1
 8005736:	74bb      	strb	r3, [r7, #18]
 8005738:	7cbb      	ldrb	r3, [r7, #18]
 800573a:	2b08      	cmp	r3, #8
 800573c:	d9e9      	bls.n	8005712 <calcCRC+0x2e>
    for (unsigned char i = 0; i < u8length; i++)
 800573e:	7cfb      	ldrb	r3, [r7, #19]
 8005740:	3301      	adds	r3, #1
 8005742:	74fb      	strb	r3, [r7, #19]
 8005744:	7cfa      	ldrb	r2, [r7, #19]
 8005746:	78fb      	ldrb	r3, [r7, #3]
 8005748:	429a      	cmp	r2, r3
 800574a:	d3d7      	bcc.n	80056fc <calcCRC+0x18>
        }
    }
    // Reverse byte order.
    temp2 = temp >> 8;
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	0a1b      	lsrs	r3, r3, #8
 8005750:	60bb      	str	r3, [r7, #8]
    temp = (temp << 8) | temp2;
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	021a      	lsls	r2, r3, #8
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	4313      	orrs	r3, r2
 800575a:	617b      	str	r3, [r7, #20]
    temp &= 0xFFFF;
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	b29b      	uxth	r3, r3
 8005760:	617b      	str	r3, [r7, #20]
    // the returned value is already swapped
    // crcLo byte is first & crcHi byte is last
    return temp;
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	b29b      	uxth	r3, r3

}
 8005766:	4618      	mov	r0, r3
 8005768:	371c      	adds	r7, #28
 800576a:	46bd      	mov	sp, r7
 800576c:	bc80      	pop	{r7}
 800576e:	4770      	bx	lr

08005770 <buildException>:
 *
 * @ingroup u8exception exception number
 * @ingroup modH modbus handler
 */
void buildException( uint8_t u8exception, modbusHandler_t *modH )
{
 8005770:	b480      	push	{r7}
 8005772:	b085      	sub	sp, #20
 8005774:	af00      	add	r7, sp, #0
 8005776:	4603      	mov	r3, r0
 8005778:	6039      	str	r1, [r7, #0]
 800577a:	71fb      	strb	r3, [r7, #7]
    uint8_t u8func = modH->au8Buffer[ FUNC ];  // get the original FUNC code
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	7d1b      	ldrb	r3, [r3, #20]
 8005780:	73fb      	strb	r3, [r7, #15]

    modH->au8Buffer[ ID ]      = modH->u8id;
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	7a1a      	ldrb	r2, [r3, #8]
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	74da      	strb	r2, [r3, #19]
    modH->au8Buffer[ FUNC ]    = u8func + 0x80;
 800578a:	7bfb      	ldrb	r3, [r7, #15]
 800578c:	3b80      	subs	r3, #128	; 0x80
 800578e:	b2da      	uxtb	r2, r3
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	751a      	strb	r2, [r3, #20]
    modH->au8Buffer[ 2 ]       = u8exception;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	79fa      	ldrb	r2, [r7, #7]
 8005798:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = EXCEPTION_SIZE;
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2203      	movs	r2, #3
 800579e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
}
 80057a2:	bf00      	nop
 80057a4:	3714      	adds	r7, #20
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bc80      	pop	{r7}
 80057aa:	4770      	bx	lr

080057ac <sendTxBuffer>:
 *
 * @return nothing
 * @ingroup modH Modbus handler
 */
void sendTxBuffer(modbusHandler_t *modH)
{
 80057ac:	b590      	push	{r4, r7, lr}
 80057ae:	b087      	sub	sp, #28
 80057b0:	af02      	add	r7, sp, #8
 80057b2:	6078      	str	r0, [r7, #4]
    // append CRC to message
    uint16_t u16crc = calcCRC(modH->au8Buffer, modH->u8BufferSize);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f103 0213 	add.w	r2, r3, #19
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80057c0:	4619      	mov	r1, r3
 80057c2:	4610      	mov	r0, r2
 80057c4:	f7ff ff8e 	bl	80056e4 <calcCRC>
 80057c8:	4603      	mov	r3, r0
 80057ca:	81fb      	strh	r3, [r7, #14]
    modH->au8Buffer[ modH->u8BufferSize ] = u16crc >> 8;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80057d2:	4619      	mov	r1, r3
 80057d4:	89fb      	ldrh	r3, [r7, #14]
 80057d6:	0a1b      	lsrs	r3, r3, #8
 80057d8:	b29b      	uxth	r3, r3
 80057da:	b2da      	uxtb	r2, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	440b      	add	r3, r1
 80057e0:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80057e8:	3301      	adds	r3, #1
 80057ea:	b2da      	uxtb	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    modH->au8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80057f8:	4619      	mov	r1, r3
 80057fa:	89fb      	ldrh	r3, [r7, #14]
 80057fc:	b2da      	uxtb	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	440b      	add	r3, r1
 8005802:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800580a:	3301      	adds	r3, #1
 800580c:	b2da      	uxtb	r2, r3
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
#if ENABLE_USB_CDC ==1
    if(modH->u8TypeHW == USART_HW)
    {
#endif
    	if (modH->EN_Port != NULL)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d007      	beq.n	800582c <sendTxBuffer+0x80>
        {
            // set RS485 transceiver to transmit mode
        	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_SET);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68d8      	ldr	r0, [r3, #12]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	8a1b      	ldrh	r3, [r3, #16]
 8005824:	2201      	movs	r2, #1
 8005826:	4619      	mov	r1, r3
 8005828:	f7fc fcae 	bl	8002188 <HAL_GPIO_WritePin>
        }

        // transfer buffer to serial line
        HAL_UART_Transmit_IT(modH->port, modH->au8Buffer,  modH->u8BufferSize);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6858      	ldr	r0, [r3, #4]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f103 0113 	add.w	r1, r3, #19
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800583c:	b29b      	uxth	r3, r3
 800583e:	461a      	mov	r2, r3
 8005840:	f7fe fb78 	bl	8003f34 <HAL_UART_Transmit_IT>
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY); //wait notification from TXE interrupt
 8005844:	f04f 31ff 	mov.w	r1, #4294967295
 8005848:	2001      	movs	r0, #1
 800584a:	f003 f8f7 	bl	8008a3c <ulTaskNotifyTake>


         if (modH->EN_Port != NULL)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d018      	beq.n	8005888 <sendTxBuffer+0xdc>
             //return RS485 transceiver to receive mode

        	 #if defined(STM32H745xx) || defined(STM32H743xx)  || defined(STM32F303xE)
        	 while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
             #else
        	 while((modH->port->Instance->SR & USART_SR_TC) ==0 )
 8005856:	e007      	b.n	8005868 <sendTxBuffer+0xbc>
	    	 #endif
        	 {
        		taskYIELD();
 8005858:	4b1c      	ldr	r3, [pc, #112]	; (80058cc <sendTxBuffer+0x120>)
 800585a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800585e:	601a      	str	r2, [r3, #0]
 8005860:	f3bf 8f4f 	dsb	sy
 8005864:	f3bf 8f6f 	isb	sy
        	 while((modH->port->Instance->SR & USART_SR_TC) ==0 )
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005874:	2b00      	cmp	r3, #0
 8005876:	d0ef      	beq.n	8005858 <sendTxBuffer+0xac>
        	 }
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	68d8      	ldr	r0, [r3, #12]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	8a1b      	ldrh	r3, [r3, #16]
 8005880:	2200      	movs	r2, #0
 8005882:	4619      	mov	r1, r3
 8005884:	f7fc fc80 	bl	8002188 <HAL_GPIO_WritePin>
         }


         // set timeout for master query
         if(modH->uiModbusType == MASTER_RTU )
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	2b04      	cmp	r3, #4
 800588e:	d10c      	bne.n	80058aa <sendTxBuffer+0xfe>
         {
 	    	xTimerReset(modH->xTimerTimeout,0);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f8d3 40c0 	ldr.w	r4, [r3, #192]	; 0xc0
 8005896:	f002 fbff 	bl	8008098 <xTaskGetTickCount>
 800589a:	4602      	mov	r2, r0
 800589c:	2300      	movs	r3, #0
 800589e:	9300      	str	r3, [sp, #0]
 80058a0:	2300      	movs	r3, #0
 80058a2:	2102      	movs	r1, #2
 80058a4:	4620      	mov	r0, r4
 80058a6:	f003 fb69 	bl	8008f7c <xTimerGenericCommand>

	}
#endif


     modH->u8BufferSize = 0;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
     // increase message counter
     modH->u16OutCnt++;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f8b3 309e 	ldrh.w	r3, [r3, #158]	; 0x9e
 80058b8:	3301      	adds	r3, #1
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e

}
 80058c2:	bf00      	nop
 80058c4:	3714      	adds	r7, #20
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd90      	pop	{r4, r7, pc}
 80058ca:	bf00      	nop
 80058cc:	e000ed04 	.word	0xe000ed04

080058d0 <process_FC1>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC1(modbusHandler_t *modH )
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
    uint8_t u8currentRegister, u8currentBit, u8bytesno, u8bitsno;
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	7d5a      	ldrb	r2, [r3, #21]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	7d9b      	ldrb	r3, [r3, #22]
 80058e0:	4619      	mov	r1, r3
 80058e2:	4610      	mov	r0, r2
 80058e4:	f7ff feec 	bl	80056c0 <word>
 80058e8:	4603      	mov	r3, r0
 80058ea:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	7dda      	ldrb	r2, [r3, #23]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	7e1b      	ldrb	r3, [r3, #24]
 80058f4:	4619      	mov	r1, r3
 80058f6:	4610      	mov	r0, r2
 80058f8:	f7ff fee2 	bl	80056c0 <word>
 80058fc:	4603      	mov	r3, r0
 80058fe:	823b      	strh	r3, [r7, #16]

    // put the number of bytes in the outcoming message
    u8bytesno = (uint8_t) (u16Coilno / 8);
 8005900:	8a3b      	ldrh	r3, [r7, #16]
 8005902:	08db      	lsrs	r3, r3, #3
 8005904:	b29b      	uxth	r3, r3
 8005906:	75fb      	strb	r3, [r7, #23]
    if (u16Coilno % 8 != 0) u8bytesno ++;
 8005908:	8a3b      	ldrh	r3, [r7, #16]
 800590a:	f003 0307 	and.w	r3, r3, #7
 800590e:	b29b      	uxth	r3, r3
 8005910:	2b00      	cmp	r3, #0
 8005912:	d002      	beq.n	800591a <process_FC1+0x4a>
 8005914:	7dfb      	ldrb	r3, [r7, #23]
 8005916:	3301      	adds	r3, #1
 8005918:	75fb      	strb	r3, [r7, #23]
    modH->au8Buffer[ ADD_HI ]  = u8bytesno;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	7dfa      	ldrb	r2, [r7, #23]
 800591e:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = ADD_LO;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2203      	movs	r2, #3
 8005924:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    modH->au8Buffer[modH->u8BufferSize + u8bytesno - 1 ] = 0;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800592e:	461a      	mov	r2, r3
 8005930:	7dfb      	ldrb	r3, [r7, #23]
 8005932:	4413      	add	r3, r2
 8005934:	3b01      	subs	r3, #1
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	4413      	add	r3, r2
 800593a:	2200      	movs	r2, #0
 800593c:	74da      	strb	r2, [r3, #19]

    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 800593e:	2300      	movs	r3, #0
 8005940:	75bb      	strb	r3, [r7, #22]

    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8005942:	2300      	movs	r3, #0
 8005944:	82bb      	strh	r3, [r7, #20]
 8005946:	e05b      	b.n	8005a00 <process_FC1+0x130>
    {
        u16coil = u16StartCoil + u16currentCoil;
 8005948:	8a7a      	ldrh	r2, [r7, #18]
 800594a:	8abb      	ldrh	r3, [r7, #20]
 800594c:	4413      	add	r3, r2
 800594e:	81fb      	strh	r3, [r7, #14]
        u8currentRegister = (uint8_t) (u16coil / 16);
 8005950:	89fb      	ldrh	r3, [r7, #14]
 8005952:	091b      	lsrs	r3, r3, #4
 8005954:	b29b      	uxth	r3, r3
 8005956:	737b      	strb	r3, [r7, #13]
        u8currentBit = (uint8_t) (u16coil % 16);
 8005958:	89fb      	ldrh	r3, [r7, #14]
 800595a:	b2db      	uxtb	r3, r3
 800595c:	f003 030f 	and.w	r3, r3, #15
 8005960:	733b      	strb	r3, [r7, #12]

        bitWrite(
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005968:	7b7b      	ldrb	r3, [r7, #13]
 800596a:	005b      	lsls	r3, r3, #1
 800596c:	4413      	add	r3, r2
 800596e:	881b      	ldrh	r3, [r3, #0]
 8005970:	461a      	mov	r2, r3
 8005972:	7b3b      	ldrb	r3, [r7, #12]
 8005974:	fa42 f303 	asr.w	r3, r2, r3
 8005978:	f003 0301 	and.w	r3, r3, #1
 800597c:	2b00      	cmp	r3, #0
 800597e:	d015      	beq.n	80059ac <process_FC1+0xdc>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005986:	4618      	mov	r0, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800598e:	461a      	mov	r2, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	4413      	add	r3, r2
 8005994:	7cda      	ldrb	r2, [r3, #19]
 8005996:	7dbb      	ldrb	r3, [r7, #22]
 8005998:	2101      	movs	r1, #1
 800599a:	fa01 f303 	lsl.w	r3, r1, r3
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	4313      	orrs	r3, r2
 80059a2:	b2da      	uxtb	r2, r3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4403      	add	r3, r0
 80059a8:	74da      	strb	r2, [r3, #19]
 80059aa:	e016      	b.n	80059da <process_FC1+0x10a>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80059b2:	4618      	mov	r0, r3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80059ba:	461a      	mov	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	4413      	add	r3, r2
 80059c0:	7cda      	ldrb	r2, [r3, #19]
 80059c2:	7dbb      	ldrb	r3, [r7, #22]
 80059c4:	2101      	movs	r1, #1
 80059c6:	fa01 f303 	lsl.w	r3, r1, r3
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	43db      	mvns	r3, r3
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	4013      	ands	r3, r2
 80059d2:	b2da      	uxtb	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4403      	add	r3, r0
 80059d8:	74da      	strb	r2, [r3, #19]
        	modH->au8Buffer[ modH->u8BufferSize ],
            u8bitsno,
		    bitRead( modH->au16regs[ u8currentRegister ], u8currentBit ) );
        u8bitsno ++;
 80059da:	7dbb      	ldrb	r3, [r7, #22]
 80059dc:	3301      	adds	r3, #1
 80059de:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 80059e0:	7dbb      	ldrb	r3, [r7, #22]
 80059e2:	2b07      	cmp	r3, #7
 80059e4:	d909      	bls.n	80059fa <process_FC1+0x12a>
        {
            u8bitsno = 0;
 80059e6:	2300      	movs	r3, #0
 80059e8:	75bb      	strb	r3, [r7, #22]
            modH->u8BufferSize++;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80059f0:	3301      	adds	r3, #1
 80059f2:	b2da      	uxtb	r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 80059fa:	8abb      	ldrh	r3, [r7, #20]
 80059fc:	3301      	adds	r3, #1
 80059fe:	82bb      	strh	r3, [r7, #20]
 8005a00:	8aba      	ldrh	r2, [r7, #20]
 8005a02:	8a3b      	ldrh	r3, [r7, #16]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d39f      	bcc.n	8005948 <process_FC1+0x78>
        }
    }

    // send outcoming message
    if (u16Coilno % 8 != 0) modH->u8BufferSize ++;
 8005a08:	8a3b      	ldrh	r3, [r7, #16]
 8005a0a:	f003 0307 	and.w	r3, r3, #7
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d007      	beq.n	8005a24 <process_FC1+0x154>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	b2da      	uxtb	r2, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005a2a:	3302      	adds	r3, #2
 8005a2c:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7ff febc 	bl	80057ac <sendTxBuffer>
    return u8CopyBufferSize;
 8005a34:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3718      	adds	r7, #24
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <process_FC3>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC3(modbusHandler_t *modH)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]

    uint8_t u8StartAdd = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	7d5a      	ldrb	r2, [r3, #21]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	7d9b      	ldrb	r3, [r3, #22]
 8005a50:	4619      	mov	r1, r3
 8005a52:	4610      	mov	r0, r2
 8005a54:	f7ff fe34 	bl	80056c0 <word>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	73bb      	strb	r3, [r7, #14]
    uint8_t u8regsno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	7dda      	ldrb	r2, [r3, #23]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	7e1b      	ldrb	r3, [r3, #24]
 8005a64:	4619      	mov	r1, r3
 8005a66:	4610      	mov	r0, r2
 8005a68:	f7ff fe2a 	bl	80056c0 <word>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	737b      	strb	r3, [r7, #13]
    uint8_t u8CopyBufferSize;
    uint8_t i;

    modH->au8Buffer[ 2 ]       = u8regsno * 2;
 8005a70:	7b7b      	ldrb	r3, [r7, #13]
 8005a72:	005b      	lsls	r3, r3, #1
 8005a74:	b2da      	uxtb	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = 3;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2203      	movs	r2, #3
 8005a7e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8005a82:	7bbb      	ldrb	r3, [r7, #14]
 8005a84:	73fb      	strb	r3, [r7, #15]
 8005a86:	e032      	b.n	8005aee <process_FC3+0xae>
    {
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005a8e:	4619      	mov	r1, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005a96:	7bfb      	ldrb	r3, [r7, #15]
 8005a98:	005b      	lsls	r3, r3, #1
 8005a9a:	4413      	add	r3, r2
 8005a9c:	881b      	ldrh	r3, [r3, #0]
 8005a9e:	0a1b      	lsrs	r3, r3, #8
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	b2da      	uxtb	r2, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	440b      	add	r3, r1
 8005aa8:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	b2da      	uxtb	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    	modH->au8Buffer[ modH->u8BufferSize ] = lowByte(modH->au16regs[i]);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005ac8:	7bfb      	ldrb	r3, [r7, #15]
 8005aca:	005b      	lsls	r3, r3, #1
 8005acc:	4413      	add	r3, r2
 8005ace:	881b      	ldrh	r3, [r3, #0]
 8005ad0:	b2da      	uxtb	r2, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	440b      	add	r3, r1
 8005ad6:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005ade:	3301      	adds	r3, #1
 8005ae0:	b2da      	uxtb	r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8005ae8:	7bfb      	ldrb	r3, [r7, #15]
 8005aea:	3301      	adds	r3, #1
 8005aec:	73fb      	strb	r3, [r7, #15]
 8005aee:	7bfa      	ldrb	r2, [r7, #15]
 8005af0:	7bb9      	ldrb	r1, [r7, #14]
 8005af2:	7b7b      	ldrb	r3, [r7, #13]
 8005af4:	440b      	add	r3, r1
 8005af6:	429a      	cmp	r2, r3
 8005af8:	dbc6      	blt.n	8005a88 <process_FC3+0x48>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005b00:	3302      	adds	r3, #2
 8005b02:	733b      	strb	r3, [r7, #12]
    sendTxBuffer(modH);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f7ff fe51 	bl	80057ac <sendTxBuffer>

    return u8CopyBufferSize;
 8005b0a:	f997 300c 	ldrsb.w	r3, [r7, #12]
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}

08005b16 <process_FC5>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC5( modbusHandler_t *modH )
{
 8005b16:	b580      	push	{r7, lr}
 8005b18:	b084      	sub	sp, #16
 8005b1a:	af00      	add	r7, sp, #0
 8005b1c:	6078      	str	r0, [r7, #4]
    uint8_t u8currentRegister, u8currentBit;
    uint8_t u8CopyBufferSize;
    uint16_t u16coil = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	7d5a      	ldrb	r2, [r3, #21]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	7d9b      	ldrb	r3, [r3, #22]
 8005b26:	4619      	mov	r1, r3
 8005b28:	4610      	mov	r0, r2
 8005b2a:	f7ff fdc9 	bl	80056c0 <word>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	81fb      	strh	r3, [r7, #14]

    // point to the register and its bit
    u8currentRegister = (uint8_t) (u16coil / 16);
 8005b32:	89fb      	ldrh	r3, [r7, #14]
 8005b34:	091b      	lsrs	r3, r3, #4
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	737b      	strb	r3, [r7, #13]
    u8currentBit = (uint8_t) (u16coil % 16);
 8005b3a:	89fb      	ldrh	r3, [r7, #14]
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	f003 030f 	and.w	r3, r3, #15
 8005b42:	733b      	strb	r3, [r7, #12]

    // write to coil
    bitWrite(
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	7ddb      	ldrb	r3, [r3, #23]
 8005b48:	2bff      	cmp	r3, #255	; 0xff
 8005b4a:	d115      	bne.n	8005b78 <process_FC5+0x62>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005b52:	7b7b      	ldrb	r3, [r7, #13]
 8005b54:	005b      	lsls	r3, r3, #1
 8005b56:	4413      	add	r3, r2
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	f8d2 1098 	ldr.w	r1, [r2, #152]	; 0x98
 8005b5e:	7b7a      	ldrb	r2, [r7, #13]
 8005b60:	0052      	lsls	r2, r2, #1
 8005b62:	440a      	add	r2, r1
 8005b64:	8811      	ldrh	r1, [r2, #0]
 8005b66:	7b3a      	ldrb	r2, [r7, #12]
 8005b68:	2001      	movs	r0, #1
 8005b6a:	fa00 f202 	lsl.w	r2, r0, r2
 8005b6e:	b292      	uxth	r2, r2
 8005b70:	430a      	orrs	r2, r1
 8005b72:	b292      	uxth	r2, r2
 8005b74:	801a      	strh	r2, [r3, #0]
 8005b76:	e016      	b.n	8005ba6 <process_FC5+0x90>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005b7e:	7b7b      	ldrb	r3, [r7, #13]
 8005b80:	005b      	lsls	r3, r3, #1
 8005b82:	4413      	add	r3, r2
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	f8d2 1098 	ldr.w	r1, [r2, #152]	; 0x98
 8005b8a:	7b7a      	ldrb	r2, [r7, #13]
 8005b8c:	0052      	lsls	r2, r2, #1
 8005b8e:	440a      	add	r2, r1
 8005b90:	8811      	ldrh	r1, [r2, #0]
 8005b92:	7b3a      	ldrb	r2, [r7, #12]
 8005b94:	2001      	movs	r0, #1
 8005b96:	fa00 f202 	lsl.w	r2, r0, r2
 8005b9a:	b292      	uxth	r2, r2
 8005b9c:	43d2      	mvns	r2, r2
 8005b9e:	b292      	uxth	r2, r2
 8005ba0:	400a      	ands	r2, r1
 8005ba2:	b292      	uxth	r2, r2
 8005ba4:	801a      	strh	r2, [r3, #0]
        u8currentBit,
		modH->au8Buffer[ NB_HI ] == 0xff );


    // send answer to master
    modH->u8BufferSize = 6;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2206      	movs	r2, #6
 8005baa:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize =  modH->u8BufferSize +2;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005bb4:	3302      	adds	r3, #2
 8005bb6:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f7ff fdf7 	bl	80057ac <sendTxBuffer>

    return u8CopyBufferSize;
 8005bbe:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3710      	adds	r7, #16
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <process_FC6>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC6(modbusHandler_t *modH )
{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b084      	sub	sp, #16
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]

    uint8_t u8add = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	7d5a      	ldrb	r2, [r3, #21]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	7d9b      	ldrb	r3, [r3, #22]
 8005bda:	4619      	mov	r1, r3
 8005bdc:	4610      	mov	r0, r2
 8005bde:	f7ff fd6f 	bl	80056c0 <word>
 8005be2:	4603      	mov	r3, r0
 8005be4:	73fb      	strb	r3, [r7, #15]
    uint8_t u8CopyBufferSize;
    uint16_t u16val = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	7dda      	ldrb	r2, [r3, #23]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	7e1b      	ldrb	r3, [r3, #24]
 8005bee:	4619      	mov	r1, r3
 8005bf0:	4610      	mov	r0, r2
 8005bf2:	f7ff fd65 	bl	80056c0 <word>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	81bb      	strh	r3, [r7, #12]

    modH->au16regs[ u8add ] = u16val;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005c00:	7bfb      	ldrb	r3, [r7, #15]
 8005c02:	005b      	lsls	r3, r3, #1
 8005c04:	4413      	add	r3, r2
 8005c06:	89ba      	ldrh	r2, [r7, #12]
 8005c08:	801a      	strh	r2, [r3, #0]

    // keep the same header
    modH->u8BufferSize = RESPONSE_SIZE;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2206      	movs	r2, #6
 8005c0e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    u8CopyBufferSize = modH->u8BufferSize +2;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005c18:	3302      	adds	r3, #2
 8005c1a:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f7ff fdc5 	bl	80057ac <sendTxBuffer>

    return u8CopyBufferSize;
 8005c22:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3710      	adds	r7, #16
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}

08005c2e <process_FC15>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC15( modbusHandler_t *modH )
{
 8005c2e:	b580      	push	{r7, lr}
 8005c30:	b086      	sub	sp, #24
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;
    bool bTemp;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	7d5a      	ldrb	r2, [r3, #21]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	7d9b      	ldrb	r3, [r3, #22]
 8005c3e:	4619      	mov	r1, r3
 8005c40:	4610      	mov	r0, r2
 8005c42:	f7ff fd3d 	bl	80056c0 <word>
 8005c46:	4603      	mov	r3, r0
 8005c48:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	7dda      	ldrb	r2, [r3, #23]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	7e1b      	ldrb	r3, [r3, #24]
 8005c52:	4619      	mov	r1, r3
 8005c54:	4610      	mov	r0, r2
 8005c56:	f7ff fd33 	bl	80056c0 <word>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	823b      	strh	r3, [r7, #16]


    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	75bb      	strb	r3, [r7, #22]
    u8frameByte = 7;
 8005c62:	2307      	movs	r3, #7
 8005c64:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8005c66:	2300      	movs	r3, #0
 8005c68:	82bb      	strh	r3, [r7, #20]
 8005c6a:	e059      	b.n	8005d20 <process_FC15+0xf2>
    {

        u16coil = u16StartCoil + u16currentCoil;
 8005c6c:	8a7a      	ldrh	r2, [r7, #18]
 8005c6e:	8abb      	ldrh	r3, [r7, #20]
 8005c70:	4413      	add	r3, r2
 8005c72:	81fb      	strh	r3, [r7, #14]
        u8currentRegister = (uint8_t) (u16coil / 16);
 8005c74:	89fb      	ldrh	r3, [r7, #14]
 8005c76:	091b      	lsrs	r3, r3, #4
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	737b      	strb	r3, [r7, #13]
        u8currentBit = (uint8_t) (u16coil % 16);
 8005c7c:	89fb      	ldrh	r3, [r7, #14]
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	f003 030f 	and.w	r3, r3, #15
 8005c84:	733b      	strb	r3, [r7, #12]

        bTemp = bitRead(
 8005c86:	7dfb      	ldrb	r3, [r7, #23]
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	4413      	add	r3, r2
 8005c8c:	7cdb      	ldrb	r3, [r3, #19]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	7dbb      	ldrb	r3, [r7, #22]
 8005c92:	fa42 f303 	asr.w	r3, r2, r3
 8005c96:	f003 0301 	and.w	r3, r3, #1
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	bf14      	ite	ne
 8005c9e:	2301      	movne	r3, #1
 8005ca0:	2300      	moveq	r3, #0
 8005ca2:	72fb      	strb	r3, [r7, #11]
        			modH->au8Buffer[ u8frameByte ],
                    u8bitsno );

        bitWrite(
 8005ca4:	7afb      	ldrb	r3, [r7, #11]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d015      	beq.n	8005cd6 <process_FC15+0xa8>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005cb0:	7b7b      	ldrb	r3, [r7, #13]
 8005cb2:	005b      	lsls	r3, r3, #1
 8005cb4:	4413      	add	r3, r2
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	f8d2 1098 	ldr.w	r1, [r2, #152]	; 0x98
 8005cbc:	7b7a      	ldrb	r2, [r7, #13]
 8005cbe:	0052      	lsls	r2, r2, #1
 8005cc0:	440a      	add	r2, r1
 8005cc2:	8811      	ldrh	r1, [r2, #0]
 8005cc4:	7b3a      	ldrb	r2, [r7, #12]
 8005cc6:	2001      	movs	r0, #1
 8005cc8:	fa00 f202 	lsl.w	r2, r0, r2
 8005ccc:	b292      	uxth	r2, r2
 8005cce:	430a      	orrs	r2, r1
 8005cd0:	b292      	uxth	r2, r2
 8005cd2:	801a      	strh	r2, [r3, #0]
 8005cd4:	e016      	b.n	8005d04 <process_FC15+0xd6>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005cdc:	7b7b      	ldrb	r3, [r7, #13]
 8005cde:	005b      	lsls	r3, r3, #1
 8005ce0:	4413      	add	r3, r2
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	f8d2 1098 	ldr.w	r1, [r2, #152]	; 0x98
 8005ce8:	7b7a      	ldrb	r2, [r7, #13]
 8005cea:	0052      	lsls	r2, r2, #1
 8005cec:	440a      	add	r2, r1
 8005cee:	8811      	ldrh	r1, [r2, #0]
 8005cf0:	7b3a      	ldrb	r2, [r7, #12]
 8005cf2:	2001      	movs	r0, #1
 8005cf4:	fa00 f202 	lsl.w	r2, r0, r2
 8005cf8:	b292      	uxth	r2, r2
 8005cfa:	43d2      	mvns	r2, r2
 8005cfc:	b292      	uxth	r2, r2
 8005cfe:	400a      	ands	r2, r1
 8005d00:	b292      	uxth	r2, r2
 8005d02:	801a      	strh	r2, [r3, #0]
            modH->au16regs[ u8currentRegister ],
            u8currentBit,
            bTemp );

        u8bitsno ++;
 8005d04:	7dbb      	ldrb	r3, [r7, #22]
 8005d06:	3301      	adds	r3, #1
 8005d08:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 8005d0a:	7dbb      	ldrb	r3, [r7, #22]
 8005d0c:	2b07      	cmp	r3, #7
 8005d0e:	d904      	bls.n	8005d1a <process_FC15+0xec>
        {
            u8bitsno = 0;
 8005d10:	2300      	movs	r3, #0
 8005d12:	75bb      	strb	r3, [r7, #22]
            u8frameByte++;
 8005d14:	7dfb      	ldrb	r3, [r7, #23]
 8005d16:	3301      	adds	r3, #1
 8005d18:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8005d1a:	8abb      	ldrh	r3, [r7, #20]
 8005d1c:	3301      	adds	r3, #1
 8005d1e:	82bb      	strh	r3, [r7, #20]
 8005d20:	8aba      	ldrh	r2, [r7, #20]
 8005d22:	8a3b      	ldrh	r3, [r7, #16]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d3a1      	bcc.n	8005c6c <process_FC15+0x3e>
        }
    }

    // send outcoming message
    // it's just a copy of the incomping frame until 6th byte
    modH->u8BufferSize         = 6;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2206      	movs	r2, #6
 8005d2c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005d36:	3302      	adds	r3, #2
 8005d38:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7ff fd36 	bl	80057ac <sendTxBuffer>
    return u8CopyBufferSize;
 8005d40:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3718      	adds	r7, #24
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <process_FC16>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC16(modbusHandler_t *modH )
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
    uint8_t u8StartAdd = modH->au8Buffer[ ADD_HI ] << 8 | modH->au8Buffer[ ADD_LO ];
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	7d5b      	ldrb	r3, [r3, #21]
 8005d58:	021b      	lsls	r3, r3, #8
 8005d5a:	b25a      	sxtb	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	7d9b      	ldrb	r3, [r3, #22]
 8005d60:	b25b      	sxtb	r3, r3
 8005d62:	4313      	orrs	r3, r2
 8005d64:	b25b      	sxtb	r3, r3
 8005d66:	73bb      	strb	r3, [r7, #14]
    uint8_t u8regsno = modH->au8Buffer[ NB_HI ] << 8 | modH->au8Buffer[ NB_LO ];
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	7ddb      	ldrb	r3, [r3, #23]
 8005d6c:	021b      	lsls	r3, r3, #8
 8005d6e:	b25a      	sxtb	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	7e1b      	ldrb	r3, [r3, #24]
 8005d74:	b25b      	sxtb	r3, r3
 8005d76:	4313      	orrs	r3, r2
 8005d78:	b25b      	sxtb	r3, r3
 8005d7a:	737b      	strb	r3, [r7, #13]
    uint8_t u8CopyBufferSize;
    uint8_t i;
    uint16_t temp;

    // build header
    modH->au8Buffer[ NB_HI ]   = 0;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	75da      	strb	r2, [r3, #23]
    modH->au8Buffer[ NB_LO ]   = u8regsno;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	7b7a      	ldrb	r2, [r7, #13]
 8005d86:	761a      	strb	r2, [r3, #24]
    modH->u8BufferSize         = RESPONSE_SIZE;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2206      	movs	r2, #6
 8005d8c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    // write registers
    for (i = 0; i < u8regsno; i++)
 8005d90:	2300      	movs	r3, #0
 8005d92:	73fb      	strb	r3, [r7, #15]
 8005d94:	e01d      	b.n	8005dd2 <process_FC16+0x86>
    {
        temp = word(
        		modH->au8Buffer[ (BYTE_CNT + 1) + i * 2 ],
 8005d96:	7bfb      	ldrb	r3, [r7, #15]
 8005d98:	005b      	lsls	r3, r3, #1
 8005d9a:	3307      	adds	r3, #7
        temp = word(
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	4413      	add	r3, r2
 8005da0:	7cd8      	ldrb	r0, [r3, #19]
				modH->au8Buffer[ (BYTE_CNT + 2) + i * 2 ]);
 8005da2:	7bfb      	ldrb	r3, [r7, #15]
 8005da4:	3304      	adds	r3, #4
 8005da6:	005b      	lsls	r3, r3, #1
        temp = word(
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	4413      	add	r3, r2
 8005dac:	7cdb      	ldrb	r3, [r3, #19]
 8005dae:	4619      	mov	r1, r3
 8005db0:	f7ff fc86 	bl	80056c0 <word>
 8005db4:	4603      	mov	r3, r0
 8005db6:	817b      	strh	r3, [r7, #10]

        modH->au16regs[ u8StartAdd + i ] = temp;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005dbe:	7bb9      	ldrb	r1, [r7, #14]
 8005dc0:	7bfb      	ldrb	r3, [r7, #15]
 8005dc2:	440b      	add	r3, r1
 8005dc4:	005b      	lsls	r3, r3, #1
 8005dc6:	4413      	add	r3, r2
 8005dc8:	897a      	ldrh	r2, [r7, #10]
 8005dca:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < u8regsno; i++)
 8005dcc:	7bfb      	ldrb	r3, [r7, #15]
 8005dce:	3301      	adds	r3, #1
 8005dd0:	73fb      	strb	r3, [r7, #15]
 8005dd2:	7bfa      	ldrb	r2, [r7, #15]
 8005dd4:	7b7b      	ldrb	r3, [r7, #13]
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d3dd      	bcc.n	8005d96 <process_FC16+0x4a>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8005de0:	3302      	adds	r3, #2
 8005de2:	727b      	strb	r3, [r7, #9]
    sendTxBuffer(modH);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f7ff fce1 	bl	80057ac <sendTxBuffer>

    return u8CopyBufferSize;
 8005dea:	f997 3009 	ldrsb.w	r3, [r7, #9]
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3710      	adds	r7, #16
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}
	...

08005df8 <HAL_UART_TxCpltCallback>:
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b086      	sub	sp, #24
 8005dfc:	af02      	add	r7, sp, #8
 8005dfe:	6078      	str	r0, [r7, #4]
	/* Modbus RTU TX callback BEGIN */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8005e00:	2300      	movs	r3, #0
 8005e02:	60bb      	str	r3, [r7, #8]
	int i;
	for (i = 0; i < numberHandlers; i++ )
 8005e04:	2300      	movs	r3, #0
 8005e06:	60fb      	str	r3, [r7, #12]
 8005e08:	e019      	b.n	8005e3e <HAL_UART_TxCpltCallback+0x46>
	{
	   	if (mHandlers[i]->port == huart )
 8005e0a:	4a17      	ldr	r2, [pc, #92]	; (8005e68 <HAL_UART_TxCpltCallback+0x70>)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e12:	685a      	ldr	r2, [r3, #4]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d10e      	bne.n	8005e38 <HAL_UART_TxCpltCallback+0x40>
	   	{
	   		xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 8005e1a:	4a13      	ldr	r2, [pc, #76]	; (8005e68 <HAL_UART_TxCpltCallback+0x70>)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e22:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 8005e26:	f107 0308 	add.w	r3, r7, #8
 8005e2a:	9300      	str	r3, [sp, #0]
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	2200      	movs	r2, #0
 8005e30:	2100      	movs	r1, #0
 8005e32:	f002 feed 	bl	8008c10 <xTaskGenericNotifyFromISR>

	   		break;
 8005e36:	e008      	b.n	8005e4a <HAL_UART_TxCpltCallback+0x52>
	for (i = 0; i < numberHandlers; i++ )
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	3301      	adds	r3, #1
 8005e3c:	60fb      	str	r3, [r7, #12]
 8005e3e:	4b0b      	ldr	r3, [pc, #44]	; (8005e6c <HAL_UART_TxCpltCallback+0x74>)
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	461a      	mov	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	429a      	cmp	r2, r3
 8005e48:	dcdf      	bgt.n	8005e0a <HAL_UART_TxCpltCallback+0x12>

	   	}
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d007      	beq.n	8005e60 <HAL_UART_TxCpltCallback+0x68>
 8005e50:	4b07      	ldr	r3, [pc, #28]	; (8005e70 <HAL_UART_TxCpltCallback+0x78>)
 8005e52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e56:	601a      	str	r2, [r3, #0]
 8005e58:	f3bf 8f4f 	dsb	sy
 8005e5c:	f3bf 8f6f 	isb	sy
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 8005e60:	bf00      	nop
 8005e62:	3710      	adds	r7, #16
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	20001938 	.word	0x20001938
 8005e6c:	2000002c 	.word	0x2000002c
 8005e70:	e000ed04 	.word	0xe000ed04

08005e74 <HAL_UART_RxCpltCallback>:
 * user should implement the correct control flow and verification to maintain
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8005e74:	b590      	push	{r4, r7, lr}
 8005e76:	b087      	sub	sp, #28
 8005e78:	af02      	add	r7, sp, #8
 8005e7a:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	60bb      	str	r3, [r7, #8]

	/* Modbus RTU RX callback BEGIN */
    int i;
    for (i = 0; i < numberHandlers; i++ )
 8005e80:	2300      	movs	r3, #0
 8005e82:	60fb      	str	r3, [r7, #12]
 8005e84:	e03b      	b.n	8005efe <HAL_UART_RxCpltCallback+0x8a>
    {
    	if (mHandlers[i]->port == UartHandle  )
 8005e86:	4a28      	ldr	r2, [pc, #160]	; (8005f28 <HAL_UART_RxCpltCallback+0xb4>)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e8e:	685a      	ldr	r2, [r3, #4]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d130      	bne.n	8005ef8 <HAL_UART_RxCpltCallback+0x84>
    	{
    		RingAdd(&mHandlers[i]->xBufferRX, mHandlers[i]->dataRX);
 8005e96:	4a24      	ldr	r2, [pc, #144]	; (8005f28 <HAL_UART_RxCpltCallback+0xb4>)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e9e:	f103 00c8 	add.w	r0, r3, #200	; 0xc8
 8005ea2:	4a21      	ldr	r2, [pc, #132]	; (8005f28 <HAL_UART_RxCpltCallback+0xb4>)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005eaa:	f893 30b2 	ldrb.w	r3, [r3, #178]	; 0xb2
 8005eae:	4619      	mov	r1, r3
 8005eb0:	f7fe fca8 	bl	8004804 <RingAdd>
    		HAL_UART_Receive_IT(mHandlers[i]->port, &mHandlers[i]->dataRX, 1);
 8005eb4:	4a1c      	ldr	r2, [pc, #112]	; (8005f28 <HAL_UART_RxCpltCallback+0xb4>)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ebc:	6858      	ldr	r0, [r3, #4]
 8005ebe:	4a1a      	ldr	r2, [pc, #104]	; (8005f28 <HAL_UART_RxCpltCallback+0xb4>)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ec6:	33b2      	adds	r3, #178	; 0xb2
 8005ec8:	2201      	movs	r2, #1
 8005eca:	4619      	mov	r1, r3
 8005ecc:	f7fe f876 	bl	8003fbc <HAL_UART_Receive_IT>
    		xTimerResetFromISR(mHandlers[i]->xTimerT35, &xHigherPriorityTaskWoken);
 8005ed0:	4a15      	ldr	r2, [pc, #84]	; (8005f28 <HAL_UART_RxCpltCallback+0xb4>)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ed8:	f8d3 40bc 	ldr.w	r4, [r3, #188]	; 0xbc
 8005edc:	f002 f8ea 	bl	80080b4 <xTaskGetTickCountFromISR>
 8005ee0:	4601      	mov	r1, r0
 8005ee2:	f107 0208 	add.w	r2, r7, #8
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	9300      	str	r3, [sp, #0]
 8005eea:	4613      	mov	r3, r2
 8005eec:	460a      	mov	r2, r1
 8005eee:	2107      	movs	r1, #7
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f003 f843 	bl	8008f7c <xTimerGenericCommand>
    		break;
 8005ef6:	e008      	b.n	8005f0a <HAL_UART_RxCpltCallback+0x96>
    for (i = 0; i < numberHandlers; i++ )
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	3301      	adds	r3, #1
 8005efc:	60fb      	str	r3, [r7, #12]
 8005efe:	4b0b      	ldr	r3, [pc, #44]	; (8005f2c <HAL_UART_RxCpltCallback+0xb8>)
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	461a      	mov	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	dcbd      	bgt.n	8005e86 <HAL_UART_RxCpltCallback+0x12>
    	}
    }
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d007      	beq.n	8005f20 <HAL_UART_RxCpltCallback+0xac>
 8005f10:	4b07      	ldr	r3, [pc, #28]	; (8005f30 <HAL_UART_RxCpltCallback+0xbc>)
 8005f12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f16:	601a      	str	r2, [r3, #0]
 8005f18:	f3bf 8f4f 	dsb	sy
 8005f1c:	f3bf 8f6f 	isb	sy
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 8005f20:	bf00      	nop
 8005f22:	3714      	adds	r7, #20
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd90      	pop	{r4, r7, pc}
 8005f28:	20001938 	.word	0x20001938
 8005f2c:	2000002c 	.word	0x2000002c
 8005f30:	e000ed04 	.word	0xe000ed04

08005f34 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005f34:	b480      	push	{r7}
 8005f36:	b085      	sub	sp, #20
 8005f38:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f3a:	f3ef 8305 	mrs	r3, IPSR
 8005f3e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f40:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d10f      	bne.n	8005f66 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f46:	f3ef 8310 	mrs	r3, PRIMASK
 8005f4a:	607b      	str	r3, [r7, #4]
  return(result);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d109      	bne.n	8005f66 <osKernelInitialize+0x32>
 8005f52:	4b10      	ldr	r3, [pc, #64]	; (8005f94 <osKernelInitialize+0x60>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d109      	bne.n	8005f6e <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005f5a:	f3ef 8311 	mrs	r3, BASEPRI
 8005f5e:	603b      	str	r3, [r7, #0]
  return(result);
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d003      	beq.n	8005f6e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005f66:	f06f 0305 	mvn.w	r3, #5
 8005f6a:	60fb      	str	r3, [r7, #12]
 8005f6c:	e00c      	b.n	8005f88 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005f6e:	4b09      	ldr	r3, [pc, #36]	; (8005f94 <osKernelInitialize+0x60>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d105      	bne.n	8005f82 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005f76:	4b07      	ldr	r3, [pc, #28]	; (8005f94 <osKernelInitialize+0x60>)
 8005f78:	2201      	movs	r2, #1
 8005f7a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	60fb      	str	r3, [r7, #12]
 8005f80:	e002      	b.n	8005f88 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005f82:	f04f 33ff 	mov.w	r3, #4294967295
 8005f86:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005f88:	68fb      	ldr	r3, [r7, #12]
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3714      	adds	r7, #20
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bc80      	pop	{r7}
 8005f92:	4770      	bx	lr
 8005f94:	20000030 	.word	0x20000030

08005f98 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b084      	sub	sp, #16
 8005f9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f9e:	f3ef 8305 	mrs	r3, IPSR
 8005fa2:	60bb      	str	r3, [r7, #8]
  return(result);
 8005fa4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d10f      	bne.n	8005fca <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005faa:	f3ef 8310 	mrs	r3, PRIMASK
 8005fae:	607b      	str	r3, [r7, #4]
  return(result);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d109      	bne.n	8005fca <osKernelStart+0x32>
 8005fb6:	4b11      	ldr	r3, [pc, #68]	; (8005ffc <osKernelStart+0x64>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d109      	bne.n	8005fd2 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005fbe:	f3ef 8311 	mrs	r3, BASEPRI
 8005fc2:	603b      	str	r3, [r7, #0]
  return(result);
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d003      	beq.n	8005fd2 <osKernelStart+0x3a>
    stat = osErrorISR;
 8005fca:	f06f 0305 	mvn.w	r3, #5
 8005fce:	60fb      	str	r3, [r7, #12]
 8005fd0:	e00e      	b.n	8005ff0 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8005fd2:	4b0a      	ldr	r3, [pc, #40]	; (8005ffc <osKernelStart+0x64>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d107      	bne.n	8005fea <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8005fda:	4b08      	ldr	r3, [pc, #32]	; (8005ffc <osKernelStart+0x64>)
 8005fdc:	2202      	movs	r2, #2
 8005fde:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005fe0:	f001 ff4c 	bl	8007e7c <vTaskStartScheduler>
      stat = osOK;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	60fb      	str	r3, [r7, #12]
 8005fe8:	e002      	b.n	8005ff0 <osKernelStart+0x58>
    } else {
      stat = osError;
 8005fea:	f04f 33ff 	mov.w	r3, #4294967295
 8005fee:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	20000030 	.word	0x20000030

08006000 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006000:	b580      	push	{r7, lr}
 8006002:	b092      	sub	sp, #72	; 0x48
 8006004:	af04      	add	r7, sp, #16
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800600c:	2300      	movs	r3, #0
 800600e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006010:	f3ef 8305 	mrs	r3, IPSR
 8006014:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006016:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8006018:	2b00      	cmp	r3, #0
 800601a:	f040 8094 	bne.w	8006146 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800601e:	f3ef 8310 	mrs	r3, PRIMASK
 8006022:	623b      	str	r3, [r7, #32]
  return(result);
 8006024:	6a3b      	ldr	r3, [r7, #32]
 8006026:	2b00      	cmp	r3, #0
 8006028:	f040 808d 	bne.w	8006146 <osThreadNew+0x146>
 800602c:	4b48      	ldr	r3, [pc, #288]	; (8006150 <osThreadNew+0x150>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2b02      	cmp	r3, #2
 8006032:	d106      	bne.n	8006042 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006034:	f3ef 8311 	mrs	r3, BASEPRI
 8006038:	61fb      	str	r3, [r7, #28]
  return(result);
 800603a:	69fb      	ldr	r3, [r7, #28]
 800603c:	2b00      	cmp	r3, #0
 800603e:	f040 8082 	bne.w	8006146 <osThreadNew+0x146>
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d07e      	beq.n	8006146 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8006048:	2380      	movs	r3, #128	; 0x80
 800604a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800604c:	2318      	movs	r3, #24
 800604e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8006050:	2300      	movs	r3, #0
 8006052:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8006054:	f107 031b 	add.w	r3, r7, #27
 8006058:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800605a:	f04f 33ff 	mov.w	r3, #4294967295
 800605e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d045      	beq.n	80060f2 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d002      	beq.n	8006074 <osThreadNew+0x74>
        name = attr->name;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	699b      	ldr	r3, [r3, #24]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d002      	beq.n	8006082 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	699b      	ldr	r3, [r3, #24]
 8006080:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006084:	2b00      	cmp	r3, #0
 8006086:	d008      	beq.n	800609a <osThreadNew+0x9a>
 8006088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800608a:	2b38      	cmp	r3, #56	; 0x38
 800608c:	d805      	bhi.n	800609a <osThreadNew+0x9a>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	f003 0301 	and.w	r3, r3, #1
 8006096:	2b00      	cmp	r3, #0
 8006098:	d001      	beq.n	800609e <osThreadNew+0x9e>
        return (NULL);
 800609a:	2300      	movs	r3, #0
 800609c:	e054      	b.n	8006148 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	695b      	ldr	r3, [r3, #20]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d003      	beq.n	80060ae <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	695b      	ldr	r3, [r3, #20]
 80060aa:	089b      	lsrs	r3, r3, #2
 80060ac:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00e      	beq.n	80060d4 <osThreadNew+0xd4>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	2b5b      	cmp	r3, #91	; 0x5b
 80060bc:	d90a      	bls.n	80060d4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d006      	beq.n	80060d4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d002      	beq.n	80060d4 <osThreadNew+0xd4>
        mem = 1;
 80060ce:	2301      	movs	r3, #1
 80060d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80060d2:	e010      	b.n	80060f6 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d10c      	bne.n	80060f6 <osThreadNew+0xf6>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d108      	bne.n	80060f6 <osThreadNew+0xf6>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	691b      	ldr	r3, [r3, #16]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d104      	bne.n	80060f6 <osThreadNew+0xf6>
          mem = 0;
 80060ec:	2300      	movs	r3, #0
 80060ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80060f0:	e001      	b.n	80060f6 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80060f2:	2300      	movs	r3, #0
 80060f4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80060f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d110      	bne.n	800611e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006104:	9202      	str	r2, [sp, #8]
 8006106:	9301      	str	r3, [sp, #4]
 8006108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800610a:	9300      	str	r3, [sp, #0]
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006110:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006112:	68f8      	ldr	r0, [r7, #12]
 8006114:	f001 fcea 	bl	8007aec <xTaskCreateStatic>
 8006118:	4603      	mov	r3, r0
 800611a:	617b      	str	r3, [r7, #20]
 800611c:	e013      	b.n	8006146 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800611e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006120:	2b00      	cmp	r3, #0
 8006122:	d110      	bne.n	8006146 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006126:	b29a      	uxth	r2, r3
 8006128:	f107 0314 	add.w	r3, r7, #20
 800612c:	9301      	str	r3, [sp, #4]
 800612e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006130:	9300      	str	r3, [sp, #0]
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f001 fd31 	bl	8007b9e <xTaskCreate>
 800613c:	4603      	mov	r3, r0
 800613e:	2b01      	cmp	r3, #1
 8006140:	d001      	beq.n	8006146 <osThreadNew+0x146>
          hTask = NULL;
 8006142:	2300      	movs	r3, #0
 8006144:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006146:	697b      	ldr	r3, [r7, #20]
}
 8006148:	4618      	mov	r0, r3
 800614a:	3738      	adds	r7, #56	; 0x38
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}
 8006150:	20000030 	.word	0x20000030

08006154 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8006154:	b580      	push	{r7, lr}
 8006156:	b086      	sub	sp, #24
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800615c:	f3ef 8305 	mrs	r3, IPSR
 8006160:	613b      	str	r3, [r7, #16]
  return(result);
 8006162:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006164:	2b00      	cmp	r3, #0
 8006166:	d10f      	bne.n	8006188 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006168:	f3ef 8310 	mrs	r3, PRIMASK
 800616c:	60fb      	str	r3, [r7, #12]
  return(result);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d109      	bne.n	8006188 <osDelay+0x34>
 8006174:	4b0d      	ldr	r3, [pc, #52]	; (80061ac <osDelay+0x58>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2b02      	cmp	r3, #2
 800617a:	d109      	bne.n	8006190 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800617c:	f3ef 8311 	mrs	r3, BASEPRI
 8006180:	60bb      	str	r3, [r7, #8]
  return(result);
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d003      	beq.n	8006190 <osDelay+0x3c>
    stat = osErrorISR;
 8006188:	f06f 0305 	mvn.w	r3, #5
 800618c:	617b      	str	r3, [r7, #20]
 800618e:	e007      	b.n	80061a0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8006190:	2300      	movs	r3, #0
 8006192:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d002      	beq.n	80061a0 <osDelay+0x4c>
      vTaskDelay(ticks);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f001 fe3a 	bl	8007e14 <vTaskDelay>
    }
  }

  return (stat);
 80061a0:	697b      	ldr	r3, [r7, #20]
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3718      	adds	r7, #24
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	bf00      	nop
 80061ac:	20000030 	.word	0x20000030

080061b0 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b08c      	sub	sp, #48	; 0x30
 80061b4:	af02      	add	r7, sp, #8
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80061bc:	2300      	movs	r3, #0
 80061be:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061c0:	f3ef 8305 	mrs	r3, IPSR
 80061c4:	61bb      	str	r3, [r7, #24]
  return(result);
 80061c6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f040 8088 	bne.w	80062de <osSemaphoreNew+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061ce:	f3ef 8310 	mrs	r3, PRIMASK
 80061d2:	617b      	str	r3, [r7, #20]
  return(result);
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f040 8081 	bne.w	80062de <osSemaphoreNew+0x12e>
 80061dc:	4b42      	ldr	r3, [pc, #264]	; (80062e8 <osSemaphoreNew+0x138>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d105      	bne.n	80061f0 <osSemaphoreNew+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80061e4:	f3ef 8311 	mrs	r3, BASEPRI
 80061e8:	613b      	str	r3, [r7, #16]
  return(result);
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d176      	bne.n	80062de <osSemaphoreNew+0x12e>
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d073      	beq.n	80062de <osSemaphoreNew+0x12e>
 80061f6:	68ba      	ldr	r2, [r7, #8]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d86f      	bhi.n	80062de <osSemaphoreNew+0x12e>
    mem = -1;
 80061fe:	f04f 33ff 	mov.w	r3, #4294967295
 8006202:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d015      	beq.n	8006236 <osSemaphoreNew+0x86>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d006      	beq.n	8006220 <osSemaphoreNew+0x70>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	2b4f      	cmp	r3, #79	; 0x4f
 8006218:	d902      	bls.n	8006220 <osSemaphoreNew+0x70>
        mem = 1;
 800621a:	2301      	movs	r3, #1
 800621c:	623b      	str	r3, [r7, #32]
 800621e:	e00c      	b.n	800623a <osSemaphoreNew+0x8a>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d108      	bne.n	800623a <osSemaphoreNew+0x8a>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d104      	bne.n	800623a <osSemaphoreNew+0x8a>
          mem = 0;
 8006230:	2300      	movs	r3, #0
 8006232:	623b      	str	r3, [r7, #32]
 8006234:	e001      	b.n	800623a <osSemaphoreNew+0x8a>
        }
      }
    }
    else {
      mem = 0;
 8006236:	2300      	movs	r3, #0
 8006238:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800623a:	6a3b      	ldr	r3, [r7, #32]
 800623c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006240:	d04d      	beq.n	80062de <osSemaphoreNew+0x12e>
      if (max_count == 1U) {
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2b01      	cmp	r3, #1
 8006246:	d129      	bne.n	800629c <osSemaphoreNew+0xec>
        if (mem == 1) {
 8006248:	6a3b      	ldr	r3, [r7, #32]
 800624a:	2b01      	cmp	r3, #1
 800624c:	d10b      	bne.n	8006266 <osSemaphoreNew+0xb6>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	689a      	ldr	r2, [r3, #8]
 8006252:	2303      	movs	r3, #3
 8006254:	9300      	str	r3, [sp, #0]
 8006256:	4613      	mov	r3, r2
 8006258:	2200      	movs	r2, #0
 800625a:	2100      	movs	r1, #0
 800625c:	2001      	movs	r0, #1
 800625e:	f000 fdcd 	bl	8006dfc <xQueueGenericCreateStatic>
 8006262:	6278      	str	r0, [r7, #36]	; 0x24
 8006264:	e005      	b.n	8006272 <osSemaphoreNew+0xc2>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8006266:	2203      	movs	r2, #3
 8006268:	2100      	movs	r1, #0
 800626a:	2001      	movs	r0, #1
 800626c:	f000 fe38 	bl	8006ee0 <xQueueGenericCreate>
 8006270:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006274:	2b00      	cmp	r3, #0
 8006276:	d022      	beq.n	80062be <osSemaphoreNew+0x10e>
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d01f      	beq.n	80062be <osSemaphoreNew+0x10e>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800627e:	2300      	movs	r3, #0
 8006280:	2200      	movs	r2, #0
 8006282:	2100      	movs	r1, #0
 8006284:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006286:	f000 fef1 	bl	800706c <xQueueGenericSend>
 800628a:	4603      	mov	r3, r0
 800628c:	2b01      	cmp	r3, #1
 800628e:	d016      	beq.n	80062be <osSemaphoreNew+0x10e>
            vSemaphoreDelete (hSemaphore);
 8006290:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006292:	f001 fa5d 	bl	8007750 <vQueueDelete>
            hSemaphore = NULL;
 8006296:	2300      	movs	r3, #0
 8006298:	627b      	str	r3, [r7, #36]	; 0x24
 800629a:	e010      	b.n	80062be <osSemaphoreNew+0x10e>
          }
        }
      }
      else {
        if (mem == 1) {
 800629c:	6a3b      	ldr	r3, [r7, #32]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d108      	bne.n	80062b4 <osSemaphoreNew+0x104>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	461a      	mov	r2, r3
 80062a8:	68b9      	ldr	r1, [r7, #8]
 80062aa:	68f8      	ldr	r0, [r7, #12]
 80062ac:	f000 fe78 	bl	8006fa0 <xQueueCreateCountingSemaphoreStatic>
 80062b0:	6278      	str	r0, [r7, #36]	; 0x24
 80062b2:	e004      	b.n	80062be <osSemaphoreNew+0x10e>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80062b4:	68b9      	ldr	r1, [r7, #8]
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f000 fea7 	bl	800700a <xQueueCreateCountingSemaphore>
 80062bc:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80062be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d00c      	beq.n	80062de <osSemaphoreNew+0x12e>
        if (attr != NULL) {
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d003      	beq.n	80062d2 <osSemaphoreNew+0x122>
          name = attr->name;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	61fb      	str	r3, [r7, #28]
 80062d0:	e001      	b.n	80062d6 <osSemaphoreNew+0x126>
        } else {
          name = NULL;
 80062d2:	2300      	movs	r3, #0
 80062d4:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80062d6:	69f9      	ldr	r1, [r7, #28]
 80062d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80062da:	f001 fb83 	bl	80079e4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80062de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3728      	adds	r7, #40	; 0x28
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}
 80062e8:	20000030 	.word	0x20000030

080062ec <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b08c      	sub	sp, #48	; 0x30
 80062f0:	af02      	add	r7, sp, #8
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80062f8:	2300      	movs	r3, #0
 80062fa:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062fc:	f3ef 8305 	mrs	r3, IPSR
 8006300:	61bb      	str	r3, [r7, #24]
  return(result);
 8006302:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006304:	2b00      	cmp	r3, #0
 8006306:	d170      	bne.n	80063ea <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006308:	f3ef 8310 	mrs	r3, PRIMASK
 800630c:	617b      	str	r3, [r7, #20]
  return(result);
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d16a      	bne.n	80063ea <osMessageQueueNew+0xfe>
 8006314:	4b37      	ldr	r3, [pc, #220]	; (80063f4 <osMessageQueueNew+0x108>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	2b02      	cmp	r3, #2
 800631a:	d105      	bne.n	8006328 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800631c:	f3ef 8311 	mrs	r3, BASEPRI
 8006320:	613b      	str	r3, [r7, #16]
  return(result);
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d160      	bne.n	80063ea <osMessageQueueNew+0xfe>
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d05d      	beq.n	80063ea <osMessageQueueNew+0xfe>
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d05a      	beq.n	80063ea <osMessageQueueNew+0xfe>
    mem = -1;
 8006334:	f04f 33ff 	mov.w	r3, #4294967295
 8006338:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d029      	beq.n	8006394 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d012      	beq.n	800636e <osMessageQueueNew+0x82>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	2b4f      	cmp	r3, #79	; 0x4f
 800634e:	d90e      	bls.n	800636e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006354:	2b00      	cmp	r3, #0
 8006356:	d00a      	beq.n	800636e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	695a      	ldr	r2, [r3, #20]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	68b9      	ldr	r1, [r7, #8]
 8006360:	fb01 f303 	mul.w	r3, r1, r3
 8006364:	429a      	cmp	r2, r3
 8006366:	d302      	bcc.n	800636e <osMessageQueueNew+0x82>
        mem = 1;
 8006368:	2301      	movs	r3, #1
 800636a:	623b      	str	r3, [r7, #32]
 800636c:	e014      	b.n	8006398 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d110      	bne.n	8006398 <osMessageQueueNew+0xac>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10c      	bne.n	8006398 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006382:	2b00      	cmp	r3, #0
 8006384:	d108      	bne.n	8006398 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	695b      	ldr	r3, [r3, #20]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d104      	bne.n	8006398 <osMessageQueueNew+0xac>
          mem = 0;
 800638e:	2300      	movs	r3, #0
 8006390:	623b      	str	r3, [r7, #32]
 8006392:	e001      	b.n	8006398 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8006394:	2300      	movs	r3, #0
 8006396:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006398:	6a3b      	ldr	r3, [r7, #32]
 800639a:	2b01      	cmp	r3, #1
 800639c:	d10c      	bne.n	80063b8 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	691a      	ldr	r2, [r3, #16]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6899      	ldr	r1, [r3, #8]
 80063a6:	2300      	movs	r3, #0
 80063a8:	9300      	str	r3, [sp, #0]
 80063aa:	460b      	mov	r3, r1
 80063ac:	68b9      	ldr	r1, [r7, #8]
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f000 fd24 	bl	8006dfc <xQueueGenericCreateStatic>
 80063b4:	6278      	str	r0, [r7, #36]	; 0x24
 80063b6:	e008      	b.n	80063ca <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 80063b8:	6a3b      	ldr	r3, [r7, #32]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d105      	bne.n	80063ca <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 80063be:	2200      	movs	r2, #0
 80063c0:	68b9      	ldr	r1, [r7, #8]
 80063c2:	68f8      	ldr	r0, [r7, #12]
 80063c4:	f000 fd8c 	bl	8006ee0 <xQueueGenericCreate>
 80063c8:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80063ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00c      	beq.n	80063ea <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d003      	beq.n	80063de <osMessageQueueNew+0xf2>
        name = attr->name;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	61fb      	str	r3, [r7, #28]
 80063dc:	e001      	b.n	80063e2 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 80063de:	2300      	movs	r3, #0
 80063e0:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 80063e2:	69f9      	ldr	r1, [r7, #28]
 80063e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80063e6:	f001 fafd 	bl	80079e4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80063ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3728      	adds	r7, #40	; 0x28
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}
 80063f4:	20000030 	.word	0x20000030

080063f8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80063f8:	b480      	push	{r7}
 80063fa:	b085      	sub	sp, #20
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	4a06      	ldr	r2, [pc, #24]	; (8006420 <vApplicationGetIdleTaskMemory+0x28>)
 8006408:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	4a05      	ldr	r2, [pc, #20]	; (8006424 <vApplicationGetIdleTaskMemory+0x2c>)
 800640e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2280      	movs	r2, #128	; 0x80
 8006414:	601a      	str	r2, [r3, #0]
}
 8006416:	bf00      	nop
 8006418:	3714      	adds	r7, #20
 800641a:	46bd      	mov	sp, r7
 800641c:	bc80      	pop	{r7}
 800641e:	4770      	bx	lr
 8006420:	20000034 	.word	0x20000034
 8006424:	20000090 	.word	0x20000090

08006428 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006428:	b480      	push	{r7}
 800642a:	b085      	sub	sp, #20
 800642c:	af00      	add	r7, sp, #0
 800642e:	60f8      	str	r0, [r7, #12]
 8006430:	60b9      	str	r1, [r7, #8]
 8006432:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	4a07      	ldr	r2, [pc, #28]	; (8006454 <vApplicationGetTimerTaskMemory+0x2c>)
 8006438:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	4a06      	ldr	r2, [pc, #24]	; (8006458 <vApplicationGetTimerTaskMemory+0x30>)
 800643e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006446:	601a      	str	r2, [r3, #0]
}
 8006448:	bf00      	nop
 800644a:	3714      	adds	r7, #20
 800644c:	46bd      	mov	sp, r7
 800644e:	bc80      	pop	{r7}
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	20000290 	.word	0x20000290
 8006458:	200002ec 	.word	0x200002ec

0800645c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f103 0208 	add.w	r2, r3, #8
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f04f 32ff 	mov.w	r2, #4294967295
 8006474:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f103 0208 	add.w	r2, r3, #8
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f103 0208 	add.w	r2, r3, #8
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	bc80      	pop	{r7}
 8006498:	4770      	bx	lr

0800649a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800649a:	b480      	push	{r7}
 800649c:	b083      	sub	sp, #12
 800649e:	af00      	add	r7, sp, #0
 80064a0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80064a8:	bf00      	nop
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bc80      	pop	{r7}
 80064b0:	4770      	bx	lr

080064b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80064b2:	b480      	push	{r7}
 80064b4:	b085      	sub	sp, #20
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]
 80064ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	689a      	ldr	r2, [r3, #8]
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	683a      	ldr	r2, [r7, #0]
 80064d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	683a      	ldr	r2, [r7, #0]
 80064dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	1c5a      	adds	r2, r3, #1
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	601a      	str	r2, [r3, #0]
}
 80064ee:	bf00      	nop
 80064f0:	3714      	adds	r7, #20
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bc80      	pop	{r7}
 80064f6:	4770      	bx	lr

080064f8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80064f8:	b480      	push	{r7}
 80064fa:	b085      	sub	sp, #20
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800650e:	d103      	bne.n	8006518 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	691b      	ldr	r3, [r3, #16]
 8006514:	60fb      	str	r3, [r7, #12]
 8006516:	e00c      	b.n	8006532 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	3308      	adds	r3, #8
 800651c:	60fb      	str	r3, [r7, #12]
 800651e:	e002      	b.n	8006526 <vListInsert+0x2e>
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	60fb      	str	r3, [r7, #12]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	429a      	cmp	r2, r3
 8006530:	d9f6      	bls.n	8006520 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	685a      	ldr	r2, [r3, #4]
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	683a      	ldr	r2, [r7, #0]
 8006540:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	68fa      	ldr	r2, [r7, #12]
 8006546:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	683a      	ldr	r2, [r7, #0]
 800654c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	1c5a      	adds	r2, r3, #1
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	601a      	str	r2, [r3, #0]
}
 800655e:	bf00      	nop
 8006560:	3714      	adds	r7, #20
 8006562:	46bd      	mov	sp, r7
 8006564:	bc80      	pop	{r7}
 8006566:	4770      	bx	lr

08006568 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006568:	b480      	push	{r7}
 800656a:	b085      	sub	sp, #20
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	691b      	ldr	r3, [r3, #16]
 8006574:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	6892      	ldr	r2, [r2, #8]
 800657e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	6852      	ldr	r2, [r2, #4]
 8006588:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	685a      	ldr	r2, [r3, #4]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	429a      	cmp	r2, r3
 8006592:	d103      	bne.n	800659c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	689a      	ldr	r2, [r3, #8]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	1e5a      	subs	r2, r3, #1
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3714      	adds	r7, #20
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bc80      	pop	{r7}
 80065b8:	4770      	bx	lr
	...

080065bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80065bc:	b480      	push	{r7}
 80065be:	b085      	sub	sp, #20
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	3b04      	subs	r3, #4
 80065cc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80065d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	3b04      	subs	r3, #4
 80065da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	f023 0201 	bic.w	r2, r3, #1
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	3b04      	subs	r3, #4
 80065ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80065ec:	4a08      	ldr	r2, [pc, #32]	; (8006610 <pxPortInitialiseStack+0x54>)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	3b14      	subs	r3, #20
 80065f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	3b20      	subs	r3, #32
 8006602:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006604:	68fb      	ldr	r3, [r7, #12]
}
 8006606:	4618      	mov	r0, r3
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	bc80      	pop	{r7}
 800660e:	4770      	bx	lr
 8006610:	08006615 	.word	0x08006615

08006614 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006614:	b480      	push	{r7}
 8006616:	b085      	sub	sp, #20
 8006618:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800661a:	2300      	movs	r3, #0
 800661c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800661e:	4b10      	ldr	r3, [pc, #64]	; (8006660 <prvTaskExitError+0x4c>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006626:	d009      	beq.n	800663c <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800662c:	f383 8811 	msr	BASEPRI, r3
 8006630:	f3bf 8f6f 	isb	sy
 8006634:	f3bf 8f4f 	dsb	sy
 8006638:	60fb      	str	r3, [r7, #12]
 800663a:	e7fe      	b.n	800663a <prvTaskExitError+0x26>
 800663c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006640:	f383 8811 	msr	BASEPRI, r3
 8006644:	f3bf 8f6f 	isb	sy
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800664e:	bf00      	nop
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d0fc      	beq.n	8006650 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006656:	bf00      	nop
 8006658:	3714      	adds	r7, #20
 800665a:	46bd      	mov	sp, r7
 800665c:	bc80      	pop	{r7}
 800665e:	4770      	bx	lr
 8006660:	2000000c 	.word	0x2000000c
	...

08006670 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006670:	4b07      	ldr	r3, [pc, #28]	; (8006690 <pxCurrentTCBConst2>)
 8006672:	6819      	ldr	r1, [r3, #0]
 8006674:	6808      	ldr	r0, [r1, #0]
 8006676:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800667a:	f380 8809 	msr	PSP, r0
 800667e:	f3bf 8f6f 	isb	sy
 8006682:	f04f 0000 	mov.w	r0, #0
 8006686:	f380 8811 	msr	BASEPRI, r0
 800668a:	f04e 0e0d 	orr.w	lr, lr, #13
 800668e:	4770      	bx	lr

08006690 <pxCurrentTCBConst2>:
 8006690:	2000130c 	.word	0x2000130c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006694:	bf00      	nop
 8006696:	bf00      	nop

08006698 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006698:	4806      	ldr	r0, [pc, #24]	; (80066b4 <prvPortStartFirstTask+0x1c>)
 800669a:	6800      	ldr	r0, [r0, #0]
 800669c:	6800      	ldr	r0, [r0, #0]
 800669e:	f380 8808 	msr	MSP, r0
 80066a2:	b662      	cpsie	i
 80066a4:	b661      	cpsie	f
 80066a6:	f3bf 8f4f 	dsb	sy
 80066aa:	f3bf 8f6f 	isb	sy
 80066ae:	df00      	svc	0
 80066b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80066b2:	bf00      	nop
 80066b4:	e000ed08 	.word	0xe000ed08

080066b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80066be:	4b31      	ldr	r3, [pc, #196]	; (8006784 <xPortStartScheduler+0xcc>)
 80066c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	22ff      	movs	r2, #255	; 0xff
 80066ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80066d8:	78fb      	ldrb	r3, [r7, #3]
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80066e0:	b2da      	uxtb	r2, r3
 80066e2:	4b29      	ldr	r3, [pc, #164]	; (8006788 <xPortStartScheduler+0xd0>)
 80066e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80066e6:	4b29      	ldr	r3, [pc, #164]	; (800678c <xPortStartScheduler+0xd4>)
 80066e8:	2207      	movs	r2, #7
 80066ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066ec:	e009      	b.n	8006702 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80066ee:	4b27      	ldr	r3, [pc, #156]	; (800678c <xPortStartScheduler+0xd4>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	3b01      	subs	r3, #1
 80066f4:	4a25      	ldr	r2, [pc, #148]	; (800678c <xPortStartScheduler+0xd4>)
 80066f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80066f8:	78fb      	ldrb	r3, [r7, #3]
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	005b      	lsls	r3, r3, #1
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006702:	78fb      	ldrb	r3, [r7, #3]
 8006704:	b2db      	uxtb	r3, r3
 8006706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800670a:	2b80      	cmp	r3, #128	; 0x80
 800670c:	d0ef      	beq.n	80066ee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800670e:	4b1f      	ldr	r3, [pc, #124]	; (800678c <xPortStartScheduler+0xd4>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f1c3 0307 	rsb	r3, r3, #7
 8006716:	2b04      	cmp	r3, #4
 8006718:	d009      	beq.n	800672e <xPortStartScheduler+0x76>
 800671a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800671e:	f383 8811 	msr	BASEPRI, r3
 8006722:	f3bf 8f6f 	isb	sy
 8006726:	f3bf 8f4f 	dsb	sy
 800672a:	60bb      	str	r3, [r7, #8]
 800672c:	e7fe      	b.n	800672c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800672e:	4b17      	ldr	r3, [pc, #92]	; (800678c <xPortStartScheduler+0xd4>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	021b      	lsls	r3, r3, #8
 8006734:	4a15      	ldr	r2, [pc, #84]	; (800678c <xPortStartScheduler+0xd4>)
 8006736:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006738:	4b14      	ldr	r3, [pc, #80]	; (800678c <xPortStartScheduler+0xd4>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006740:	4a12      	ldr	r2, [pc, #72]	; (800678c <xPortStartScheduler+0xd4>)
 8006742:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	b2da      	uxtb	r2, r3
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800674c:	4a10      	ldr	r2, [pc, #64]	; (8006790 <xPortStartScheduler+0xd8>)
 800674e:	4b10      	ldr	r3, [pc, #64]	; (8006790 <xPortStartScheduler+0xd8>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006756:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006758:	4a0d      	ldr	r2, [pc, #52]	; (8006790 <xPortStartScheduler+0xd8>)
 800675a:	4b0d      	ldr	r3, [pc, #52]	; (8006790 <xPortStartScheduler+0xd8>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006762:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006764:	f000 f8b0 	bl	80068c8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006768:	4b0a      	ldr	r3, [pc, #40]	; (8006794 <xPortStartScheduler+0xdc>)
 800676a:	2200      	movs	r2, #0
 800676c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800676e:	f7ff ff93 	bl	8006698 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006772:	f001 fd6f 	bl	8008254 <vTaskSwitchContext>
	prvTaskExitError();
 8006776:	f7ff ff4d 	bl	8006614 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	3710      	adds	r7, #16
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}
 8006784:	e000e400 	.word	0xe000e400
 8006788:	200006ec 	.word	0x200006ec
 800678c:	200006f0 	.word	0x200006f0
 8006790:	e000ed20 	.word	0xe000ed20
 8006794:	2000000c 	.word	0x2000000c

08006798 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
 800679e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a2:	f383 8811 	msr	BASEPRI, r3
 80067a6:	f3bf 8f6f 	isb	sy
 80067aa:	f3bf 8f4f 	dsb	sy
 80067ae:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80067b0:	4b0e      	ldr	r3, [pc, #56]	; (80067ec <vPortEnterCritical+0x54>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	3301      	adds	r3, #1
 80067b6:	4a0d      	ldr	r2, [pc, #52]	; (80067ec <vPortEnterCritical+0x54>)
 80067b8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80067ba:	4b0c      	ldr	r3, [pc, #48]	; (80067ec <vPortEnterCritical+0x54>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d10e      	bne.n	80067e0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80067c2:	4b0b      	ldr	r3, [pc, #44]	; (80067f0 <vPortEnterCritical+0x58>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d009      	beq.n	80067e0 <vPortEnterCritical+0x48>
 80067cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d0:	f383 8811 	msr	BASEPRI, r3
 80067d4:	f3bf 8f6f 	isb	sy
 80067d8:	f3bf 8f4f 	dsb	sy
 80067dc:	603b      	str	r3, [r7, #0]
 80067de:	e7fe      	b.n	80067de <vPortEnterCritical+0x46>
	}
}
 80067e0:	bf00      	nop
 80067e2:	370c      	adds	r7, #12
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bc80      	pop	{r7}
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	2000000c 	.word	0x2000000c
 80067f0:	e000ed04 	.word	0xe000ed04

080067f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80067fa:	4b10      	ldr	r3, [pc, #64]	; (800683c <vPortExitCritical+0x48>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d109      	bne.n	8006816 <vPortExitCritical+0x22>
 8006802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006806:	f383 8811 	msr	BASEPRI, r3
 800680a:	f3bf 8f6f 	isb	sy
 800680e:	f3bf 8f4f 	dsb	sy
 8006812:	607b      	str	r3, [r7, #4]
 8006814:	e7fe      	b.n	8006814 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8006816:	4b09      	ldr	r3, [pc, #36]	; (800683c <vPortExitCritical+0x48>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	3b01      	subs	r3, #1
 800681c:	4a07      	ldr	r2, [pc, #28]	; (800683c <vPortExitCritical+0x48>)
 800681e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006820:	4b06      	ldr	r3, [pc, #24]	; (800683c <vPortExitCritical+0x48>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d104      	bne.n	8006832 <vPortExitCritical+0x3e>
 8006828:	2300      	movs	r3, #0
 800682a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8006832:	bf00      	nop
 8006834:	370c      	adds	r7, #12
 8006836:	46bd      	mov	sp, r7
 8006838:	bc80      	pop	{r7}
 800683a:	4770      	bx	lr
 800683c:	2000000c 	.word	0x2000000c

08006840 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006840:	f3ef 8009 	mrs	r0, PSP
 8006844:	f3bf 8f6f 	isb	sy
 8006848:	4b0d      	ldr	r3, [pc, #52]	; (8006880 <pxCurrentTCBConst>)
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006850:	6010      	str	r0, [r2, #0]
 8006852:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006856:	f04f 0050 	mov.w	r0, #80	; 0x50
 800685a:	f380 8811 	msr	BASEPRI, r0
 800685e:	f001 fcf9 	bl	8008254 <vTaskSwitchContext>
 8006862:	f04f 0000 	mov.w	r0, #0
 8006866:	f380 8811 	msr	BASEPRI, r0
 800686a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800686e:	6819      	ldr	r1, [r3, #0]
 8006870:	6808      	ldr	r0, [r1, #0]
 8006872:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006876:	f380 8809 	msr	PSP, r0
 800687a:	f3bf 8f6f 	isb	sy
 800687e:	4770      	bx	lr

08006880 <pxCurrentTCBConst>:
 8006880:	2000130c 	.word	0x2000130c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006884:	bf00      	nop
 8006886:	bf00      	nop

08006888 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b082      	sub	sp, #8
 800688c:	af00      	add	r7, sp, #0
	__asm volatile
 800688e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006892:	f383 8811 	msr	BASEPRI, r3
 8006896:	f3bf 8f6f 	isb	sy
 800689a:	f3bf 8f4f 	dsb	sy
 800689e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80068a0:	f001 fc1a 	bl	80080d8 <xTaskIncrementTick>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d003      	beq.n	80068b2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80068aa:	4b06      	ldr	r3, [pc, #24]	; (80068c4 <SysTick_Handler+0x3c>)
 80068ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068b0:	601a      	str	r2, [r3, #0]
 80068b2:	2300      	movs	r3, #0
 80068b4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80068bc:	bf00      	nop
 80068be:	3708      	adds	r7, #8
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	e000ed04 	.word	0xe000ed04

080068c8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80068c8:	b480      	push	{r7}
 80068ca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80068cc:	4b0a      	ldr	r3, [pc, #40]	; (80068f8 <vPortSetupTimerInterrupt+0x30>)
 80068ce:	2200      	movs	r2, #0
 80068d0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80068d2:	4b0a      	ldr	r3, [pc, #40]	; (80068fc <vPortSetupTimerInterrupt+0x34>)
 80068d4:	2200      	movs	r2, #0
 80068d6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80068d8:	4a09      	ldr	r2, [pc, #36]	; (8006900 <vPortSetupTimerInterrupt+0x38>)
 80068da:	4b0a      	ldr	r3, [pc, #40]	; (8006904 <vPortSetupTimerInterrupt+0x3c>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	490a      	ldr	r1, [pc, #40]	; (8006908 <vPortSetupTimerInterrupt+0x40>)
 80068e0:	fba1 1303 	umull	r1, r3, r1, r3
 80068e4:	099b      	lsrs	r3, r3, #6
 80068e6:	3b01      	subs	r3, #1
 80068e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80068ea:	4b03      	ldr	r3, [pc, #12]	; (80068f8 <vPortSetupTimerInterrupt+0x30>)
 80068ec:	2207      	movs	r2, #7
 80068ee:	601a      	str	r2, [r3, #0]
}
 80068f0:	bf00      	nop
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bc80      	pop	{r7}
 80068f6:	4770      	bx	lr
 80068f8:	e000e010 	.word	0xe000e010
 80068fc:	e000e018 	.word	0xe000e018
 8006900:	e000e014 	.word	0xe000e014
 8006904:	20000000 	.word	0x20000000
 8006908:	10624dd3 	.word	0x10624dd3

0800690c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006912:	f3ef 8305 	mrs	r3, IPSR
 8006916:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2b0f      	cmp	r3, #15
 800691c:	d913      	bls.n	8006946 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800691e:	4a15      	ldr	r2, [pc, #84]	; (8006974 <vPortValidateInterruptPriority+0x68>)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	4413      	add	r3, r2
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006928:	4b13      	ldr	r3, [pc, #76]	; (8006978 <vPortValidateInterruptPriority+0x6c>)
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	7afa      	ldrb	r2, [r7, #11]
 800692e:	429a      	cmp	r2, r3
 8006930:	d209      	bcs.n	8006946 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8006932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006936:	f383 8811 	msr	BASEPRI, r3
 800693a:	f3bf 8f6f 	isb	sy
 800693e:	f3bf 8f4f 	dsb	sy
 8006942:	607b      	str	r3, [r7, #4]
 8006944:	e7fe      	b.n	8006944 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006946:	4b0d      	ldr	r3, [pc, #52]	; (800697c <vPortValidateInterruptPriority+0x70>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800694e:	4b0c      	ldr	r3, [pc, #48]	; (8006980 <vPortValidateInterruptPriority+0x74>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	429a      	cmp	r2, r3
 8006954:	d909      	bls.n	800696a <vPortValidateInterruptPriority+0x5e>
 8006956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800695a:	f383 8811 	msr	BASEPRI, r3
 800695e:	f3bf 8f6f 	isb	sy
 8006962:	f3bf 8f4f 	dsb	sy
 8006966:	603b      	str	r3, [r7, #0]
 8006968:	e7fe      	b.n	8006968 <vPortValidateInterruptPriority+0x5c>
	}
 800696a:	bf00      	nop
 800696c:	3714      	adds	r7, #20
 800696e:	46bd      	mov	sp, r7
 8006970:	bc80      	pop	{r7}
 8006972:	4770      	bx	lr
 8006974:	e000e3f0 	.word	0xe000e3f0
 8006978:	200006ec 	.word	0x200006ec
 800697c:	e000ed0c 	.word	0xe000ed0c
 8006980:	200006f0 	.word	0x200006f0

08006984 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b08a      	sub	sp, #40	; 0x28
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800698c:	2300      	movs	r3, #0
 800698e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006990:	f001 fad8 	bl	8007f44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006994:	4b57      	ldr	r3, [pc, #348]	; (8006af4 <pvPortMalloc+0x170>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d101      	bne.n	80069a0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800699c:	f000 f90c 	bl	8006bb8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80069a0:	4b55      	ldr	r3, [pc, #340]	; (8006af8 <pvPortMalloc+0x174>)
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4013      	ands	r3, r2
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f040 808c 	bne.w	8006ac6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d01c      	beq.n	80069ee <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80069b4:	2208      	movs	r2, #8
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4413      	add	r3, r2
 80069ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f003 0307 	and.w	r3, r3, #7
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d013      	beq.n	80069ee <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f023 0307 	bic.w	r3, r3, #7
 80069cc:	3308      	adds	r3, #8
 80069ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f003 0307 	and.w	r3, r3, #7
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d009      	beq.n	80069ee <pvPortMalloc+0x6a>
 80069da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069de:	f383 8811 	msr	BASEPRI, r3
 80069e2:	f3bf 8f6f 	isb	sy
 80069e6:	f3bf 8f4f 	dsb	sy
 80069ea:	617b      	str	r3, [r7, #20]
 80069ec:	e7fe      	b.n	80069ec <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d068      	beq.n	8006ac6 <pvPortMalloc+0x142>
 80069f4:	4b41      	ldr	r3, [pc, #260]	; (8006afc <pvPortMalloc+0x178>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	429a      	cmp	r2, r3
 80069fc:	d863      	bhi.n	8006ac6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80069fe:	4b40      	ldr	r3, [pc, #256]	; (8006b00 <pvPortMalloc+0x17c>)
 8006a00:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006a02:	4b3f      	ldr	r3, [pc, #252]	; (8006b00 <pvPortMalloc+0x17c>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a08:	e004      	b.n	8006a14 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8006a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d203      	bcs.n	8006a26 <pvPortMalloc+0xa2>
 8006a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1f1      	bne.n	8006a0a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006a26:	4b33      	ldr	r3, [pc, #204]	; (8006af4 <pvPortMalloc+0x170>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d04a      	beq.n	8006ac6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006a30:	6a3b      	ldr	r3, [r7, #32]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2208      	movs	r2, #8
 8006a36:	4413      	add	r3, r2
 8006a38:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	6a3b      	ldr	r3, [r7, #32]
 8006a40:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a44:	685a      	ldr	r2, [r3, #4]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	1ad2      	subs	r2, r2, r3
 8006a4a:	2308      	movs	r3, #8
 8006a4c:	005b      	lsls	r3, r3, #1
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d91e      	bls.n	8006a90 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4413      	add	r3, r2
 8006a58:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	f003 0307 	and.w	r3, r3, #7
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d009      	beq.n	8006a78 <pvPortMalloc+0xf4>
 8006a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a68:	f383 8811 	msr	BASEPRI, r3
 8006a6c:	f3bf 8f6f 	isb	sy
 8006a70:	f3bf 8f4f 	dsb	sy
 8006a74:	613b      	str	r3, [r7, #16]
 8006a76:	e7fe      	b.n	8006a76 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a7a:	685a      	ldr	r2, [r3, #4]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	1ad2      	subs	r2, r2, r3
 8006a80:	69bb      	ldr	r3, [r7, #24]
 8006a82:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a86:	687a      	ldr	r2, [r7, #4]
 8006a88:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006a8a:	69b8      	ldr	r0, [r7, #24]
 8006a8c:	f000 f8f6 	bl	8006c7c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a90:	4b1a      	ldr	r3, [pc, #104]	; (8006afc <pvPortMalloc+0x178>)
 8006a92:	681a      	ldr	r2, [r3, #0]
 8006a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	1ad3      	subs	r3, r2, r3
 8006a9a:	4a18      	ldr	r2, [pc, #96]	; (8006afc <pvPortMalloc+0x178>)
 8006a9c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006a9e:	4b17      	ldr	r3, [pc, #92]	; (8006afc <pvPortMalloc+0x178>)
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	4b18      	ldr	r3, [pc, #96]	; (8006b04 <pvPortMalloc+0x180>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	d203      	bcs.n	8006ab2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006aaa:	4b14      	ldr	r3, [pc, #80]	; (8006afc <pvPortMalloc+0x178>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a15      	ldr	r2, [pc, #84]	; (8006b04 <pvPortMalloc+0x180>)
 8006ab0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab4:	685a      	ldr	r2, [r3, #4]
 8006ab6:	4b10      	ldr	r3, [pc, #64]	; (8006af8 <pvPortMalloc+0x174>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	431a      	orrs	r2, r3
 8006abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006abe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006ac6:	f001 fa4b 	bl	8007f60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006aca:	69fb      	ldr	r3, [r7, #28]
 8006acc:	f003 0307 	and.w	r3, r3, #7
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d009      	beq.n	8006ae8 <pvPortMalloc+0x164>
 8006ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad8:	f383 8811 	msr	BASEPRI, r3
 8006adc:	f3bf 8f6f 	isb	sy
 8006ae0:	f3bf 8f4f 	dsb	sy
 8006ae4:	60fb      	str	r3, [r7, #12]
 8006ae6:	e7fe      	b.n	8006ae6 <pvPortMalloc+0x162>
	return pvReturn;
 8006ae8:	69fb      	ldr	r3, [r7, #28]
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3728      	adds	r7, #40	; 0x28
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop
 8006af4:	200012fc 	.word	0x200012fc
 8006af8:	20001308 	.word	0x20001308
 8006afc:	20001300 	.word	0x20001300
 8006b00:	200012f4 	.word	0x200012f4
 8006b04:	20001304 	.word	0x20001304

08006b08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b086      	sub	sp, #24
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d046      	beq.n	8006ba8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006b1a:	2308      	movs	r3, #8
 8006b1c:	425b      	negs	r3, r3
 8006b1e:	697a      	ldr	r2, [r7, #20]
 8006b20:	4413      	add	r3, r2
 8006b22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	685a      	ldr	r2, [r3, #4]
 8006b2c:	4b20      	ldr	r3, [pc, #128]	; (8006bb0 <vPortFree+0xa8>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4013      	ands	r3, r2
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d109      	bne.n	8006b4a <vPortFree+0x42>
 8006b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b3a:	f383 8811 	msr	BASEPRI, r3
 8006b3e:	f3bf 8f6f 	isb	sy
 8006b42:	f3bf 8f4f 	dsb	sy
 8006b46:	60fb      	str	r3, [r7, #12]
 8006b48:	e7fe      	b.n	8006b48 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d009      	beq.n	8006b66 <vPortFree+0x5e>
 8006b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b56:	f383 8811 	msr	BASEPRI, r3
 8006b5a:	f3bf 8f6f 	isb	sy
 8006b5e:	f3bf 8f4f 	dsb	sy
 8006b62:	60bb      	str	r3, [r7, #8]
 8006b64:	e7fe      	b.n	8006b64 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	685a      	ldr	r2, [r3, #4]
 8006b6a:	4b11      	ldr	r3, [pc, #68]	; (8006bb0 <vPortFree+0xa8>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4013      	ands	r3, r2
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d019      	beq.n	8006ba8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d115      	bne.n	8006ba8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	685a      	ldr	r2, [r3, #4]
 8006b80:	4b0b      	ldr	r3, [pc, #44]	; (8006bb0 <vPortFree+0xa8>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	43db      	mvns	r3, r3
 8006b86:	401a      	ands	r2, r3
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006b8c:	f001 f9da 	bl	8007f44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	685a      	ldr	r2, [r3, #4]
 8006b94:	4b07      	ldr	r3, [pc, #28]	; (8006bb4 <vPortFree+0xac>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4413      	add	r3, r2
 8006b9a:	4a06      	ldr	r2, [pc, #24]	; (8006bb4 <vPortFree+0xac>)
 8006b9c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006b9e:	6938      	ldr	r0, [r7, #16]
 8006ba0:	f000 f86c 	bl	8006c7c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006ba4:	f001 f9dc 	bl	8007f60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006ba8:	bf00      	nop
 8006baa:	3718      	adds	r7, #24
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	20001308 	.word	0x20001308
 8006bb4:	20001300 	.word	0x20001300

08006bb8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006bbe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006bc2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006bc4:	4b27      	ldr	r3, [pc, #156]	; (8006c64 <prvHeapInit+0xac>)
 8006bc6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f003 0307 	and.w	r3, r3, #7
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00c      	beq.n	8006bec <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	3307      	adds	r3, #7
 8006bd6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f023 0307 	bic.w	r3, r3, #7
 8006bde:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006be0:	68ba      	ldr	r2, [r7, #8]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	4a1f      	ldr	r2, [pc, #124]	; (8006c64 <prvHeapInit+0xac>)
 8006be8:	4413      	add	r3, r2
 8006bea:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006bf0:	4a1d      	ldr	r2, [pc, #116]	; (8006c68 <prvHeapInit+0xb0>)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006bf6:	4b1c      	ldr	r3, [pc, #112]	; (8006c68 <prvHeapInit+0xb0>)
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	4413      	add	r3, r2
 8006c02:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006c04:	2208      	movs	r2, #8
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	1a9b      	subs	r3, r3, r2
 8006c0a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f023 0307 	bic.w	r3, r3, #7
 8006c12:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	4a15      	ldr	r2, [pc, #84]	; (8006c6c <prvHeapInit+0xb4>)
 8006c18:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006c1a:	4b14      	ldr	r3, [pc, #80]	; (8006c6c <prvHeapInit+0xb4>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006c22:	4b12      	ldr	r3, [pc, #72]	; (8006c6c <prvHeapInit+0xb4>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2200      	movs	r2, #0
 8006c28:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	1ad2      	subs	r2, r2, r3
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c38:	4b0c      	ldr	r3, [pc, #48]	; (8006c6c <prvHeapInit+0xb4>)
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	4a0a      	ldr	r2, [pc, #40]	; (8006c70 <prvHeapInit+0xb8>)
 8006c46:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	4a09      	ldr	r2, [pc, #36]	; (8006c74 <prvHeapInit+0xbc>)
 8006c4e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006c50:	4b09      	ldr	r3, [pc, #36]	; (8006c78 <prvHeapInit+0xc0>)
 8006c52:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006c56:	601a      	str	r2, [r3, #0]
}
 8006c58:	bf00      	nop
 8006c5a:	3714      	adds	r7, #20
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bc80      	pop	{r7}
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop
 8006c64:	200006f4 	.word	0x200006f4
 8006c68:	200012f4 	.word	0x200012f4
 8006c6c:	200012fc 	.word	0x200012fc
 8006c70:	20001304 	.word	0x20001304
 8006c74:	20001300 	.word	0x20001300
 8006c78:	20001308 	.word	0x20001308

08006c7c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b085      	sub	sp, #20
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c84:	4b27      	ldr	r3, [pc, #156]	; (8006d24 <prvInsertBlockIntoFreeList+0xa8>)
 8006c86:	60fb      	str	r3, [r7, #12]
 8006c88:	e002      	b.n	8006c90 <prvInsertBlockIntoFreeList+0x14>
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	60fb      	str	r3, [r7, #12]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d3f7      	bcc.n	8006c8a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	68ba      	ldr	r2, [r7, #8]
 8006ca4:	441a      	add	r2, r3
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d108      	bne.n	8006cbe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	441a      	add	r2, r3
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	68ba      	ldr	r2, [r7, #8]
 8006cc8:	441a      	add	r2, r3
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d118      	bne.n	8006d04 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	4b14      	ldr	r3, [pc, #80]	; (8006d28 <prvInsertBlockIntoFreeList+0xac>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d00d      	beq.n	8006cfa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	685a      	ldr	r2, [r3, #4]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	441a      	add	r2, r3
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	601a      	str	r2, [r3, #0]
 8006cf8:	e008      	b.n	8006d0c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006cfa:	4b0b      	ldr	r3, [pc, #44]	; (8006d28 <prvInsertBlockIntoFreeList+0xac>)
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	601a      	str	r2, [r3, #0]
 8006d02:	e003      	b.n	8006d0c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d002      	beq.n	8006d1a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d1a:	bf00      	nop
 8006d1c:	3714      	adds	r7, #20
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bc80      	pop	{r7}
 8006d22:	4770      	bx	lr
 8006d24:	200012f4 	.word	0x200012f4
 8006d28:	200012fc 	.word	0x200012fc

08006d2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b084      	sub	sp, #16
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d109      	bne.n	8006d54 <xQueueGenericReset+0x28>
 8006d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d44:	f383 8811 	msr	BASEPRI, r3
 8006d48:	f3bf 8f6f 	isb	sy
 8006d4c:	f3bf 8f4f 	dsb	sy
 8006d50:	60bb      	str	r3, [r7, #8]
 8006d52:	e7fe      	b.n	8006d52 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8006d54:	f7ff fd20 	bl	8006798 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d60:	68f9      	ldr	r1, [r7, #12]
 8006d62:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006d64:	fb01 f303 	mul.w	r3, r1, r3
 8006d68:	441a      	add	r2, r3
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2200      	movs	r2, #0
 8006d72:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d84:	3b01      	subs	r3, #1
 8006d86:	68f9      	ldr	r1, [r7, #12]
 8006d88:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006d8a:	fb01 f303 	mul.w	r3, r1, r3
 8006d8e:	441a      	add	r2, r3
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	22ff      	movs	r2, #255	; 0xff
 8006d98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	22ff      	movs	r2, #255	; 0xff
 8006da0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d114      	bne.n	8006dd4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d01a      	beq.n	8006de8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	3310      	adds	r3, #16
 8006db6:	4618      	mov	r0, r3
 8006db8:	f001 faf6 	bl	80083a8 <xTaskRemoveFromEventList>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d012      	beq.n	8006de8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006dc2:	4b0d      	ldr	r3, [pc, #52]	; (8006df8 <xQueueGenericReset+0xcc>)
 8006dc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dc8:	601a      	str	r2, [r3, #0]
 8006dca:	f3bf 8f4f 	dsb	sy
 8006dce:	f3bf 8f6f 	isb	sy
 8006dd2:	e009      	b.n	8006de8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	3310      	adds	r3, #16
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f7ff fb3f 	bl	800645c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	3324      	adds	r3, #36	; 0x24
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7ff fb3a 	bl	800645c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006de8:	f7ff fd04 	bl	80067f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006dec:	2301      	movs	r3, #1
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3710      	adds	r7, #16
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	e000ed04 	.word	0xe000ed04

08006dfc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b08e      	sub	sp, #56	; 0x38
 8006e00:	af02      	add	r7, sp, #8
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	60b9      	str	r1, [r7, #8]
 8006e06:	607a      	str	r2, [r7, #4]
 8006e08:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d109      	bne.n	8006e24 <xQueueGenericCreateStatic+0x28>
 8006e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e14:	f383 8811 	msr	BASEPRI, r3
 8006e18:	f3bf 8f6f 	isb	sy
 8006e1c:	f3bf 8f4f 	dsb	sy
 8006e20:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e22:	e7fe      	b.n	8006e22 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d109      	bne.n	8006e3e <xQueueGenericCreateStatic+0x42>
 8006e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e2e:	f383 8811 	msr	BASEPRI, r3
 8006e32:	f3bf 8f6f 	isb	sy
 8006e36:	f3bf 8f4f 	dsb	sy
 8006e3a:	627b      	str	r3, [r7, #36]	; 0x24
 8006e3c:	e7fe      	b.n	8006e3c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d002      	beq.n	8006e4a <xQueueGenericCreateStatic+0x4e>
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d001      	beq.n	8006e4e <xQueueGenericCreateStatic+0x52>
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e000      	b.n	8006e50 <xQueueGenericCreateStatic+0x54>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d109      	bne.n	8006e68 <xQueueGenericCreateStatic+0x6c>
 8006e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e58:	f383 8811 	msr	BASEPRI, r3
 8006e5c:	f3bf 8f6f 	isb	sy
 8006e60:	f3bf 8f4f 	dsb	sy
 8006e64:	623b      	str	r3, [r7, #32]
 8006e66:	e7fe      	b.n	8006e66 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d102      	bne.n	8006e74 <xQueueGenericCreateStatic+0x78>
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d101      	bne.n	8006e78 <xQueueGenericCreateStatic+0x7c>
 8006e74:	2301      	movs	r3, #1
 8006e76:	e000      	b.n	8006e7a <xQueueGenericCreateStatic+0x7e>
 8006e78:	2300      	movs	r3, #0
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d109      	bne.n	8006e92 <xQueueGenericCreateStatic+0x96>
 8006e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e82:	f383 8811 	msr	BASEPRI, r3
 8006e86:	f3bf 8f6f 	isb	sy
 8006e8a:	f3bf 8f4f 	dsb	sy
 8006e8e:	61fb      	str	r3, [r7, #28]
 8006e90:	e7fe      	b.n	8006e90 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006e92:	2350      	movs	r3, #80	; 0x50
 8006e94:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	2b50      	cmp	r3, #80	; 0x50
 8006e9a:	d009      	beq.n	8006eb0 <xQueueGenericCreateStatic+0xb4>
 8006e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea0:	f383 8811 	msr	BASEPRI, r3
 8006ea4:	f3bf 8f6f 	isb	sy
 8006ea8:	f3bf 8f4f 	dsb	sy
 8006eac:	61bb      	str	r3, [r7, #24]
 8006eae:	e7fe      	b.n	8006eae <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d00d      	beq.n	8006ed6 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006ec2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ec8:	9300      	str	r3, [sp, #0]
 8006eca:	4613      	mov	r3, r2
 8006ecc:	687a      	ldr	r2, [r7, #4]
 8006ece:	68b9      	ldr	r1, [r7, #8]
 8006ed0:	68f8      	ldr	r0, [r7, #12]
 8006ed2:	f000 f842 	bl	8006f5a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3730      	adds	r7, #48	; 0x30
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}

08006ee0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b08a      	sub	sp, #40	; 0x28
 8006ee4:	af02      	add	r7, sp, #8
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	4613      	mov	r3, r2
 8006eec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d109      	bne.n	8006f08 <xQueueGenericCreate+0x28>
 8006ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef8:	f383 8811 	msr	BASEPRI, r3
 8006efc:	f3bf 8f6f 	isb	sy
 8006f00:	f3bf 8f4f 	dsb	sy
 8006f04:	613b      	str	r3, [r7, #16]
 8006f06:	e7fe      	b.n	8006f06 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d102      	bne.n	8006f14 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	61fb      	str	r3, [r7, #28]
 8006f12:	e004      	b.n	8006f1e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	68ba      	ldr	r2, [r7, #8]
 8006f18:	fb02 f303 	mul.w	r3, r2, r3
 8006f1c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	3350      	adds	r3, #80	; 0x50
 8006f22:	4618      	mov	r0, r3
 8006f24:	f7ff fd2e 	bl	8006984 <pvPortMalloc>
 8006f28:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006f2a:	69bb      	ldr	r3, [r7, #24]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d00f      	beq.n	8006f50 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8006f30:	69bb      	ldr	r3, [r7, #24]
 8006f32:	3350      	adds	r3, #80	; 0x50
 8006f34:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006f36:	69bb      	ldr	r3, [r7, #24]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f3e:	79fa      	ldrb	r2, [r7, #7]
 8006f40:	69bb      	ldr	r3, [r7, #24]
 8006f42:	9300      	str	r3, [sp, #0]
 8006f44:	4613      	mov	r3, r2
 8006f46:	697a      	ldr	r2, [r7, #20]
 8006f48:	68b9      	ldr	r1, [r7, #8]
 8006f4a:	68f8      	ldr	r0, [r7, #12]
 8006f4c:	f000 f805 	bl	8006f5a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006f50:	69bb      	ldr	r3, [r7, #24]
	}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3720      	adds	r7, #32
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006f5a:	b580      	push	{r7, lr}
 8006f5c:	b084      	sub	sp, #16
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	60f8      	str	r0, [r7, #12]
 8006f62:	60b9      	str	r1, [r7, #8]
 8006f64:	607a      	str	r2, [r7, #4]
 8006f66:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d103      	bne.n	8006f76 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006f6e:	69bb      	ldr	r3, [r7, #24]
 8006f70:	69ba      	ldr	r2, [r7, #24]
 8006f72:	601a      	str	r2, [r3, #0]
 8006f74:	e002      	b.n	8006f7c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006f76:	69bb      	ldr	r3, [r7, #24]
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006f7c:	69bb      	ldr	r3, [r7, #24]
 8006f7e:	68fa      	ldr	r2, [r7, #12]
 8006f80:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006f82:	69bb      	ldr	r3, [r7, #24]
 8006f84:	68ba      	ldr	r2, [r7, #8]
 8006f86:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006f88:	2101      	movs	r1, #1
 8006f8a:	69b8      	ldr	r0, [r7, #24]
 8006f8c:	f7ff fece 	bl	8006d2c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	78fa      	ldrb	r2, [r7, #3]
 8006f94:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006f98:	bf00      	nop
 8006f9a:	3710      	adds	r7, #16
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b08a      	sub	sp, #40	; 0x28
 8006fa4:	af02      	add	r7, sp, #8
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	60b9      	str	r1, [r7, #8]
 8006faa:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d109      	bne.n	8006fc6 <xQueueCreateCountingSemaphoreStatic+0x26>
 8006fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fb6:	f383 8811 	msr	BASEPRI, r3
 8006fba:	f3bf 8f6f 	isb	sy
 8006fbe:	f3bf 8f4f 	dsb	sy
 8006fc2:	61bb      	str	r3, [r7, #24]
 8006fc4:	e7fe      	b.n	8006fc4 <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006fc6:	68ba      	ldr	r2, [r7, #8]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	429a      	cmp	r2, r3
 8006fcc:	d909      	bls.n	8006fe2 <xQueueCreateCountingSemaphoreStatic+0x42>
 8006fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd2:	f383 8811 	msr	BASEPRI, r3
 8006fd6:	f3bf 8f6f 	isb	sy
 8006fda:	f3bf 8f4f 	dsb	sy
 8006fde:	617b      	str	r3, [r7, #20]
 8006fe0:	e7fe      	b.n	8006fe0 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006fe2:	2302      	movs	r3, #2
 8006fe4:	9300      	str	r3, [sp, #0]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	2100      	movs	r1, #0
 8006fec:	68f8      	ldr	r0, [r7, #12]
 8006fee:	f7ff ff05 	bl	8006dfc <xQueueGenericCreateStatic>
 8006ff2:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006ff4:	69fb      	ldr	r3, [r7, #28]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d002      	beq.n	8007000 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006ffa:	69fb      	ldr	r3, [r7, #28]
 8006ffc:	68ba      	ldr	r2, [r7, #8]
 8006ffe:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007000:	69fb      	ldr	r3, [r7, #28]
	}
 8007002:	4618      	mov	r0, r3
 8007004:	3720      	adds	r7, #32
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}

0800700a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800700a:	b580      	push	{r7, lr}
 800700c:	b086      	sub	sp, #24
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
 8007012:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d109      	bne.n	800702e <xQueueCreateCountingSemaphore+0x24>
 800701a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800701e:	f383 8811 	msr	BASEPRI, r3
 8007022:	f3bf 8f6f 	isb	sy
 8007026:	f3bf 8f4f 	dsb	sy
 800702a:	613b      	str	r3, [r7, #16]
 800702c:	e7fe      	b.n	800702c <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 800702e:	683a      	ldr	r2, [r7, #0]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	429a      	cmp	r2, r3
 8007034:	d909      	bls.n	800704a <xQueueCreateCountingSemaphore+0x40>
 8007036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800703a:	f383 8811 	msr	BASEPRI, r3
 800703e:	f3bf 8f6f 	isb	sy
 8007042:	f3bf 8f4f 	dsb	sy
 8007046:	60fb      	str	r3, [r7, #12]
 8007048:	e7fe      	b.n	8007048 <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800704a:	2202      	movs	r2, #2
 800704c:	2100      	movs	r1, #0
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f7ff ff46 	bl	8006ee0 <xQueueGenericCreate>
 8007054:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d002      	beq.n	8007062 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	683a      	ldr	r2, [r7, #0]
 8007060:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007062:	697b      	ldr	r3, [r7, #20]
	}
 8007064:	4618      	mov	r0, r3
 8007066:	3718      	adds	r7, #24
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b08e      	sub	sp, #56	; 0x38
 8007070:	af00      	add	r7, sp, #0
 8007072:	60f8      	str	r0, [r7, #12]
 8007074:	60b9      	str	r1, [r7, #8]
 8007076:	607a      	str	r2, [r7, #4]
 8007078:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800707a:	2300      	movs	r3, #0
 800707c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007084:	2b00      	cmp	r3, #0
 8007086:	d109      	bne.n	800709c <xQueueGenericSend+0x30>
 8007088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800708c:	f383 8811 	msr	BASEPRI, r3
 8007090:	f3bf 8f6f 	isb	sy
 8007094:	f3bf 8f4f 	dsb	sy
 8007098:	62bb      	str	r3, [r7, #40]	; 0x28
 800709a:	e7fe      	b.n	800709a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d103      	bne.n	80070aa <xQueueGenericSend+0x3e>
 80070a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d101      	bne.n	80070ae <xQueueGenericSend+0x42>
 80070aa:	2301      	movs	r3, #1
 80070ac:	e000      	b.n	80070b0 <xQueueGenericSend+0x44>
 80070ae:	2300      	movs	r3, #0
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d109      	bne.n	80070c8 <xQueueGenericSend+0x5c>
 80070b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b8:	f383 8811 	msr	BASEPRI, r3
 80070bc:	f3bf 8f6f 	isb	sy
 80070c0:	f3bf 8f4f 	dsb	sy
 80070c4:	627b      	str	r3, [r7, #36]	; 0x24
 80070c6:	e7fe      	b.n	80070c6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	2b02      	cmp	r3, #2
 80070cc:	d103      	bne.n	80070d6 <xQueueGenericSend+0x6a>
 80070ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d101      	bne.n	80070da <xQueueGenericSend+0x6e>
 80070d6:	2301      	movs	r3, #1
 80070d8:	e000      	b.n	80070dc <xQueueGenericSend+0x70>
 80070da:	2300      	movs	r3, #0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d109      	bne.n	80070f4 <xQueueGenericSend+0x88>
 80070e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e4:	f383 8811 	msr	BASEPRI, r3
 80070e8:	f3bf 8f6f 	isb	sy
 80070ec:	f3bf 8f4f 	dsb	sy
 80070f0:	623b      	str	r3, [r7, #32]
 80070f2:	e7fe      	b.n	80070f2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80070f4:	f001 fb12 	bl	800871c <xTaskGetSchedulerState>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d102      	bne.n	8007104 <xQueueGenericSend+0x98>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d101      	bne.n	8007108 <xQueueGenericSend+0x9c>
 8007104:	2301      	movs	r3, #1
 8007106:	e000      	b.n	800710a <xQueueGenericSend+0x9e>
 8007108:	2300      	movs	r3, #0
 800710a:	2b00      	cmp	r3, #0
 800710c:	d109      	bne.n	8007122 <xQueueGenericSend+0xb6>
 800710e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007112:	f383 8811 	msr	BASEPRI, r3
 8007116:	f3bf 8f6f 	isb	sy
 800711a:	f3bf 8f4f 	dsb	sy
 800711e:	61fb      	str	r3, [r7, #28]
 8007120:	e7fe      	b.n	8007120 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007122:	f7ff fb39 	bl	8006798 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007128:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800712a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800712c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800712e:	429a      	cmp	r2, r3
 8007130:	d302      	bcc.n	8007138 <xQueueGenericSend+0xcc>
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	2b02      	cmp	r3, #2
 8007136:	d129      	bne.n	800718c <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007138:	683a      	ldr	r2, [r7, #0]
 800713a:	68b9      	ldr	r1, [r7, #8]
 800713c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800713e:	f000 fb40 	bl	80077c2 <prvCopyDataToQueue>
 8007142:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007148:	2b00      	cmp	r3, #0
 800714a:	d010      	beq.n	800716e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800714c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800714e:	3324      	adds	r3, #36	; 0x24
 8007150:	4618      	mov	r0, r3
 8007152:	f001 f929 	bl	80083a8 <xTaskRemoveFromEventList>
 8007156:	4603      	mov	r3, r0
 8007158:	2b00      	cmp	r3, #0
 800715a:	d013      	beq.n	8007184 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800715c:	4b3f      	ldr	r3, [pc, #252]	; (800725c <xQueueGenericSend+0x1f0>)
 800715e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007162:	601a      	str	r2, [r3, #0]
 8007164:	f3bf 8f4f 	dsb	sy
 8007168:	f3bf 8f6f 	isb	sy
 800716c:	e00a      	b.n	8007184 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800716e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007170:	2b00      	cmp	r3, #0
 8007172:	d007      	beq.n	8007184 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007174:	4b39      	ldr	r3, [pc, #228]	; (800725c <xQueueGenericSend+0x1f0>)
 8007176:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800717a:	601a      	str	r2, [r3, #0]
 800717c:	f3bf 8f4f 	dsb	sy
 8007180:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007184:	f7ff fb36 	bl	80067f4 <vPortExitCritical>
				return pdPASS;
 8007188:	2301      	movs	r3, #1
 800718a:	e063      	b.n	8007254 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d103      	bne.n	800719a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007192:	f7ff fb2f 	bl	80067f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007196:	2300      	movs	r3, #0
 8007198:	e05c      	b.n	8007254 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800719a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800719c:	2b00      	cmp	r3, #0
 800719e:	d106      	bne.n	80071ae <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80071a0:	f107 0314 	add.w	r3, r7, #20
 80071a4:	4618      	mov	r0, r3
 80071a6:	f001 f961 	bl	800846c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071aa:	2301      	movs	r3, #1
 80071ac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80071ae:	f7ff fb21 	bl	80067f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80071b2:	f000 fec7 	bl	8007f44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80071b6:	f7ff faef 	bl	8006798 <vPortEnterCritical>
 80071ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071c0:	b25b      	sxtb	r3, r3
 80071c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c6:	d103      	bne.n	80071d0 <xQueueGenericSend+0x164>
 80071c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ca:	2200      	movs	r2, #0
 80071cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071d6:	b25b      	sxtb	r3, r3
 80071d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071dc:	d103      	bne.n	80071e6 <xQueueGenericSend+0x17a>
 80071de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071e6:	f7ff fb05 	bl	80067f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071ea:	1d3a      	adds	r2, r7, #4
 80071ec:	f107 0314 	add.w	r3, r7, #20
 80071f0:	4611      	mov	r1, r2
 80071f2:	4618      	mov	r0, r3
 80071f4:	f001 f950 	bl	8008498 <xTaskCheckForTimeOut>
 80071f8:	4603      	mov	r3, r0
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d124      	bne.n	8007248 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80071fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007200:	f000 fbd7 	bl	80079b2 <prvIsQueueFull>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d018      	beq.n	800723c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800720a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800720c:	3310      	adds	r3, #16
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	4611      	mov	r1, r2
 8007212:	4618      	mov	r0, r3
 8007214:	f001 f87a 	bl	800830c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007218:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800721a:	f000 fb62 	bl	80078e2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800721e:	f000 fe9f 	bl	8007f60 <xTaskResumeAll>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	f47f af7c 	bne.w	8007122 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800722a:	4b0c      	ldr	r3, [pc, #48]	; (800725c <xQueueGenericSend+0x1f0>)
 800722c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007230:	601a      	str	r2, [r3, #0]
 8007232:	f3bf 8f4f 	dsb	sy
 8007236:	f3bf 8f6f 	isb	sy
 800723a:	e772      	b.n	8007122 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800723c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800723e:	f000 fb50 	bl	80078e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007242:	f000 fe8d 	bl	8007f60 <xTaskResumeAll>
 8007246:	e76c      	b.n	8007122 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007248:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800724a:	f000 fb4a 	bl	80078e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800724e:	f000 fe87 	bl	8007f60 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007252:	2300      	movs	r3, #0
		}
	}
}
 8007254:	4618      	mov	r0, r3
 8007256:	3738      	adds	r7, #56	; 0x38
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	e000ed04 	.word	0xe000ed04

08007260 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b08e      	sub	sp, #56	; 0x38
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
 800726c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007274:	2b00      	cmp	r3, #0
 8007276:	d109      	bne.n	800728c <xQueueGenericSendFromISR+0x2c>
 8007278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800727c:	f383 8811 	msr	BASEPRI, r3
 8007280:	f3bf 8f6f 	isb	sy
 8007284:	f3bf 8f4f 	dsb	sy
 8007288:	627b      	str	r3, [r7, #36]	; 0x24
 800728a:	e7fe      	b.n	800728a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d103      	bne.n	800729a <xQueueGenericSendFromISR+0x3a>
 8007292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007296:	2b00      	cmp	r3, #0
 8007298:	d101      	bne.n	800729e <xQueueGenericSendFromISR+0x3e>
 800729a:	2301      	movs	r3, #1
 800729c:	e000      	b.n	80072a0 <xQueueGenericSendFromISR+0x40>
 800729e:	2300      	movs	r3, #0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d109      	bne.n	80072b8 <xQueueGenericSendFromISR+0x58>
 80072a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a8:	f383 8811 	msr	BASEPRI, r3
 80072ac:	f3bf 8f6f 	isb	sy
 80072b0:	f3bf 8f4f 	dsb	sy
 80072b4:	623b      	str	r3, [r7, #32]
 80072b6:	e7fe      	b.n	80072b6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d103      	bne.n	80072c6 <xQueueGenericSendFromISR+0x66>
 80072be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d101      	bne.n	80072ca <xQueueGenericSendFromISR+0x6a>
 80072c6:	2301      	movs	r3, #1
 80072c8:	e000      	b.n	80072cc <xQueueGenericSendFromISR+0x6c>
 80072ca:	2300      	movs	r3, #0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d109      	bne.n	80072e4 <xQueueGenericSendFromISR+0x84>
 80072d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072d4:	f383 8811 	msr	BASEPRI, r3
 80072d8:	f3bf 8f6f 	isb	sy
 80072dc:	f3bf 8f4f 	dsb	sy
 80072e0:	61fb      	str	r3, [r7, #28]
 80072e2:	e7fe      	b.n	80072e2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80072e4:	f7ff fb12 	bl	800690c <vPortValidateInterruptPriority>
	__asm volatile
 80072e8:	f3ef 8211 	mrs	r2, BASEPRI
 80072ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f0:	f383 8811 	msr	BASEPRI, r3
 80072f4:	f3bf 8f6f 	isb	sy
 80072f8:	f3bf 8f4f 	dsb	sy
 80072fc:	61ba      	str	r2, [r7, #24]
 80072fe:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007300:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007302:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007306:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800730a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800730c:	429a      	cmp	r2, r3
 800730e:	d302      	bcc.n	8007316 <xQueueGenericSendFromISR+0xb6>
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	2b02      	cmp	r3, #2
 8007314:	d12c      	bne.n	8007370 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007318:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800731c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007320:	683a      	ldr	r2, [r7, #0]
 8007322:	68b9      	ldr	r1, [r7, #8]
 8007324:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007326:	f000 fa4c 	bl	80077c2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800732a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800732e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007332:	d112      	bne.n	800735a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007338:	2b00      	cmp	r3, #0
 800733a:	d016      	beq.n	800736a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800733c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800733e:	3324      	adds	r3, #36	; 0x24
 8007340:	4618      	mov	r0, r3
 8007342:	f001 f831 	bl	80083a8 <xTaskRemoveFromEventList>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d00e      	beq.n	800736a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00b      	beq.n	800736a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2201      	movs	r2, #1
 8007356:	601a      	str	r2, [r3, #0]
 8007358:	e007      	b.n	800736a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800735a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800735e:	3301      	adds	r3, #1
 8007360:	b2db      	uxtb	r3, r3
 8007362:	b25a      	sxtb	r2, r3
 8007364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007366:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800736a:	2301      	movs	r3, #1
 800736c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800736e:	e001      	b.n	8007374 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007370:	2300      	movs	r3, #0
 8007372:	637b      	str	r3, [r7, #52]	; 0x34
 8007374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007376:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800737e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007380:	4618      	mov	r0, r3
 8007382:	3738      	adds	r7, #56	; 0x38
 8007384:	46bd      	mov	sp, r7
 8007386:	bd80      	pop	{r7, pc}

08007388 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b08c      	sub	sp, #48	; 0x30
 800738c:	af00      	add	r7, sp, #0
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007394:	2300      	movs	r3, #0
 8007396:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800739c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d109      	bne.n	80073b6 <xQueueReceive+0x2e>
	__asm volatile
 80073a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073a6:	f383 8811 	msr	BASEPRI, r3
 80073aa:	f3bf 8f6f 	isb	sy
 80073ae:	f3bf 8f4f 	dsb	sy
 80073b2:	623b      	str	r3, [r7, #32]
 80073b4:	e7fe      	b.n	80073b4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d103      	bne.n	80073c4 <xQueueReceive+0x3c>
 80073bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d101      	bne.n	80073c8 <xQueueReceive+0x40>
 80073c4:	2301      	movs	r3, #1
 80073c6:	e000      	b.n	80073ca <xQueueReceive+0x42>
 80073c8:	2300      	movs	r3, #0
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d109      	bne.n	80073e2 <xQueueReceive+0x5a>
 80073ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d2:	f383 8811 	msr	BASEPRI, r3
 80073d6:	f3bf 8f6f 	isb	sy
 80073da:	f3bf 8f4f 	dsb	sy
 80073de:	61fb      	str	r3, [r7, #28]
 80073e0:	e7fe      	b.n	80073e0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073e2:	f001 f99b 	bl	800871c <xTaskGetSchedulerState>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d102      	bne.n	80073f2 <xQueueReceive+0x6a>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d101      	bne.n	80073f6 <xQueueReceive+0x6e>
 80073f2:	2301      	movs	r3, #1
 80073f4:	e000      	b.n	80073f8 <xQueueReceive+0x70>
 80073f6:	2300      	movs	r3, #0
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d109      	bne.n	8007410 <xQueueReceive+0x88>
 80073fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007400:	f383 8811 	msr	BASEPRI, r3
 8007404:	f3bf 8f6f 	isb	sy
 8007408:	f3bf 8f4f 	dsb	sy
 800740c:	61bb      	str	r3, [r7, #24]
 800740e:	e7fe      	b.n	800740e <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007410:	f7ff f9c2 	bl	8006798 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007418:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800741a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800741c:	2b00      	cmp	r3, #0
 800741e:	d01f      	beq.n	8007460 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007420:	68b9      	ldr	r1, [r7, #8]
 8007422:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007424:	f000 fa37 	bl	8007896 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800742a:	1e5a      	subs	r2, r3, #1
 800742c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800742e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007432:	691b      	ldr	r3, [r3, #16]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d00f      	beq.n	8007458 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800743a:	3310      	adds	r3, #16
 800743c:	4618      	mov	r0, r3
 800743e:	f000 ffb3 	bl	80083a8 <xTaskRemoveFromEventList>
 8007442:	4603      	mov	r3, r0
 8007444:	2b00      	cmp	r3, #0
 8007446:	d007      	beq.n	8007458 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007448:	4b3c      	ldr	r3, [pc, #240]	; (800753c <xQueueReceive+0x1b4>)
 800744a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800744e:	601a      	str	r2, [r3, #0]
 8007450:	f3bf 8f4f 	dsb	sy
 8007454:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007458:	f7ff f9cc 	bl	80067f4 <vPortExitCritical>
				return pdPASS;
 800745c:	2301      	movs	r3, #1
 800745e:	e069      	b.n	8007534 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d103      	bne.n	800746e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007466:	f7ff f9c5 	bl	80067f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800746a:	2300      	movs	r3, #0
 800746c:	e062      	b.n	8007534 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800746e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007470:	2b00      	cmp	r3, #0
 8007472:	d106      	bne.n	8007482 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007474:	f107 0310 	add.w	r3, r7, #16
 8007478:	4618      	mov	r0, r3
 800747a:	f000 fff7 	bl	800846c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800747e:	2301      	movs	r3, #1
 8007480:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007482:	f7ff f9b7 	bl	80067f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007486:	f000 fd5d 	bl	8007f44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800748a:	f7ff f985 	bl	8006798 <vPortEnterCritical>
 800748e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007490:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007494:	b25b      	sxtb	r3, r3
 8007496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800749a:	d103      	bne.n	80074a4 <xQueueReceive+0x11c>
 800749c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800749e:	2200      	movs	r2, #0
 80074a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074aa:	b25b      	sxtb	r3, r3
 80074ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074b0:	d103      	bne.n	80074ba <xQueueReceive+0x132>
 80074b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80074ba:	f7ff f99b 	bl	80067f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80074be:	1d3a      	adds	r2, r7, #4
 80074c0:	f107 0310 	add.w	r3, r7, #16
 80074c4:	4611      	mov	r1, r2
 80074c6:	4618      	mov	r0, r3
 80074c8:	f000 ffe6 	bl	8008498 <xTaskCheckForTimeOut>
 80074cc:	4603      	mov	r3, r0
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d123      	bne.n	800751a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80074d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80074d4:	f000 fa57 	bl	8007986 <prvIsQueueEmpty>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d017      	beq.n	800750e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80074de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e0:	3324      	adds	r3, #36	; 0x24
 80074e2:	687a      	ldr	r2, [r7, #4]
 80074e4:	4611      	mov	r1, r2
 80074e6:	4618      	mov	r0, r3
 80074e8:	f000 ff10 	bl	800830c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80074ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80074ee:	f000 f9f8 	bl	80078e2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80074f2:	f000 fd35 	bl	8007f60 <xTaskResumeAll>
 80074f6:	4603      	mov	r3, r0
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d189      	bne.n	8007410 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80074fc:	4b0f      	ldr	r3, [pc, #60]	; (800753c <xQueueReceive+0x1b4>)
 80074fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007502:	601a      	str	r2, [r3, #0]
 8007504:	f3bf 8f4f 	dsb	sy
 8007508:	f3bf 8f6f 	isb	sy
 800750c:	e780      	b.n	8007410 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800750e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007510:	f000 f9e7 	bl	80078e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007514:	f000 fd24 	bl	8007f60 <xTaskResumeAll>
 8007518:	e77a      	b.n	8007410 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800751a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800751c:	f000 f9e1 	bl	80078e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007520:	f000 fd1e 	bl	8007f60 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007524:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007526:	f000 fa2e 	bl	8007986 <prvIsQueueEmpty>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	f43f af6f 	beq.w	8007410 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007532:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8007534:	4618      	mov	r0, r3
 8007536:	3730      	adds	r7, #48	; 0x30
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}
 800753c:	e000ed04 	.word	0xe000ed04

08007540 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b08e      	sub	sp, #56	; 0x38
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800754a:	2300      	movs	r3, #0
 800754c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007552:	2300      	movs	r3, #0
 8007554:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007558:	2b00      	cmp	r3, #0
 800755a:	d109      	bne.n	8007570 <xQueueSemaphoreTake+0x30>
 800755c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007560:	f383 8811 	msr	BASEPRI, r3
 8007564:	f3bf 8f6f 	isb	sy
 8007568:	f3bf 8f4f 	dsb	sy
 800756c:	623b      	str	r3, [r7, #32]
 800756e:	e7fe      	b.n	800756e <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007574:	2b00      	cmp	r3, #0
 8007576:	d009      	beq.n	800758c <xQueueSemaphoreTake+0x4c>
 8007578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800757c:	f383 8811 	msr	BASEPRI, r3
 8007580:	f3bf 8f6f 	isb	sy
 8007584:	f3bf 8f4f 	dsb	sy
 8007588:	61fb      	str	r3, [r7, #28]
 800758a:	e7fe      	b.n	800758a <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800758c:	f001 f8c6 	bl	800871c <xTaskGetSchedulerState>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d102      	bne.n	800759c <xQueueSemaphoreTake+0x5c>
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d101      	bne.n	80075a0 <xQueueSemaphoreTake+0x60>
 800759c:	2301      	movs	r3, #1
 800759e:	e000      	b.n	80075a2 <xQueueSemaphoreTake+0x62>
 80075a0:	2300      	movs	r3, #0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d109      	bne.n	80075ba <xQueueSemaphoreTake+0x7a>
 80075a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075aa:	f383 8811 	msr	BASEPRI, r3
 80075ae:	f3bf 8f6f 	isb	sy
 80075b2:	f3bf 8f4f 	dsb	sy
 80075b6:	61bb      	str	r3, [r7, #24]
 80075b8:	e7fe      	b.n	80075b8 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80075ba:	f7ff f8ed 	bl	8006798 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80075be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c2:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80075c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d024      	beq.n	8007614 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80075ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075cc:	1e5a      	subs	r2, r3, #1
 80075ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075d0:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80075d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d104      	bne.n	80075e4 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80075da:	f001 fa1b 	bl	8008a14 <pvTaskIncrementMutexHeldCount>
 80075de:	4602      	mov	r2, r0
 80075e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075e2:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075e6:	691b      	ldr	r3, [r3, #16]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d00f      	beq.n	800760c <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ee:	3310      	adds	r3, #16
 80075f0:	4618      	mov	r0, r3
 80075f2:	f000 fed9 	bl	80083a8 <xTaskRemoveFromEventList>
 80075f6:	4603      	mov	r3, r0
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d007      	beq.n	800760c <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80075fc:	4b53      	ldr	r3, [pc, #332]	; (800774c <xQueueSemaphoreTake+0x20c>)
 80075fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007602:	601a      	str	r2, [r3, #0]
 8007604:	f3bf 8f4f 	dsb	sy
 8007608:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800760c:	f7ff f8f2 	bl	80067f4 <vPortExitCritical>
				return pdPASS;
 8007610:	2301      	movs	r3, #1
 8007612:	e096      	b.n	8007742 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d110      	bne.n	800763c <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800761a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800761c:	2b00      	cmp	r3, #0
 800761e:	d009      	beq.n	8007634 <xQueueSemaphoreTake+0xf4>
 8007620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007624:	f383 8811 	msr	BASEPRI, r3
 8007628:	f3bf 8f6f 	isb	sy
 800762c:	f3bf 8f4f 	dsb	sy
 8007630:	617b      	str	r3, [r7, #20]
 8007632:	e7fe      	b.n	8007632 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007634:	f7ff f8de 	bl	80067f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007638:	2300      	movs	r3, #0
 800763a:	e082      	b.n	8007742 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800763c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800763e:	2b00      	cmp	r3, #0
 8007640:	d106      	bne.n	8007650 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007642:	f107 030c 	add.w	r3, r7, #12
 8007646:	4618      	mov	r0, r3
 8007648:	f000 ff10 	bl	800846c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800764c:	2301      	movs	r3, #1
 800764e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007650:	f7ff f8d0 	bl	80067f4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007654:	f000 fc76 	bl	8007f44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007658:	f7ff f89e 	bl	8006798 <vPortEnterCritical>
 800765c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800765e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007662:	b25b      	sxtb	r3, r3
 8007664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007668:	d103      	bne.n	8007672 <xQueueSemaphoreTake+0x132>
 800766a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800766c:	2200      	movs	r2, #0
 800766e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007674:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007678:	b25b      	sxtb	r3, r3
 800767a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800767e:	d103      	bne.n	8007688 <xQueueSemaphoreTake+0x148>
 8007680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007682:	2200      	movs	r2, #0
 8007684:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007688:	f7ff f8b4 	bl	80067f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800768c:	463a      	mov	r2, r7
 800768e:	f107 030c 	add.w	r3, r7, #12
 8007692:	4611      	mov	r1, r2
 8007694:	4618      	mov	r0, r3
 8007696:	f000 feff 	bl	8008498 <xTaskCheckForTimeOut>
 800769a:	4603      	mov	r3, r0
 800769c:	2b00      	cmp	r3, #0
 800769e:	d132      	bne.n	8007706 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80076a2:	f000 f970 	bl	8007986 <prvIsQueueEmpty>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d026      	beq.n	80076fa <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80076ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d109      	bne.n	80076c8 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80076b4:	f7ff f870 	bl	8006798 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80076b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	4618      	mov	r0, r3
 80076be:	f001 f84b 	bl	8008758 <xTaskPriorityInherit>
 80076c2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80076c4:	f7ff f896 	bl	80067f4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80076c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076ca:	3324      	adds	r3, #36	; 0x24
 80076cc:	683a      	ldr	r2, [r7, #0]
 80076ce:	4611      	mov	r1, r2
 80076d0:	4618      	mov	r0, r3
 80076d2:	f000 fe1b 	bl	800830c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80076d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80076d8:	f000 f903 	bl	80078e2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80076dc:	f000 fc40 	bl	8007f60 <xTaskResumeAll>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	f47f af69 	bne.w	80075ba <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 80076e8:	4b18      	ldr	r3, [pc, #96]	; (800774c <xQueueSemaphoreTake+0x20c>)
 80076ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076ee:	601a      	str	r2, [r3, #0]
 80076f0:	f3bf 8f4f 	dsb	sy
 80076f4:	f3bf 8f6f 	isb	sy
 80076f8:	e75f      	b.n	80075ba <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80076fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80076fc:	f000 f8f1 	bl	80078e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007700:	f000 fc2e 	bl	8007f60 <xTaskResumeAll>
 8007704:	e759      	b.n	80075ba <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007706:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007708:	f000 f8eb 	bl	80078e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800770c:	f000 fc28 	bl	8007f60 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007710:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007712:	f000 f938 	bl	8007986 <prvIsQueueEmpty>
 8007716:	4603      	mov	r3, r0
 8007718:	2b00      	cmp	r3, #0
 800771a:	f43f af4e 	beq.w	80075ba <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800771e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007720:	2b00      	cmp	r3, #0
 8007722:	d00d      	beq.n	8007740 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8007724:	f7ff f838 	bl	8006798 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007728:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800772a:	f000 f833 	bl	8007794 <prvGetDisinheritPriorityAfterTimeout>
 800772e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8007730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007736:	4618      	mov	r0, r3
 8007738:	f001 f8e8 	bl	800890c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800773c:	f7ff f85a 	bl	80067f4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007740:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8007742:	4618      	mov	r0, r3
 8007744:	3738      	adds	r7, #56	; 0x38
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	e000ed04 	.word	0xe000ed04

08007750 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d109      	bne.n	8007776 <vQueueDelete+0x26>
 8007762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007766:	f383 8811 	msr	BASEPRI, r3
 800776a:	f3bf 8f6f 	isb	sy
 800776e:	f3bf 8f4f 	dsb	sy
 8007772:	60bb      	str	r3, [r7, #8]
 8007774:	e7fe      	b.n	8007774 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007776:	68f8      	ldr	r0, [r7, #12]
 8007778:	f000 f95c 	bl	8007a34 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007782:	2b00      	cmp	r3, #0
 8007784:	d102      	bne.n	800778c <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 8007786:	68f8      	ldr	r0, [r7, #12]
 8007788:	f7ff f9be 	bl	8006b08 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800778c:	bf00      	nop
 800778e:	3710      	adds	r7, #16
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}

08007794 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007794:	b480      	push	{r7}
 8007796:	b085      	sub	sp, #20
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d006      	beq.n	80077b2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80077ae:	60fb      	str	r3, [r7, #12]
 80077b0:	e001      	b.n	80077b6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80077b2:	2300      	movs	r3, #0
 80077b4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80077b6:	68fb      	ldr	r3, [r7, #12]
	}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	bc80      	pop	{r7}
 80077c0:	4770      	bx	lr

080077c2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b086      	sub	sp, #24
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	60f8      	str	r0, [r7, #12]
 80077ca:	60b9      	str	r1, [r7, #8]
 80077cc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80077ce:	2300      	movs	r3, #0
 80077d0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d10d      	bne.n	80077fc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d14d      	bne.n	8007884 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	4618      	mov	r0, r3
 80077ee:	f001 f821 	bl	8008834 <xTaskPriorityDisinherit>
 80077f2:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	605a      	str	r2, [r3, #4]
 80077fa:	e043      	b.n	8007884 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d119      	bne.n	8007836 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6898      	ldr	r0, [r3, #8]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800780a:	461a      	mov	r2, r3
 800780c:	68b9      	ldr	r1, [r7, #8]
 800780e:	f001 fec1 	bl	8009594 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	689a      	ldr	r2, [r3, #8]
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800781a:	441a      	add	r2, r3
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	689a      	ldr	r2, [r3, #8]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	429a      	cmp	r2, r3
 800782a:	d32b      	bcc.n	8007884 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	609a      	str	r2, [r3, #8]
 8007834:	e026      	b.n	8007884 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	68d8      	ldr	r0, [r3, #12]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800783e:	461a      	mov	r2, r3
 8007840:	68b9      	ldr	r1, [r7, #8]
 8007842:	f001 fea7 	bl	8009594 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	68da      	ldr	r2, [r3, #12]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800784e:	425b      	negs	r3, r3
 8007850:	441a      	add	r2, r3
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	68da      	ldr	r2, [r3, #12]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	429a      	cmp	r2, r3
 8007860:	d207      	bcs.n	8007872 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	685a      	ldr	r2, [r3, #4]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800786a:	425b      	negs	r3, r3
 800786c:	441a      	add	r2, r3
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2b02      	cmp	r3, #2
 8007876:	d105      	bne.n	8007884 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d002      	beq.n	8007884 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	3b01      	subs	r3, #1
 8007882:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	1c5a      	adds	r2, r3, #1
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800788c:	697b      	ldr	r3, [r7, #20]
}
 800788e:	4618      	mov	r0, r3
 8007890:	3718      	adds	r7, #24
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b082      	sub	sp, #8
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
 800789e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d018      	beq.n	80078da <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	68da      	ldr	r2, [r3, #12]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b0:	441a      	add	r2, r3
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	68da      	ldr	r2, [r3, #12]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d303      	bcc.n	80078ca <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	68d9      	ldr	r1, [r3, #12]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d2:	461a      	mov	r2, r3
 80078d4:	6838      	ldr	r0, [r7, #0]
 80078d6:	f001 fe5d 	bl	8009594 <memcpy>
	}
}
 80078da:	bf00      	nop
 80078dc:	3708      	adds	r7, #8
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}

080078e2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80078e2:	b580      	push	{r7, lr}
 80078e4:	b084      	sub	sp, #16
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80078ea:	f7fe ff55 	bl	8006798 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80078f4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80078f6:	e011      	b.n	800791c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d012      	beq.n	8007926 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	3324      	adds	r3, #36	; 0x24
 8007904:	4618      	mov	r0, r3
 8007906:	f000 fd4f 	bl	80083a8 <xTaskRemoveFromEventList>
 800790a:	4603      	mov	r3, r0
 800790c:	2b00      	cmp	r3, #0
 800790e:	d001      	beq.n	8007914 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007910:	f000 fe22 	bl	8008558 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007914:	7bfb      	ldrb	r3, [r7, #15]
 8007916:	3b01      	subs	r3, #1
 8007918:	b2db      	uxtb	r3, r3
 800791a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800791c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007920:	2b00      	cmp	r3, #0
 8007922:	dce9      	bgt.n	80078f8 <prvUnlockQueue+0x16>
 8007924:	e000      	b.n	8007928 <prvUnlockQueue+0x46>
					break;
 8007926:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	22ff      	movs	r2, #255	; 0xff
 800792c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007930:	f7fe ff60 	bl	80067f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007934:	f7fe ff30 	bl	8006798 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800793e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007940:	e011      	b.n	8007966 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	691b      	ldr	r3, [r3, #16]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d012      	beq.n	8007970 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	3310      	adds	r3, #16
 800794e:	4618      	mov	r0, r3
 8007950:	f000 fd2a 	bl	80083a8 <xTaskRemoveFromEventList>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d001      	beq.n	800795e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800795a:	f000 fdfd 	bl	8008558 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800795e:	7bbb      	ldrb	r3, [r7, #14]
 8007960:	3b01      	subs	r3, #1
 8007962:	b2db      	uxtb	r3, r3
 8007964:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007966:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800796a:	2b00      	cmp	r3, #0
 800796c:	dce9      	bgt.n	8007942 <prvUnlockQueue+0x60>
 800796e:	e000      	b.n	8007972 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007970:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	22ff      	movs	r2, #255	; 0xff
 8007976:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800797a:	f7fe ff3b 	bl	80067f4 <vPortExitCritical>
}
 800797e:	bf00      	nop
 8007980:	3710      	adds	r7, #16
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}

08007986 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007986:	b580      	push	{r7, lr}
 8007988:	b084      	sub	sp, #16
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800798e:	f7fe ff03 	bl	8006798 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007996:	2b00      	cmp	r3, #0
 8007998:	d102      	bne.n	80079a0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800799a:	2301      	movs	r3, #1
 800799c:	60fb      	str	r3, [r7, #12]
 800799e:	e001      	b.n	80079a4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80079a0:	2300      	movs	r3, #0
 80079a2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80079a4:	f7fe ff26 	bl	80067f4 <vPortExitCritical>

	return xReturn;
 80079a8:	68fb      	ldr	r3, [r7, #12]
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b084      	sub	sp, #16
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80079ba:	f7fe feed 	bl	8006798 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d102      	bne.n	80079d0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80079ca:	2301      	movs	r3, #1
 80079cc:	60fb      	str	r3, [r7, #12]
 80079ce:	e001      	b.n	80079d4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80079d0:	2300      	movs	r3, #0
 80079d2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80079d4:	f7fe ff0e 	bl	80067f4 <vPortExitCritical>

	return xReturn;
 80079d8:	68fb      	ldr	r3, [r7, #12]
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3710      	adds	r7, #16
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
	...

080079e4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80079e4:	b480      	push	{r7}
 80079e6:	b085      	sub	sp, #20
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80079ee:	2300      	movs	r3, #0
 80079f0:	60fb      	str	r3, [r7, #12]
 80079f2:	e014      	b.n	8007a1e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80079f4:	4a0e      	ldr	r2, [pc, #56]	; (8007a30 <vQueueAddToRegistry+0x4c>)
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d10b      	bne.n	8007a18 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007a00:	490b      	ldr	r1, [pc, #44]	; (8007a30 <vQueueAddToRegistry+0x4c>)
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	683a      	ldr	r2, [r7, #0]
 8007a06:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007a0a:	4a09      	ldr	r2, [pc, #36]	; (8007a30 <vQueueAddToRegistry+0x4c>)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	00db      	lsls	r3, r3, #3
 8007a10:	4413      	add	r3, r2
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007a16:	e005      	b.n	8007a24 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	60fb      	str	r3, [r7, #12]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2b07      	cmp	r3, #7
 8007a22:	d9e7      	bls.n	80079f4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007a24:	bf00      	nop
 8007a26:	3714      	adds	r7, #20
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bc80      	pop	{r7}
 8007a2c:	4770      	bx	lr
 8007a2e:	bf00      	nop
 8007a30:	20001c30 	.word	0x20001c30

08007a34 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007a34:	b480      	push	{r7}
 8007a36:	b085      	sub	sp, #20
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	60fb      	str	r3, [r7, #12]
 8007a40:	e016      	b.n	8007a70 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007a42:	4a0f      	ldr	r2, [pc, #60]	; (8007a80 <vQueueUnregisterQueue+0x4c>)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	00db      	lsls	r3, r3, #3
 8007a48:	4413      	add	r3, r2
 8007a4a:	685a      	ldr	r2, [r3, #4]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d10b      	bne.n	8007a6a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007a52:	4a0b      	ldr	r2, [pc, #44]	; (8007a80 <vQueueUnregisterQueue+0x4c>)
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2100      	movs	r1, #0
 8007a58:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007a5c:	4a08      	ldr	r2, [pc, #32]	; (8007a80 <vQueueUnregisterQueue+0x4c>)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	00db      	lsls	r3, r3, #3
 8007a62:	4413      	add	r3, r2
 8007a64:	2200      	movs	r2, #0
 8007a66:	605a      	str	r2, [r3, #4]
				break;
 8007a68:	e005      	b.n	8007a76 <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	3301      	adds	r3, #1
 8007a6e:	60fb      	str	r3, [r7, #12]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2b07      	cmp	r3, #7
 8007a74:	d9e5      	bls.n	8007a42 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007a76:	bf00      	nop
 8007a78:	3714      	adds	r7, #20
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bc80      	pop	{r7}
 8007a7e:	4770      	bx	lr
 8007a80:	20001c30 	.word	0x20001c30

08007a84 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b086      	sub	sp, #24
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	60b9      	str	r1, [r7, #8]
 8007a8e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007a94:	f7fe fe80 	bl	8006798 <vPortEnterCritical>
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007a9e:	b25b      	sxtb	r3, r3
 8007aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aa4:	d103      	bne.n	8007aae <vQueueWaitForMessageRestricted+0x2a>
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007ab4:	b25b      	sxtb	r3, r3
 8007ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aba:	d103      	bne.n	8007ac4 <vQueueWaitForMessageRestricted+0x40>
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ac4:	f7fe fe96 	bl	80067f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d106      	bne.n	8007ade <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	3324      	adds	r3, #36	; 0x24
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	68b9      	ldr	r1, [r7, #8]
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f000 fc3b 	bl	8008354 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007ade:	6978      	ldr	r0, [r7, #20]
 8007ae0:	f7ff feff 	bl	80078e2 <prvUnlockQueue>
	}
 8007ae4:	bf00      	nop
 8007ae6:	3718      	adds	r7, #24
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}

08007aec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b08e      	sub	sp, #56	; 0x38
 8007af0:	af04      	add	r7, sp, #16
 8007af2:	60f8      	str	r0, [r7, #12]
 8007af4:	60b9      	str	r1, [r7, #8]
 8007af6:	607a      	str	r2, [r7, #4]
 8007af8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007afa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d109      	bne.n	8007b14 <xTaskCreateStatic+0x28>
 8007b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b04:	f383 8811 	msr	BASEPRI, r3
 8007b08:	f3bf 8f6f 	isb	sy
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	623b      	str	r3, [r7, #32]
 8007b12:	e7fe      	b.n	8007b12 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8007b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d109      	bne.n	8007b2e <xTaskCreateStatic+0x42>
 8007b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b1e:	f383 8811 	msr	BASEPRI, r3
 8007b22:	f3bf 8f6f 	isb	sy
 8007b26:	f3bf 8f4f 	dsb	sy
 8007b2a:	61fb      	str	r3, [r7, #28]
 8007b2c:	e7fe      	b.n	8007b2c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007b2e:	235c      	movs	r3, #92	; 0x5c
 8007b30:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	2b5c      	cmp	r3, #92	; 0x5c
 8007b36:	d009      	beq.n	8007b4c <xTaskCreateStatic+0x60>
 8007b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b3c:	f383 8811 	msr	BASEPRI, r3
 8007b40:	f3bf 8f6f 	isb	sy
 8007b44:	f3bf 8f4f 	dsb	sy
 8007b48:	61bb      	str	r3, [r7, #24]
 8007b4a:	e7fe      	b.n	8007b4a <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d01e      	beq.n	8007b90 <xTaskCreateStatic+0xa4>
 8007b52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d01b      	beq.n	8007b90 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b5a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b60:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b64:	2202      	movs	r2, #2
 8007b66:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	9303      	str	r3, [sp, #12]
 8007b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b70:	9302      	str	r3, [sp, #8]
 8007b72:	f107 0314 	add.w	r3, r7, #20
 8007b76:	9301      	str	r3, [sp, #4]
 8007b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b7a:	9300      	str	r3, [sp, #0]
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	68b9      	ldr	r1, [r7, #8]
 8007b82:	68f8      	ldr	r0, [r7, #12]
 8007b84:	f000 f850 	bl	8007c28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b8a:	f000 f8d3 	bl	8007d34 <prvAddNewTaskToReadyList>
 8007b8e:	e001      	b.n	8007b94 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8007b90:	2300      	movs	r3, #0
 8007b92:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007b94:	697b      	ldr	r3, [r7, #20]
	}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3728      	adds	r7, #40	; 0x28
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}

08007b9e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007b9e:	b580      	push	{r7, lr}
 8007ba0:	b08c      	sub	sp, #48	; 0x30
 8007ba2:	af04      	add	r7, sp, #16
 8007ba4:	60f8      	str	r0, [r7, #12]
 8007ba6:	60b9      	str	r1, [r7, #8]
 8007ba8:	603b      	str	r3, [r7, #0]
 8007baa:	4613      	mov	r3, r2
 8007bac:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bae:	88fb      	ldrh	r3, [r7, #6]
 8007bb0:	009b      	lsls	r3, r3, #2
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f7fe fee6 	bl	8006984 <pvPortMalloc>
 8007bb8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d00e      	beq.n	8007bde <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8007bc0:	205c      	movs	r0, #92	; 0x5c
 8007bc2:	f7fe fedf 	bl	8006984 <pvPortMalloc>
 8007bc6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007bc8:	69fb      	ldr	r3, [r7, #28]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d003      	beq.n	8007bd6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007bce:	69fb      	ldr	r3, [r7, #28]
 8007bd0:	697a      	ldr	r2, [r7, #20]
 8007bd2:	631a      	str	r2, [r3, #48]	; 0x30
 8007bd4:	e005      	b.n	8007be2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007bd6:	6978      	ldr	r0, [r7, #20]
 8007bd8:	f7fe ff96 	bl	8006b08 <vPortFree>
 8007bdc:	e001      	b.n	8007be2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007bde:	2300      	movs	r3, #0
 8007be0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007be2:	69fb      	ldr	r3, [r7, #28]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d017      	beq.n	8007c18 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007be8:	69fb      	ldr	r3, [r7, #28]
 8007bea:	2200      	movs	r2, #0
 8007bec:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007bf0:	88fa      	ldrh	r2, [r7, #6]
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	9303      	str	r3, [sp, #12]
 8007bf6:	69fb      	ldr	r3, [r7, #28]
 8007bf8:	9302      	str	r3, [sp, #8]
 8007bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bfc:	9301      	str	r3, [sp, #4]
 8007bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c00:	9300      	str	r3, [sp, #0]
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	68b9      	ldr	r1, [r7, #8]
 8007c06:	68f8      	ldr	r0, [r7, #12]
 8007c08:	f000 f80e 	bl	8007c28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c0c:	69f8      	ldr	r0, [r7, #28]
 8007c0e:	f000 f891 	bl	8007d34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007c12:	2301      	movs	r3, #1
 8007c14:	61bb      	str	r3, [r7, #24]
 8007c16:	e002      	b.n	8007c1e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007c18:	f04f 33ff 	mov.w	r3, #4294967295
 8007c1c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007c1e:	69bb      	ldr	r3, [r7, #24]
	}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3720      	adds	r7, #32
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}

08007c28 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b088      	sub	sp, #32
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	60f8      	str	r0, [r7, #12]
 8007c30:	60b9      	str	r1, [r7, #8]
 8007c32:	607a      	str	r2, [r7, #4]
 8007c34:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c38:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	461a      	mov	r2, r3
 8007c40:	21a5      	movs	r1, #165	; 0xa5
 8007c42:	f001 fcb2 	bl	80095aa <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007c50:	3b01      	subs	r3, #1
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	4413      	add	r3, r2
 8007c56:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007c58:	69bb      	ldr	r3, [r7, #24]
 8007c5a:	f023 0307 	bic.w	r3, r3, #7
 8007c5e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	f003 0307 	and.w	r3, r3, #7
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d009      	beq.n	8007c7e <prvInitialiseNewTask+0x56>
 8007c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c6e:	f383 8811 	msr	BASEPRI, r3
 8007c72:	f3bf 8f6f 	isb	sy
 8007c76:	f3bf 8f4f 	dsb	sy
 8007c7a:	617b      	str	r3, [r7, #20]
 8007c7c:	e7fe      	b.n	8007c7c <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007c7e:	2300      	movs	r3, #0
 8007c80:	61fb      	str	r3, [r7, #28]
 8007c82:	e012      	b.n	8007caa <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007c84:	68ba      	ldr	r2, [r7, #8]
 8007c86:	69fb      	ldr	r3, [r7, #28]
 8007c88:	4413      	add	r3, r2
 8007c8a:	7819      	ldrb	r1, [r3, #0]
 8007c8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c8e:	69fb      	ldr	r3, [r7, #28]
 8007c90:	4413      	add	r3, r2
 8007c92:	3334      	adds	r3, #52	; 0x34
 8007c94:	460a      	mov	r2, r1
 8007c96:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007c98:	68ba      	ldr	r2, [r7, #8]
 8007c9a:	69fb      	ldr	r3, [r7, #28]
 8007c9c:	4413      	add	r3, r2
 8007c9e:	781b      	ldrb	r3, [r3, #0]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d006      	beq.n	8007cb2 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ca4:	69fb      	ldr	r3, [r7, #28]
 8007ca6:	3301      	adds	r3, #1
 8007ca8:	61fb      	str	r3, [r7, #28]
 8007caa:	69fb      	ldr	r3, [r7, #28]
 8007cac:	2b0f      	cmp	r3, #15
 8007cae:	d9e9      	bls.n	8007c84 <prvInitialiseNewTask+0x5c>
 8007cb0:	e000      	b.n	8007cb4 <prvInitialiseNewTask+0x8c>
		{
			break;
 8007cb2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cbe:	2b37      	cmp	r3, #55	; 0x37
 8007cc0:	d901      	bls.n	8007cc6 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007cc2:	2337      	movs	r3, #55	; 0x37
 8007cc4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cc8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007cca:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007cd0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cda:	3304      	adds	r3, #4
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f7fe fbdc 	bl	800649a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ce4:	3318      	adds	r3, #24
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f7fe fbd7 	bl	800649a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cf0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cf4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cfa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d00:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d04:	2200      	movs	r2, #0
 8007d06:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007d10:	683a      	ldr	r2, [r7, #0]
 8007d12:	68f9      	ldr	r1, [r7, #12]
 8007d14:	69b8      	ldr	r0, [r7, #24]
 8007d16:	f7fe fc51 	bl	80065bc <pxPortInitialiseStack>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d1e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d002      	beq.n	8007d2c <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d2a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d2c:	bf00      	nop
 8007d2e:	3720      	adds	r7, #32
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b082      	sub	sp, #8
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007d3c:	f7fe fd2c 	bl	8006798 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007d40:	4b2d      	ldr	r3, [pc, #180]	; (8007df8 <prvAddNewTaskToReadyList+0xc4>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	3301      	adds	r3, #1
 8007d46:	4a2c      	ldr	r2, [pc, #176]	; (8007df8 <prvAddNewTaskToReadyList+0xc4>)
 8007d48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007d4a:	4b2c      	ldr	r3, [pc, #176]	; (8007dfc <prvAddNewTaskToReadyList+0xc8>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d109      	bne.n	8007d66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007d52:	4a2a      	ldr	r2, [pc, #168]	; (8007dfc <prvAddNewTaskToReadyList+0xc8>)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007d58:	4b27      	ldr	r3, [pc, #156]	; (8007df8 <prvAddNewTaskToReadyList+0xc4>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	d110      	bne.n	8007d82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007d60:	f000 fc1e 	bl	80085a0 <prvInitialiseTaskLists>
 8007d64:	e00d      	b.n	8007d82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007d66:	4b26      	ldr	r3, [pc, #152]	; (8007e00 <prvAddNewTaskToReadyList+0xcc>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d109      	bne.n	8007d82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007d6e:	4b23      	ldr	r3, [pc, #140]	; (8007dfc <prvAddNewTaskToReadyList+0xc8>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d802      	bhi.n	8007d82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007d7c:	4a1f      	ldr	r2, [pc, #124]	; (8007dfc <prvAddNewTaskToReadyList+0xc8>)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007d82:	4b20      	ldr	r3, [pc, #128]	; (8007e04 <prvAddNewTaskToReadyList+0xd0>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	3301      	adds	r3, #1
 8007d88:	4a1e      	ldr	r2, [pc, #120]	; (8007e04 <prvAddNewTaskToReadyList+0xd0>)
 8007d8a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007d8c:	4b1d      	ldr	r3, [pc, #116]	; (8007e04 <prvAddNewTaskToReadyList+0xd0>)
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d98:	4b1b      	ldr	r3, [pc, #108]	; (8007e08 <prvAddNewTaskToReadyList+0xd4>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d903      	bls.n	8007da8 <prvAddNewTaskToReadyList+0x74>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da4:	4a18      	ldr	r2, [pc, #96]	; (8007e08 <prvAddNewTaskToReadyList+0xd4>)
 8007da6:	6013      	str	r3, [r2, #0]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dac:	4613      	mov	r3, r2
 8007dae:	009b      	lsls	r3, r3, #2
 8007db0:	4413      	add	r3, r2
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	4a15      	ldr	r2, [pc, #84]	; (8007e0c <prvAddNewTaskToReadyList+0xd8>)
 8007db6:	441a      	add	r2, r3
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	3304      	adds	r3, #4
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	4610      	mov	r0, r2
 8007dc0:	f7fe fb77 	bl	80064b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007dc4:	f7fe fd16 	bl	80067f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007dc8:	4b0d      	ldr	r3, [pc, #52]	; (8007e00 <prvAddNewTaskToReadyList+0xcc>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d00e      	beq.n	8007dee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007dd0:	4b0a      	ldr	r3, [pc, #40]	; (8007dfc <prvAddNewTaskToReadyList+0xc8>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d207      	bcs.n	8007dee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007dde:	4b0c      	ldr	r3, [pc, #48]	; (8007e10 <prvAddNewTaskToReadyList+0xdc>)
 8007de0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007de4:	601a      	str	r2, [r3, #0]
 8007de6:	f3bf 8f4f 	dsb	sy
 8007dea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007dee:	bf00      	nop
 8007df0:	3708      	adds	r7, #8
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
 8007df6:	bf00      	nop
 8007df8:	200017e0 	.word	0x200017e0
 8007dfc:	2000130c 	.word	0x2000130c
 8007e00:	200017ec 	.word	0x200017ec
 8007e04:	200017fc 	.word	0x200017fc
 8007e08:	200017e8 	.word	0x200017e8
 8007e0c:	20001310 	.word	0x20001310
 8007e10:	e000ed04 	.word	0xe000ed04

08007e14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b084      	sub	sp, #16
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d016      	beq.n	8007e54 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007e26:	4b13      	ldr	r3, [pc, #76]	; (8007e74 <vTaskDelay+0x60>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d009      	beq.n	8007e42 <vTaskDelay+0x2e>
 8007e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e32:	f383 8811 	msr	BASEPRI, r3
 8007e36:	f3bf 8f6f 	isb	sy
 8007e3a:	f3bf 8f4f 	dsb	sy
 8007e3e:	60bb      	str	r3, [r7, #8]
 8007e40:	e7fe      	b.n	8007e40 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8007e42:	f000 f87f 	bl	8007f44 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007e46:	2100      	movs	r1, #0
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f000 ffa9 	bl	8008da0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007e4e:	f000 f887 	bl	8007f60 <xTaskResumeAll>
 8007e52:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d107      	bne.n	8007e6a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8007e5a:	4b07      	ldr	r3, [pc, #28]	; (8007e78 <vTaskDelay+0x64>)
 8007e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e60:	601a      	str	r2, [r3, #0]
 8007e62:	f3bf 8f4f 	dsb	sy
 8007e66:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007e6a:	bf00      	nop
 8007e6c:	3710      	adds	r7, #16
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
 8007e72:	bf00      	nop
 8007e74:	20001808 	.word	0x20001808
 8007e78:	e000ed04 	.word	0xe000ed04

08007e7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b08a      	sub	sp, #40	; 0x28
 8007e80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007e82:	2300      	movs	r3, #0
 8007e84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007e86:	2300      	movs	r3, #0
 8007e88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007e8a:	463a      	mov	r2, r7
 8007e8c:	1d39      	adds	r1, r7, #4
 8007e8e:	f107 0308 	add.w	r3, r7, #8
 8007e92:	4618      	mov	r0, r3
 8007e94:	f7fe fab0 	bl	80063f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007e98:	6839      	ldr	r1, [r7, #0]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	68ba      	ldr	r2, [r7, #8]
 8007e9e:	9202      	str	r2, [sp, #8]
 8007ea0:	9301      	str	r3, [sp, #4]
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	9300      	str	r3, [sp, #0]
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	460a      	mov	r2, r1
 8007eaa:	4920      	ldr	r1, [pc, #128]	; (8007f2c <vTaskStartScheduler+0xb0>)
 8007eac:	4820      	ldr	r0, [pc, #128]	; (8007f30 <vTaskStartScheduler+0xb4>)
 8007eae:	f7ff fe1d 	bl	8007aec <xTaskCreateStatic>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	4b1f      	ldr	r3, [pc, #124]	; (8007f34 <vTaskStartScheduler+0xb8>)
 8007eb6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007eb8:	4b1e      	ldr	r3, [pc, #120]	; (8007f34 <vTaskStartScheduler+0xb8>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d002      	beq.n	8007ec6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	617b      	str	r3, [r7, #20]
 8007ec4:	e001      	b.n	8007eca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d102      	bne.n	8007ed6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007ed0:	f000 ffba 	bl	8008e48 <xTimerCreateTimerTask>
 8007ed4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	d115      	bne.n	8007f08 <vTaskStartScheduler+0x8c>
 8007edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee0:	f383 8811 	msr	BASEPRI, r3
 8007ee4:	f3bf 8f6f 	isb	sy
 8007ee8:	f3bf 8f4f 	dsb	sy
 8007eec:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007eee:	4b12      	ldr	r3, [pc, #72]	; (8007f38 <vTaskStartScheduler+0xbc>)
 8007ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007ef6:	4b11      	ldr	r3, [pc, #68]	; (8007f3c <vTaskStartScheduler+0xc0>)
 8007ef8:	2201      	movs	r2, #1
 8007efa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007efc:	4b10      	ldr	r3, [pc, #64]	; (8007f40 <vTaskStartScheduler+0xc4>)
 8007efe:	2200      	movs	r2, #0
 8007f00:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007f02:	f7fe fbd9 	bl	80066b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007f06:	e00d      	b.n	8007f24 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0e:	d109      	bne.n	8007f24 <vTaskStartScheduler+0xa8>
 8007f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f14:	f383 8811 	msr	BASEPRI, r3
 8007f18:	f3bf 8f6f 	isb	sy
 8007f1c:	f3bf 8f4f 	dsb	sy
 8007f20:	60fb      	str	r3, [r7, #12]
 8007f22:	e7fe      	b.n	8007f22 <vTaskStartScheduler+0xa6>
}
 8007f24:	bf00      	nop
 8007f26:	3718      	adds	r7, #24
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}
 8007f2c:	08009674 	.word	0x08009674
 8007f30:	08008571 	.word	0x08008571
 8007f34:	20001804 	.word	0x20001804
 8007f38:	20001800 	.word	0x20001800
 8007f3c:	200017ec 	.word	0x200017ec
 8007f40:	200017e4 	.word	0x200017e4

08007f44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007f44:	b480      	push	{r7}
 8007f46:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007f48:	4b04      	ldr	r3, [pc, #16]	; (8007f5c <vTaskSuspendAll+0x18>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	4a03      	ldr	r2, [pc, #12]	; (8007f5c <vTaskSuspendAll+0x18>)
 8007f50:	6013      	str	r3, [r2, #0]
}
 8007f52:	bf00      	nop
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bc80      	pop	{r7}
 8007f58:	4770      	bx	lr
 8007f5a:	bf00      	nop
 8007f5c:	20001808 	.word	0x20001808

08007f60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007f66:	2300      	movs	r3, #0
 8007f68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007f6e:	4b41      	ldr	r3, [pc, #260]	; (8008074 <xTaskResumeAll+0x114>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d109      	bne.n	8007f8a <xTaskResumeAll+0x2a>
 8007f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f7a:	f383 8811 	msr	BASEPRI, r3
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f3bf 8f4f 	dsb	sy
 8007f86:	603b      	str	r3, [r7, #0]
 8007f88:	e7fe      	b.n	8007f88 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007f8a:	f7fe fc05 	bl	8006798 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007f8e:	4b39      	ldr	r3, [pc, #228]	; (8008074 <xTaskResumeAll+0x114>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	3b01      	subs	r3, #1
 8007f94:	4a37      	ldr	r2, [pc, #220]	; (8008074 <xTaskResumeAll+0x114>)
 8007f96:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f98:	4b36      	ldr	r3, [pc, #216]	; (8008074 <xTaskResumeAll+0x114>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d162      	bne.n	8008066 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007fa0:	4b35      	ldr	r3, [pc, #212]	; (8008078 <xTaskResumeAll+0x118>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d05e      	beq.n	8008066 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007fa8:	e02f      	b.n	800800a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007faa:	4b34      	ldr	r3, [pc, #208]	; (800807c <xTaskResumeAll+0x11c>)
 8007fac:	68db      	ldr	r3, [r3, #12]
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	3318      	adds	r3, #24
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f7fe fad6 	bl	8006568 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	3304      	adds	r3, #4
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f7fe fad1 	bl	8006568 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fca:	4b2d      	ldr	r3, [pc, #180]	; (8008080 <xTaskResumeAll+0x120>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d903      	bls.n	8007fda <xTaskResumeAll+0x7a>
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd6:	4a2a      	ldr	r2, [pc, #168]	; (8008080 <xTaskResumeAll+0x120>)
 8007fd8:	6013      	str	r3, [r2, #0]
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fde:	4613      	mov	r3, r2
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	4413      	add	r3, r2
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	4a27      	ldr	r2, [pc, #156]	; (8008084 <xTaskResumeAll+0x124>)
 8007fe8:	441a      	add	r2, r3
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	3304      	adds	r3, #4
 8007fee:	4619      	mov	r1, r3
 8007ff0:	4610      	mov	r0, r2
 8007ff2:	f7fe fa5e 	bl	80064b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ffa:	4b23      	ldr	r3, [pc, #140]	; (8008088 <xTaskResumeAll+0x128>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008000:	429a      	cmp	r2, r3
 8008002:	d302      	bcc.n	800800a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8008004:	4b21      	ldr	r3, [pc, #132]	; (800808c <xTaskResumeAll+0x12c>)
 8008006:	2201      	movs	r2, #1
 8008008:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800800a:	4b1c      	ldr	r3, [pc, #112]	; (800807c <xTaskResumeAll+0x11c>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d1cb      	bne.n	8007faa <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d001      	beq.n	800801c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008018:	f000 fb5c 	bl	80086d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800801c:	4b1c      	ldr	r3, [pc, #112]	; (8008090 <xTaskResumeAll+0x130>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d010      	beq.n	800804a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008028:	f000 f856 	bl	80080d8 <xTaskIncrementTick>
 800802c:	4603      	mov	r3, r0
 800802e:	2b00      	cmp	r3, #0
 8008030:	d002      	beq.n	8008038 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008032:	4b16      	ldr	r3, [pc, #88]	; (800808c <xTaskResumeAll+0x12c>)
 8008034:	2201      	movs	r2, #1
 8008036:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	3b01      	subs	r3, #1
 800803c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d1f1      	bne.n	8008028 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8008044:	4b12      	ldr	r3, [pc, #72]	; (8008090 <xTaskResumeAll+0x130>)
 8008046:	2200      	movs	r2, #0
 8008048:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800804a:	4b10      	ldr	r3, [pc, #64]	; (800808c <xTaskResumeAll+0x12c>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d009      	beq.n	8008066 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008052:	2301      	movs	r3, #1
 8008054:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008056:	4b0f      	ldr	r3, [pc, #60]	; (8008094 <xTaskResumeAll+0x134>)
 8008058:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800805c:	601a      	str	r2, [r3, #0]
 800805e:	f3bf 8f4f 	dsb	sy
 8008062:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008066:	f7fe fbc5 	bl	80067f4 <vPortExitCritical>

	return xAlreadyYielded;
 800806a:	68bb      	ldr	r3, [r7, #8]
}
 800806c:	4618      	mov	r0, r3
 800806e:	3710      	adds	r7, #16
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}
 8008074:	20001808 	.word	0x20001808
 8008078:	200017e0 	.word	0x200017e0
 800807c:	200017a0 	.word	0x200017a0
 8008080:	200017e8 	.word	0x200017e8
 8008084:	20001310 	.word	0x20001310
 8008088:	2000130c 	.word	0x2000130c
 800808c:	200017f4 	.word	0x200017f4
 8008090:	200017f0 	.word	0x200017f0
 8008094:	e000ed04 	.word	0xe000ed04

08008098 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800809e:	4b04      	ldr	r3, [pc, #16]	; (80080b0 <xTaskGetTickCount+0x18>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80080a4:	687b      	ldr	r3, [r7, #4]
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	370c      	adds	r7, #12
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bc80      	pop	{r7}
 80080ae:	4770      	bx	lr
 80080b0:	200017e4 	.word	0x200017e4

080080b4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b082      	sub	sp, #8
 80080b8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80080ba:	f7fe fc27 	bl	800690c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80080be:	2300      	movs	r3, #0
 80080c0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80080c2:	4b04      	ldr	r3, [pc, #16]	; (80080d4 <xTaskGetTickCountFromISR+0x20>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80080c8:	683b      	ldr	r3, [r7, #0]
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3708      	adds	r7, #8
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}
 80080d2:	bf00      	nop
 80080d4:	200017e4 	.word	0x200017e4

080080d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b086      	sub	sp, #24
 80080dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80080de:	2300      	movs	r3, #0
 80080e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080e2:	4b51      	ldr	r3, [pc, #324]	; (8008228 <xTaskIncrementTick+0x150>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	f040 808d 	bne.w	8008206 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80080ec:	4b4f      	ldr	r3, [pc, #316]	; (800822c <xTaskIncrementTick+0x154>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	3301      	adds	r3, #1
 80080f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80080f4:	4a4d      	ldr	r2, [pc, #308]	; (800822c <xTaskIncrementTick+0x154>)
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d11f      	bne.n	8008140 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008100:	4b4b      	ldr	r3, [pc, #300]	; (8008230 <xTaskIncrementTick+0x158>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d009      	beq.n	800811e <xTaskIncrementTick+0x46>
 800810a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800810e:	f383 8811 	msr	BASEPRI, r3
 8008112:	f3bf 8f6f 	isb	sy
 8008116:	f3bf 8f4f 	dsb	sy
 800811a:	603b      	str	r3, [r7, #0]
 800811c:	e7fe      	b.n	800811c <xTaskIncrementTick+0x44>
 800811e:	4b44      	ldr	r3, [pc, #272]	; (8008230 <xTaskIncrementTick+0x158>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	60fb      	str	r3, [r7, #12]
 8008124:	4b43      	ldr	r3, [pc, #268]	; (8008234 <xTaskIncrementTick+0x15c>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a41      	ldr	r2, [pc, #260]	; (8008230 <xTaskIncrementTick+0x158>)
 800812a:	6013      	str	r3, [r2, #0]
 800812c:	4a41      	ldr	r2, [pc, #260]	; (8008234 <xTaskIncrementTick+0x15c>)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6013      	str	r3, [r2, #0]
 8008132:	4b41      	ldr	r3, [pc, #260]	; (8008238 <xTaskIncrementTick+0x160>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	3301      	adds	r3, #1
 8008138:	4a3f      	ldr	r2, [pc, #252]	; (8008238 <xTaskIncrementTick+0x160>)
 800813a:	6013      	str	r3, [r2, #0]
 800813c:	f000 faca 	bl	80086d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008140:	4b3e      	ldr	r3, [pc, #248]	; (800823c <xTaskIncrementTick+0x164>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	693a      	ldr	r2, [r7, #16]
 8008146:	429a      	cmp	r2, r3
 8008148:	d34e      	bcc.n	80081e8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800814a:	4b39      	ldr	r3, [pc, #228]	; (8008230 <xTaskIncrementTick+0x158>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d101      	bne.n	8008158 <xTaskIncrementTick+0x80>
 8008154:	2301      	movs	r3, #1
 8008156:	e000      	b.n	800815a <xTaskIncrementTick+0x82>
 8008158:	2300      	movs	r3, #0
 800815a:	2b00      	cmp	r3, #0
 800815c:	d004      	beq.n	8008168 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800815e:	4b37      	ldr	r3, [pc, #220]	; (800823c <xTaskIncrementTick+0x164>)
 8008160:	f04f 32ff 	mov.w	r2, #4294967295
 8008164:	601a      	str	r2, [r3, #0]
					break;
 8008166:	e03f      	b.n	80081e8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008168:	4b31      	ldr	r3, [pc, #196]	; (8008230 <xTaskIncrementTick+0x158>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	68db      	ldr	r3, [r3, #12]
 800816e:	68db      	ldr	r3, [r3, #12]
 8008170:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008178:	693a      	ldr	r2, [r7, #16]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	429a      	cmp	r2, r3
 800817e:	d203      	bcs.n	8008188 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008180:	4a2e      	ldr	r2, [pc, #184]	; (800823c <xTaskIncrementTick+0x164>)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6013      	str	r3, [r2, #0]
						break;
 8008186:	e02f      	b.n	80081e8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	3304      	adds	r3, #4
 800818c:	4618      	mov	r0, r3
 800818e:	f7fe f9eb 	bl	8006568 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008196:	2b00      	cmp	r3, #0
 8008198:	d004      	beq.n	80081a4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	3318      	adds	r3, #24
 800819e:	4618      	mov	r0, r3
 80081a0:	f7fe f9e2 	bl	8006568 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081a8:	4b25      	ldr	r3, [pc, #148]	; (8008240 <xTaskIncrementTick+0x168>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d903      	bls.n	80081b8 <xTaskIncrementTick+0xe0>
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081b4:	4a22      	ldr	r2, [pc, #136]	; (8008240 <xTaskIncrementTick+0x168>)
 80081b6:	6013      	str	r3, [r2, #0]
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081bc:	4613      	mov	r3, r2
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	4413      	add	r3, r2
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	4a1f      	ldr	r2, [pc, #124]	; (8008244 <xTaskIncrementTick+0x16c>)
 80081c6:	441a      	add	r2, r3
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	3304      	adds	r3, #4
 80081cc:	4619      	mov	r1, r3
 80081ce:	4610      	mov	r0, r2
 80081d0:	f7fe f96f 	bl	80064b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081d8:	4b1b      	ldr	r3, [pc, #108]	; (8008248 <xTaskIncrementTick+0x170>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081de:	429a      	cmp	r2, r3
 80081e0:	d3b3      	bcc.n	800814a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80081e2:	2301      	movs	r3, #1
 80081e4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081e6:	e7b0      	b.n	800814a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80081e8:	4b17      	ldr	r3, [pc, #92]	; (8008248 <xTaskIncrementTick+0x170>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081ee:	4915      	ldr	r1, [pc, #84]	; (8008244 <xTaskIncrementTick+0x16c>)
 80081f0:	4613      	mov	r3, r2
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	4413      	add	r3, r2
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	440b      	add	r3, r1
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d907      	bls.n	8008210 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8008200:	2301      	movs	r3, #1
 8008202:	617b      	str	r3, [r7, #20]
 8008204:	e004      	b.n	8008210 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008206:	4b11      	ldr	r3, [pc, #68]	; (800824c <xTaskIncrementTick+0x174>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	3301      	adds	r3, #1
 800820c:	4a0f      	ldr	r2, [pc, #60]	; (800824c <xTaskIncrementTick+0x174>)
 800820e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008210:	4b0f      	ldr	r3, [pc, #60]	; (8008250 <xTaskIncrementTick+0x178>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d001      	beq.n	800821c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8008218:	2301      	movs	r3, #1
 800821a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800821c:	697b      	ldr	r3, [r7, #20]
}
 800821e:	4618      	mov	r0, r3
 8008220:	3718      	adds	r7, #24
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
 8008226:	bf00      	nop
 8008228:	20001808 	.word	0x20001808
 800822c:	200017e4 	.word	0x200017e4
 8008230:	20001798 	.word	0x20001798
 8008234:	2000179c 	.word	0x2000179c
 8008238:	200017f8 	.word	0x200017f8
 800823c:	20001800 	.word	0x20001800
 8008240:	200017e8 	.word	0x200017e8
 8008244:	20001310 	.word	0x20001310
 8008248:	2000130c 	.word	0x2000130c
 800824c:	200017f0 	.word	0x200017f0
 8008250:	200017f4 	.word	0x200017f4

08008254 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008254:	b480      	push	{r7}
 8008256:	b085      	sub	sp, #20
 8008258:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800825a:	4b27      	ldr	r3, [pc, #156]	; (80082f8 <vTaskSwitchContext+0xa4>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d003      	beq.n	800826a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008262:	4b26      	ldr	r3, [pc, #152]	; (80082fc <vTaskSwitchContext+0xa8>)
 8008264:	2201      	movs	r2, #1
 8008266:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008268:	e040      	b.n	80082ec <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800826a:	4b24      	ldr	r3, [pc, #144]	; (80082fc <vTaskSwitchContext+0xa8>)
 800826c:	2200      	movs	r2, #0
 800826e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008270:	4b23      	ldr	r3, [pc, #140]	; (8008300 <vTaskSwitchContext+0xac>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	60fb      	str	r3, [r7, #12]
 8008276:	e00f      	b.n	8008298 <vTaskSwitchContext+0x44>
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d109      	bne.n	8008292 <vTaskSwitchContext+0x3e>
 800827e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008282:	f383 8811 	msr	BASEPRI, r3
 8008286:	f3bf 8f6f 	isb	sy
 800828a:	f3bf 8f4f 	dsb	sy
 800828e:	607b      	str	r3, [r7, #4]
 8008290:	e7fe      	b.n	8008290 <vTaskSwitchContext+0x3c>
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	3b01      	subs	r3, #1
 8008296:	60fb      	str	r3, [r7, #12]
 8008298:	491a      	ldr	r1, [pc, #104]	; (8008304 <vTaskSwitchContext+0xb0>)
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	4613      	mov	r3, r2
 800829e:	009b      	lsls	r3, r3, #2
 80082a0:	4413      	add	r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	440b      	add	r3, r1
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d0e5      	beq.n	8008278 <vTaskSwitchContext+0x24>
 80082ac:	68fa      	ldr	r2, [r7, #12]
 80082ae:	4613      	mov	r3, r2
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	4413      	add	r3, r2
 80082b4:	009b      	lsls	r3, r3, #2
 80082b6:	4a13      	ldr	r2, [pc, #76]	; (8008304 <vTaskSwitchContext+0xb0>)
 80082b8:	4413      	add	r3, r2
 80082ba:	60bb      	str	r3, [r7, #8]
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	685a      	ldr	r2, [r3, #4]
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	605a      	str	r2, [r3, #4]
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	685a      	ldr	r2, [r3, #4]
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	3308      	adds	r3, #8
 80082ce:	429a      	cmp	r2, r3
 80082d0:	d104      	bne.n	80082dc <vTaskSwitchContext+0x88>
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	685a      	ldr	r2, [r3, #4]
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	605a      	str	r2, [r3, #4]
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	68db      	ldr	r3, [r3, #12]
 80082e2:	4a09      	ldr	r2, [pc, #36]	; (8008308 <vTaskSwitchContext+0xb4>)
 80082e4:	6013      	str	r3, [r2, #0]
 80082e6:	4a06      	ldr	r2, [pc, #24]	; (8008300 <vTaskSwitchContext+0xac>)
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	6013      	str	r3, [r2, #0]
}
 80082ec:	bf00      	nop
 80082ee:	3714      	adds	r7, #20
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bc80      	pop	{r7}
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	20001808 	.word	0x20001808
 80082fc:	200017f4 	.word	0x200017f4
 8008300:	200017e8 	.word	0x200017e8
 8008304:	20001310 	.word	0x20001310
 8008308:	2000130c 	.word	0x2000130c

0800830c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b084      	sub	sp, #16
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d109      	bne.n	8008330 <vTaskPlaceOnEventList+0x24>
 800831c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008320:	f383 8811 	msr	BASEPRI, r3
 8008324:	f3bf 8f6f 	isb	sy
 8008328:	f3bf 8f4f 	dsb	sy
 800832c:	60fb      	str	r3, [r7, #12]
 800832e:	e7fe      	b.n	800832e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008330:	4b07      	ldr	r3, [pc, #28]	; (8008350 <vTaskPlaceOnEventList+0x44>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	3318      	adds	r3, #24
 8008336:	4619      	mov	r1, r3
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f7fe f8dd 	bl	80064f8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800833e:	2101      	movs	r1, #1
 8008340:	6838      	ldr	r0, [r7, #0]
 8008342:	f000 fd2d 	bl	8008da0 <prvAddCurrentTaskToDelayedList>
}
 8008346:	bf00      	nop
 8008348:	3710      	adds	r7, #16
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}
 800834e:	bf00      	nop
 8008350:	2000130c 	.word	0x2000130c

08008354 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008354:	b580      	push	{r7, lr}
 8008356:	b086      	sub	sp, #24
 8008358:	af00      	add	r7, sp, #0
 800835a:	60f8      	str	r0, [r7, #12]
 800835c:	60b9      	str	r1, [r7, #8]
 800835e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d109      	bne.n	800837a <vTaskPlaceOnEventListRestricted+0x26>
 8008366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800836a:	f383 8811 	msr	BASEPRI, r3
 800836e:	f3bf 8f6f 	isb	sy
 8008372:	f3bf 8f4f 	dsb	sy
 8008376:	617b      	str	r3, [r7, #20]
 8008378:	e7fe      	b.n	8008378 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800837a:	4b0a      	ldr	r3, [pc, #40]	; (80083a4 <vTaskPlaceOnEventListRestricted+0x50>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	3318      	adds	r3, #24
 8008380:	4619      	mov	r1, r3
 8008382:	68f8      	ldr	r0, [r7, #12]
 8008384:	f7fe f895 	bl	80064b2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d002      	beq.n	8008394 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800838e:	f04f 33ff 	mov.w	r3, #4294967295
 8008392:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008394:	6879      	ldr	r1, [r7, #4]
 8008396:	68b8      	ldr	r0, [r7, #8]
 8008398:	f000 fd02 	bl	8008da0 <prvAddCurrentTaskToDelayedList>
	}
 800839c:	bf00      	nop
 800839e:	3718      	adds	r7, #24
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}
 80083a4:	2000130c 	.word	0x2000130c

080083a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b086      	sub	sp, #24
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	68db      	ldr	r3, [r3, #12]
 80083b4:	68db      	ldr	r3, [r3, #12]
 80083b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d109      	bne.n	80083d2 <xTaskRemoveFromEventList+0x2a>
 80083be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c2:	f383 8811 	msr	BASEPRI, r3
 80083c6:	f3bf 8f6f 	isb	sy
 80083ca:	f3bf 8f4f 	dsb	sy
 80083ce:	60fb      	str	r3, [r7, #12]
 80083d0:	e7fe      	b.n	80083d0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	3318      	adds	r3, #24
 80083d6:	4618      	mov	r0, r3
 80083d8:	f7fe f8c6 	bl	8006568 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083dc:	4b1d      	ldr	r3, [pc, #116]	; (8008454 <xTaskRemoveFromEventList+0xac>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d11d      	bne.n	8008420 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	3304      	adds	r3, #4
 80083e8:	4618      	mov	r0, r3
 80083ea:	f7fe f8bd 	bl	8006568 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083f2:	4b19      	ldr	r3, [pc, #100]	; (8008458 <xTaskRemoveFromEventList+0xb0>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d903      	bls.n	8008402 <xTaskRemoveFromEventList+0x5a>
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083fe:	4a16      	ldr	r2, [pc, #88]	; (8008458 <xTaskRemoveFromEventList+0xb0>)
 8008400:	6013      	str	r3, [r2, #0]
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008406:	4613      	mov	r3, r2
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	4413      	add	r3, r2
 800840c:	009b      	lsls	r3, r3, #2
 800840e:	4a13      	ldr	r2, [pc, #76]	; (800845c <xTaskRemoveFromEventList+0xb4>)
 8008410:	441a      	add	r2, r3
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	3304      	adds	r3, #4
 8008416:	4619      	mov	r1, r3
 8008418:	4610      	mov	r0, r2
 800841a:	f7fe f84a 	bl	80064b2 <vListInsertEnd>
 800841e:	e005      	b.n	800842c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	3318      	adds	r3, #24
 8008424:	4619      	mov	r1, r3
 8008426:	480e      	ldr	r0, [pc, #56]	; (8008460 <xTaskRemoveFromEventList+0xb8>)
 8008428:	f7fe f843 	bl	80064b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008430:	4b0c      	ldr	r3, [pc, #48]	; (8008464 <xTaskRemoveFromEventList+0xbc>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008436:	429a      	cmp	r2, r3
 8008438:	d905      	bls.n	8008446 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800843a:	2301      	movs	r3, #1
 800843c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800843e:	4b0a      	ldr	r3, [pc, #40]	; (8008468 <xTaskRemoveFromEventList+0xc0>)
 8008440:	2201      	movs	r2, #1
 8008442:	601a      	str	r2, [r3, #0]
 8008444:	e001      	b.n	800844a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8008446:	2300      	movs	r3, #0
 8008448:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800844a:	697b      	ldr	r3, [r7, #20]
}
 800844c:	4618      	mov	r0, r3
 800844e:	3718      	adds	r7, #24
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}
 8008454:	20001808 	.word	0x20001808
 8008458:	200017e8 	.word	0x200017e8
 800845c:	20001310 	.word	0x20001310
 8008460:	200017a0 	.word	0x200017a0
 8008464:	2000130c 	.word	0x2000130c
 8008468:	200017f4 	.word	0x200017f4

0800846c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008474:	4b06      	ldr	r3, [pc, #24]	; (8008490 <vTaskInternalSetTimeOutState+0x24>)
 8008476:	681a      	ldr	r2, [r3, #0]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800847c:	4b05      	ldr	r3, [pc, #20]	; (8008494 <vTaskInternalSetTimeOutState+0x28>)
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	605a      	str	r2, [r3, #4]
}
 8008484:	bf00      	nop
 8008486:	370c      	adds	r7, #12
 8008488:	46bd      	mov	sp, r7
 800848a:	bc80      	pop	{r7}
 800848c:	4770      	bx	lr
 800848e:	bf00      	nop
 8008490:	200017f8 	.word	0x200017f8
 8008494:	200017e4 	.word	0x200017e4

08008498 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b088      	sub	sp, #32
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d109      	bne.n	80084bc <xTaskCheckForTimeOut+0x24>
 80084a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ac:	f383 8811 	msr	BASEPRI, r3
 80084b0:	f3bf 8f6f 	isb	sy
 80084b4:	f3bf 8f4f 	dsb	sy
 80084b8:	613b      	str	r3, [r7, #16]
 80084ba:	e7fe      	b.n	80084ba <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d109      	bne.n	80084d6 <xTaskCheckForTimeOut+0x3e>
 80084c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c6:	f383 8811 	msr	BASEPRI, r3
 80084ca:	f3bf 8f6f 	isb	sy
 80084ce:	f3bf 8f4f 	dsb	sy
 80084d2:	60fb      	str	r3, [r7, #12]
 80084d4:	e7fe      	b.n	80084d4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80084d6:	f7fe f95f 	bl	8006798 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80084da:	4b1d      	ldr	r3, [pc, #116]	; (8008550 <xTaskCheckForTimeOut+0xb8>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	685b      	ldr	r3, [r3, #4]
 80084e4:	69ba      	ldr	r2, [r7, #24]
 80084e6:	1ad3      	subs	r3, r2, r3
 80084e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084f2:	d102      	bne.n	80084fa <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80084f4:	2300      	movs	r3, #0
 80084f6:	61fb      	str	r3, [r7, #28]
 80084f8:	e023      	b.n	8008542 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	4b15      	ldr	r3, [pc, #84]	; (8008554 <xTaskCheckForTimeOut+0xbc>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	429a      	cmp	r2, r3
 8008504:	d007      	beq.n	8008516 <xTaskCheckForTimeOut+0x7e>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	685a      	ldr	r2, [r3, #4]
 800850a:	69bb      	ldr	r3, [r7, #24]
 800850c:	429a      	cmp	r2, r3
 800850e:	d802      	bhi.n	8008516 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008510:	2301      	movs	r3, #1
 8008512:	61fb      	str	r3, [r7, #28]
 8008514:	e015      	b.n	8008542 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	681a      	ldr	r2, [r3, #0]
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	429a      	cmp	r2, r3
 800851e:	d90b      	bls.n	8008538 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	681a      	ldr	r2, [r3, #0]
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	1ad2      	subs	r2, r2, r3
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f7ff ff9d 	bl	800846c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008532:	2300      	movs	r3, #0
 8008534:	61fb      	str	r3, [r7, #28]
 8008536:	e004      	b.n	8008542 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	2200      	movs	r2, #0
 800853c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800853e:	2301      	movs	r3, #1
 8008540:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008542:	f7fe f957 	bl	80067f4 <vPortExitCritical>

	return xReturn;
 8008546:	69fb      	ldr	r3, [r7, #28]
}
 8008548:	4618      	mov	r0, r3
 800854a:	3720      	adds	r7, #32
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}
 8008550:	200017e4 	.word	0x200017e4
 8008554:	200017f8 	.word	0x200017f8

08008558 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008558:	b480      	push	{r7}
 800855a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800855c:	4b03      	ldr	r3, [pc, #12]	; (800856c <vTaskMissedYield+0x14>)
 800855e:	2201      	movs	r2, #1
 8008560:	601a      	str	r2, [r3, #0]
}
 8008562:	bf00      	nop
 8008564:	46bd      	mov	sp, r7
 8008566:	bc80      	pop	{r7}
 8008568:	4770      	bx	lr
 800856a:	bf00      	nop
 800856c:	200017f4 	.word	0x200017f4

08008570 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b082      	sub	sp, #8
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008578:	f000 f852 	bl	8008620 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800857c:	4b06      	ldr	r3, [pc, #24]	; (8008598 <prvIdleTask+0x28>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	2b01      	cmp	r3, #1
 8008582:	d9f9      	bls.n	8008578 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008584:	4b05      	ldr	r3, [pc, #20]	; (800859c <prvIdleTask+0x2c>)
 8008586:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800858a:	601a      	str	r2, [r3, #0]
 800858c:	f3bf 8f4f 	dsb	sy
 8008590:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008594:	e7f0      	b.n	8008578 <prvIdleTask+0x8>
 8008596:	bf00      	nop
 8008598:	20001310 	.word	0x20001310
 800859c:	e000ed04 	.word	0xe000ed04

080085a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80085a6:	2300      	movs	r3, #0
 80085a8:	607b      	str	r3, [r7, #4]
 80085aa:	e00c      	b.n	80085c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	4613      	mov	r3, r2
 80085b0:	009b      	lsls	r3, r3, #2
 80085b2:	4413      	add	r3, r2
 80085b4:	009b      	lsls	r3, r3, #2
 80085b6:	4a12      	ldr	r2, [pc, #72]	; (8008600 <prvInitialiseTaskLists+0x60>)
 80085b8:	4413      	add	r3, r2
 80085ba:	4618      	mov	r0, r3
 80085bc:	f7fd ff4e 	bl	800645c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	3301      	adds	r3, #1
 80085c4:	607b      	str	r3, [r7, #4]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2b37      	cmp	r3, #55	; 0x37
 80085ca:	d9ef      	bls.n	80085ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80085cc:	480d      	ldr	r0, [pc, #52]	; (8008604 <prvInitialiseTaskLists+0x64>)
 80085ce:	f7fd ff45 	bl	800645c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80085d2:	480d      	ldr	r0, [pc, #52]	; (8008608 <prvInitialiseTaskLists+0x68>)
 80085d4:	f7fd ff42 	bl	800645c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80085d8:	480c      	ldr	r0, [pc, #48]	; (800860c <prvInitialiseTaskLists+0x6c>)
 80085da:	f7fd ff3f 	bl	800645c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80085de:	480c      	ldr	r0, [pc, #48]	; (8008610 <prvInitialiseTaskLists+0x70>)
 80085e0:	f7fd ff3c 	bl	800645c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80085e4:	480b      	ldr	r0, [pc, #44]	; (8008614 <prvInitialiseTaskLists+0x74>)
 80085e6:	f7fd ff39 	bl	800645c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80085ea:	4b0b      	ldr	r3, [pc, #44]	; (8008618 <prvInitialiseTaskLists+0x78>)
 80085ec:	4a05      	ldr	r2, [pc, #20]	; (8008604 <prvInitialiseTaskLists+0x64>)
 80085ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80085f0:	4b0a      	ldr	r3, [pc, #40]	; (800861c <prvInitialiseTaskLists+0x7c>)
 80085f2:	4a05      	ldr	r2, [pc, #20]	; (8008608 <prvInitialiseTaskLists+0x68>)
 80085f4:	601a      	str	r2, [r3, #0]
}
 80085f6:	bf00      	nop
 80085f8:	3708      	adds	r7, #8
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}
 80085fe:	bf00      	nop
 8008600:	20001310 	.word	0x20001310
 8008604:	20001770 	.word	0x20001770
 8008608:	20001784 	.word	0x20001784
 800860c:	200017a0 	.word	0x200017a0
 8008610:	200017b4 	.word	0x200017b4
 8008614:	200017cc 	.word	0x200017cc
 8008618:	20001798 	.word	0x20001798
 800861c:	2000179c 	.word	0x2000179c

08008620 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008626:	e019      	b.n	800865c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008628:	f7fe f8b6 	bl	8006798 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800862c:	4b0f      	ldr	r3, [pc, #60]	; (800866c <prvCheckTasksWaitingTermination+0x4c>)
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	68db      	ldr	r3, [r3, #12]
 8008632:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	3304      	adds	r3, #4
 8008638:	4618      	mov	r0, r3
 800863a:	f7fd ff95 	bl	8006568 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800863e:	4b0c      	ldr	r3, [pc, #48]	; (8008670 <prvCheckTasksWaitingTermination+0x50>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	3b01      	subs	r3, #1
 8008644:	4a0a      	ldr	r2, [pc, #40]	; (8008670 <prvCheckTasksWaitingTermination+0x50>)
 8008646:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008648:	4b0a      	ldr	r3, [pc, #40]	; (8008674 <prvCheckTasksWaitingTermination+0x54>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	3b01      	subs	r3, #1
 800864e:	4a09      	ldr	r2, [pc, #36]	; (8008674 <prvCheckTasksWaitingTermination+0x54>)
 8008650:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008652:	f7fe f8cf 	bl	80067f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f000 f80e 	bl	8008678 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800865c:	4b05      	ldr	r3, [pc, #20]	; (8008674 <prvCheckTasksWaitingTermination+0x54>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d1e1      	bne.n	8008628 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008664:	bf00      	nop
 8008666:	3708      	adds	r7, #8
 8008668:	46bd      	mov	sp, r7
 800866a:	bd80      	pop	{r7, pc}
 800866c:	200017b4 	.word	0x200017b4
 8008670:	200017e0 	.word	0x200017e0
 8008674:	200017c8 	.word	0x200017c8

08008678 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008678:	b580      	push	{r7, lr}
 800867a:	b084      	sub	sp, #16
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008686:	2b00      	cmp	r3, #0
 8008688:	d108      	bne.n	800869c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800868e:	4618      	mov	r0, r3
 8008690:	f7fe fa3a 	bl	8006b08 <vPortFree>
				vPortFree( pxTCB );
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f7fe fa37 	bl	8006b08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800869a:	e017      	b.n	80086cc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d103      	bne.n	80086ae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f7fe fa2e 	bl	8006b08 <vPortFree>
	}
 80086ac:	e00e      	b.n	80086cc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80086b4:	2b02      	cmp	r3, #2
 80086b6:	d009      	beq.n	80086cc <prvDeleteTCB+0x54>
 80086b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086bc:	f383 8811 	msr	BASEPRI, r3
 80086c0:	f3bf 8f6f 	isb	sy
 80086c4:	f3bf 8f4f 	dsb	sy
 80086c8:	60fb      	str	r3, [r7, #12]
 80086ca:	e7fe      	b.n	80086ca <prvDeleteTCB+0x52>
	}
 80086cc:	bf00      	nop
 80086ce:	3710      	adds	r7, #16
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80086d4:	b480      	push	{r7}
 80086d6:	b083      	sub	sp, #12
 80086d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086da:	4b0e      	ldr	r3, [pc, #56]	; (8008714 <prvResetNextTaskUnblockTime+0x40>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d101      	bne.n	80086e8 <prvResetNextTaskUnblockTime+0x14>
 80086e4:	2301      	movs	r3, #1
 80086e6:	e000      	b.n	80086ea <prvResetNextTaskUnblockTime+0x16>
 80086e8:	2300      	movs	r3, #0
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d004      	beq.n	80086f8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80086ee:	4b0a      	ldr	r3, [pc, #40]	; (8008718 <prvResetNextTaskUnblockTime+0x44>)
 80086f0:	f04f 32ff 	mov.w	r2, #4294967295
 80086f4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80086f6:	e008      	b.n	800870a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80086f8:	4b06      	ldr	r3, [pc, #24]	; (8008714 <prvResetNextTaskUnblockTime+0x40>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	68db      	ldr	r3, [r3, #12]
 80086fe:	68db      	ldr	r3, [r3, #12]
 8008700:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	4a04      	ldr	r2, [pc, #16]	; (8008718 <prvResetNextTaskUnblockTime+0x44>)
 8008708:	6013      	str	r3, [r2, #0]
}
 800870a:	bf00      	nop
 800870c:	370c      	adds	r7, #12
 800870e:	46bd      	mov	sp, r7
 8008710:	bc80      	pop	{r7}
 8008712:	4770      	bx	lr
 8008714:	20001798 	.word	0x20001798
 8008718:	20001800 	.word	0x20001800

0800871c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800871c:	b480      	push	{r7}
 800871e:	b083      	sub	sp, #12
 8008720:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008722:	4b0b      	ldr	r3, [pc, #44]	; (8008750 <xTaskGetSchedulerState+0x34>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d102      	bne.n	8008730 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800872a:	2301      	movs	r3, #1
 800872c:	607b      	str	r3, [r7, #4]
 800872e:	e008      	b.n	8008742 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008730:	4b08      	ldr	r3, [pc, #32]	; (8008754 <xTaskGetSchedulerState+0x38>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d102      	bne.n	800873e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008738:	2302      	movs	r3, #2
 800873a:	607b      	str	r3, [r7, #4]
 800873c:	e001      	b.n	8008742 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800873e:	2300      	movs	r3, #0
 8008740:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008742:	687b      	ldr	r3, [r7, #4]
	}
 8008744:	4618      	mov	r0, r3
 8008746:	370c      	adds	r7, #12
 8008748:	46bd      	mov	sp, r7
 800874a:	bc80      	pop	{r7}
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	200017ec 	.word	0x200017ec
 8008754:	20001808 	.word	0x20001808

08008758 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008758:	b580      	push	{r7, lr}
 800875a:	b084      	sub	sp, #16
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008764:	2300      	movs	r3, #0
 8008766:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d056      	beq.n	800881c <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008772:	4b2d      	ldr	r3, [pc, #180]	; (8008828 <xTaskPriorityInherit+0xd0>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008778:	429a      	cmp	r2, r3
 800877a:	d246      	bcs.n	800880a <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	699b      	ldr	r3, [r3, #24]
 8008780:	2b00      	cmp	r3, #0
 8008782:	db06      	blt.n	8008792 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008784:	4b28      	ldr	r3, [pc, #160]	; (8008828 <xTaskPriorityInherit+0xd0>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800878a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	6959      	ldr	r1, [r3, #20]
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800879a:	4613      	mov	r3, r2
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	4413      	add	r3, r2
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	4a22      	ldr	r2, [pc, #136]	; (800882c <xTaskPriorityInherit+0xd4>)
 80087a4:	4413      	add	r3, r2
 80087a6:	4299      	cmp	r1, r3
 80087a8:	d101      	bne.n	80087ae <xTaskPriorityInherit+0x56>
 80087aa:	2301      	movs	r3, #1
 80087ac:	e000      	b.n	80087b0 <xTaskPriorityInherit+0x58>
 80087ae:	2300      	movs	r3, #0
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d022      	beq.n	80087fa <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	3304      	adds	r3, #4
 80087b8:	4618      	mov	r0, r3
 80087ba:	f7fd fed5 	bl	8006568 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80087be:	4b1a      	ldr	r3, [pc, #104]	; (8008828 <xTaskPriorityInherit+0xd0>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087cc:	4b18      	ldr	r3, [pc, #96]	; (8008830 <xTaskPriorityInherit+0xd8>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	429a      	cmp	r2, r3
 80087d2:	d903      	bls.n	80087dc <xTaskPriorityInherit+0x84>
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087d8:	4a15      	ldr	r2, [pc, #84]	; (8008830 <xTaskPriorityInherit+0xd8>)
 80087da:	6013      	str	r3, [r2, #0]
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087e0:	4613      	mov	r3, r2
 80087e2:	009b      	lsls	r3, r3, #2
 80087e4:	4413      	add	r3, r2
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	4a10      	ldr	r2, [pc, #64]	; (800882c <xTaskPriorityInherit+0xd4>)
 80087ea:	441a      	add	r2, r3
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	3304      	adds	r3, #4
 80087f0:	4619      	mov	r1, r3
 80087f2:	4610      	mov	r0, r2
 80087f4:	f7fd fe5d 	bl	80064b2 <vListInsertEnd>
 80087f8:	e004      	b.n	8008804 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80087fa:	4b0b      	ldr	r3, [pc, #44]	; (8008828 <xTaskPriorityInherit+0xd0>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008804:	2301      	movs	r3, #1
 8008806:	60fb      	str	r3, [r7, #12]
 8008808:	e008      	b.n	800881c <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800880e:	4b06      	ldr	r3, [pc, #24]	; (8008828 <xTaskPriorityInherit+0xd0>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008814:	429a      	cmp	r2, r3
 8008816:	d201      	bcs.n	800881c <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008818:	2301      	movs	r3, #1
 800881a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800881c:	68fb      	ldr	r3, [r7, #12]
	}
 800881e:	4618      	mov	r0, r3
 8008820:	3710      	adds	r7, #16
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
 8008826:	bf00      	nop
 8008828:	2000130c 	.word	0x2000130c
 800882c:	20001310 	.word	0x20001310
 8008830:	200017e8 	.word	0x200017e8

08008834 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008834:	b580      	push	{r7, lr}
 8008836:	b086      	sub	sp, #24
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008840:	2300      	movs	r3, #0
 8008842:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d054      	beq.n	80088f4 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800884a:	4b2d      	ldr	r3, [pc, #180]	; (8008900 <xTaskPriorityDisinherit+0xcc>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	693a      	ldr	r2, [r7, #16]
 8008850:	429a      	cmp	r2, r3
 8008852:	d009      	beq.n	8008868 <xTaskPriorityDisinherit+0x34>
 8008854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008858:	f383 8811 	msr	BASEPRI, r3
 800885c:	f3bf 8f6f 	isb	sy
 8008860:	f3bf 8f4f 	dsb	sy
 8008864:	60fb      	str	r3, [r7, #12]
 8008866:	e7fe      	b.n	8008866 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800886c:	2b00      	cmp	r3, #0
 800886e:	d109      	bne.n	8008884 <xTaskPriorityDisinherit+0x50>
 8008870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008874:	f383 8811 	msr	BASEPRI, r3
 8008878:	f3bf 8f6f 	isb	sy
 800887c:	f3bf 8f4f 	dsb	sy
 8008880:	60bb      	str	r3, [r7, #8]
 8008882:	e7fe      	b.n	8008882 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008888:	1e5a      	subs	r2, r3, #1
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008896:	429a      	cmp	r2, r3
 8008898:	d02c      	beq.n	80088f4 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d128      	bne.n	80088f4 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088a2:	693b      	ldr	r3, [r7, #16]
 80088a4:	3304      	adds	r3, #4
 80088a6:	4618      	mov	r0, r3
 80088a8:	f7fd fe5e 	bl	8006568 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088b8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80088bc:	693b      	ldr	r3, [r7, #16]
 80088be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088c4:	4b0f      	ldr	r3, [pc, #60]	; (8008904 <xTaskPriorityDisinherit+0xd0>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d903      	bls.n	80088d4 <xTaskPriorityDisinherit+0xa0>
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088d0:	4a0c      	ldr	r2, [pc, #48]	; (8008904 <xTaskPriorityDisinherit+0xd0>)
 80088d2:	6013      	str	r3, [r2, #0]
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088d8:	4613      	mov	r3, r2
 80088da:	009b      	lsls	r3, r3, #2
 80088dc:	4413      	add	r3, r2
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	4a09      	ldr	r2, [pc, #36]	; (8008908 <xTaskPriorityDisinherit+0xd4>)
 80088e2:	441a      	add	r2, r3
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	3304      	adds	r3, #4
 80088e8:	4619      	mov	r1, r3
 80088ea:	4610      	mov	r0, r2
 80088ec:	f7fd fde1 	bl	80064b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80088f0:	2301      	movs	r3, #1
 80088f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80088f4:	697b      	ldr	r3, [r7, #20]
	}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3718      	adds	r7, #24
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}
 80088fe:	bf00      	nop
 8008900:	2000130c 	.word	0x2000130c
 8008904:	200017e8 	.word	0x200017e8
 8008908:	20001310 	.word	0x20001310

0800890c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800890c:	b580      	push	{r7, lr}
 800890e:	b088      	sub	sp, #32
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800891a:	2301      	movs	r3, #1
 800891c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d06d      	beq.n	8008a00 <vTaskPriorityDisinheritAfterTimeout+0xf4>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008924:	69bb      	ldr	r3, [r7, #24]
 8008926:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008928:	2b00      	cmp	r3, #0
 800892a:	d109      	bne.n	8008940 <vTaskPriorityDisinheritAfterTimeout+0x34>
 800892c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008930:	f383 8811 	msr	BASEPRI, r3
 8008934:	f3bf 8f6f 	isb	sy
 8008938:	f3bf 8f4f 	dsb	sy
 800893c:	60fb      	str	r3, [r7, #12]
 800893e:	e7fe      	b.n	800893e <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008940:	69bb      	ldr	r3, [r7, #24]
 8008942:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	429a      	cmp	r2, r3
 8008948:	d202      	bcs.n	8008950 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	61fb      	str	r3, [r7, #28]
 800894e:	e002      	b.n	8008956 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008950:	69bb      	ldr	r3, [r7, #24]
 8008952:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008954:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008956:	69bb      	ldr	r3, [r7, #24]
 8008958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800895a:	69fb      	ldr	r3, [r7, #28]
 800895c:	429a      	cmp	r2, r3
 800895e:	d04f      	beq.n	8008a00 <vTaskPriorityDisinheritAfterTimeout+0xf4>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008960:	69bb      	ldr	r3, [r7, #24]
 8008962:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	429a      	cmp	r2, r3
 8008968:	d14a      	bne.n	8008a00 <vTaskPriorityDisinheritAfterTimeout+0xf4>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800896a:	4b27      	ldr	r3, [pc, #156]	; (8008a08 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	69ba      	ldr	r2, [r7, #24]
 8008970:	429a      	cmp	r2, r3
 8008972:	d109      	bne.n	8008988 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8008974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008978:	f383 8811 	msr	BASEPRI, r3
 800897c:	f3bf 8f6f 	isb	sy
 8008980:	f3bf 8f4f 	dsb	sy
 8008984:	60bb      	str	r3, [r7, #8]
 8008986:	e7fe      	b.n	8008986 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008988:	69bb      	ldr	r3, [r7, #24]
 800898a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800898c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800898e:	69bb      	ldr	r3, [r7, #24]
 8008990:	69fa      	ldr	r2, [r7, #28]
 8008992:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008994:	69bb      	ldr	r3, [r7, #24]
 8008996:	699b      	ldr	r3, [r3, #24]
 8008998:	2b00      	cmp	r3, #0
 800899a:	db04      	blt.n	80089a6 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800899c:	69fb      	ldr	r3, [r7, #28]
 800899e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80089a2:	69bb      	ldr	r3, [r7, #24]
 80089a4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80089a6:	69bb      	ldr	r3, [r7, #24]
 80089a8:	6959      	ldr	r1, [r3, #20]
 80089aa:	693a      	ldr	r2, [r7, #16]
 80089ac:	4613      	mov	r3, r2
 80089ae:	009b      	lsls	r3, r3, #2
 80089b0:	4413      	add	r3, r2
 80089b2:	009b      	lsls	r3, r3, #2
 80089b4:	4a15      	ldr	r2, [pc, #84]	; (8008a0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80089b6:	4413      	add	r3, r2
 80089b8:	4299      	cmp	r1, r3
 80089ba:	d101      	bne.n	80089c0 <vTaskPriorityDisinheritAfterTimeout+0xb4>
 80089bc:	2301      	movs	r3, #1
 80089be:	e000      	b.n	80089c2 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 80089c0:	2300      	movs	r3, #0
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d01c      	beq.n	8008a00 <vTaskPriorityDisinheritAfterTimeout+0xf4>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089c6:	69bb      	ldr	r3, [r7, #24]
 80089c8:	3304      	adds	r3, #4
 80089ca:	4618      	mov	r0, r3
 80089cc:	f7fd fdcc 	bl	8006568 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80089d0:	69bb      	ldr	r3, [r7, #24]
 80089d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089d4:	4b0e      	ldr	r3, [pc, #56]	; (8008a10 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	429a      	cmp	r2, r3
 80089da:	d903      	bls.n	80089e4 <vTaskPriorityDisinheritAfterTimeout+0xd8>
 80089dc:	69bb      	ldr	r3, [r7, #24]
 80089de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089e0:	4a0b      	ldr	r2, [pc, #44]	; (8008a10 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80089e2:	6013      	str	r3, [r2, #0]
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089e8:	4613      	mov	r3, r2
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	4413      	add	r3, r2
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	4a06      	ldr	r2, [pc, #24]	; (8008a0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80089f2:	441a      	add	r2, r3
 80089f4:	69bb      	ldr	r3, [r7, #24]
 80089f6:	3304      	adds	r3, #4
 80089f8:	4619      	mov	r1, r3
 80089fa:	4610      	mov	r0, r2
 80089fc:	f7fd fd59 	bl	80064b2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008a00:	bf00      	nop
 8008a02:	3720      	adds	r7, #32
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bd80      	pop	{r7, pc}
 8008a08:	2000130c 	.word	0x2000130c
 8008a0c:	20001310 	.word	0x20001310
 8008a10:	200017e8 	.word	0x200017e8

08008a14 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8008a14:	b480      	push	{r7}
 8008a16:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008a18:	4b07      	ldr	r3, [pc, #28]	; (8008a38 <pvTaskIncrementMutexHeldCount+0x24>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d004      	beq.n	8008a2a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008a20:	4b05      	ldr	r3, [pc, #20]	; (8008a38 <pvTaskIncrementMutexHeldCount+0x24>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008a26:	3201      	adds	r2, #1
 8008a28:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8008a2a:	4b03      	ldr	r3, [pc, #12]	; (8008a38 <pvTaskIncrementMutexHeldCount+0x24>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
	}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bc80      	pop	{r7}
 8008a34:	4770      	bx	lr
 8008a36:	bf00      	nop
 8008a38:	2000130c 	.word	0x2000130c

08008a3c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8008a46:	f7fd fea7 	bl	8006798 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8008a4a:	4b1e      	ldr	r3, [pc, #120]	; (8008ac4 <ulTaskNotifyTake+0x88>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d113      	bne.n	8008a7c <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008a54:	4b1b      	ldr	r3, [pc, #108]	; (8008ac4 <ulTaskNotifyTake+0x88>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d00b      	beq.n	8008a7c <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008a64:	2101      	movs	r1, #1
 8008a66:	6838      	ldr	r0, [r7, #0]
 8008a68:	f000 f99a 	bl	8008da0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008a6c:	4b16      	ldr	r3, [pc, #88]	; (8008ac8 <ulTaskNotifyTake+0x8c>)
 8008a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a72:	601a      	str	r2, [r3, #0]
 8008a74:	f3bf 8f4f 	dsb	sy
 8008a78:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008a7c:	f7fd feba 	bl	80067f4 <vPortExitCritical>

		taskENTER_CRITICAL();
 8008a80:	f7fd fe8a 	bl	8006798 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8008a84:	4b0f      	ldr	r3, [pc, #60]	; (8008ac4 <ulTaskNotifyTake+0x88>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a8a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d00c      	beq.n	8008aac <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d004      	beq.n	8008aa2 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8008a98:	4b0a      	ldr	r3, [pc, #40]	; (8008ac4 <ulTaskNotifyTake+0x88>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	655a      	str	r2, [r3, #84]	; 0x54
 8008aa0:	e004      	b.n	8008aac <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8008aa2:	4b08      	ldr	r3, [pc, #32]	; (8008ac4 <ulTaskNotifyTake+0x88>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	68fa      	ldr	r2, [r7, #12]
 8008aa8:	3a01      	subs	r2, #1
 8008aaa:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008aac:	4b05      	ldr	r3, [pc, #20]	; (8008ac4 <ulTaskNotifyTake+0x88>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8008ab6:	f7fd fe9d 	bl	80067f4 <vPortExitCritical>

		return ulReturn;
 8008aba:	68fb      	ldr	r3, [r7, #12]
	}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3710      	adds	r7, #16
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}
 8008ac4:	2000130c 	.word	0x2000130c
 8008ac8:	e000ed04 	.word	0xe000ed04

08008acc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b08a      	sub	sp, #40	; 0x28
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	60f8      	str	r0, [r7, #12]
 8008ad4:	60b9      	str	r1, [r7, #8]
 8008ad6:	603b      	str	r3, [r7, #0]
 8008ad8:	4613      	mov	r3, r2
 8008ada:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8008adc:	2301      	movs	r3, #1
 8008ade:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d109      	bne.n	8008afa <xTaskGenericNotify+0x2e>
 8008ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aea:	f383 8811 	msr	BASEPRI, r3
 8008aee:	f3bf 8f6f 	isb	sy
 8008af2:	f3bf 8f4f 	dsb	sy
 8008af6:	61bb      	str	r3, [r7, #24]
 8008af8:	e7fe      	b.n	8008af8 <xTaskGenericNotify+0x2c>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8008afe:	f7fd fe4b 	bl	8006798 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d003      	beq.n	8008b10 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008b08:	6a3b      	ldr	r3, [r7, #32]
 8008b0a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008b10:	6a3b      	ldr	r3, [r7, #32]
 8008b12:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008b16:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008b18:	6a3b      	ldr	r3, [r7, #32]
 8008b1a:	2202      	movs	r2, #2
 8008b1c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8008b20:	79fb      	ldrb	r3, [r7, #7]
 8008b22:	2b04      	cmp	r3, #4
 8008b24:	d827      	bhi.n	8008b76 <xTaskGenericNotify+0xaa>
 8008b26:	a201      	add	r2, pc, #4	; (adr r2, 8008b2c <xTaskGenericNotify+0x60>)
 8008b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b2c:	08008b77 	.word	0x08008b77
 8008b30:	08008b41 	.word	0x08008b41
 8008b34:	08008b4f 	.word	0x08008b4f
 8008b38:	08008b5b 	.word	0x08008b5b
 8008b3c:	08008b63 	.word	0x08008b63
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008b40:	6a3b      	ldr	r3, [r7, #32]
 8008b42:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	431a      	orrs	r2, r3
 8008b48:	6a3b      	ldr	r3, [r7, #32]
 8008b4a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8008b4c:	e013      	b.n	8008b76 <xTaskGenericNotify+0xaa>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008b4e:	6a3b      	ldr	r3, [r7, #32]
 8008b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b52:	1c5a      	adds	r2, r3, #1
 8008b54:	6a3b      	ldr	r3, [r7, #32]
 8008b56:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8008b58:	e00d      	b.n	8008b76 <xTaskGenericNotify+0xaa>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008b5a:	6a3b      	ldr	r3, [r7, #32]
 8008b5c:	68ba      	ldr	r2, [r7, #8]
 8008b5e:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8008b60:	e009      	b.n	8008b76 <xTaskGenericNotify+0xaa>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008b62:	7ffb      	ldrb	r3, [r7, #31]
 8008b64:	2b02      	cmp	r3, #2
 8008b66:	d003      	beq.n	8008b70 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008b68:	6a3b      	ldr	r3, [r7, #32]
 8008b6a:	68ba      	ldr	r2, [r7, #8]
 8008b6c:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008b6e:	e001      	b.n	8008b74 <xTaskGenericNotify+0xa8>
						xReturn = pdFAIL;
 8008b70:	2300      	movs	r3, #0
 8008b72:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8008b74:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008b76:	7ffb      	ldrb	r3, [r7, #31]
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d139      	bne.n	8008bf0 <xTaskGenericNotify+0x124>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b7c:	6a3b      	ldr	r3, [r7, #32]
 8008b7e:	3304      	adds	r3, #4
 8008b80:	4618      	mov	r0, r3
 8008b82:	f7fd fcf1 	bl	8006568 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8008b86:	6a3b      	ldr	r3, [r7, #32]
 8008b88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b8a:	4b1d      	ldr	r3, [pc, #116]	; (8008c00 <xTaskGenericNotify+0x134>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	429a      	cmp	r2, r3
 8008b90:	d903      	bls.n	8008b9a <xTaskGenericNotify+0xce>
 8008b92:	6a3b      	ldr	r3, [r7, #32]
 8008b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b96:	4a1a      	ldr	r2, [pc, #104]	; (8008c00 <xTaskGenericNotify+0x134>)
 8008b98:	6013      	str	r3, [r2, #0]
 8008b9a:	6a3b      	ldr	r3, [r7, #32]
 8008b9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b9e:	4613      	mov	r3, r2
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	4413      	add	r3, r2
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	4a17      	ldr	r2, [pc, #92]	; (8008c04 <xTaskGenericNotify+0x138>)
 8008ba8:	441a      	add	r2, r3
 8008baa:	6a3b      	ldr	r3, [r7, #32]
 8008bac:	3304      	adds	r3, #4
 8008bae:	4619      	mov	r1, r3
 8008bb0:	4610      	mov	r0, r2
 8008bb2:	f7fd fc7e 	bl	80064b2 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008bb6:	6a3b      	ldr	r3, [r7, #32]
 8008bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d009      	beq.n	8008bd2 <xTaskGenericNotify+0x106>
 8008bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bc2:	f383 8811 	msr	BASEPRI, r3
 8008bc6:	f3bf 8f6f 	isb	sy
 8008bca:	f3bf 8f4f 	dsb	sy
 8008bce:	617b      	str	r3, [r7, #20]
 8008bd0:	e7fe      	b.n	8008bd0 <xTaskGenericNotify+0x104>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008bd2:	6a3b      	ldr	r3, [r7, #32]
 8008bd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bd6:	4b0c      	ldr	r3, [pc, #48]	; (8008c08 <xTaskGenericNotify+0x13c>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	d907      	bls.n	8008bf0 <xTaskGenericNotify+0x124>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8008be0:	4b0a      	ldr	r3, [pc, #40]	; (8008c0c <xTaskGenericNotify+0x140>)
 8008be2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008be6:	601a      	str	r2, [r3, #0]
 8008be8:	f3bf 8f4f 	dsb	sy
 8008bec:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008bf0:	f7fd fe00 	bl	80067f4 <vPortExitCritical>

		return xReturn;
 8008bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3728      	adds	r7, #40	; 0x28
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}
 8008bfe:	bf00      	nop
 8008c00:	200017e8 	.word	0x200017e8
 8008c04:	20001310 	.word	0x20001310
 8008c08:	2000130c 	.word	0x2000130c
 8008c0c:	e000ed04 	.word	0xe000ed04

08008c10 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b08e      	sub	sp, #56	; 0x38
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	60f8      	str	r0, [r7, #12]
 8008c18:	60b9      	str	r1, [r7, #8]
 8008c1a:	603b      	str	r3, [r7, #0]
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8008c20:	2301      	movs	r3, #1
 8008c22:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d109      	bne.n	8008c3e <xTaskGenericNotifyFromISR+0x2e>
 8008c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c2e:	f383 8811 	msr	BASEPRI, r3
 8008c32:	f3bf 8f6f 	isb	sy
 8008c36:	f3bf 8f4f 	dsb	sy
 8008c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8008c3c:	e7fe      	b.n	8008c3c <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008c3e:	f7fd fe65 	bl	800690c <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8008c46:	f3ef 8211 	mrs	r2, BASEPRI
 8008c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c4e:	f383 8811 	msr	BASEPRI, r3
 8008c52:	f3bf 8f6f 	isb	sy
 8008c56:	f3bf 8f4f 	dsb	sy
 8008c5a:	623a      	str	r2, [r7, #32]
 8008c5c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8008c5e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008c60:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d003      	beq.n	8008c70 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c6a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c72:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008c76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c7c:	2202      	movs	r2, #2
 8008c7e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8008c82:	79fb      	ldrb	r3, [r7, #7]
 8008c84:	2b04      	cmp	r3, #4
 8008c86:	d829      	bhi.n	8008cdc <xTaskGenericNotifyFromISR+0xcc>
 8008c88:	a201      	add	r2, pc, #4	; (adr r2, 8008c90 <xTaskGenericNotifyFromISR+0x80>)
 8008c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c8e:	bf00      	nop
 8008c90:	08008cdd 	.word	0x08008cdd
 8008c94:	08008ca5 	.word	0x08008ca5
 8008c98:	08008cb3 	.word	0x08008cb3
 8008c9c:	08008cbf 	.word	0x08008cbf
 8008ca0:	08008cc7 	.word	0x08008cc7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ca6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	431a      	orrs	r2, r3
 8008cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cae:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8008cb0:	e014      	b.n	8008cdc <xTaskGenericNotifyFromISR+0xcc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cb6:	1c5a      	adds	r2, r3, #1
 8008cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cba:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8008cbc:	e00e      	b.n	8008cdc <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cc0:	68ba      	ldr	r2, [r7, #8]
 8008cc2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8008cc4:	e00a      	b.n	8008cdc <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008cc6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	d003      	beq.n	8008cd6 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cd0:	68ba      	ldr	r2, [r7, #8]
 8008cd2:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008cd4:	e001      	b.n	8008cda <xTaskGenericNotifyFromISR+0xca>
						xReturn = pdFAIL;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8008cda:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008cdc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008ce0:	2b01      	cmp	r3, #1
 8008ce2:	d146      	bne.n	8008d72 <xTaskGenericNotifyFromISR+0x162>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d009      	beq.n	8008d00 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 8008cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf0:	f383 8811 	msr	BASEPRI, r3
 8008cf4:	f3bf 8f6f 	isb	sy
 8008cf8:	f3bf 8f4f 	dsb	sy
 8008cfc:	61bb      	str	r3, [r7, #24]
 8008cfe:	e7fe      	b.n	8008cfe <xTaskGenericNotifyFromISR+0xee>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d00:	4b21      	ldr	r3, [pc, #132]	; (8008d88 <xTaskGenericNotifyFromISR+0x178>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d11d      	bne.n	8008d44 <xTaskGenericNotifyFromISR+0x134>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d0a:	3304      	adds	r3, #4
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	f7fd fc2b 	bl	8006568 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d16:	4b1d      	ldr	r3, [pc, #116]	; (8008d8c <xTaskGenericNotifyFromISR+0x17c>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d903      	bls.n	8008d26 <xTaskGenericNotifyFromISR+0x116>
 8008d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d22:	4a1a      	ldr	r2, [pc, #104]	; (8008d8c <xTaskGenericNotifyFromISR+0x17c>)
 8008d24:	6013      	str	r3, [r2, #0]
 8008d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d2a:	4613      	mov	r3, r2
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	4413      	add	r3, r2
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	4a17      	ldr	r2, [pc, #92]	; (8008d90 <xTaskGenericNotifyFromISR+0x180>)
 8008d34:	441a      	add	r2, r3
 8008d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d38:	3304      	adds	r3, #4
 8008d3a:	4619      	mov	r1, r3
 8008d3c:	4610      	mov	r0, r2
 8008d3e:	f7fd fbb8 	bl	80064b2 <vListInsertEnd>
 8008d42:	e005      	b.n	8008d50 <xTaskGenericNotifyFromISR+0x140>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d46:	3318      	adds	r3, #24
 8008d48:	4619      	mov	r1, r3
 8008d4a:	4812      	ldr	r0, [pc, #72]	; (8008d94 <xTaskGenericNotifyFromISR+0x184>)
 8008d4c:	f7fd fbb1 	bl	80064b2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d54:	4b10      	ldr	r3, [pc, #64]	; (8008d98 <xTaskGenericNotifyFromISR+0x188>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d909      	bls.n	8008d72 <xTaskGenericNotifyFromISR+0x162>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008d5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d003      	beq.n	8008d6c <xTaskGenericNotifyFromISR+0x15c>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008d64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d66:	2201      	movs	r2, #1
 8008d68:	601a      	str	r2, [r3, #0]
 8008d6a:	e002      	b.n	8008d72 <xTaskGenericNotifyFromISR+0x162>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 8008d6c:	4b0b      	ldr	r3, [pc, #44]	; (8008d9c <xTaskGenericNotifyFromISR+0x18c>)
 8008d6e:	2201      	movs	r2, #1
 8008d70:	601a      	str	r2, [r3, #0]
 8008d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d74:	617b      	str	r3, [r7, #20]
	__asm volatile
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8008d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3738      	adds	r7, #56	; 0x38
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}
 8008d86:	bf00      	nop
 8008d88:	20001808 	.word	0x20001808
 8008d8c:	200017e8 	.word	0x200017e8
 8008d90:	20001310 	.word	0x20001310
 8008d94:	200017a0 	.word	0x200017a0
 8008d98:	2000130c 	.word	0x2000130c
 8008d9c:	200017f4 	.word	0x200017f4

08008da0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b084      	sub	sp, #16
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
 8008da8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008daa:	4b21      	ldr	r3, [pc, #132]	; (8008e30 <prvAddCurrentTaskToDelayedList+0x90>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008db0:	4b20      	ldr	r3, [pc, #128]	; (8008e34 <prvAddCurrentTaskToDelayedList+0x94>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	3304      	adds	r3, #4
 8008db6:	4618      	mov	r0, r3
 8008db8:	f7fd fbd6 	bl	8006568 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dc2:	d10a      	bne.n	8008dda <prvAddCurrentTaskToDelayedList+0x3a>
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d007      	beq.n	8008dda <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008dca:	4b1a      	ldr	r3, [pc, #104]	; (8008e34 <prvAddCurrentTaskToDelayedList+0x94>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	3304      	adds	r3, #4
 8008dd0:	4619      	mov	r1, r3
 8008dd2:	4819      	ldr	r0, [pc, #100]	; (8008e38 <prvAddCurrentTaskToDelayedList+0x98>)
 8008dd4:	f7fd fb6d 	bl	80064b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008dd8:	e026      	b.n	8008e28 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008dda:	68fa      	ldr	r2, [r7, #12]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	4413      	add	r3, r2
 8008de0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008de2:	4b14      	ldr	r3, [pc, #80]	; (8008e34 <prvAddCurrentTaskToDelayedList+0x94>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	68ba      	ldr	r2, [r7, #8]
 8008de8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008dea:	68ba      	ldr	r2, [r7, #8]
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d209      	bcs.n	8008e06 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008df2:	4b12      	ldr	r3, [pc, #72]	; (8008e3c <prvAddCurrentTaskToDelayedList+0x9c>)
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	4b0f      	ldr	r3, [pc, #60]	; (8008e34 <prvAddCurrentTaskToDelayedList+0x94>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	3304      	adds	r3, #4
 8008dfc:	4619      	mov	r1, r3
 8008dfe:	4610      	mov	r0, r2
 8008e00:	f7fd fb7a 	bl	80064f8 <vListInsert>
}
 8008e04:	e010      	b.n	8008e28 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008e06:	4b0e      	ldr	r3, [pc, #56]	; (8008e40 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008e08:	681a      	ldr	r2, [r3, #0]
 8008e0a:	4b0a      	ldr	r3, [pc, #40]	; (8008e34 <prvAddCurrentTaskToDelayedList+0x94>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	3304      	adds	r3, #4
 8008e10:	4619      	mov	r1, r3
 8008e12:	4610      	mov	r0, r2
 8008e14:	f7fd fb70 	bl	80064f8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008e18:	4b0a      	ldr	r3, [pc, #40]	; (8008e44 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	68ba      	ldr	r2, [r7, #8]
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	d202      	bcs.n	8008e28 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008e22:	4a08      	ldr	r2, [pc, #32]	; (8008e44 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	6013      	str	r3, [r2, #0]
}
 8008e28:	bf00      	nop
 8008e2a:	3710      	adds	r7, #16
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}
 8008e30:	200017e4 	.word	0x200017e4
 8008e34:	2000130c 	.word	0x2000130c
 8008e38:	200017cc 	.word	0x200017cc
 8008e3c:	2000179c 	.word	0x2000179c
 8008e40:	20001798 	.word	0x20001798
 8008e44:	20001800 	.word	0x20001800

08008e48 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b08a      	sub	sp, #40	; 0x28
 8008e4c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008e52:	f000 fb15 	bl	8009480 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008e56:	4b1c      	ldr	r3, [pc, #112]	; (8008ec8 <xTimerCreateTimerTask+0x80>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d021      	beq.n	8008ea2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008e62:	2300      	movs	r3, #0
 8008e64:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008e66:	1d3a      	adds	r2, r7, #4
 8008e68:	f107 0108 	add.w	r1, r7, #8
 8008e6c:	f107 030c 	add.w	r3, r7, #12
 8008e70:	4618      	mov	r0, r3
 8008e72:	f7fd fad9 	bl	8006428 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008e76:	6879      	ldr	r1, [r7, #4]
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	68fa      	ldr	r2, [r7, #12]
 8008e7c:	9202      	str	r2, [sp, #8]
 8008e7e:	9301      	str	r3, [sp, #4]
 8008e80:	2302      	movs	r3, #2
 8008e82:	9300      	str	r3, [sp, #0]
 8008e84:	2300      	movs	r3, #0
 8008e86:	460a      	mov	r2, r1
 8008e88:	4910      	ldr	r1, [pc, #64]	; (8008ecc <xTimerCreateTimerTask+0x84>)
 8008e8a:	4811      	ldr	r0, [pc, #68]	; (8008ed0 <xTimerCreateTimerTask+0x88>)
 8008e8c:	f7fe fe2e 	bl	8007aec <xTaskCreateStatic>
 8008e90:	4602      	mov	r2, r0
 8008e92:	4b10      	ldr	r3, [pc, #64]	; (8008ed4 <xTimerCreateTimerTask+0x8c>)
 8008e94:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008e96:	4b0f      	ldr	r3, [pc, #60]	; (8008ed4 <xTimerCreateTimerTask+0x8c>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d001      	beq.n	8008ea2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d109      	bne.n	8008ebc <xTimerCreateTimerTask+0x74>
	__asm volatile
 8008ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eac:	f383 8811 	msr	BASEPRI, r3
 8008eb0:	f3bf 8f6f 	isb	sy
 8008eb4:	f3bf 8f4f 	dsb	sy
 8008eb8:	613b      	str	r3, [r7, #16]
 8008eba:	e7fe      	b.n	8008eba <xTimerCreateTimerTask+0x72>
	return xReturn;
 8008ebc:	697b      	ldr	r3, [r7, #20]
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3718      	adds	r7, #24
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
 8008ec6:	bf00      	nop
 8008ec8:	2000183c 	.word	0x2000183c
 8008ecc:	0800967c 	.word	0x0800967c
 8008ed0:	08009095 	.word	0x08009095
 8008ed4:	20001840 	.word	0x20001840

08008ed8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b088      	sub	sp, #32
 8008edc:	af02      	add	r7, sp, #8
 8008ede:	60f8      	str	r0, [r7, #12]
 8008ee0:	60b9      	str	r1, [r7, #8]
 8008ee2:	607a      	str	r2, [r7, #4]
 8008ee4:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8008ee6:	2030      	movs	r0, #48	; 0x30
 8008ee8:	f7fd fd4c 	bl	8006984 <pvPortMalloc>
 8008eec:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d00d      	beq.n	8008f10 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	9301      	str	r3, [sp, #4]
 8008ef8:	6a3b      	ldr	r3, [r7, #32]
 8008efa:	9300      	str	r3, [sp, #0]
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	68b9      	ldr	r1, [r7, #8]
 8008f02:	68f8      	ldr	r0, [r7, #12]
 8008f04:	f000 f809 	bl	8008f1a <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8008f10:	697b      	ldr	r3, [r7, #20]
	}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3718      	adds	r7, #24
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}

08008f1a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8008f1a:	b580      	push	{r7, lr}
 8008f1c:	b086      	sub	sp, #24
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	60f8      	str	r0, [r7, #12]
 8008f22:	60b9      	str	r1, [r7, #8]
 8008f24:	607a      	str	r2, [r7, #4]
 8008f26:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d109      	bne.n	8008f42 <prvInitialiseNewTimer+0x28>
 8008f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f32:	f383 8811 	msr	BASEPRI, r3
 8008f36:	f3bf 8f6f 	isb	sy
 8008f3a:	f3bf 8f4f 	dsb	sy
 8008f3e:	617b      	str	r3, [r7, #20]
 8008f40:	e7fe      	b.n	8008f40 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 8008f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d015      	beq.n	8008f74 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8008f48:	f000 fa9a 	bl	8009480 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8008f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f4e:	68fa      	ldr	r2, [r7, #12]
 8008f50:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8008f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f54:	68ba      	ldr	r2, [r7, #8]
 8008f56:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8008f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f5a:	687a      	ldr	r2, [r7, #4]
 8008f5c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8008f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f60:	683a      	ldr	r2, [r7, #0]
 8008f62:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8008f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f66:	6a3a      	ldr	r2, [r7, #32]
 8008f68:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f6c:	3304      	adds	r3, #4
 8008f6e:	4618      	mov	r0, r3
 8008f70:	f7fd fa93 	bl	800649a <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8008f74:	bf00      	nop
 8008f76:	3718      	adds	r7, #24
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b08a      	sub	sp, #40	; 0x28
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	60f8      	str	r0, [r7, #12]
 8008f84:	60b9      	str	r1, [r7, #8]
 8008f86:	607a      	str	r2, [r7, #4]
 8008f88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d109      	bne.n	8008fa8 <xTimerGenericCommand+0x2c>
 8008f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f98:	f383 8811 	msr	BASEPRI, r3
 8008f9c:	f3bf 8f6f 	isb	sy
 8008fa0:	f3bf 8f4f 	dsb	sy
 8008fa4:	623b      	str	r3, [r7, #32]
 8008fa6:	e7fe      	b.n	8008fa6 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008fa8:	4b19      	ldr	r3, [pc, #100]	; (8009010 <xTimerGenericCommand+0x94>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d02a      	beq.n	8009006 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	2b05      	cmp	r3, #5
 8008fc0:	dc18      	bgt.n	8008ff4 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008fc2:	f7ff fbab 	bl	800871c <xTaskGetSchedulerState>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	2b02      	cmp	r3, #2
 8008fca:	d109      	bne.n	8008fe0 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008fcc:	4b10      	ldr	r3, [pc, #64]	; (8009010 <xTimerGenericCommand+0x94>)
 8008fce:	6818      	ldr	r0, [r3, #0]
 8008fd0:	f107 0110 	add.w	r1, r7, #16
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fd8:	f7fe f848 	bl	800706c <xQueueGenericSend>
 8008fdc:	6278      	str	r0, [r7, #36]	; 0x24
 8008fde:	e012      	b.n	8009006 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008fe0:	4b0b      	ldr	r3, [pc, #44]	; (8009010 <xTimerGenericCommand+0x94>)
 8008fe2:	6818      	ldr	r0, [r3, #0]
 8008fe4:	f107 0110 	add.w	r1, r7, #16
 8008fe8:	2300      	movs	r3, #0
 8008fea:	2200      	movs	r2, #0
 8008fec:	f7fe f83e 	bl	800706c <xQueueGenericSend>
 8008ff0:	6278      	str	r0, [r7, #36]	; 0x24
 8008ff2:	e008      	b.n	8009006 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008ff4:	4b06      	ldr	r3, [pc, #24]	; (8009010 <xTimerGenericCommand+0x94>)
 8008ff6:	6818      	ldr	r0, [r3, #0]
 8008ff8:	f107 0110 	add.w	r1, r7, #16
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	683a      	ldr	r2, [r7, #0]
 8009000:	f7fe f92e 	bl	8007260 <xQueueGenericSendFromISR>
 8009004:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009008:	4618      	mov	r0, r3
 800900a:	3728      	adds	r7, #40	; 0x28
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}
 8009010:	2000183c 	.word	0x2000183c

08009014 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b088      	sub	sp, #32
 8009018:	af02      	add	r7, sp, #8
 800901a:	6078      	str	r0, [r7, #4]
 800901c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800901e:	4b1c      	ldr	r3, [pc, #112]	; (8009090 <prvProcessExpiredTimer+0x7c>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	68db      	ldr	r3, [r3, #12]
 8009024:	68db      	ldr	r3, [r3, #12]
 8009026:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	3304      	adds	r3, #4
 800902c:	4618      	mov	r0, r3
 800902e:	f7fd fa9b 	bl	8006568 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	69db      	ldr	r3, [r3, #28]
 8009036:	2b01      	cmp	r3, #1
 8009038:	d121      	bne.n	800907e <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	699a      	ldr	r2, [r3, #24]
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	18d1      	adds	r1, r2, r3
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	683a      	ldr	r2, [r7, #0]
 8009046:	6978      	ldr	r0, [r7, #20]
 8009048:	f000 f8c8 	bl	80091dc <prvInsertTimerInActiveList>
 800904c:	4603      	mov	r3, r0
 800904e:	2b00      	cmp	r3, #0
 8009050:	d015      	beq.n	800907e <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009052:	2300      	movs	r3, #0
 8009054:	9300      	str	r3, [sp, #0]
 8009056:	2300      	movs	r3, #0
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	2100      	movs	r1, #0
 800905c:	6978      	ldr	r0, [r7, #20]
 800905e:	f7ff ff8d 	bl	8008f7c <xTimerGenericCommand>
 8009062:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d109      	bne.n	800907e <prvProcessExpiredTimer+0x6a>
 800906a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800906e:	f383 8811 	msr	BASEPRI, r3
 8009072:	f3bf 8f6f 	isb	sy
 8009076:	f3bf 8f4f 	dsb	sy
 800907a:	60fb      	str	r3, [r7, #12]
 800907c:	e7fe      	b.n	800907c <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009082:	6978      	ldr	r0, [r7, #20]
 8009084:	4798      	blx	r3
}
 8009086:	bf00      	nop
 8009088:	3718      	adds	r7, #24
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}
 800908e:	bf00      	nop
 8009090:	20001834 	.word	0x20001834

08009094 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b084      	sub	sp, #16
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800909c:	f107 0308 	add.w	r3, r7, #8
 80090a0:	4618      	mov	r0, r3
 80090a2:	f000 f857 	bl	8009154 <prvGetNextExpireTime>
 80090a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	4619      	mov	r1, r3
 80090ac:	68f8      	ldr	r0, [r7, #12]
 80090ae:	f000 f803 	bl	80090b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80090b2:	f000 f8d5 	bl	8009260 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80090b6:	e7f1      	b.n	800909c <prvTimerTask+0x8>

080090b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b084      	sub	sp, #16
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
 80090c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80090c2:	f7fe ff3f 	bl	8007f44 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80090c6:	f107 0308 	add.w	r3, r7, #8
 80090ca:	4618      	mov	r0, r3
 80090cc:	f000 f866 	bl	800919c <prvSampleTimeNow>
 80090d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d130      	bne.n	800913a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d10a      	bne.n	80090f4 <prvProcessTimerOrBlockTask+0x3c>
 80090de:	687a      	ldr	r2, [r7, #4]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d806      	bhi.n	80090f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80090e6:	f7fe ff3b 	bl	8007f60 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80090ea:	68f9      	ldr	r1, [r7, #12]
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f7ff ff91 	bl	8009014 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80090f2:	e024      	b.n	800913e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d008      	beq.n	800910c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80090fa:	4b13      	ldr	r3, [pc, #76]	; (8009148 <prvProcessTimerOrBlockTask+0x90>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	bf0c      	ite	eq
 8009104:	2301      	moveq	r3, #1
 8009106:	2300      	movne	r3, #0
 8009108:	b2db      	uxtb	r3, r3
 800910a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800910c:	4b0f      	ldr	r3, [pc, #60]	; (800914c <prvProcessTimerOrBlockTask+0x94>)
 800910e:	6818      	ldr	r0, [r3, #0]
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	1ad3      	subs	r3, r2, r3
 8009116:	683a      	ldr	r2, [r7, #0]
 8009118:	4619      	mov	r1, r3
 800911a:	f7fe fcb3 	bl	8007a84 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800911e:	f7fe ff1f 	bl	8007f60 <xTaskResumeAll>
 8009122:	4603      	mov	r3, r0
 8009124:	2b00      	cmp	r3, #0
 8009126:	d10a      	bne.n	800913e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009128:	4b09      	ldr	r3, [pc, #36]	; (8009150 <prvProcessTimerOrBlockTask+0x98>)
 800912a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800912e:	601a      	str	r2, [r3, #0]
 8009130:	f3bf 8f4f 	dsb	sy
 8009134:	f3bf 8f6f 	isb	sy
}
 8009138:	e001      	b.n	800913e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800913a:	f7fe ff11 	bl	8007f60 <xTaskResumeAll>
}
 800913e:	bf00      	nop
 8009140:	3710      	adds	r7, #16
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}
 8009146:	bf00      	nop
 8009148:	20001838 	.word	0x20001838
 800914c:	2000183c 	.word	0x2000183c
 8009150:	e000ed04 	.word	0xe000ed04

08009154 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009154:	b480      	push	{r7}
 8009156:	b085      	sub	sp, #20
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800915c:	4b0e      	ldr	r3, [pc, #56]	; (8009198 <prvGetNextExpireTime+0x44>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	2b00      	cmp	r3, #0
 8009164:	bf0c      	ite	eq
 8009166:	2301      	moveq	r3, #1
 8009168:	2300      	movne	r3, #0
 800916a:	b2db      	uxtb	r3, r3
 800916c:	461a      	mov	r2, r3
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d105      	bne.n	8009186 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800917a:	4b07      	ldr	r3, [pc, #28]	; (8009198 <prvGetNextExpireTime+0x44>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	68db      	ldr	r3, [r3, #12]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	60fb      	str	r3, [r7, #12]
 8009184:	e001      	b.n	800918a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009186:	2300      	movs	r3, #0
 8009188:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800918a:	68fb      	ldr	r3, [r7, #12]
}
 800918c:	4618      	mov	r0, r3
 800918e:	3714      	adds	r7, #20
 8009190:	46bd      	mov	sp, r7
 8009192:	bc80      	pop	{r7}
 8009194:	4770      	bx	lr
 8009196:	bf00      	nop
 8009198:	20001834 	.word	0x20001834

0800919c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b084      	sub	sp, #16
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80091a4:	f7fe ff78 	bl	8008098 <xTaskGetTickCount>
 80091a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80091aa:	4b0b      	ldr	r3, [pc, #44]	; (80091d8 <prvSampleTimeNow+0x3c>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	68fa      	ldr	r2, [r7, #12]
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d205      	bcs.n	80091c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80091b4:	f000 f904 	bl	80093c0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2201      	movs	r2, #1
 80091bc:	601a      	str	r2, [r3, #0]
 80091be:	e002      	b.n	80091c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2200      	movs	r2, #0
 80091c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80091c6:	4a04      	ldr	r2, [pc, #16]	; (80091d8 <prvSampleTimeNow+0x3c>)
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80091cc:	68fb      	ldr	r3, [r7, #12]
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3710      	adds	r7, #16
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}
 80091d6:	bf00      	nop
 80091d8:	20001844 	.word	0x20001844

080091dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b086      	sub	sp, #24
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	60f8      	str	r0, [r7, #12]
 80091e4:	60b9      	str	r1, [r7, #8]
 80091e6:	607a      	str	r2, [r7, #4]
 80091e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80091ea:	2300      	movs	r3, #0
 80091ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	68ba      	ldr	r2, [r7, #8]
 80091f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	68fa      	ldr	r2, [r7, #12]
 80091f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80091fa:	68ba      	ldr	r2, [r7, #8]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	429a      	cmp	r2, r3
 8009200:	d812      	bhi.n	8009228 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	1ad2      	subs	r2, r2, r3
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	699b      	ldr	r3, [r3, #24]
 800920c:	429a      	cmp	r2, r3
 800920e:	d302      	bcc.n	8009216 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009210:	2301      	movs	r3, #1
 8009212:	617b      	str	r3, [r7, #20]
 8009214:	e01b      	b.n	800924e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009216:	4b10      	ldr	r3, [pc, #64]	; (8009258 <prvInsertTimerInActiveList+0x7c>)
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	3304      	adds	r3, #4
 800921e:	4619      	mov	r1, r3
 8009220:	4610      	mov	r0, r2
 8009222:	f7fd f969 	bl	80064f8 <vListInsert>
 8009226:	e012      	b.n	800924e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009228:	687a      	ldr	r2, [r7, #4]
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	429a      	cmp	r2, r3
 800922e:	d206      	bcs.n	800923e <prvInsertTimerInActiveList+0x62>
 8009230:	68ba      	ldr	r2, [r7, #8]
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	429a      	cmp	r2, r3
 8009236:	d302      	bcc.n	800923e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009238:	2301      	movs	r3, #1
 800923a:	617b      	str	r3, [r7, #20]
 800923c:	e007      	b.n	800924e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800923e:	4b07      	ldr	r3, [pc, #28]	; (800925c <prvInsertTimerInActiveList+0x80>)
 8009240:	681a      	ldr	r2, [r3, #0]
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	3304      	adds	r3, #4
 8009246:	4619      	mov	r1, r3
 8009248:	4610      	mov	r0, r2
 800924a:	f7fd f955 	bl	80064f8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800924e:	697b      	ldr	r3, [r7, #20]
}
 8009250:	4618      	mov	r0, r3
 8009252:	3718      	adds	r7, #24
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}
 8009258:	20001838 	.word	0x20001838
 800925c:	20001834 	.word	0x20001834

08009260 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b08e      	sub	sp, #56	; 0x38
 8009264:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009266:	e099      	b.n	800939c <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2b00      	cmp	r3, #0
 800926c:	da17      	bge.n	800929e <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800926e:	1d3b      	adds	r3, r7, #4
 8009270:	3304      	adds	r3, #4
 8009272:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009276:	2b00      	cmp	r3, #0
 8009278:	d109      	bne.n	800928e <prvProcessReceivedCommands+0x2e>
 800927a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800927e:	f383 8811 	msr	BASEPRI, r3
 8009282:	f3bf 8f6f 	isb	sy
 8009286:	f3bf 8f4f 	dsb	sy
 800928a:	61fb      	str	r3, [r7, #28]
 800928c:	e7fe      	b.n	800928c <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800928e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009294:	6850      	ldr	r0, [r2, #4]
 8009296:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009298:	6892      	ldr	r2, [r2, #8]
 800929a:	4611      	mov	r1, r2
 800929c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	db7b      	blt.n	800939c <prvProcessReceivedCommands+0x13c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80092a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092aa:	695b      	ldr	r3, [r3, #20]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d004      	beq.n	80092ba <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80092b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b2:	3304      	adds	r3, #4
 80092b4:	4618      	mov	r0, r3
 80092b6:	f7fd f957 	bl	8006568 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80092ba:	463b      	mov	r3, r7
 80092bc:	4618      	mov	r0, r3
 80092be:	f7ff ff6d 	bl	800919c <prvSampleTimeNow>
 80092c2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2b09      	cmp	r3, #9
 80092c8:	d867      	bhi.n	800939a <prvProcessReceivedCommands+0x13a>
 80092ca:	a201      	add	r2, pc, #4	; (adr r2, 80092d0 <prvProcessReceivedCommands+0x70>)
 80092cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092d0:	080092f9 	.word	0x080092f9
 80092d4:	080092f9 	.word	0x080092f9
 80092d8:	080092f9 	.word	0x080092f9
 80092dc:	0800939d 	.word	0x0800939d
 80092e0:	08009353 	.word	0x08009353
 80092e4:	08009389 	.word	0x08009389
 80092e8:	080092f9 	.word	0x080092f9
 80092ec:	080092f9 	.word	0x080092f9
 80092f0:	0800939d 	.word	0x0800939d
 80092f4:	08009353 	.word	0x08009353
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80092f8:	68ba      	ldr	r2, [r7, #8]
 80092fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092fc:	699b      	ldr	r3, [r3, #24]
 80092fe:	18d1      	adds	r1, r2, r3
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009304:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009306:	f7ff ff69 	bl	80091dc <prvInsertTimerInActiveList>
 800930a:	4603      	mov	r3, r0
 800930c:	2b00      	cmp	r3, #0
 800930e:	d045      	beq.n	800939c <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009314:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009316:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800931a:	69db      	ldr	r3, [r3, #28]
 800931c:	2b01      	cmp	r3, #1
 800931e:	d13d      	bne.n	800939c <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009320:	68ba      	ldr	r2, [r7, #8]
 8009322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009324:	699b      	ldr	r3, [r3, #24]
 8009326:	441a      	add	r2, r3
 8009328:	2300      	movs	r3, #0
 800932a:	9300      	str	r3, [sp, #0]
 800932c:	2300      	movs	r3, #0
 800932e:	2100      	movs	r1, #0
 8009330:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009332:	f7ff fe23 	bl	8008f7c <xTimerGenericCommand>
 8009336:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009338:	6a3b      	ldr	r3, [r7, #32]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d12e      	bne.n	800939c <prvProcessReceivedCommands+0x13c>
 800933e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009342:	f383 8811 	msr	BASEPRI, r3
 8009346:	f3bf 8f6f 	isb	sy
 800934a:	f3bf 8f4f 	dsb	sy
 800934e:	61bb      	str	r3, [r7, #24]
 8009350:	e7fe      	b.n	8009350 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009352:	68ba      	ldr	r2, [r7, #8]
 8009354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009356:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800935a:	699b      	ldr	r3, [r3, #24]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d109      	bne.n	8009374 <prvProcessReceivedCommands+0x114>
 8009360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009364:	f383 8811 	msr	BASEPRI, r3
 8009368:	f3bf 8f6f 	isb	sy
 800936c:	f3bf 8f4f 	dsb	sy
 8009370:	617b      	str	r3, [r7, #20]
 8009372:	e7fe      	b.n	8009372 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009376:	699a      	ldr	r2, [r3, #24]
 8009378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800937a:	18d1      	adds	r1, r2, r3
 800937c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800937e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009380:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009382:	f7ff ff2b 	bl	80091dc <prvInsertTimerInActiveList>
					break;
 8009386:	e009      	b.n	800939c <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800938a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800938e:	2b00      	cmp	r3, #0
 8009390:	d104      	bne.n	800939c <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8009392:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009394:	f7fd fbb8 	bl	8006b08 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009398:	e000      	b.n	800939c <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
 800939a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800939c:	4b07      	ldr	r3, [pc, #28]	; (80093bc <prvProcessReceivedCommands+0x15c>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	1d39      	adds	r1, r7, #4
 80093a2:	2200      	movs	r2, #0
 80093a4:	4618      	mov	r0, r3
 80093a6:	f7fd ffef 	bl	8007388 <xQueueReceive>
 80093aa:	4603      	mov	r3, r0
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	f47f af5b 	bne.w	8009268 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80093b2:	bf00      	nop
 80093b4:	3730      	adds	r7, #48	; 0x30
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}
 80093ba:	bf00      	nop
 80093bc:	2000183c 	.word	0x2000183c

080093c0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b088      	sub	sp, #32
 80093c4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80093c6:	e044      	b.n	8009452 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80093c8:	4b2b      	ldr	r3, [pc, #172]	; (8009478 <prvSwitchTimerLists+0xb8>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	68db      	ldr	r3, [r3, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80093d2:	4b29      	ldr	r3, [pc, #164]	; (8009478 <prvSwitchTimerLists+0xb8>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	68db      	ldr	r3, [r3, #12]
 80093d8:	68db      	ldr	r3, [r3, #12]
 80093da:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	3304      	adds	r3, #4
 80093e0:	4618      	mov	r0, r3
 80093e2:	f7fd f8c1 	bl	8006568 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80093e6:	693b      	ldr	r3, [r7, #16]
 80093e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ea:	6938      	ldr	r0, [r7, #16]
 80093ec:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	69db      	ldr	r3, [r3, #28]
 80093f2:	2b01      	cmp	r3, #1
 80093f4:	d12d      	bne.n	8009452 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80093f6:	693b      	ldr	r3, [r7, #16]
 80093f8:	699a      	ldr	r2, [r3, #24]
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	4413      	add	r3, r2
 80093fe:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8009400:	68fa      	ldr	r2, [r7, #12]
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	429a      	cmp	r2, r3
 8009406:	d90e      	bls.n	8009426 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	68fa      	ldr	r2, [r7, #12]
 800940c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	693a      	ldr	r2, [r7, #16]
 8009412:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009414:	4b18      	ldr	r3, [pc, #96]	; (8009478 <prvSwitchTimerLists+0xb8>)
 8009416:	681a      	ldr	r2, [r3, #0]
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	3304      	adds	r3, #4
 800941c:	4619      	mov	r1, r3
 800941e:	4610      	mov	r0, r2
 8009420:	f7fd f86a 	bl	80064f8 <vListInsert>
 8009424:	e015      	b.n	8009452 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009426:	2300      	movs	r3, #0
 8009428:	9300      	str	r3, [sp, #0]
 800942a:	2300      	movs	r3, #0
 800942c:	697a      	ldr	r2, [r7, #20]
 800942e:	2100      	movs	r1, #0
 8009430:	6938      	ldr	r0, [r7, #16]
 8009432:	f7ff fda3 	bl	8008f7c <xTimerGenericCommand>
 8009436:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d109      	bne.n	8009452 <prvSwitchTimerLists+0x92>
 800943e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009442:	f383 8811 	msr	BASEPRI, r3
 8009446:	f3bf 8f6f 	isb	sy
 800944a:	f3bf 8f4f 	dsb	sy
 800944e:	603b      	str	r3, [r7, #0]
 8009450:	e7fe      	b.n	8009450 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009452:	4b09      	ldr	r3, [pc, #36]	; (8009478 <prvSwitchTimerLists+0xb8>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d1b5      	bne.n	80093c8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800945c:	4b06      	ldr	r3, [pc, #24]	; (8009478 <prvSwitchTimerLists+0xb8>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8009462:	4b06      	ldr	r3, [pc, #24]	; (800947c <prvSwitchTimerLists+0xbc>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4a04      	ldr	r2, [pc, #16]	; (8009478 <prvSwitchTimerLists+0xb8>)
 8009468:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800946a:	4a04      	ldr	r2, [pc, #16]	; (800947c <prvSwitchTimerLists+0xbc>)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6013      	str	r3, [r2, #0]
}
 8009470:	bf00      	nop
 8009472:	3718      	adds	r7, #24
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}
 8009478:	20001834 	.word	0x20001834
 800947c:	20001838 	.word	0x20001838

08009480 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b082      	sub	sp, #8
 8009484:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009486:	f7fd f987 	bl	8006798 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800948a:	4b15      	ldr	r3, [pc, #84]	; (80094e0 <prvCheckForValidListAndQueue+0x60>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d120      	bne.n	80094d4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009492:	4814      	ldr	r0, [pc, #80]	; (80094e4 <prvCheckForValidListAndQueue+0x64>)
 8009494:	f7fc ffe2 	bl	800645c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009498:	4813      	ldr	r0, [pc, #76]	; (80094e8 <prvCheckForValidListAndQueue+0x68>)
 800949a:	f7fc ffdf 	bl	800645c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800949e:	4b13      	ldr	r3, [pc, #76]	; (80094ec <prvCheckForValidListAndQueue+0x6c>)
 80094a0:	4a10      	ldr	r2, [pc, #64]	; (80094e4 <prvCheckForValidListAndQueue+0x64>)
 80094a2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80094a4:	4b12      	ldr	r3, [pc, #72]	; (80094f0 <prvCheckForValidListAndQueue+0x70>)
 80094a6:	4a10      	ldr	r2, [pc, #64]	; (80094e8 <prvCheckForValidListAndQueue+0x68>)
 80094a8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80094aa:	2300      	movs	r3, #0
 80094ac:	9300      	str	r3, [sp, #0]
 80094ae:	4b11      	ldr	r3, [pc, #68]	; (80094f4 <prvCheckForValidListAndQueue+0x74>)
 80094b0:	4a11      	ldr	r2, [pc, #68]	; (80094f8 <prvCheckForValidListAndQueue+0x78>)
 80094b2:	2110      	movs	r1, #16
 80094b4:	200a      	movs	r0, #10
 80094b6:	f7fd fca1 	bl	8006dfc <xQueueGenericCreateStatic>
 80094ba:	4602      	mov	r2, r0
 80094bc:	4b08      	ldr	r3, [pc, #32]	; (80094e0 <prvCheckForValidListAndQueue+0x60>)
 80094be:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80094c0:	4b07      	ldr	r3, [pc, #28]	; (80094e0 <prvCheckForValidListAndQueue+0x60>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d005      	beq.n	80094d4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80094c8:	4b05      	ldr	r3, [pc, #20]	; (80094e0 <prvCheckForValidListAndQueue+0x60>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	490b      	ldr	r1, [pc, #44]	; (80094fc <prvCheckForValidListAndQueue+0x7c>)
 80094ce:	4618      	mov	r0, r3
 80094d0:	f7fe fa88 	bl	80079e4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80094d4:	f7fd f98e 	bl	80067f4 <vPortExitCritical>
}
 80094d8:	bf00      	nop
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}
 80094de:	bf00      	nop
 80094e0:	2000183c 	.word	0x2000183c
 80094e4:	2000180c 	.word	0x2000180c
 80094e8:	20001820 	.word	0x20001820
 80094ec:	20001834 	.word	0x20001834
 80094f0:	20001838 	.word	0x20001838
 80094f4:	200018e8 	.word	0x200018e8
 80094f8:	20001848 	.word	0x20001848
 80094fc:	08009684 	.word	0x08009684

08009500 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009500:	480c      	ldr	r0, [pc, #48]	; (8009534 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8009502:	490d      	ldr	r1, [pc, #52]	; (8009538 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8009504:	4a0d      	ldr	r2, [pc, #52]	; (800953c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8009506:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009508:	e002      	b.n	8009510 <LoopCopyDataInit>

0800950a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800950a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800950c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800950e:	3304      	adds	r3, #4

08009510 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009510:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009512:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009514:	d3f9      	bcc.n	800950a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009516:	4a0a      	ldr	r2, [pc, #40]	; (8009540 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8009518:	4c0a      	ldr	r4, [pc, #40]	; (8009544 <LoopFillZerobss+0x22>)
  movs r3, #0
 800951a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800951c:	e001      	b.n	8009522 <LoopFillZerobss>

0800951e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800951e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009520:	3204      	adds	r2, #4

08009522 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009522:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009524:	d3fb      	bcc.n	800951e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8009526:	f7f7 fd89 	bl	800103c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800952a:	f000 f80f 	bl	800954c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800952e:	f7f6 fe0f 	bl	8000150 <main>
  bx lr
 8009532:	4770      	bx	lr
  ldr r0, =_sdata
 8009534:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009538:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800953c:	0800976c 	.word	0x0800976c
  ldr r2, =_sbss
 8009540:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8009544:	20001c70 	.word	0x20001c70

08009548 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8009548:	e7fe      	b.n	8009548 <ADC1_2_IRQHandler>
	...

0800954c <__libc_init_array>:
 800954c:	b570      	push	{r4, r5, r6, lr}
 800954e:	2500      	movs	r5, #0
 8009550:	4e0c      	ldr	r6, [pc, #48]	; (8009584 <__libc_init_array+0x38>)
 8009552:	4c0d      	ldr	r4, [pc, #52]	; (8009588 <__libc_init_array+0x3c>)
 8009554:	1ba4      	subs	r4, r4, r6
 8009556:	10a4      	asrs	r4, r4, #2
 8009558:	42a5      	cmp	r5, r4
 800955a:	d109      	bne.n	8009570 <__libc_init_array+0x24>
 800955c:	f000 f82e 	bl	80095bc <_init>
 8009560:	2500      	movs	r5, #0
 8009562:	4e0a      	ldr	r6, [pc, #40]	; (800958c <__libc_init_array+0x40>)
 8009564:	4c0a      	ldr	r4, [pc, #40]	; (8009590 <__libc_init_array+0x44>)
 8009566:	1ba4      	subs	r4, r4, r6
 8009568:	10a4      	asrs	r4, r4, #2
 800956a:	42a5      	cmp	r5, r4
 800956c:	d105      	bne.n	800957a <__libc_init_array+0x2e>
 800956e:	bd70      	pop	{r4, r5, r6, pc}
 8009570:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009574:	4798      	blx	r3
 8009576:	3501      	adds	r5, #1
 8009578:	e7ee      	b.n	8009558 <__libc_init_array+0xc>
 800957a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800957e:	4798      	blx	r3
 8009580:	3501      	adds	r5, #1
 8009582:	e7f2      	b.n	800956a <__libc_init_array+0x1e>
 8009584:	08009764 	.word	0x08009764
 8009588:	08009764 	.word	0x08009764
 800958c:	08009764 	.word	0x08009764
 8009590:	08009768 	.word	0x08009768

08009594 <memcpy>:
 8009594:	b510      	push	{r4, lr}
 8009596:	1e43      	subs	r3, r0, #1
 8009598:	440a      	add	r2, r1
 800959a:	4291      	cmp	r1, r2
 800959c:	d100      	bne.n	80095a0 <memcpy+0xc>
 800959e:	bd10      	pop	{r4, pc}
 80095a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80095a8:	e7f7      	b.n	800959a <memcpy+0x6>

080095aa <memset>:
 80095aa:	4603      	mov	r3, r0
 80095ac:	4402      	add	r2, r0
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d100      	bne.n	80095b4 <memset+0xa>
 80095b2:	4770      	bx	lr
 80095b4:	f803 1b01 	strb.w	r1, [r3], #1
 80095b8:	e7f9      	b.n	80095ae <memset+0x4>
	...

080095bc <_init>:
 80095bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095be:	bf00      	nop
 80095c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095c2:	bc08      	pop	{r3}
 80095c4:	469e      	mov	lr, r3
 80095c6:	4770      	bx	lr

080095c8 <_fini>:
 80095c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ca:	bf00      	nop
 80095cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ce:	bc08      	pop	{r3}
 80095d0:	469e      	mov	lr, r3
 80095d2:	4770      	bx	lr
