EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# STM32G070CBT6
#
DEF STM32G070CBT6 U 0 40 Y Y 3 L N
F0 "U" -2200 930 50 H V L BNN
F1 "STM32G070CBT6" -2200 -1100 50 H V L BNN
F2 "QFP50P900X900X160-48N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "1" 0 0 50 H I L BNN "PARTREV"
F5 "9.2" 0 0 50 H I L BNN "D_MAX"
F6 "0.45" 0 0 50 H I L BNN "L_MIN"
F7 "12.0" 0 0 50 H I L BNN "PIN_COUNT_E"
F8 "12.0" 0 0 50 H I L BNN "PIN_COUNT_D"
F9 "" 0 0 50 H I L BNN "PACKAGE_TYPE"
F10 "" 0 0 50 H I L BNN "THERMAL_PAD"
F11 "" 0 0 50 H I L BNN "BALL_ROWS"
F12 "0.6" 0 0 50 H I L BNN "L_NOM"
F13 "" 0 0 50 H I L BNN "EMAX"
F14 "7.0" 0 0 50 H I L BNN "D1_NOM"
F15 "" 0 0 50 H I L BNN "EMIN"
F16 "0.0" 0 0 50 H I L BNN "E2_NOM"
F17 "7.0" 0 0 50 H I L BNN "E1_NOM"
F18 "0.27" 0 0 50 H I L BNN "B_MAX"
F19 "" 0 0 50 H I L BNN "PIN_COLUMNS"
F20 "9.0" 0 0 50 H I L BNN "D_NOM"
F21 "9.0" 0 0 50 H I L BNN "E_NOM"
F22 "IPC 7351B" 0 0 50 H I L BNN "STANDARD"
F23 "9.2" 0 0 50 H I L BNN "E_MAX"
F24 "7.2" 0 0 50 H I L BNN "D1_MAX"
F25 "8.8" 0 0 50 H I L BNN "E_MIN"
F26 "" 0 0 50 H I L BNN "BALL_COLUMNS"
F27 "6.8" 0 0 50 H I L BNN "D1_MIN"
F28 "" 0 0 50 H I L BNN "SNAPEDA_PACKAGE_ID"
F29 "0.17" 0 0 50 H I L BNN "B_MIN"
F30 "7.2" 0 0 50 H I L BNN "E1_MAX"
F31 "0.0" 0 0 50 H I L BNN "D2_NOM"
F32 "" 0 0 50 H I L BNN "BODY_DIAMETER"
F33 "0.5" 0 0 50 H I L BNN "ENOM"
F34 "ST Microelectronics" 0 0 50 H I L BNN "MANUFACTURER"
F35 "0.22" 0 0 50 H I L BNN "B_NOM"
F36 "" 0 0 50 H I L BNN "IPC"
F37 "" 0 0 50 H I L BNN "PINS"
F38 "" 0 0 50 H I L BNN "JEDEC"
F39 "0.05" 0 0 50 H I L BNN "A1_MIN"
F40 "" 0 0 50 H I L BNN "VACANCIES"
F41 "1.6" 0 0 50 H I L BNN "A_MAX"
F42 "0.75" 0 0 50 H I L BNN "L_MAX"
F43 "8.8" 0 0 50 H I L BNN "D_MIN"
F44 "6.8" 0 0 50 H I L BNN "E1_MIN"
DRAW
S -2200 -1000 2200 900 1 0 6 f
X PA0/SPI2_SCK/USART2_CTS/USART4_TX/ADC_IN0/TAMP_IN2/WKUP1 11 -2400 700 200 R 40 40 1 0 B 
X PA1/SPI1_SCK/I2S1_CK/USART2_RTS_DE_CK/USART4_RX/TIM15_CH1N/I2C1_SMBA/EVENTOUT/ADC_IN1 12 -2400 600 200 R 40 40 1 0 B 
X PA2/SPI1_MOSI/I2S1_SD/USART2_TX/TIM15_CH1/ADC_IN2/WKUP4/LSCO 13 -2400 500 200 R 40 40 1 0 B 
X PA3/SPI2_MISO/USART2_RX/TIM15_CH2/EVENTOUT/ADC_IN3 14 -2400 400 200 R 40 40 1 0 B 
X PA5/SPI1_SCK/I2S1_CK/USART3_TX/EVENTOUT/ADC_IN5 16 -2400 200 200 R 40 40 1 0 B 
X PA4/SPI1_NSS/I2S1_WS/SPI2_MOSI/TIM14_CH1/EVENTOUT/ADC_IN4/RTC_OUT2 15 -2400 300 200 R 40 40 1 0 B 
X PA6/SPI1_MISO/I2S1_MCK/TIM3_CH1/TIM1_BKIN/USART3_CTS/TIM16_CH1/ADC_IN6 17 -2400 100 200 R 40 40 1 0 B 
X PA7/SPI1_MOSI/I2S1_SD/TIM3_CH2/TIM1_CH1N/TIM14_CH1/TIM17_CH1/ADC_IN7 18 -2400 0 200 R 40 40 1 0 B 
X PA8/MCO/SPI2_NSS/TIM1_CH1/EVENTOUT 28 -2400 -100 200 R 40 40 1 0 B 
X PA9/MCO/USART1_TX/TIM1_CH2/SPI2_MISO/TIM15_BKIN/I2C1_SCL/EVENTOUT 29 -2400 -200 200 R 40 40 1 0 B 
X PA10/SPI2_MOSI/USART1_RX/TIM1_CH3/TIM17_BKIN/I2C1_SDA/EVENTOUT 32 -2400 -300 200 R 40 40 1 0 B 
X PA11/SPI1_MISO/I2S1_MCK/USART1_CTS/TIM1_CH4/TIM1_BKIN2/I2C2_SCL 33 -2400 -400 200 R 40 40 1 0 B 
X PA13/SWDIO/IR_OUT/EVENTOUT 35 -2400 -600 200 R 40 40 1 0 B 
X PA12/SPI1_MOSI/I2S1_SD/USART1_RTS_DE_CK/TIM1_ETR/I2S_CKIN/I2C2_SDA 34 -2400 -500 200 R 40 40 1 0 B 
X PA14/SWCLK/USART2_TX/EVENTOUT/BOOT0 36 -2400 -700 200 R 40 40 1 0 B 
X PA15/SPI1_NSS/I2S1_WS/USART2_RX/USART4_RTS_DE_CK/USART3_RTS_DE_CK/EVENTOUT 37 -2400 -800 200 R 40 40 1 0 B 
S -2200 -1000 2200 900 2 0 6 f
X PB0/SPI1_NSS/I2S1_WS/TIM3_CH3/TIM1_CH2N/USART3_RX/ADC_IN8 19 -2400 700 200 R 40 40 2 0 B 
X PB1/TIM14_CH1/TIM3_CH4/TIM1_CH3N/USART3_RTS_DE_CK/EVENTOUT/ADC_IN9 20 -2400 600 200 R 40 40 2 0 B 
X PB2/SPI2_MISO/USART3_TX/EVENTOUT/ADC_IN10 21 -2400 500 200 R 40 40 2 0 B 
X PB3/SPI1_SCK/I2S1_CK/TIM1_CH2/USART1_RTS_DE_CK/EVENTOUT 42 -2400 400 200 R 40 40 2 0 B 
X PB5/SPI1_MOSI/I2S1_SD/TIM3_CH2/TIM16_BKIN/I2C1_SMBA/WKUP6 44 -2400 200 200 R 40 40 2 0 B 
X PB4/SPI1_MISO/I2S1_MCK/TIM3_CH1/USART1_CTS/TIM17_BKIN/EVENTOUT 43 -2400 300 200 R 40 40 2 0 B 
X PB6/USART1_TX/TIM1_CH3/TIM16_CH1N/SPI2_MISO/I2C1_SCL/EVENTOUT 45 -2400 100 200 R 40 40 2 0 B 
X PB7/USART1_RX/SPI2_MOSI/TIM17_CH1N/USART4_CTS/I2C1_SDA/EVENTOUT 46 -2400 0 200 R 40 40 2 0 B 
X PB8/SPI2_SCK/TIM16_CH1/USART3_TX/TIM15_BKIN/I2C1_SCL/EVENTOUT 47 -2400 -100 200 R 40 40 2 0 B 
X PB9/IR_OUT/TIM17_CH1/USART3_RX/SPI2_NSS/I2C1_SDA/EVENTOUT 48 -2400 -200 200 R 40 40 2 0 B 
X PB10/USART3_TX/SPI2_SCK/I2C2_SCL/ADC_IN11 22 -2400 -300 200 R 40 40 2 0 B 
X PB11/SPI2_MOSI/USART3_RX/I2C2_SDA/ADC_IN15 23 -2400 -400 200 R 40 40 2 0 B 
X PB13/SPI2_SCK/TIM1_CH1N/USART3_CTS/TIM15_CH1N/I2C2_SCL/EVENTOUT 25 -2400 -600 200 R 40 40 2 0 B 
X PB12/SPI2_NSS/TIM1_BKIN/TIM15_BKIN/EVENTOUT/ADC_IN16 24 -2400 -500 200 R 40 40 2 0 B 
X PB14/SPI2_MISO/TIM1_CH2N/USART3_RTS_DE_CK/TIM15_CH1/I2C2_SDA/EVENTOUT 26 -2400 -700 200 R 40 40 2 0 B 
X PB15/SPI2_MOSI/TIM1_CH3N/TIM15_CH1N/TIM15_CH2/EVENTOUT/RTC_REFIN 27 -2400 -800 200 R 40 40 2 0 B 
S -1800 -1000 1800 1000 3 0 6 f
X PC6/TIM3_CH1 30 -2000 400 200 R 40 40 3 0 B 
X PC7/TIM3_CH2 31 -2000 300 200 R 40 40 3 0 B 
X PC13/TIM1_BKIN/TAMP_IN1/RTC_TS/RTC_OUT1/WKUP2 1 -2000 200 200 R 40 40 3 0 B 
X PC14/TIM1_BKIN2/OSC32_IN 2 -2000 100 200 R 40 40 3 0 B 
X PD0/EVENTOUT/SPI2_NSS/TIM16_CH1 38 -2000 -200 200 R 40 40 3 0 B 
X PC15/OSC32_EN/OSC_EN/TIM15_BKIN/OSC32_OUT 3 -2000 0 200 R 40 40 3 0 B 
X PD1/EVENTOUT/SPI2_SCK/TIM17_CH1 39 -2000 -300 200 R 40 40 3 0 B 
X PD2/USART3_RTS_DE_CK/TIM3_ETR/TIM1_CH1N 40 -2000 -400 200 R 40 40 3 0 B 
X PD3/USART2_CTS/SPI2_MISO/TIM1_CH2N 41 -2000 -500 200 R 40 40 3 0 B 
X PF0-OSC_IN/TIM14_CH1/OSC_IN 8 -2000 -700 200 R 40 40 3 0 B 
X PF1-OSC_OUT/OSC_EN/TIM15_CH1N/OSC_OUT 9 -2000 -800 200 R 40 40 3 0 B 
X VBAT 4 2000 800 200 L 40 40 3 0 W 
X VREF+ 5 2000 700 200 L 40 40 3 0 W 
X VDD/VDDA 6 2000 900 200 L 40 40 3 0 W 
X VSS/VSSA 7 2000 -900 200 L 40 40 3 0 W 
X NRST 10 -2000 600 200 R 40 40 3 0 B 
ENDDRAW
ENDDEF
#
# End Library