$date
	Sun Oct 23 00:58:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#281986
b1 &
b1 %
1$
b1 !
1"
#281987
0"
#281990
1#
#281994
b0 &
b0 %
0#
0$
#1227016
b11101 !
1"
#1227018
b11101 &
b11101 %
1$
#1227019
0"
#1227022
b1011000 &
b1011000 %
#1227026
b101100 &
b101100 %
#1227030
b10110 &
b10110 %
#1227034
b1011 &
b1011 %
#1227038
b100010 &
b100010 %
#1227042
b10001 &
b10001 %
#1227046
b110100 &
b110100 %
#1227050
b11010 &
b11010 %
#1227054
b1101 &
b1101 %
#1227058
b101000 &
b101000 %
#1227062
b10100 &
b10100 %
#1227066
b1010 &
b1010 %
#1227070
b101 &
b101 %
#1227074
b10000 &
b10000 %
#1227078
b1000 &
b1000 %
#1227082
b100 &
b100 %
#1227086
b10 &
b10 %
#1227090
b1 &
b1 %
1#
#1227094
b0 &
0#
b0 %
0$
#2202208
b10110 !
1"
#2202210
b10110 &
b10110 %
1$
#2202211
0"
#2202214
b1011 &
b1011 %
#2202218
b100010 &
b100010 %
#2202222
b10001 &
b10001 %
#2202226
b110100 &
b110100 %
#2202230
b11010 &
b11010 %
#2202234
b1101 &
b1101 %
#2202238
b101000 &
b101000 %
#2202242
b10100 &
b10100 %
#2202246
b1010 &
b1010 %
#2202250
b101 &
b101 %
#2202254
b10000 &
b10000 %
#2202258
b1000 &
b1000 %
#2202262
b100 &
b100 %
#2202266
b10 &
b10 %
#2202270
b1 &
1#
b1 %
#2202274
b0 &
b0 %
0#
0$
#4500012
