# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../clkdiv_module.vhd" \
"../../../../../circuit_2.vhd" \

# Do not sort compile order
nosort
