{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79995,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 4.63828e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 4.0563e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 5.8188e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 4.0563e-05,
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 15.0144,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 22.5216,
	"finish__design__instance__count__class:timing_repair_buffer": 7,
	"finish__design__instance__area__class:timing_repair_buffer": 41.2896,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 100.096,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1,
	"finish__design__instance__area__class:multi_input_combinational_cell": 7.5072,
	"finish__design__instance__count": 19,
	"finish__design__instance__area": 186.429,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.60403,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.879691,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.973434,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 6.36878e-05,
	"finish__power__switching__total": 1.54906e-05,
	"finish__power__leakage__total": 8.91265e-11,
	"finish__power__total": 7.91785e-05,
	"finish__design__io": 11,
	"finish__design__die__area": 2654.31,
	"finish__design__core__area": 2254.66,
	"finish__design__instance__count": 47,
	"finish__design__instance__area": 221.462,
	"finish__design__instance__count__stdcell": 47,
	"finish__design__instance__area__stdcell": 221.462,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0982242,
	"finish__design__instance__utilization__stdcell": 0.0982242,
	"finish__design__rows": 17,
	"finish__design__rows:unithd": 17,
	"finish__design__sites": 1802,
	"finish__design__sites:unithd": 1802,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}