

================================================================
== Vitis HLS Report for 'IDST7B8'
================================================================
* Date:           Mon Dec 22 13:45:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.408 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       20|       20|  66.660 ns|  66.660 ns|   20|   20|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158  |IDST7B8_Pipeline_VITIS_LOOP_21_1  |       18|       18|  59.994 ns|  59.994 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     330|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        8|    16|     1243|    1220|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|     257|    -|
|Register         |        -|     -|      512|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        8|    16|     1755|    1807|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       ~0|    ~0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158  |IDST7B8_Pipeline_VITIS_LOOP_21_1  |        8|  16|  1243|  1220|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        8|  16|  1243|  1220|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_226_p2     |         +|   0|  0|  33|          33|           2|
    |cutoff_fu_276_p2       |         -|   0|  0|  32|           4|          32|
    |sub_i_i_i_i_fu_283_p2  |         -|   0|  0|  32|           1|          32|
    |sub_ln17_fu_244_p2     |         -|   0|  0|  32|           1|          32|
    |rndFactor_fu_258_p2    |      lshr|   0|  0|  86|           1|          32|
    |rndFactor_2_fu_268_p3  |    select|   0|  0|  29|           1|          32|
    |rndFactor_1_fu_263_p2  |       shl|   0|  0|  86|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 330|          42|         194|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          4|    1|          4|
    |dst_0      |  32|          2|   32|         64|
    |dst_1      |  32|          2|   32|         64|
    |dst_2      |  32|          2|   32|         64|
    |dst_3      |  32|          2|   32|         64|
    |dst_4      |  32|          2|   32|         64|
    |dst_5      |  32|          2|   32|         64|
    |dst_6      |  32|          2|   32|         64|
    |dst_7      |  32|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      | 257|         20|  257|        516|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   3|   0|    3|          0|
    |cutoff_reg_403                                            |  32|   0|   32|          0|
    |dst_0_reg                                                 |  32|   0|   32|          0|
    |dst_1_reg                                                 |  32|   0|   32|          0|
    |dst_2_reg                                                 |  32|   0|   32|          0|
    |dst_3_reg                                                 |  32|   0|   32|          0|
    |dst_4_reg                                                 |  32|   0|   32|          0|
    |dst_5_reg                                                 |  32|   0|   32|          0|
    |dst_6_reg                                                 |  32|   0|   32|          0|
    |dst_7_reg                                                 |  32|   0|   32|          0|
    |grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |rndFactor_2_reg_398                                       |  32|   0|   32|          0|
    |sub_i_i_i_i_reg_408                                       |  32|   0|   32|          0|
    |sub_ln17_reg_338                                          |  32|   0|   32|          0|
    |tmp_4_reg_343                                             |   1|   0|    1|          0|
    |tmp_5_reg_413                                             |  31|   0|   31|          0|
    |tmp_6_reg_418                                             |  30|   0|   30|          0|
    |tmp_7_reg_423                                             |  29|   0|   29|          0|
    |tmp_reg_328                                               |   1|   0|    1|          0|
    |trunc_ln17_reg_333                                        |  32|   0|   32|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 512|   0|  512|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|src_0_val     |   in|   32|     ap_none|     src_0_val|        scalar|
|src_1_val     |   in|   32|     ap_none|     src_1_val|        scalar|
|src_2_val     |   in|   32|     ap_none|     src_2_val|        scalar|
|src_3_val     |   in|   32|     ap_none|     src_3_val|        scalar|
|src_4_val     |   in|   32|     ap_none|     src_4_val|        scalar|
|src_5_val     |   in|   32|     ap_none|     src_5_val|        scalar|
|src_6_val     |   in|   32|     ap_none|     src_6_val|        scalar|
|src_7_val     |   in|   32|     ap_none|     src_7_val|        scalar|
|dst_0         |  out|   32|      ap_vld|         dst_0|       pointer|
|dst_0_ap_vld  |  out|    1|      ap_vld|         dst_0|       pointer|
|dst_1         |  out|   32|      ap_vld|         dst_1|       pointer|
|dst_1_ap_vld  |  out|    1|      ap_vld|         dst_1|       pointer|
|dst_2         |  out|   32|      ap_vld|         dst_2|       pointer|
|dst_2_ap_vld  |  out|    1|      ap_vld|         dst_2|       pointer|
|dst_3         |  out|   32|      ap_vld|         dst_3|       pointer|
|dst_3_ap_vld  |  out|    1|      ap_vld|         dst_3|       pointer|
|dst_4         |  out|   32|      ap_vld|         dst_4|       pointer|
|dst_4_ap_vld  |  out|    1|      ap_vld|         dst_4|       pointer|
|dst_5         |  out|   32|      ap_vld|         dst_5|       pointer|
|dst_5_ap_vld  |  out|    1|      ap_vld|         dst_5|       pointer|
|dst_6         |  out|   32|      ap_vld|         dst_6|       pointer|
|dst_6_ap_vld  |  out|    1|      ap_vld|         dst_6|       pointer|
|dst_7         |  out|   32|      ap_vld|         dst_7|       pointer|
|dst_7_ap_vld  |  out|    1|      ap_vld|         dst_7|       pointer|
|shift         |   in|   32|     ap_none|         shift|        scalar|
|skipLine2     |   in|   32|     ap_none|     skipLine2|        scalar|
|oMin          |   in|   32|     ap_none|          oMin|        scalar|
|oMax          |   in|   32|     ap_none|          oMax|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

