<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="viterbi" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="obs" src_type="unsigned char*" src_isptr="1" src_bitwidth="8" src_size_or_depth="140">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS_A" hw_bitwidth="8" hw_size_or_depth="140">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="init" src_type="double*" src_isptr="1" src_bitwidth="64" src_size_or_depth="64">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS_A" hw_bitwidth="64" hw_size_or_depth="64">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="512"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="transition" src_type="double*" src_isptr="1" src_bitwidth="64" src_size_or_depth="4096">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS_A" hw_bitwidth="64" hw_size_or_depth="4096">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32768"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="emission" src_type="double*" src_isptr="1" src_bitwidth="64" src_size_or_depth="4096">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS_A" hw_bitwidth="64" hw_size_or_depth="4096">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="65536"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="path" src_type="unsigned char*" src_isptr="1" src_bitwidth="8" src_size_or_depth="140">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS_A" hw_bitwidth="8" hw_size_or_depth="140">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1024"/>
        </hw>
      </arg>
    </args>
    <return src_type="int" src_bitwidth="32" offset="0x0">
      <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS_A" hw_bitwidth="32"/>
    </return>
  </kernel>
</root>
