

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Sun Sep  3 07:20:15 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7188489|  7188489|  71.885 ms|  71.885 ms|  7188489|  7188489|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                     |                                                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                               Instance                              |                           Module                          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89  |Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2  |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
        |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95                   |Linear_layer_qkv_Pipeline_l_bias_i1_l_j1                   |     9220|     9220|  92.200 us|  92.200 us|  9220|  9220|       no|
        |grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103                       |Linear_layer_qkv_Pipeline_l_S_k_0_k                        |      773|      773|   7.730 us|   7.730 us|   773|   773|       no|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i_l_j  |  7170048|  7170048|       778|          -|          -|  9216|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    141|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|     616|    697|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    174|    -|
|Register         |        -|    -|     109|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     725|   1012|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89  |Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2  |        0|   0|   45|  182|    0|
    |grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103                       |Linear_layer_qkv_Pipeline_l_S_k_0_k                        |        0|   4|  470|  302|    0|
    |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95                   |Linear_layer_qkv_Pipeline_l_bias_i1_l_j1                   |        0|   0|  101|  213|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                |                                                           |        0|   4|  616|  697|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln28_1_fu_141_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln28_fu_153_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln29_fu_181_p2       |         +|   0|  0|  13|          10|           1|
    |empty_407_fu_229_p2      |         +|   0|  0|  17|          14|          14|
    |sub_ln31_fu_220_p2       |         -|   0|  0|  17|          14|          14|
    |sub_ln32_fu_258_p2       |         -|   0|  0|  27|          20|          20|
    |icmp_ln28_fu_135_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln29_fu_159_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln28_1_fu_173_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln28_fu_165_p3    |    select|   0|  0|  10|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 141|         102|          80|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  48|          9|    1|          9|
    |i_fu_68                |   9|          2|    4|          8|
    |indvar_flatten6_fu_72  |   9|          2|   14|         28|
    |j_fu_64                |   9|          2|   10|         20|
    |v3_address0            |  25|          5|   14|         70|
    |v3_ce0                 |  25|          5|    1|          5|
    |v3_ce1                 |   9|          2|    1|          2|
    |v3_d0                  |  20|          4|   24|         96|
    |v3_we0                 |  20|          4|    1|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 174|         35|   70|        242|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |   8|   0|    8|          0|
    |empty_407_reg_306                                                                 |  14|   0|   14|          0|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_start_reg                       |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_start_reg                   |   1|   0|    1|          0|
    |i_fu_68                                                                           |   4|   0|    4|          0|
    |indvar_flatten6_fu_72                                                             |  14|   0|   14|          0|
    |j_fu_64                                                                           |  10|   0|   10|          0|
    |select_ln28_1_reg_295                                                             |   4|   0|    4|          0|
    |select_ln28_reg_288                                                               |  10|   0|   10|          0|
    |sub_ln31_reg_301                                                                  |   6|   0|   14|          8|
    |sub_ln32_reg_316                                                                  |  12|   0|   20|          8|
    |v3_load_reg_321                                                                   |  24|   0|   24|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 109|   0|  125|         16|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|v242_address0  |  out|   14|   ap_memory|              v242|         array|
|v242_ce0       |  out|    1|   ap_memory|              v242|         array|
|v242_q0        |   in|   24|   ap_memory|              v242|         array|
|v243_address0  |  out|   20|   ap_memory|              v243|         array|
|v243_ce0       |  out|    1|   ap_memory|              v243|         array|
|v243_q0        |   in|   24|   ap_memory|              v243|         array|
|v244_address0  |  out|   10|   ap_memory|              v244|         array|
|v244_ce0       |  out|    1|   ap_memory|              v244|         array|
|v244_q0        |   in|   24|   ap_memory|              v244|         array|
|v3_address0    |  out|   14|   ap_memory|                v3|         array|
|v3_ce0         |  out|    1|   ap_memory|                v3|         array|
|v3_we0         |  out|    1|   ap_memory|                v3|         array|
|v3_d0          |  out|   24|   ap_memory|                v3|         array|
|v3_q0          |   in|   24|   ap_memory|                v3|         array|
|v3_address1    |  out|   14|   ap_memory|                v3|         array|
|v3_ce1         |  out|    1|   ap_memory|                v3|         array|
|v3_q1          |   in|   24|   ap_memory|                v3|         array|
+---------------+-----+-----+------------+------------------+--------------+

