<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_F87EFF87-165A-4A83-9CEF-BD9F7999DC9B"><title>SPI0 1-Load MAF (Device Down) Topology</title><body><section id="SECTION_C9FD69C2-9BBE-4171-A5EE-EC30702C0F89"><fig id="FIG_spi0_1-load_maf_device_down_topology_diagram_1"><title>SPI0 1-Load MAF (Device Down) Topology Diagram</title><image href="FIG_spi0 1-load maf (device down) topology diagram_1.jpg" scalefit="yes" id="IMG_spi0_1-load_maf_device_down_topology_diagram_1_jpg" /></fig><table id="TABLE_C9FD69C2-9BBE-4171-A5EE-EC30702C0F89_1"><title>SPI0 1-Load MAF (Device Down) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>76.8MHz</p></entry></row><row><entry><p>Flash programmer</p></entry><entry><p>For connection to Flash programmer, requires additional isolation circuitry to protect CPU from back-feed voltage.</p></entry></row><row><entry><p>R1 (50 MHz)</p></entry><entry><p>18 Ω ± 5%.</p><p>To be placed within 30.48 mm from the device on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p></entry></row><row><entry><p>R1 (76.8 MHz)</p></entry><entry><p>18 Ω ± 10%.</p><p>To be placed within 12.7 mm from the device on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p></entry></row><row><entry><p>Flash device electrical characteristics recommendation for 50MHz support: Option 1</p></entry><entry><p>[1] Driver strength spec: 40 Ω or stronger across worse case corners.</p><p>[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. </p><p>[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).</p><p>[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).</p><p>[5] Data input setup time ≤ 3 ns.</p><p>[6] Data input hold time ≤ 3 ns.</p><p>[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.</p><p>[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</p></entry></row><row><entry><p>Flash device electrical characteristics recommendation for 50MHz support: Option 2</p></entry><entry><p>[1] Driver strength spec: 50 Ω or stronger across worse case corners.</p><p>[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. </p><p>[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).</p><p>[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).</p><p>[5] Data input setup time ≤ 3 ns.</p><p>[6] Data input hold time ≤ 3 ns.</p><p>[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.</p><p>[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</p></entry></row><row><entry><p>Flash device electrical characteristics recommendation for 76.8MHz support:</p></entry><entry><p>[1] Driver strength spec: 50 Ω or stronger across worse case corners.</p><p>[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. </p><p>[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).</p><p>[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).</p><p>[5] Data input setup time ≤ 1.75 ns.</p><p>[6] Data input hold time ≤ 2 ns.</p><p>[7] CLK to DATA output valid time, min: 1 ns, based on 30pF test load.</p><p>[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</p></entry></row><row><entry><p>Length matching between CLK and DATA/ CS# signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.250 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash).</p></entry></row></tbody></tgroup></table><table id="TABLE_C9FD69C2-9BBE-4171-A5EE-EC30702C0F89_2"><title>Max Number of vias</title><tgroup cols="4"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry><entry>Notes</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>4</p></entry><entry><p>Total Channel</p></entry><entry><p>For operating frequency of 76.8 MHz. Via count can be increased to 7 max for 50 MHz.</p></entry></row></tbody></tgroup></table></section><section id="SECTION_5501382F-2E71-42C0-B27E-392834263F4C"><title>Segment Lengths for Maximum 50MHz</title><table id="TABLE_5501382F-2E71-42C0-B27E-392834263F4C_1"><title>SPI0 1-Load MAF (Device Down) Topology Segment Lengths for Maximum 50MHz Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>177.8</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>30.48</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 50.8</p><p>Max Length Total (mm): 220.98</p></section><section id="SECTION_D8A4B2A9-A844-4879-9DCC-5A9EE66AF1AD"><title>Segment Lengths for Maximum 76.8MHz</title><table id="TABLE_D8A4B2A9-A844-4879-9DCC-5A9EE66AF1AD_1"><title>SPI0 1-Load MAF (Device Down) Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>127</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 152.4</p></section></body></topic>