Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L dft_v4_2_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'xn_im' [C:/Users/Darius/Desktop/coding_stuff/projects_for_resume/SpectrumAnalyzer/Vivado/DFT_TEST_4/DFT_TEST_4.srcs/sources_1/new/FSM_DFT_UART.v:13]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'vaux5_n' [C:/Users/Darius/Desktop/coding_stuff/projects_for_resume/SpectrumAnalyzer/Vivado/DFT_TEST_4/DFT_TEST_4.srcs/sim_1/new/TB.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'vp_in' [C:/Users/Darius/Desktop/coding_stuff/projects_for_resume/SpectrumAnalyzer/Vivado/DFT_TEST_4/DFT_TEST_4.srcs/sources_1/new/FSM_ADC.v:14]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'di_in' [C:/Users/Darius/Desktop/coding_stuff/projects_for_resume/SpectrumAnalyzer/Vivado/DFT_TEST_4/DFT_TEST_4.srcs/sources_1/new/FSM_ADC.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package dft_v4_2_3.xbip_utils_copyfunc_pkg
Compiling package dft_v4_2_3.dft_types
Compiling package dft_v4_2_3.dft_getters
Compiling package dft_v4_2_3.addr_gen_types
Compiling package dft_v4_2_3.dft_comps
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package dft_v4_2_3.bf_types
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling package dft_v4_2_3.coefmem_defs
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling module xil_defaultlib.debouncer(delay_cycles=32'b0)
Compiling module xil_defaultlib.debouncer_0
Compiling module unisims_ver.XADC(INIT_40=16'b010101,INIT_41=...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.RWM_ADC
Compiling module xil_defaultlib.FSM_ADC
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(doa_reg=1,dob_reg=1,init...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(doa_reg=1,dob_reg=1,init...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(doa_reg=1,dob_reg=1,init...]
Compiling architecture rtl of entity dft_v4_2_3.coefmem_tables [\coefmem_tables(output_reg=1)\]
Compiling architecture rtl of entity dft_v4_2_3.coefficient_memory [\coefficient_memory(c_xdevicefam...]
Compiling architecture size_lut_rtl of entity dft_v4_2_3.size_lut [size_lut_default]
Compiling architecture rtl of entity dft_v4_2_3.counter_M [\counter_M(max_static=64)\]
Compiling architecture rtl of entity dft_v4_2_3.counter_M [\counter_M(max_static=2)\]
Compiling architecture rtl of entity dft_v4_2_3.counter_M [\counter_M(max_static=4,zero_sup...]
Compiling architecture rtl of entity dft_v4_2_3.counter_M [\counter_M(max_static=1536,zero_...]
Compiling architecture rtl of entity dft_v4_2_3.counter_M [\counter_M(max_static=32)\]
Compiling architecture rtl of entity dft_v4_2_3.counter_M [counter_m_default]
Compiling architecture rtl of entity dft_v4_2_3.counter_R [\counter_R(radix=3)\]
Compiling architecture idxrn_rtl of entity dft_v4_2_3.idxRn [idxrn_default]
Compiling architecture rtl of entity dft_v4_2_3.counter_R [counter_r_default]
Compiling architecture idxrn_rtl of entity dft_v4_2_3.idxRn [\idxRn(radix=5,width=2)\]
Compiling architecture rtl of entity dft_v4_2_3.counter_M [\counter_M(max_static=4)\]
Compiling architecture rtl of entity dft_v4_2_3.counter_M [\counter_M(zero_support=0)\]
Compiling architecture rtl of entity dft_v4_2_3.idx_counter_v5 [\idx_counter_v5(dft_param=(fmax_...]
Compiling architecture rtl of entity dft_v4_2_3.dft235_find_bank [\dft235_find_bank(dft_param=(fma...]
Compiling architecture rtl of entity dft_v4_2_3.dft235_find_addr [\dft235_find_addr(c_xdevicefamil...]
Compiling architecture rtl of entity dft_v4_2_3.findAddrA [\findAddrA(c_xdevicefamily="arti...]
Compiling architecture rtl of entity dft_v4_2_3.control [\control(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=21)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=21)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=21)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.scale_and_quantize [\scale_and_quantize(registers=(0...]
Compiling architecture rtl of entity dft_v4_2_3.delay_control [\delay_control(length=3,sclr_on=...]
Compiling architecture rtl of entity dft_v4_2_3.delay_control [\delay_control(length=2,sclr_on=...]
Compiling architecture rtl of entity dft_v4_2_3.delay_control [\delay_control(sclr_on=true)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_control [\delay_control(length=11,sclr_on...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(length=5)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(length=5)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(length=7)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(length=7)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(length=6)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(length=6)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(length=10)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(length=10)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(length=11)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(length=11)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(length=12)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(length=12)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=3)(1,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture muxf6_v of entity unisim.MUXF6 [muxf6_default]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=12,length=0)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=12,length=0)(1,3)...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=12,length=...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data_vector [\delay_int_data_vector(width=12,...]
Compiling architecture rtl of entity dft_v4_2_3.bf_mux [\bf_mux(op_delay=0,data_width=12...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=12)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=12)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=12)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data_vector [\delay_int_data_vector(width=12,...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=5)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.bfp_scaling [\bfp_scaling(registers=(0to13=>1...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=2)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_u [\delay_u(width=2)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(length=13,sclr_on=true)(1...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(sclr_on=true)(1,3)\]
Compiling architecture muxf5_v of entity unisim.MUXF5 [muxf5_default]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=18,length=0)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=18,length=0)(1,3)...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=16,length=4,fast_in...]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=16,length=4,fast_...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=16,length=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(multcarryinreg=0)(1,4)(1...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=7,length=0)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=30)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=30)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.dsp48_wrapper [\dsp48_wrapper(a_width=12,b_widt...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(length=0)(1,3)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=2,areg=2,bcascr...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(length=2)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=16,length=0)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=16,length=0)(1,3)...]
Compiling architecture rtl of entity dft_v4_2_3.dsp48_wrapper [\dsp48_wrapper(a_width=12,b_widt...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=16)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=16)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=16)(1,3)\]
Compiling architecture synth of entity dft_v4_2_3.cmadd [\cmadd(registers=(0to13=>1,14to4...]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(length=2)(1,3)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,creg=0,dreg=0,i...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(creg=0,multcarryinreg=0)...]
Compiling architecture rtl of entity dft_v4_2_3.dsp48_wrapper [\dsp48_wrapper(a_width=12,b_widt...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=30,sclr_on=true)(1,...]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=30,sclr_on=true)(...]
Compiling architecture synth of entity dft_v4_2_3.crmult [\crmult(registers=(0to13=>1,14to...]
Compiling architecture rtl of entity dft_v4_2_3.dsp48_wrapper [\dsp48_wrapper(a_width=18,b_widt...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=36,length=0)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=36,length=0)(1,3)...]
Compiling architecture rtl of entity dft_v4_2_3.dsp48_wrapper [\dsp48_wrapper(a_width=18,b_widt...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=18)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=18)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=18)(1,3)\]
Compiling architecture synth of entity dft_v4_2_3.cr3mult [\cr3mult(registers=(0to13=>1,14t...]
Compiling architecture synth of entity dft_v4_2_3.cmult_ext [\cmult_ext(registers=(0to13=>1,1...]
Compiling architecture rtl of entity dft_v4_2_3.twiddle [\twiddle(registers=(0to13=>1,14t...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=17,fast_input=true)...]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=17,fast_input=tru...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=17,fast_in...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data_vector [\delay_int_data_vector(width=17,...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=17)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=17)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=17)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data_vector [\delay_int_data_vector(width=17,...]
Compiling architecture rtl of entity dft_v4_2_3.layer_1_adders [\layer_1_adders(registers=(0to8=...]
Compiling architecture rtl of entity dft_v4_2_3.delay_u [\delay_u(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=18,sclr_on=true)(1,...]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=18,sclr_on=true)(...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=18,sclr_on...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(fast_input=true,duplicati...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data_vector [\delay_int_data_vector(width=17,...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=17,length=2)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=17,length=2)(1,3)...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=17,length=...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=17,length=5)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=17,length=5)(1,3)...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=17,length=...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=17,length=3)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=17,length=3)(1,3)...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=17,length=...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=18,length=3,fast_in...]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=18,length=3,fast_...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=18,length=...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=17,length=4)(1,3)\]
Compiling architecture rtl of entity dft_v4_2_3.delay_s [\delay_s(width=17,length=4)(1,3)...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data [\delay_int_data(width=17,length=...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data_vector [\delay_int_data_vector(width=17,...]
Compiling architecture rtl of entity dft_v4_2_3.layer_r3_mults [\layer_r3_mults(registers=(0to7=...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data_vector [\delay_int_data_vector(width=18,...]
Compiling architecture rtl of entity dft_v4_2_3.layer_2_adders [\layer_2_adders(registers=(0to2=...]
Compiling architecture rtl of entity dft_v4_2_3.delay_int_data_vector [\delay_int_data_vector(width=12,...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(length=14,sclr_on=true)(1...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=6,sclr_on=true)(1,3...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(width=2,sclr_on=true)(1,3...]
Compiling architecture rtl of entity dft_v4_2_3.delay_u [\delay_u(width=2,sclr_on=true)(1...]
Compiling architecture rtl of entity dft_v4_2_3.delay [\delay(length=4,sclr_on=true)(1,...]
Compiling architecture rtl of entity dft_v4_2_3.margin_calc [\margin_calc(registers=(1,1,1,1,...]
Compiling architecture rtl of entity dft_v4_2_3.butterfly [\butterfly(r234_latency=14,use_d...]
Compiling architecture busmux_rtl of entity dft_v4_2_3.busmux [\busmux(remap_op=true,has_op_reg...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,ram_mode="SD...]
Compiling architecture ramb18sdp_v of entity unisim.RAMB18SDP [\RAMB18SDP(do_reg=1,sim_collisio...]
Compiling architecture rtl of entity dft_v4_2_3.memory_block_v5 [\memory_block_v5(bypass=false)\]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture ramb18sdp_v of entity unisim.RAMB18SDP [\RAMB18SDP(sim_collision_check="...]
Compiling architecture rtl of entity dft_v4_2_3.memory_block_v5 [memory_block_v5_default]
Compiling architecture behavior of entity dft_v4_2_3.data_memory [\data_memory(c_xdevicefamily="ar...]
Compiling architecture input_mux_rtl of entity dft_v4_2_3.input_mux [\input_mux(data_delay=14,c_data_...]
Compiling architecture rtl of entity dft_v4_2_3.output_mux [\output_mux(select_delay=21,data...]
Compiling architecture rtl of entity dft_v4_2_3.dft_v4_2_3_synth [\dft_v4_2_3_synth(c_xdevicefamil...]
Compiling architecture synth of entity dft_v4_2_3.dft_v4_2_3_viv [\dft_v4_2_3_viv(c_xdevicefamily=...]
Compiling architecture xilinx of entity dft_v4_2_3.dft_v4_2_3 [\dft_v4_2_3(c_xdevicefamily="art...]
Compiling architecture dft_0_arch of entity xil_defaultlib.dft_0 [dft_0_default]
Compiling module xil_defaultlib.RWM_DFT
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=10,family="arti...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=11,family="arti...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=9,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=12,family="arti...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=8,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=13,family="arti...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=7,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=14,family="arti...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=6,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=15,family="arti...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=5,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=16,family="arti...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=4,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=17,family="arti...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=18,family="arti...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=19,family="arti...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=20,family="arti...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=21,family="arti...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="a...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=22,family="...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ar...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling module xil_defaultlib.post_processor
Compiling module xil_defaultlib.router
Compiling module xil_defaultlib.UART_TX_default
Compiling module xil_defaultlib.FSM_DFT_UART
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
