Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d67b04ab4e84c51840eba4a8769b4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'rd_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 13 for port 'wr_data_count' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 'probe4' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'probe7' [D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_wr
Compiling module xil_defaultlib.fifo_rd
Compiling module xil_defaultlib.pre_trigger
Compiling module xil_defaultlib.simple_trigger
Compiling module xil_defaultlib.TriggerModule
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.data_process
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=26,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.AD9220_ReadModule
Compiling module xil_defaultlib.AD9220_ReadTEST
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.top_uart_send
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
