library ieee;
use ieee.std_logic.all;

entity flip_flop_d is
port( d: in std_logic;
		clk: in std_logic;
		q: out std_logic;
		q_not: out std_logic);
end entity;

architecture ifsc_v1 of flip_flop_d is
begin
	process(clk)
		begin
			if rising_edge(clk) then
				q <= d;
				q_not <= not d;
			end if;
	end process;
end architecture;