# System files
*.DS_Store

# .gitignore for the FPGA-src
*.log
*.so
*.history
*.o
*.a

# Vivado output
*.jou
*.log
logs/
.Xil/
clockInfo.txt
*.bit

# Verilator sim
obj_dir/
*.stamp.verilate
*.vcd

# Vivado sim
sim_files/
my_project/

# LaTeX
*.out
*.pygtex
*.log
*.aux
*.fls
*.toc
*.fdb_latexmk
*.synctex.gz

# Python
__pycache__/

*.zip
*.tar.gz

# Utils
Utils/img/*.mem
Utils/img/*.png

# For testing
*.vert
*.face

.hdl_checker/
