# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1_voto_ABC.srcs/sources_1/new/project_1_voto_ABC.vhd" \
"../../../../project_1_voto_ABC.srcs/sim_1/new/tb_project_1_voto_ABC.vhd" \

# Do not sort compile order
nosort
