;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT12_PC0
LCD_LCDPort__0__PORT EQU 12
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT12_PC1
LCD_LCDPort__1__PORT EQU 12
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT12_PC2
LCD_LCDPort__2__PORT EQU 12
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT12_PC3
LCD_LCDPort__3__PORT EQU 12
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU12_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT12_PC4
LCD_LCDPort__4__PORT EQU 12
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU12_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT12_PC5
LCD_LCDPort__5__PORT EQU 12
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU12_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT12_PC6
LCD_LCDPort__6__PORT EQU 12
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT12_AG
LCD_LCDPort__BIE EQU CYREG_PRT12_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT12_BYP
LCD_LCDPort__DM0 EQU CYREG_PRT12_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT12_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT12_DM2
LCD_LCDPort__DR EQU CYREG_PRT12_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT12_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 12
LCD_LCDPort__PRT EQU CYREG_PRT12_PRT
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT12_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LCD_LCDPort__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LCD_LCDPort__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LCD_LCDPort__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LCD_LCDPort__SLW EQU CYREG_PRT12_SLW

; LED_0
LED_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
LED_0__0__MASK EQU 0x80
LED_0__0__PC EQU CYREG_PRT0_PC7
LED_0__0__PORT EQU 0
LED_0__0__SHIFT EQU 7
LED_0__AG EQU CYREG_PRT0_AG
LED_0__AMUX EQU CYREG_PRT0_AMUX
LED_0__BIE EQU CYREG_PRT0_BIE
LED_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_0__BYP EQU CYREG_PRT0_BYP
LED_0__CTL EQU CYREG_PRT0_CTL
LED_0__DM0 EQU CYREG_PRT0_DM0
LED_0__DM1 EQU CYREG_PRT0_DM1
LED_0__DM2 EQU CYREG_PRT0_DM2
LED_0__DR EQU CYREG_PRT0_DR
LED_0__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_0__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_0__MASK EQU 0x80
LED_0__PORT EQU 0
LED_0__PRT EQU CYREG_PRT0_PRT
LED_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_0__PS EQU CYREG_PRT0_PS
LED_0__SHIFT EQU 7
LED_0__SLW EQU CYREG_PRT0_SLW

; LED_1
LED_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LED_1__0__MASK EQU 0x40
LED_1__0__PC EQU CYREG_PRT0_PC6
LED_1__0__PORT EQU 0
LED_1__0__SHIFT EQU 6
LED_1__AG EQU CYREG_PRT0_AG
LED_1__AMUX EQU CYREG_PRT0_AMUX
LED_1__BIE EQU CYREG_PRT0_BIE
LED_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_1__BYP EQU CYREG_PRT0_BYP
LED_1__CTL EQU CYREG_PRT0_CTL
LED_1__DM0 EQU CYREG_PRT0_DM0
LED_1__DM1 EQU CYREG_PRT0_DM1
LED_1__DM2 EQU CYREG_PRT0_DM2
LED_1__DR EQU CYREG_PRT0_DR
LED_1__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_1__MASK EQU 0x40
LED_1__PORT EQU 0
LED_1__PRT EQU CYREG_PRT0_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_1__PS EQU CYREG_PRT0_PS
LED_1__SHIFT EQU 6
LED_1__SLW EQU CYREG_PRT0_SLW

; LED_2
LED_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
LED_2__0__MASK EQU 0x20
LED_2__0__PC EQU CYREG_PRT0_PC5
LED_2__0__PORT EQU 0
LED_2__0__SHIFT EQU 5
LED_2__AG EQU CYREG_PRT0_AG
LED_2__AMUX EQU CYREG_PRT0_AMUX
LED_2__BIE EQU CYREG_PRT0_BIE
LED_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_2__BYP EQU CYREG_PRT0_BYP
LED_2__CTL EQU CYREG_PRT0_CTL
LED_2__DM0 EQU CYREG_PRT0_DM0
LED_2__DM1 EQU CYREG_PRT0_DM1
LED_2__DM2 EQU CYREG_PRT0_DM2
LED_2__DR EQU CYREG_PRT0_DR
LED_2__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_2__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_2__MASK EQU 0x20
LED_2__PORT EQU 0
LED_2__PRT EQU CYREG_PRT0_PRT
LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_2__PS EQU CYREG_PRT0_PS
LED_2__SHIFT EQU 5
LED_2__SLW EQU CYREG_PRT0_SLW

; LED_3
LED_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
LED_3__0__MASK EQU 0x10
LED_3__0__PC EQU CYREG_PRT0_PC4
LED_3__0__PORT EQU 0
LED_3__0__SHIFT EQU 4
LED_3__AG EQU CYREG_PRT0_AG
LED_3__AMUX EQU CYREG_PRT0_AMUX
LED_3__BIE EQU CYREG_PRT0_BIE
LED_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_3__BYP EQU CYREG_PRT0_BYP
LED_3__CTL EQU CYREG_PRT0_CTL
LED_3__DM0 EQU CYREG_PRT0_DM0
LED_3__DM1 EQU CYREG_PRT0_DM1
LED_3__DM2 EQU CYREG_PRT0_DM2
LED_3__DR EQU CYREG_PRT0_DR
LED_3__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_3__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_3__MASK EQU 0x10
LED_3__PORT EQU 0
LED_3__PRT EQU CYREG_PRT0_PRT
LED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_3__PS EQU CYREG_PRT0_PS
LED_3__SHIFT EQU 4
LED_3__SLW EQU CYREG_PRT0_SLW

; Bouton_0
Bouton_0__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Bouton_0__0__MASK EQU 0x08
Bouton_0__0__PC EQU CYREG_PRT2_PC3
Bouton_0__0__PORT EQU 2
Bouton_0__0__SHIFT EQU 3
Bouton_0__AG EQU CYREG_PRT2_AG
Bouton_0__AMUX EQU CYREG_PRT2_AMUX
Bouton_0__BIE EQU CYREG_PRT2_BIE
Bouton_0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Bouton_0__BYP EQU CYREG_PRT2_BYP
Bouton_0__CTL EQU CYREG_PRT2_CTL
Bouton_0__DM0 EQU CYREG_PRT2_DM0
Bouton_0__DM1 EQU CYREG_PRT2_DM1
Bouton_0__DM2 EQU CYREG_PRT2_DM2
Bouton_0__DR EQU CYREG_PRT2_DR
Bouton_0__INP_DIS EQU CYREG_PRT2_INP_DIS
Bouton_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Bouton_0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Bouton_0__LCD_EN EQU CYREG_PRT2_LCD_EN
Bouton_0__MASK EQU 0x08
Bouton_0__PORT EQU 2
Bouton_0__PRT EQU CYREG_PRT2_PRT
Bouton_0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Bouton_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Bouton_0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Bouton_0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Bouton_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Bouton_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Bouton_0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Bouton_0__PS EQU CYREG_PRT2_PS
Bouton_0__SHIFT EQU 3
Bouton_0__SLW EQU CYREG_PRT2_SLW

; Bouton_1
Bouton_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Bouton_1__0__MASK EQU 0x10
Bouton_1__0__PC EQU CYREG_PRT2_PC4
Bouton_1__0__PORT EQU 2
Bouton_1__0__SHIFT EQU 4
Bouton_1__AG EQU CYREG_PRT2_AG
Bouton_1__AMUX EQU CYREG_PRT2_AMUX
Bouton_1__BIE EQU CYREG_PRT2_BIE
Bouton_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Bouton_1__BYP EQU CYREG_PRT2_BYP
Bouton_1__CTL EQU CYREG_PRT2_CTL
Bouton_1__DM0 EQU CYREG_PRT2_DM0
Bouton_1__DM1 EQU CYREG_PRT2_DM1
Bouton_1__DM2 EQU CYREG_PRT2_DM2
Bouton_1__DR EQU CYREG_PRT2_DR
Bouton_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Bouton_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Bouton_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Bouton_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Bouton_1__MASK EQU 0x10
Bouton_1__PORT EQU 2
Bouton_1__PRT EQU CYREG_PRT2_PRT
Bouton_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Bouton_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Bouton_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Bouton_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Bouton_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Bouton_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Bouton_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Bouton_1__PS EQU CYREG_PRT2_PS
Bouton_1__SHIFT EQU 4
Bouton_1__SLW EQU CYREG_PRT2_SLW

; Bouton_2
Bouton_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Bouton_2__0__MASK EQU 0x20
Bouton_2__0__PC EQU CYREG_PRT2_PC5
Bouton_2__0__PORT EQU 2
Bouton_2__0__SHIFT EQU 5
Bouton_2__AG EQU CYREG_PRT2_AG
Bouton_2__AMUX EQU CYREG_PRT2_AMUX
Bouton_2__BIE EQU CYREG_PRT2_BIE
Bouton_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Bouton_2__BYP EQU CYREG_PRT2_BYP
Bouton_2__CTL EQU CYREG_PRT2_CTL
Bouton_2__DM0 EQU CYREG_PRT2_DM0
Bouton_2__DM1 EQU CYREG_PRT2_DM1
Bouton_2__DM2 EQU CYREG_PRT2_DM2
Bouton_2__DR EQU CYREG_PRT2_DR
Bouton_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Bouton_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Bouton_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Bouton_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Bouton_2__MASK EQU 0x20
Bouton_2__PORT EQU 2
Bouton_2__PRT EQU CYREG_PRT2_PRT
Bouton_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Bouton_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Bouton_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Bouton_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Bouton_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Bouton_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Bouton_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Bouton_2__PS EQU CYREG_PRT2_PS
Bouton_2__SHIFT EQU 5
Bouton_2__SLW EQU CYREG_PRT2_SLW

; Sortie_1
Sortie_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Sortie_1__0__MASK EQU 0x01
Sortie_1__0__PC EQU CYREG_PRT3_PC0
Sortie_1__0__PORT EQU 3
Sortie_1__0__SHIFT EQU 0
Sortie_1__AG EQU CYREG_PRT3_AG
Sortie_1__AMUX EQU CYREG_PRT3_AMUX
Sortie_1__BIE EQU CYREG_PRT3_BIE
Sortie_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sortie_1__BYP EQU CYREG_PRT3_BYP
Sortie_1__CTL EQU CYREG_PRT3_CTL
Sortie_1__DM0 EQU CYREG_PRT3_DM0
Sortie_1__DM1 EQU CYREG_PRT3_DM1
Sortie_1__DM2 EQU CYREG_PRT3_DM2
Sortie_1__DR EQU CYREG_PRT3_DR
Sortie_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Sortie_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sortie_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sortie_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Sortie_1__MASK EQU 0x01
Sortie_1__PORT EQU 3
Sortie_1__PRT EQU CYREG_PRT3_PRT
Sortie_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sortie_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sortie_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sortie_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sortie_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sortie_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sortie_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sortie_1__PS EQU CYREG_PRT3_PS
Sortie_1__SHIFT EQU 0
Sortie_1__SLW EQU CYREG_PRT3_SLW

; Sortie_2
Sortie_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Sortie_2__0__MASK EQU 0x02
Sortie_2__0__PC EQU CYREG_PRT3_PC1
Sortie_2__0__PORT EQU 3
Sortie_2__0__SHIFT EQU 1
Sortie_2__AG EQU CYREG_PRT3_AG
Sortie_2__AMUX EQU CYREG_PRT3_AMUX
Sortie_2__BIE EQU CYREG_PRT3_BIE
Sortie_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sortie_2__BYP EQU CYREG_PRT3_BYP
Sortie_2__CTL EQU CYREG_PRT3_CTL
Sortie_2__DM0 EQU CYREG_PRT3_DM0
Sortie_2__DM1 EQU CYREG_PRT3_DM1
Sortie_2__DM2 EQU CYREG_PRT3_DM2
Sortie_2__DR EQU CYREG_PRT3_DR
Sortie_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Sortie_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sortie_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sortie_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Sortie_2__MASK EQU 0x02
Sortie_2__PORT EQU 3
Sortie_2__PRT EQU CYREG_PRT3_PRT
Sortie_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sortie_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sortie_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sortie_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sortie_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sortie_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sortie_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sortie_2__PS EQU CYREG_PRT3_PS
Sortie_2__SHIFT EQU 1
Sortie_2__SLW EQU CYREG_PRT3_SLW

; Sortie_3
Sortie_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Sortie_3__0__MASK EQU 0x08
Sortie_3__0__PC EQU CYREG_PRT3_PC3
Sortie_3__0__PORT EQU 3
Sortie_3__0__SHIFT EQU 3
Sortie_3__AG EQU CYREG_PRT3_AG
Sortie_3__AMUX EQU CYREG_PRT3_AMUX
Sortie_3__BIE EQU CYREG_PRT3_BIE
Sortie_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sortie_3__BYP EQU CYREG_PRT3_BYP
Sortie_3__CTL EQU CYREG_PRT3_CTL
Sortie_3__DM0 EQU CYREG_PRT3_DM0
Sortie_3__DM1 EQU CYREG_PRT3_DM1
Sortie_3__DM2 EQU CYREG_PRT3_DM2
Sortie_3__DR EQU CYREG_PRT3_DR
Sortie_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Sortie_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sortie_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sortie_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Sortie_3__MASK EQU 0x08
Sortie_3__PORT EQU 3
Sortie_3__PRT EQU CYREG_PRT3_PRT
Sortie_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sortie_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sortie_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sortie_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sortie_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sortie_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sortie_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sortie_3__PS EQU CYREG_PRT3_PS
Sortie_3__SHIFT EQU 3
Sortie_3__SLW EQU CYREG_PRT3_SLW

; Sortie_4
Sortie_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Sortie_4__0__MASK EQU 0x10
Sortie_4__0__PC EQU CYREG_PRT3_PC4
Sortie_4__0__PORT EQU 3
Sortie_4__0__SHIFT EQU 4
Sortie_4__AG EQU CYREG_PRT3_AG
Sortie_4__AMUX EQU CYREG_PRT3_AMUX
Sortie_4__BIE EQU CYREG_PRT3_BIE
Sortie_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sortie_4__BYP EQU CYREG_PRT3_BYP
Sortie_4__CTL EQU CYREG_PRT3_CTL
Sortie_4__DM0 EQU CYREG_PRT3_DM0
Sortie_4__DM1 EQU CYREG_PRT3_DM1
Sortie_4__DM2 EQU CYREG_PRT3_DM2
Sortie_4__DR EQU CYREG_PRT3_DR
Sortie_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Sortie_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sortie_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sortie_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Sortie_4__MASK EQU 0x10
Sortie_4__PORT EQU 3
Sortie_4__PRT EQU CYREG_PRT3_PRT
Sortie_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sortie_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sortie_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sortie_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sortie_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sortie_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sortie_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sortie_4__PS EQU CYREG_PRT3_PS
Sortie_4__SHIFT EQU 4
Sortie_4__SLW EQU CYREG_PRT3_SLW

; Sortie_5
Sortie_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Sortie_5__0__MASK EQU 0x20
Sortie_5__0__PC EQU CYREG_PRT3_PC5
Sortie_5__0__PORT EQU 3
Sortie_5__0__SHIFT EQU 5
Sortie_5__AG EQU CYREG_PRT3_AG
Sortie_5__AMUX EQU CYREG_PRT3_AMUX
Sortie_5__BIE EQU CYREG_PRT3_BIE
Sortie_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sortie_5__BYP EQU CYREG_PRT3_BYP
Sortie_5__CTL EQU CYREG_PRT3_CTL
Sortie_5__DM0 EQU CYREG_PRT3_DM0
Sortie_5__DM1 EQU CYREG_PRT3_DM1
Sortie_5__DM2 EQU CYREG_PRT3_DM2
Sortie_5__DR EQU CYREG_PRT3_DR
Sortie_5__INP_DIS EQU CYREG_PRT3_INP_DIS
Sortie_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sortie_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sortie_5__LCD_EN EQU CYREG_PRT3_LCD_EN
Sortie_5__MASK EQU 0x20
Sortie_5__PORT EQU 3
Sortie_5__PRT EQU CYREG_PRT3_PRT
Sortie_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sortie_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sortie_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sortie_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sortie_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sortie_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sortie_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sortie_5__PS EQU CYREG_PRT3_PS
Sortie_5__SHIFT EQU 5
Sortie_5__SLW EQU CYREG_PRT3_SLW

; Sortie_6
Sortie_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Sortie_6__0__MASK EQU 0x40
Sortie_6__0__PC EQU CYREG_PRT3_PC6
Sortie_6__0__PORT EQU 3
Sortie_6__0__SHIFT EQU 6
Sortie_6__AG EQU CYREG_PRT3_AG
Sortie_6__AMUX EQU CYREG_PRT3_AMUX
Sortie_6__BIE EQU CYREG_PRT3_BIE
Sortie_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sortie_6__BYP EQU CYREG_PRT3_BYP
Sortie_6__CTL EQU CYREG_PRT3_CTL
Sortie_6__DM0 EQU CYREG_PRT3_DM0
Sortie_6__DM1 EQU CYREG_PRT3_DM1
Sortie_6__DM2 EQU CYREG_PRT3_DM2
Sortie_6__DR EQU CYREG_PRT3_DR
Sortie_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Sortie_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sortie_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sortie_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Sortie_6__MASK EQU 0x40
Sortie_6__PORT EQU 3
Sortie_6__PRT EQU CYREG_PRT3_PRT
Sortie_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sortie_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sortie_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sortie_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sortie_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sortie_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sortie_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sortie_6__PS EQU CYREG_PRT3_PS
Sortie_6__SHIFT EQU 6
Sortie_6__SLW EQU CYREG_PRT3_SLW

; Sortie_7
Sortie_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Sortie_7__0__MASK EQU 0x80
Sortie_7__0__PC EQU CYREG_PRT3_PC7
Sortie_7__0__PORT EQU 3
Sortie_7__0__SHIFT EQU 7
Sortie_7__AG EQU CYREG_PRT3_AG
Sortie_7__AMUX EQU CYREG_PRT3_AMUX
Sortie_7__BIE EQU CYREG_PRT3_BIE
Sortie_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sortie_7__BYP EQU CYREG_PRT3_BYP
Sortie_7__CTL EQU CYREG_PRT3_CTL
Sortie_7__DM0 EQU CYREG_PRT3_DM0
Sortie_7__DM1 EQU CYREG_PRT3_DM1
Sortie_7__DM2 EQU CYREG_PRT3_DM2
Sortie_7__DR EQU CYREG_PRT3_DR
Sortie_7__INP_DIS EQU CYREG_PRT3_INP_DIS
Sortie_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sortie_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sortie_7__LCD_EN EQU CYREG_PRT3_LCD_EN
Sortie_7__MASK EQU 0x80
Sortie_7__PORT EQU 3
Sortie_7__PRT EQU CYREG_PRT3_PRT
Sortie_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sortie_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sortie_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sortie_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sortie_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sortie_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sortie_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sortie_7__PS EQU CYREG_PRT3_PS
Sortie_7__SHIFT EQU 7
Sortie_7__SLW EQU CYREG_PRT3_SLW

; Sortie_8
Sortie_8__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Sortie_8__0__MASK EQU 0x01
Sortie_8__0__PC EQU CYREG_IO_PC_PRT15_PC0
Sortie_8__0__PORT EQU 15
Sortie_8__0__SHIFT EQU 0
Sortie_8__AG EQU CYREG_PRT15_AG
Sortie_8__AMUX EQU CYREG_PRT15_AMUX
Sortie_8__BIE EQU CYREG_PRT15_BIE
Sortie_8__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sortie_8__BYP EQU CYREG_PRT15_BYP
Sortie_8__CTL EQU CYREG_PRT15_CTL
Sortie_8__DM0 EQU CYREG_PRT15_DM0
Sortie_8__DM1 EQU CYREG_PRT15_DM1
Sortie_8__DM2 EQU CYREG_PRT15_DM2
Sortie_8__DR EQU CYREG_PRT15_DR
Sortie_8__INP_DIS EQU CYREG_PRT15_INP_DIS
Sortie_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sortie_8__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sortie_8__LCD_EN EQU CYREG_PRT15_LCD_EN
Sortie_8__MASK EQU 0x01
Sortie_8__PORT EQU 15
Sortie_8__PRT EQU CYREG_PRT15_PRT
Sortie_8__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sortie_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sortie_8__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sortie_8__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sortie_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sortie_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sortie_8__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sortie_8__PS EQU CYREG_PRT15_PS
Sortie_8__SHIFT EQU 0
Sortie_8__SLW EQU CYREG_PRT15_SLW

; Sortie_9
Sortie_9__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Sortie_9__0__MASK EQU 0x02
Sortie_9__0__PC EQU CYREG_IO_PC_PRT15_PC1
Sortie_9__0__PORT EQU 15
Sortie_9__0__SHIFT EQU 1
Sortie_9__AG EQU CYREG_PRT15_AG
Sortie_9__AMUX EQU CYREG_PRT15_AMUX
Sortie_9__BIE EQU CYREG_PRT15_BIE
Sortie_9__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sortie_9__BYP EQU CYREG_PRT15_BYP
Sortie_9__CTL EQU CYREG_PRT15_CTL
Sortie_9__DM0 EQU CYREG_PRT15_DM0
Sortie_9__DM1 EQU CYREG_PRT15_DM1
Sortie_9__DM2 EQU CYREG_PRT15_DM2
Sortie_9__DR EQU CYREG_PRT15_DR
Sortie_9__INP_DIS EQU CYREG_PRT15_INP_DIS
Sortie_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sortie_9__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sortie_9__LCD_EN EQU CYREG_PRT15_LCD_EN
Sortie_9__MASK EQU 0x02
Sortie_9__PORT EQU 15
Sortie_9__PRT EQU CYREG_PRT15_PRT
Sortie_9__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sortie_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sortie_9__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sortie_9__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sortie_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sortie_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sortie_9__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sortie_9__PS EQU CYREG_PRT15_PS
Sortie_9__SHIFT EQU 1
Sortie_9__SLW EQU CYREG_PRT15_SLW

; Buffer_in
Buffer_in__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Buffer_in__0__MASK EQU 0x40
Buffer_in__0__PC EQU CYREG_PRT1_PC6
Buffer_in__0__PORT EQU 1
Buffer_in__0__SHIFT EQU 6
Buffer_in__AG EQU CYREG_PRT1_AG
Buffer_in__AMUX EQU CYREG_PRT1_AMUX
Buffer_in__BIE EQU CYREG_PRT1_BIE
Buffer_in__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Buffer_in__BYP EQU CYREG_PRT1_BYP
Buffer_in__CTL EQU CYREG_PRT1_CTL
Buffer_in__DM0 EQU CYREG_PRT1_DM0
Buffer_in__DM1 EQU CYREG_PRT1_DM1
Buffer_in__DM2 EQU CYREG_PRT1_DM2
Buffer_in__DR EQU CYREG_PRT1_DR
Buffer_in__INP_DIS EQU CYREG_PRT1_INP_DIS
Buffer_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Buffer_in__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Buffer_in__LCD_EN EQU CYREG_PRT1_LCD_EN
Buffer_in__MASK EQU 0x40
Buffer_in__PORT EQU 1
Buffer_in__PRT EQU CYREG_PRT1_PRT
Buffer_in__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Buffer_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Buffer_in__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Buffer_in__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Buffer_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Buffer_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Buffer_in__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Buffer_in__PS EQU CYREG_PRT1_PS
Buffer_in__SHIFT EQU 6
Buffer_in__SLW EQU CYREG_PRT1_SLW

; Sortie_10
Sortie_10__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Sortie_10__0__MASK EQU 0x04
Sortie_10__0__PC EQU CYREG_IO_PC_PRT15_PC2
Sortie_10__0__PORT EQU 15
Sortie_10__0__SHIFT EQU 2
Sortie_10__AG EQU CYREG_PRT15_AG
Sortie_10__AMUX EQU CYREG_PRT15_AMUX
Sortie_10__BIE EQU CYREG_PRT15_BIE
Sortie_10__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sortie_10__BYP EQU CYREG_PRT15_BYP
Sortie_10__CTL EQU CYREG_PRT15_CTL
Sortie_10__DM0 EQU CYREG_PRT15_DM0
Sortie_10__DM1 EQU CYREG_PRT15_DM1
Sortie_10__DM2 EQU CYREG_PRT15_DM2
Sortie_10__DR EQU CYREG_PRT15_DR
Sortie_10__INP_DIS EQU CYREG_PRT15_INP_DIS
Sortie_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sortie_10__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sortie_10__LCD_EN EQU CYREG_PRT15_LCD_EN
Sortie_10__MASK EQU 0x04
Sortie_10__PORT EQU 15
Sortie_10__PRT EQU CYREG_PRT15_PRT
Sortie_10__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sortie_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sortie_10__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sortie_10__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sortie_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sortie_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sortie_10__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sortie_10__PS EQU CYREG_PRT15_PS
Sortie_10__SHIFT EQU 2
Sortie_10__SLW EQU CYREG_PRT15_SLW

; Sortie_11
Sortie_11__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Sortie_11__0__MASK EQU 0x08
Sortie_11__0__PC EQU CYREG_IO_PC_PRT15_PC3
Sortie_11__0__PORT EQU 15
Sortie_11__0__SHIFT EQU 3
Sortie_11__AG EQU CYREG_PRT15_AG
Sortie_11__AMUX EQU CYREG_PRT15_AMUX
Sortie_11__BIE EQU CYREG_PRT15_BIE
Sortie_11__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sortie_11__BYP EQU CYREG_PRT15_BYP
Sortie_11__CTL EQU CYREG_PRT15_CTL
Sortie_11__DM0 EQU CYREG_PRT15_DM0
Sortie_11__DM1 EQU CYREG_PRT15_DM1
Sortie_11__DM2 EQU CYREG_PRT15_DM2
Sortie_11__DR EQU CYREG_PRT15_DR
Sortie_11__INP_DIS EQU CYREG_PRT15_INP_DIS
Sortie_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sortie_11__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sortie_11__LCD_EN EQU CYREG_PRT15_LCD_EN
Sortie_11__MASK EQU 0x08
Sortie_11__PORT EQU 15
Sortie_11__PRT EQU CYREG_PRT15_PRT
Sortie_11__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sortie_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sortie_11__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sortie_11__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sortie_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sortie_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sortie_11__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sortie_11__PS EQU CYREG_PRT15_PS
Sortie_11__SHIFT EQU 3
Sortie_11__SLW EQU CYREG_PRT15_SLW

; Sortie_12
Sortie_12__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Sortie_12__0__MASK EQU 0x10
Sortie_12__0__PC EQU CYREG_IO_PC_PRT15_PC4
Sortie_12__0__PORT EQU 15
Sortie_12__0__SHIFT EQU 4
Sortie_12__AG EQU CYREG_PRT15_AG
Sortie_12__AMUX EQU CYREG_PRT15_AMUX
Sortie_12__BIE EQU CYREG_PRT15_BIE
Sortie_12__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sortie_12__BYP EQU CYREG_PRT15_BYP
Sortie_12__CTL EQU CYREG_PRT15_CTL
Sortie_12__DM0 EQU CYREG_PRT15_DM0
Sortie_12__DM1 EQU CYREG_PRT15_DM1
Sortie_12__DM2 EQU CYREG_PRT15_DM2
Sortie_12__DR EQU CYREG_PRT15_DR
Sortie_12__INP_DIS EQU CYREG_PRT15_INP_DIS
Sortie_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sortie_12__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sortie_12__LCD_EN EQU CYREG_PRT15_LCD_EN
Sortie_12__MASK EQU 0x10
Sortie_12__PORT EQU 15
Sortie_12__PRT EQU CYREG_PRT15_PRT
Sortie_12__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sortie_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sortie_12__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sortie_12__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sortie_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sortie_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sortie_12__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sortie_12__PS EQU CYREG_PRT15_PS
Sortie_12__SHIFT EQU 4
Sortie_12__SLW EQU CYREG_PRT15_SLW

; Sortie_13
Sortie_13__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Sortie_13__0__MASK EQU 0x20
Sortie_13__0__PC EQU CYREG_IO_PC_PRT15_PC5
Sortie_13__0__PORT EQU 15
Sortie_13__0__SHIFT EQU 5
Sortie_13__AG EQU CYREG_PRT15_AG
Sortie_13__AMUX EQU CYREG_PRT15_AMUX
Sortie_13__BIE EQU CYREG_PRT15_BIE
Sortie_13__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sortie_13__BYP EQU CYREG_PRT15_BYP
Sortie_13__CTL EQU CYREG_PRT15_CTL
Sortie_13__DM0 EQU CYREG_PRT15_DM0
Sortie_13__DM1 EQU CYREG_PRT15_DM1
Sortie_13__DM2 EQU CYREG_PRT15_DM2
Sortie_13__DR EQU CYREG_PRT15_DR
Sortie_13__INP_DIS EQU CYREG_PRT15_INP_DIS
Sortie_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sortie_13__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sortie_13__LCD_EN EQU CYREG_PRT15_LCD_EN
Sortie_13__MASK EQU 0x20
Sortie_13__PORT EQU 15
Sortie_13__PRT EQU CYREG_PRT15_PRT
Sortie_13__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sortie_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sortie_13__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sortie_13__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sortie_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sortie_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sortie_13__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sortie_13__PS EQU CYREG_PRT15_PS
Sortie_13__SHIFT EQU 5
Sortie_13__SLW EQU CYREG_PRT15_SLW

; Sortie_14
Sortie_14__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Sortie_14__0__MASK EQU 0x01
Sortie_14__0__PC EQU CYREG_PRT0_PC0
Sortie_14__0__PORT EQU 0
Sortie_14__0__SHIFT EQU 0
Sortie_14__AG EQU CYREG_PRT0_AG
Sortie_14__AMUX EQU CYREG_PRT0_AMUX
Sortie_14__BIE EQU CYREG_PRT0_BIE
Sortie_14__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sortie_14__BYP EQU CYREG_PRT0_BYP
Sortie_14__CTL EQU CYREG_PRT0_CTL
Sortie_14__DM0 EQU CYREG_PRT0_DM0
Sortie_14__DM1 EQU CYREG_PRT0_DM1
Sortie_14__DM2 EQU CYREG_PRT0_DM2
Sortie_14__DR EQU CYREG_PRT0_DR
Sortie_14__INP_DIS EQU CYREG_PRT0_INP_DIS
Sortie_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sortie_14__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sortie_14__LCD_EN EQU CYREG_PRT0_LCD_EN
Sortie_14__MASK EQU 0x01
Sortie_14__PORT EQU 0
Sortie_14__PRT EQU CYREG_PRT0_PRT
Sortie_14__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sortie_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sortie_14__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sortie_14__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sortie_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sortie_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sortie_14__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sortie_14__PS EQU CYREG_PRT0_PS
Sortie_14__SHIFT EQU 0
Sortie_14__SLW EQU CYREG_PRT0_SLW

; Sortie_15
Sortie_15__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Sortie_15__0__MASK EQU 0x02
Sortie_15__0__PC EQU CYREG_PRT0_PC1
Sortie_15__0__PORT EQU 0
Sortie_15__0__SHIFT EQU 1
Sortie_15__AG EQU CYREG_PRT0_AG
Sortie_15__AMUX EQU CYREG_PRT0_AMUX
Sortie_15__BIE EQU CYREG_PRT0_BIE
Sortie_15__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sortie_15__BYP EQU CYREG_PRT0_BYP
Sortie_15__CTL EQU CYREG_PRT0_CTL
Sortie_15__DM0 EQU CYREG_PRT0_DM0
Sortie_15__DM1 EQU CYREG_PRT0_DM1
Sortie_15__DM2 EQU CYREG_PRT0_DM2
Sortie_15__DR EQU CYREG_PRT0_DR
Sortie_15__INP_DIS EQU CYREG_PRT0_INP_DIS
Sortie_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sortie_15__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sortie_15__LCD_EN EQU CYREG_PRT0_LCD_EN
Sortie_15__MASK EQU 0x02
Sortie_15__PORT EQU 0
Sortie_15__PRT EQU CYREG_PRT0_PRT
Sortie_15__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sortie_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sortie_15__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sortie_15__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sortie_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sortie_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sortie_15__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sortie_15__PS EQU CYREG_PRT0_PS
Sortie_15__SHIFT EQU 1
Sortie_15__SLW EQU CYREG_PRT0_SLW

; Sortie_16
Sortie_16__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Sortie_16__0__MASK EQU 0x04
Sortie_16__0__PC EQU CYREG_PRT0_PC2
Sortie_16__0__PORT EQU 0
Sortie_16__0__SHIFT EQU 2
Sortie_16__AG EQU CYREG_PRT0_AG
Sortie_16__AMUX EQU CYREG_PRT0_AMUX
Sortie_16__BIE EQU CYREG_PRT0_BIE
Sortie_16__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sortie_16__BYP EQU CYREG_PRT0_BYP
Sortie_16__CTL EQU CYREG_PRT0_CTL
Sortie_16__DM0 EQU CYREG_PRT0_DM0
Sortie_16__DM1 EQU CYREG_PRT0_DM1
Sortie_16__DM2 EQU CYREG_PRT0_DM2
Sortie_16__DR EQU CYREG_PRT0_DR
Sortie_16__INP_DIS EQU CYREG_PRT0_INP_DIS
Sortie_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sortie_16__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sortie_16__LCD_EN EQU CYREG_PRT0_LCD_EN
Sortie_16__MASK EQU 0x04
Sortie_16__PORT EQU 0
Sortie_16__PRT EQU CYREG_PRT0_PRT
Sortie_16__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sortie_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sortie_16__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sortie_16__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sortie_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sortie_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sortie_16__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sortie_16__PS EQU CYREG_PRT0_PS
Sortie_16__SHIFT EQU 2
Sortie_16__SLW EQU CYREG_PRT0_SLW

; Buffer_out
Buffer_out__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Buffer_out__0__MASK EQU 0x80
Buffer_out__0__PC EQU CYREG_PRT1_PC7
Buffer_out__0__PORT EQU 1
Buffer_out__0__SHIFT EQU 7
Buffer_out__AG EQU CYREG_PRT1_AG
Buffer_out__AMUX EQU CYREG_PRT1_AMUX
Buffer_out__BIE EQU CYREG_PRT1_BIE
Buffer_out__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Buffer_out__BYP EQU CYREG_PRT1_BYP
Buffer_out__CTL EQU CYREG_PRT1_CTL
Buffer_out__DM0 EQU CYREG_PRT1_DM0
Buffer_out__DM1 EQU CYREG_PRT1_DM1
Buffer_out__DM2 EQU CYREG_PRT1_DM2
Buffer_out__DR EQU CYREG_PRT1_DR
Buffer_out__INP_DIS EQU CYREG_PRT1_INP_DIS
Buffer_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Buffer_out__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Buffer_out__LCD_EN EQU CYREG_PRT1_LCD_EN
Buffer_out__MASK EQU 0x80
Buffer_out__PORT EQU 1
Buffer_out__PRT EQU CYREG_PRT1_PRT
Buffer_out__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Buffer_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Buffer_out__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Buffer_out__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Buffer_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Buffer_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Buffer_out__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Buffer_out__PS EQU CYREG_PRT1_PS
Buffer_out__SHIFT EQU 7
Buffer_out__SLW EQU CYREG_PRT1_SLW

; WaveDAC8_1
WaveDAC8_1_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
WaveDAC8_1_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
WaveDAC8_1_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
WaveDAC8_1_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC8_1_DacClk__INDEX EQU 0x03
WaveDAC8_1_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC8_1_DacClk__PM_ACT_MSK EQU 0x08
WaveDAC8_1_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC8_1_DacClk__PM_STBY_MSK EQU 0x08
WaveDAC8_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
WaveDAC8_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
WaveDAC8_1_VDAC8_viDAC8__D EQU CYREG_DAC2_D
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
WaveDAC8_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
WaveDAC8_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
WaveDAC8_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
WaveDAC8_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
WaveDAC8_1_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
WaveDAC8_1_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST
WaveDAC8_1_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave1_DMA__DRQ_NUMBER EQU 0
WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveDAC8_1_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave2_DMA__DRQ_NUMBER EQU 1
WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL EQU 0

; WaveDAC8_2
WaveDAC8_2_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
WaveDAC8_2_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
WaveDAC8_2_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
WaveDAC8_2_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC8_2_DacClk__INDEX EQU 0x00
WaveDAC8_2_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC8_2_DacClk__PM_ACT_MSK EQU 0x01
WaveDAC8_2_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC8_2_DacClk__PM_STBY_MSK EQU 0x01
WaveDAC8_2_VDAC8_viDAC8__CR0 EQU CYREG_DAC1_CR0
WaveDAC8_2_VDAC8_viDAC8__CR1 EQU CYREG_DAC1_CR1
WaveDAC8_2_VDAC8_viDAC8__D EQU CYREG_DAC1_D
WaveDAC8_2_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_2_VDAC8_viDAC8__PM_ACT_MSK EQU 0x02
WaveDAC8_2_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_2_VDAC8_viDAC8__PM_STBY_MSK EQU 0x02
WaveDAC8_2_VDAC8_viDAC8__STROBE EQU CYREG_DAC1_STROBE
WaveDAC8_2_VDAC8_viDAC8__SW0 EQU CYREG_DAC1_SW0
WaveDAC8_2_VDAC8_viDAC8__SW2 EQU CYREG_DAC1_SW2
WaveDAC8_2_VDAC8_viDAC8__SW3 EQU CYREG_DAC1_SW3
WaveDAC8_2_VDAC8_viDAC8__SW4 EQU CYREG_DAC1_SW4
WaveDAC8_2_VDAC8_viDAC8__TR EQU CYREG_DAC1_TR
WaveDAC8_2_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
WaveDAC8_2_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
WaveDAC8_2_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
WaveDAC8_2_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
WaveDAC8_2_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
WaveDAC8_2_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
WaveDAC8_2_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
WaveDAC8_2_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
WaveDAC8_2_VDAC8_viDAC8__TST EQU CYREG_DAC1_TST
WaveDAC8_2_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_2_Wave1_DMA__DRQ_NUMBER EQU 2
WaveDAC8_2_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_2_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_2_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_2_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_2_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_2_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_2_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_2_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveDAC8_2_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_2_Wave2_DMA__DRQ_NUMBER EQU 3
WaveDAC8_2_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_2_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_2_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_2_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_2_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_2_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_2_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_2_Wave2_DMA__TERMOUT1_SEL EQU 0

; WaveDAC8_3
WaveDAC8_3_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
WaveDAC8_3_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
WaveDAC8_3_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
WaveDAC8_3_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC8_3_DacClk__INDEX EQU 0x01
WaveDAC8_3_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC8_3_DacClk__PM_ACT_MSK EQU 0x02
WaveDAC8_3_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC8_3_DacClk__PM_STBY_MSK EQU 0x02
WaveDAC8_3_VDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
WaveDAC8_3_VDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
WaveDAC8_3_VDAC8_viDAC8__D EQU CYREG_DAC0_D
WaveDAC8_3_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_3_VDAC8_viDAC8__PM_ACT_MSK EQU 0x01
WaveDAC8_3_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_3_VDAC8_viDAC8__PM_STBY_MSK EQU 0x01
WaveDAC8_3_VDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
WaveDAC8_3_VDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
WaveDAC8_3_VDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
WaveDAC8_3_VDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
WaveDAC8_3_VDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
WaveDAC8_3_VDAC8_viDAC8__TR EQU CYREG_DAC0_TR
WaveDAC8_3_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
WaveDAC8_3_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
WaveDAC8_3_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
WaveDAC8_3_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
WaveDAC8_3_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
WaveDAC8_3_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
WaveDAC8_3_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
WaveDAC8_3_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
WaveDAC8_3_VDAC8_viDAC8__TST EQU CYREG_DAC0_TST
WaveDAC8_3_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
WaveDAC8_3_Wave1_DMA__DRQ_NUMBER EQU 4
WaveDAC8_3_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_3_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_3_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_3_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_3_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_3_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_3_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_3_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveDAC8_3_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
WaveDAC8_3_Wave2_DMA__DRQ_NUMBER EQU 5
WaveDAC8_3_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_3_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_3_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_3_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_3_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_3_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_3_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_3_Wave2_DMA__TERMOUT1_SEL EQU 0

; WaveDAC8_4
WaveDAC8_4_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
WaveDAC8_4_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
WaveDAC8_4_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
WaveDAC8_4_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC8_4_DacClk__INDEX EQU 0x02
WaveDAC8_4_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC8_4_DacClk__PM_ACT_MSK EQU 0x04
WaveDAC8_4_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC8_4_DacClk__PM_STBY_MSK EQU 0x04
WaveDAC8_4_VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
WaveDAC8_4_VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
WaveDAC8_4_VDAC8_viDAC8__D EQU CYREG_DAC3_D
WaveDAC8_4_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_4_VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
WaveDAC8_4_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_4_VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
WaveDAC8_4_VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
WaveDAC8_4_VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
WaveDAC8_4_VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
WaveDAC8_4_VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
WaveDAC8_4_VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
WaveDAC8_4_VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
WaveDAC8_4_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
WaveDAC8_4_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
WaveDAC8_4_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
WaveDAC8_4_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
WaveDAC8_4_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
WaveDAC8_4_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
WaveDAC8_4_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
WaveDAC8_4_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
WaveDAC8_4_VDAC8_viDAC8__TST EQU CYREG_DAC3_TST
WaveDAC8_4_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
WaveDAC8_4_Wave1_DMA__DRQ_NUMBER EQU 6
WaveDAC8_4_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_4_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_4_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_4_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_4_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_4_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_4_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_4_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveDAC8_4_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
WaveDAC8_4_Wave2_DMA__DRQ_NUMBER EQU 7
WaveDAC8_4_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_4_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_4_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_4_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_4_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_4_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_4_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_4_Wave2_DMA__TERMOUT1_SEL EQU 0

; Clk_Tension
Clk_Tension__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clk_Tension__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clk_Tension__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clk_Tension__CFG2_SRC_SEL_MASK EQU 0x07
Clk_Tension__INDEX EQU 0x04
Clk_Tension__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_Tension__PM_ACT_MSK EQU 0x10
Clk_Tension__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_Tension__PM_STBY_MSK EQU 0x10

; LED_Tension
LED_Tension__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED_Tension__0__MASK EQU 0x02
LED_Tension__0__PC EQU CYREG_PRT2_PC1
LED_Tension__0__PORT EQU 2
LED_Tension__0__SHIFT EQU 1
LED_Tension__AG EQU CYREG_PRT2_AG
LED_Tension__AMUX EQU CYREG_PRT2_AMUX
LED_Tension__BIE EQU CYREG_PRT2_BIE
LED_Tension__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Tension__BYP EQU CYREG_PRT2_BYP
LED_Tension__CTL EQU CYREG_PRT2_CTL
LED_Tension__DM0 EQU CYREG_PRT2_DM0
LED_Tension__DM1 EQU CYREG_PRT2_DM1
LED_Tension__DM2 EQU CYREG_PRT2_DM2
LED_Tension__DR EQU CYREG_PRT2_DR
LED_Tension__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Tension__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_Tension__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Tension__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Tension__MASK EQU 0x02
LED_Tension__PORT EQU 2
LED_Tension__PRT EQU CYREG_PRT2_PRT
LED_Tension__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Tension__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Tension__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Tension__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Tension__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Tension__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Tension__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Tension__PS EQU CYREG_PRT2_PS
LED_Tension__SHIFT EQU 1
LED_Tension__SLW EQU CYREG_PRT2_SLW

; isr_button_0
isr_button_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_button_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_button_0__INTC_MASK EQU 0x01
isr_button_0__INTC_NUMBER EQU 0
isr_button_0__INTC_PRIOR_NUM EQU 7
isr_button_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_button_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_button_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_button_1
isr_button_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_button_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_button_1__INTC_MASK EQU 0x02
isr_button_1__INTC_NUMBER EQU 1
isr_button_1__INTC_PRIOR_NUM EQU 7
isr_button_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_button_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_button_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_button_2
isr_button_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_button_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_button_2__INTC_MASK EQU 0x04
isr_button_2__INTC_NUMBER EQU 2
isr_button_2__INTC_PRIOR_NUM EQU 7
isr_button_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_button_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_button_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x0F
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x000000FF
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
