/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  reg [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [3:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [22:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [11:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [11:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [9:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [24:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = celloutsig_0_7z ? _00_ : celloutsig_0_15z[4];
  assign celloutsig_0_28z = _01_ ? celloutsig_0_20z : celloutsig_0_12z;
  assign celloutsig_0_32z = celloutsig_0_31z[3] ? celloutsig_0_5z : celloutsig_0_25z;
  assign celloutsig_1_5z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_4z;
  assign celloutsig_0_11z = _00_ ? celloutsig_0_4z : celloutsig_0_0z[3];
  assign celloutsig_0_17z = in_data[39] ? celloutsig_0_3z : celloutsig_0_5z;
  assign celloutsig_0_14z = celloutsig_0_10z ? celloutsig_0_10z : celloutsig_0_4z;
  reg [3:0] _10_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _10_ <= 4'h0;
    else _10_ <= { celloutsig_0_2z[5:4], celloutsig_0_5z, celloutsig_0_4z };
  assign { _02_[3], _00_, _01_, _02_[0] } = _10_;
  assign celloutsig_1_1z = { in_data[136:114], celloutsig_1_0z, celloutsig_1_0z } & in_data[149:125];
  assign celloutsig_1_16z = { in_data[145], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_3z } & { celloutsig_1_14z[3:2], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_13z = celloutsig_0_2z[7:3] & celloutsig_0_2z[5:1];
  assign celloutsig_0_23z = { celloutsig_0_6z[1], celloutsig_0_7z, celloutsig_0_5z } & celloutsig_0_13z[3:1];
  assign celloutsig_0_2z = { in_data[25:21], celloutsig_0_0z, celloutsig_0_1z } & in_data[46:35];
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z } > in_data[190:187];
  assign celloutsig_1_19z = { in_data[163:160], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_3z } > { in_data[152], celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_2z[3:1], celloutsig_0_3z, celloutsig_0_1z } > { _02_[3], _00_, _01_, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_20z = celloutsig_0_2z[8:6] > { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_4z = in_data[165:159] <= { in_data[157:152], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z[11:3], celloutsig_1_7z, celloutsig_1_3z } <= { celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_2z } <= { celloutsig_1_6z[1], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_5z = { in_data[41:40], celloutsig_0_3z } <= celloutsig_0_0z[3:1];
  assign celloutsig_0_22z = celloutsig_0_21z[22:6] <= in_data[31:15];
  assign celloutsig_0_26z = { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_14z } >> { celloutsig_0_7z, _02_[3], _00_, _01_, _02_[0], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_14z, _02_[3], _00_, _01_, _02_[0] };
  assign celloutsig_0_31z = { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_13z } >> { celloutsig_0_18z[3:1], celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_33z = { celloutsig_0_26z[10:1], celloutsig_0_32z, celloutsig_0_7z } >> { celloutsig_0_0z[4:1], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_1_2z = celloutsig_1_1z[14:5] >> in_data[105:96];
  assign celloutsig_1_6z = celloutsig_1_1z[16:5] >> { in_data[157:147], celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[69:65], celloutsig_0_3z } >> celloutsig_0_0z;
  assign celloutsig_0_15z = { _02_[3], _00_, _01_, _02_[0], celloutsig_0_2z, celloutsig_0_3z } >> { in_data[91:85], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_0z = ~((in_data[173] & in_data[119]) | in_data[182]);
  assign celloutsig_1_7z = ~((celloutsig_1_4z & celloutsig_1_5z) | celloutsig_1_2z[8]);
  assign celloutsig_1_9z = ~((celloutsig_1_0z & celloutsig_1_1z[7]) | celloutsig_1_6z[2]);
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_1z[17]) | celloutsig_1_2z[7]);
  assign celloutsig_0_12z = ~((celloutsig_0_11z & celloutsig_0_11z) | celloutsig_0_10z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[5] & in_data[24]) | celloutsig_0_0z[3]);
  assign celloutsig_0_16z = ~((celloutsig_0_11z & celloutsig_0_2z[8]) | celloutsig_0_5z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[95:90];
  always_latch
    if (!clkin_data[128]) celloutsig_1_14z = 10'h000;
    else if (!clkin_data[32]) celloutsig_1_14z = { in_data[178:170], celloutsig_1_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_18z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_18z = { celloutsig_0_0z[3:1], celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_21z = 23'h000000;
    else if (!clkin_data[0]) celloutsig_0_21z = { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_3z = ~((in_data[58] & celloutsig_0_0z[3]) | (in_data[30] & celloutsig_0_1z));
  assign celloutsig_0_34z = ~((celloutsig_0_16z & celloutsig_0_27z) | (celloutsig_0_12z & celloutsig_0_28z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z[22] & in_data[112]) | (celloutsig_1_2z[5] & celloutsig_1_2z[3]));
  assign celloutsig_0_4z = ~((in_data[44] & celloutsig_0_1z) | (in_data[57] & in_data[73]));
  assign celloutsig_1_12z = ~((celloutsig_1_1z[5] & celloutsig_1_1z[21]) | (celloutsig_1_11z & celloutsig_1_1z[17]));
  assign celloutsig_1_18z = ~((celloutsig_1_8z & celloutsig_1_2z[9]) | (celloutsig_1_7z & celloutsig_1_0z));
  assign celloutsig_0_7z = ~((in_data[44] & celloutsig_0_6z[4]) | (celloutsig_0_5z & celloutsig_0_1z));
  assign celloutsig_0_25z = ~((celloutsig_0_0z[1] & celloutsig_0_18z[2]) | (celloutsig_0_3z & celloutsig_0_6z[2]));
  assign _02_[2:1] = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
