Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Oct 12 18:24:34 2024
| Host         : AjaThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.664        0.000                      0                  955        0.198        0.000                      0                  955        4.500        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.664        0.000                      0                  955        0.198        0.000                      0                  955        4.500        0.000                       0                   350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_reg/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 2.415ns (25.804%)  route 6.944ns (74.195%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.616     5.124    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          1.195     6.775    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_0[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  slc3/cpu/cpu_control/data_q[15]_i_3__0/O
                         net (fo=82, routed)          0.706     7.604    slc3/cpu/ir_reg/d_out_carry__2_i_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.728 r  slc3/cpu/ir_reg/d_out_carry_i_13/O
                         net (fo=16, routed)          1.167     8.895    slc3/cpu/register_unit/reg0/d_out_carry__2_2
    SLICE_X13Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  slc3/cpu/register_unit/reg0/d_out_carry_i_3/O
                         net (fo=5, routed)           0.855     9.873    slc3/cpu/register_unit/reg0/sr1_out[1]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.997 r  slc3/cpu/register_unit/reg0/d_out_carry_i_7/O
                         net (fo=1, routed)           0.000     9.997    slc3/cpu/aluer/adder/S[1]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  slc3/cpu/aluer/adder/d_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    slc3/cpu/aluer/adder/d_out_carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.786 f  slc3/cpu/aluer/adder/d_out_carry__0/O[2]
                         net (fo=1, routed)           0.686    11.472    slc3/cpu/cpu_control/adder_out[6]
    SLICE_X8Y87          LUT6 (Prop_lut6_I4_O)        0.302    11.774 r  slc3/cpu/cpu_control/data_q[6]_i_3/O
                         net (fo=1, routed)           0.497    12.271    slc3/cpu/cpu_control/data_q[6]_i_3_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.395 f  slc3/cpu/cpu_control/data_q[6]_i_1__0/O
                         net (fo=13, routed)          1.169    13.565    slc3/cpu/cpu_control/data_q_reg[15][6]
    SLICE_X7Y85          LUT4 (Prop_lut4_I0_O)        0.124    13.689 f  slc3/cpu/cpu_control/data_q[1]_i_4/O
                         net (fo=2, routed)           0.670    14.359    slc3/cpu/nzp_reg/data_q_reg[1]_3
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124    14.483 r  slc3/cpu/nzp_reg/data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.483    slc3/cpu/nzp_reg/data_q[1]_i_1_n_0
    SLICE_X6Y85          FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.502    14.831    slc3/cpu/nzp_reg/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[1]/C
                         clock pessimism              0.270    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)        0.081    15.146    slc3/cpu/nzp_reg/data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 2.415ns (25.956%)  route 6.889ns (74.044%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.616     5.124    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          1.195     6.775    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_0[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  slc3/cpu/cpu_control/data_q[15]_i_3__0/O
                         net (fo=82, routed)          0.706     7.604    slc3/cpu/ir_reg/d_out_carry__2_i_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.728 r  slc3/cpu/ir_reg/d_out_carry_i_13/O
                         net (fo=16, routed)          1.167     8.895    slc3/cpu/register_unit/reg0/d_out_carry__2_2
    SLICE_X13Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  slc3/cpu/register_unit/reg0/d_out_carry_i_3/O
                         net (fo=5, routed)           0.855     9.873    slc3/cpu/register_unit/reg0/sr1_out[1]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.997 r  slc3/cpu/register_unit/reg0/d_out_carry_i_7/O
                         net (fo=1, routed)           0.000     9.997    slc3/cpu/aluer/adder/S[1]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  slc3/cpu/aluer/adder/d_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    slc3/cpu/aluer/adder/d_out_carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.786 r  slc3/cpu/aluer/adder/d_out_carry__0/O[2]
                         net (fo=1, routed)           0.686    11.472    slc3/cpu/cpu_control/adder_out[6]
    SLICE_X8Y87          LUT6 (Prop_lut6_I4_O)        0.302    11.774 f  slc3/cpu/cpu_control/data_q[6]_i_3/O
                         net (fo=1, routed)           0.497    12.271    slc3/cpu/cpu_control/data_q[6]_i_3_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.395 r  slc3/cpu/cpu_control/data_q[6]_i_1__0/O
                         net (fo=13, routed)          1.169    13.565    slc3/cpu/cpu_control/data_q_reg[15][6]
    SLICE_X7Y85          LUT4 (Prop_lut4_I0_O)        0.124    13.689 r  slc3/cpu/cpu_control/data_q[1]_i_4/O
                         net (fo=2, routed)           0.615    14.304    slc3/cpu/nzp_reg/data_q_reg[1]_3
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    14.428 r  slc3/cpu/nzp_reg/data_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.428    slc3/cpu/nzp_reg/data_q[0]_i_1_n_0
    SLICE_X6Y85          FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.502    14.831    slc3/cpu/nzp_reg/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[0]/C
                         clock pessimism              0.270    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)        0.077    15.142    slc3/cpu/nzp_reg/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -14.428    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_unit/reg5/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.597ns (29.472%)  route 6.215ns (70.528%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.616     5.124    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          1.195     6.775    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_0[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  slc3/cpu/cpu_control/data_q[15]_i_3__0/O
                         net (fo=82, routed)          0.706     7.604    slc3/cpu/ir_reg/d_out_carry__2_i_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.728 r  slc3/cpu/ir_reg/d_out_carry_i_13/O
                         net (fo=16, routed)          1.167     8.895    slc3/cpu/register_unit/reg0/d_out_carry__2_2
    SLICE_X13Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  slc3/cpu/register_unit/reg0/d_out_carry_i_3/O
                         net (fo=5, routed)           0.855     9.873    slc3/cpu/register_unit/reg0/sr1_out[1]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.997 r  slc3/cpu/register_unit/reg0/d_out_carry_i_7/O
                         net (fo=1, routed)           0.000     9.997    slc3/cpu/aluer/adder/S[1]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  slc3/cpu/aluer/adder/d_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    slc3/cpu/aluer/adder/d_out_carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  slc3/cpu/aluer/adder/d_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.661    slc3/cpu/aluer/adder/d_out_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  slc3/cpu/aluer/adder/d_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.775    slc3/cpu/aluer/adder/d_out_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 r  slc3/cpu/aluer/adder/d_out_carry__2/O[3]
                         net (fo=1, routed)           0.544    11.632    slc3/cpu/cpu_control/adder_out[15]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.306    11.938 r  slc3/cpu/cpu_control/data_q[15]_i_10/O
                         net (fo=1, routed)           0.161    12.099    slc3/cpu/cpu_control/data_q[15]_i_10_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.223 f  slc3/cpu/cpu_control/data_q[15]_i_6/O
                         net (fo=1, routed)           0.501    12.724    slc3/cpu/cpu_control/data_q[15]_i_6_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.848 r  slc3/cpu/cpu_control/data_q[15]_i_2__1/O
                         net (fo=12, routed)          1.088    13.936    slc3/cpu/register_unit/reg5/D[15]
    SLICE_X7Y91          FDRE                                         r  slc3/cpu/register_unit/reg5/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.506    14.835    slc3/cpu/register_unit/reg5/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slc3/cpu/register_unit/reg5/data_q_reg[15]/C
                         clock pessimism              0.270    15.105    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.108    14.961    slc3/cpu/register_unit/reg5/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -13.936    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_unit/reg4/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 2.346ns (26.664%)  route 6.453ns (73.336%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.616     5.124    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          1.195     6.775    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_0[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  slc3/cpu/cpu_control/data_q[15]_i_3__0/O
                         net (fo=82, routed)          0.706     7.604    slc3/cpu/ir_reg/d_out_carry__2_i_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.728 r  slc3/cpu/ir_reg/d_out_carry_i_13/O
                         net (fo=16, routed)          1.233     8.961    slc3/cpu/register_unit/reg0/d_out_carry__2_2
    SLICE_X5Y88          LUT6 (Prop_lut6_I4_O)        0.124     9.085 r  slc3/cpu/register_unit/reg0/d_out_carry__0_i_1/O
                         net (fo=5, routed)           0.923    10.008    slc3/cpu/pc_reg/sr1_out[6]
    SLICE_X10Y88         LUT3 (Prop_lut3_I2_O)        0.150    10.158 r  slc3/cpu/pc_reg/marmux_out_carry__0_i_1/O
                         net (fo=1, routed)           0.193    10.352    slc3/cpu/addr_mux/mux1_out[6]
    SLICE_X11Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    10.961 r  slc3/cpu/addr_mux/marmux_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    slc3/cpu/addr_mux/marmux_out_carry__0_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  slc3/cpu/addr_mux/marmux_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.075    slc3/cpu/addr_mux/marmux_out_carry__1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.297 r  slc3/cpu/addr_mux/marmux_out_carry__2/O[0]
                         net (fo=2, routed)           0.421    11.717    slc3/cpu/cpu_control/data0[12]
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.299    12.016 r  slc3/cpu/cpu_control/data_q[12]_i_2/O
                         net (fo=1, routed)           0.518    12.535    slc3/cpu/cpu_control/data_q[12]_i_2_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.659 r  slc3/cpu/cpu_control/data_q[12]_i_1__0/O
                         net (fo=12, routed)          1.264    13.922    slc3/cpu/register_unit/reg4/D[12]
    SLICE_X7Y90          FDRE                                         r  slc3/cpu/register_unit/reg4/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.505    14.834    slc3/cpu/register_unit/reg4/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  slc3/cpu/register_unit/reg4/data_q_reg[12]/C
                         clock pessimism              0.270    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)       -0.105    14.963    slc3/cpu/register_unit/reg4/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 2.597ns (29.897%)  route 6.089ns (70.103%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.616     5.124    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          1.195     6.775    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_0[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  slc3/cpu/cpu_control/data_q[15]_i_3__0/O
                         net (fo=82, routed)          0.706     7.604    slc3/cpu/ir_reg/d_out_carry__2_i_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.728 r  slc3/cpu/ir_reg/d_out_carry_i_13/O
                         net (fo=16, routed)          1.167     8.895    slc3/cpu/register_unit/reg0/d_out_carry__2_2
    SLICE_X13Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  slc3/cpu/register_unit/reg0/d_out_carry_i_3/O
                         net (fo=5, routed)           0.855     9.873    slc3/cpu/register_unit/reg0/sr1_out[1]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.997 r  slc3/cpu/register_unit/reg0/d_out_carry_i_7/O
                         net (fo=1, routed)           0.000     9.997    slc3/cpu/aluer/adder/S[1]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  slc3/cpu/aluer/adder/d_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    slc3/cpu/aluer/adder/d_out_carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  slc3/cpu/aluer/adder/d_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.661    slc3/cpu/aluer/adder/d_out_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  slc3/cpu/aluer/adder/d_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.775    slc3/cpu/aluer/adder/d_out_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 r  slc3/cpu/aluer/adder/d_out_carry__2/O[3]
                         net (fo=1, routed)           0.544    11.632    slc3/cpu/cpu_control/adder_out[15]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.306    11.938 r  slc3/cpu/cpu_control/data_q[15]_i_10/O
                         net (fo=1, routed)           0.161    12.099    slc3/cpu/cpu_control/data_q[15]_i_10_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.223 f  slc3/cpu/cpu_control/data_q[15]_i_6/O
                         net (fo=1, routed)           0.501    12.724    slc3/cpu/cpu_control/data_q[15]_i_6_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.848 r  slc3/cpu/cpu_control/data_q[15]_i_2__1/O
                         net (fo=12, routed)          0.962    13.810    slc3/cpu/mar_reg/D[15]
    SLICE_X9Y83          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.433    14.762    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[15]/C
                         clock pessimism              0.257    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)       -0.071    14.912    slc3/cpu/mar_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -13.810    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_unit/reg2/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 2.597ns (29.679%)  route 6.153ns (70.321%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.616     5.124    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          1.195     6.775    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_0[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  slc3/cpu/cpu_control/data_q[15]_i_3__0/O
                         net (fo=82, routed)          0.706     7.604    slc3/cpu/ir_reg/d_out_carry__2_i_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.728 r  slc3/cpu/ir_reg/d_out_carry_i_13/O
                         net (fo=16, routed)          1.167     8.895    slc3/cpu/register_unit/reg0/d_out_carry__2_2
    SLICE_X13Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  slc3/cpu/register_unit/reg0/d_out_carry_i_3/O
                         net (fo=5, routed)           0.855     9.873    slc3/cpu/register_unit/reg0/sr1_out[1]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.997 r  slc3/cpu/register_unit/reg0/d_out_carry_i_7/O
                         net (fo=1, routed)           0.000     9.997    slc3/cpu/aluer/adder/S[1]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  slc3/cpu/aluer/adder/d_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    slc3/cpu/aluer/adder/d_out_carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  slc3/cpu/aluer/adder/d_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.661    slc3/cpu/aluer/adder/d_out_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  slc3/cpu/aluer/adder/d_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.775    slc3/cpu/aluer/adder/d_out_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 r  slc3/cpu/aluer/adder/d_out_carry__2/O[3]
                         net (fo=1, routed)           0.544    11.632    slc3/cpu/cpu_control/adder_out[15]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.306    11.938 r  slc3/cpu/cpu_control/data_q[15]_i_10/O
                         net (fo=1, routed)           0.161    12.099    slc3/cpu/cpu_control/data_q[15]_i_10_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.223 f  slc3/cpu/cpu_control/data_q[15]_i_6/O
                         net (fo=1, routed)           0.501    12.724    slc3/cpu/cpu_control/data_q[15]_i_6_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.848 r  slc3/cpu/cpu_control/data_q[15]_i_2__1/O
                         net (fo=12, routed)          1.026    13.874    slc3/cpu/register_unit/reg2/D[15]
    SLICE_X5Y92          FDRE                                         r  slc3/cpu/register_unit/reg2/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.506    14.835    slc3/cpu/register_unit/reg2/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slc3/cpu/register_unit/reg2/data_q_reg[15]/C
                         clock pessimism              0.270    15.105    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)       -0.058    15.011    slc3/cpu/register_unit/reg2/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_unit/reg4/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 2.597ns (29.922%)  route 6.082ns (70.078%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.616     5.124    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          1.195     6.775    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_0[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  slc3/cpu/cpu_control/data_q[15]_i_3__0/O
                         net (fo=82, routed)          0.706     7.604    slc3/cpu/ir_reg/d_out_carry__2_i_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.728 r  slc3/cpu/ir_reg/d_out_carry_i_13/O
                         net (fo=16, routed)          1.167     8.895    slc3/cpu/register_unit/reg0/d_out_carry__2_2
    SLICE_X13Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  slc3/cpu/register_unit/reg0/d_out_carry_i_3/O
                         net (fo=5, routed)           0.855     9.873    slc3/cpu/register_unit/reg0/sr1_out[1]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.997 r  slc3/cpu/register_unit/reg0/d_out_carry_i_7/O
                         net (fo=1, routed)           0.000     9.997    slc3/cpu/aluer/adder/S[1]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  slc3/cpu/aluer/adder/d_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    slc3/cpu/aluer/adder/d_out_carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  slc3/cpu/aluer/adder/d_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.661    slc3/cpu/aluer/adder/d_out_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  slc3/cpu/aluer/adder/d_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.775    slc3/cpu/aluer/adder/d_out_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 r  slc3/cpu/aluer/adder/d_out_carry__2/O[3]
                         net (fo=1, routed)           0.544    11.632    slc3/cpu/cpu_control/adder_out[15]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.306    11.938 r  slc3/cpu/cpu_control/data_q[15]_i_10/O
                         net (fo=1, routed)           0.161    12.099    slc3/cpu/cpu_control/data_q[15]_i_10_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.223 f  slc3/cpu/cpu_control/data_q[15]_i_6/O
                         net (fo=1, routed)           0.501    12.724    slc3/cpu/cpu_control/data_q[15]_i_6_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.848 r  slc3/cpu/cpu_control/data_q[15]_i_2__1/O
                         net (fo=12, routed)          0.955    13.803    slc3/cpu/register_unit/reg4/D[15]
    SLICE_X7Y90          FDRE                                         r  slc3/cpu/register_unit/reg4/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.505    14.834    slc3/cpu/register_unit/reg4/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  slc3/cpu/register_unit/reg4/data_q_reg[15]/C
                         clock pessimism              0.270    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)       -0.105    14.963    slc3/cpu/register_unit/reg4/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_unit/reg1/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 2.348ns (27.048%)  route 6.333ns (72.952%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.616     5.124    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          1.195     6.775    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_0[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  slc3/cpu/cpu_control/data_q[15]_i_3__0/O
                         net (fo=82, routed)          0.706     7.604    slc3/cpu/ir_reg/d_out_carry__2_i_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.728 r  slc3/cpu/ir_reg/d_out_carry_i_13/O
                         net (fo=16, routed)          1.233     8.961    slc3/cpu/register_unit/reg0/d_out_carry__2_2
    SLICE_X5Y88          LUT6 (Prop_lut6_I4_O)        0.124     9.085 r  slc3/cpu/register_unit/reg0/d_out_carry__0_i_1/O
                         net (fo=5, routed)           0.923    10.008    slc3/cpu/pc_reg/sr1_out[6]
    SLICE_X10Y88         LUT3 (Prop_lut3_I2_O)        0.150    10.158 r  slc3/cpu/pc_reg/marmux_out_carry__0_i_1/O
                         net (fo=1, routed)           0.193    10.352    slc3/cpu/addr_mux/mux1_out[6]
    SLICE_X11Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    10.961 r  slc3/cpu/addr_mux/marmux_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    slc3/cpu/addr_mux/marmux_out_carry__0_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.295 r  slc3/cpu/addr_mux/marmux_out_carry__1/O[1]
                         net (fo=2, routed)           0.470    11.765    slc3/cpu/cpu_control/data0[9]
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.303    12.068 r  slc3/cpu/cpu_control/data_q[9]_i_2/O
                         net (fo=1, routed)           0.422    12.490    slc3/cpu/cpu_control/data_q[9]_i_2_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.614 r  slc3/cpu/cpu_control/data_q[9]_i_1__0/O
                         net (fo=13, routed)          1.191    13.805    slc3/cpu/register_unit/reg1/D[9]
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/register_unit/reg1/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.505    14.834    slc3/cpu/register_unit/reg1/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/register_unit/reg1/data_q_reg[9]/C
                         clock pessimism              0.270    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y89          FDRE (Setup_fdre_C_D)       -0.103    14.965    slc3/cpu/register_unit/reg1/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_unit/reg0/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 2.348ns (27.111%)  route 6.313ns (72.889%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.616     5.124    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          1.195     6.775    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_0[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  slc3/cpu/cpu_control/data_q[15]_i_3__0/O
                         net (fo=82, routed)          0.706     7.604    slc3/cpu/ir_reg/d_out_carry__2_i_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.728 r  slc3/cpu/ir_reg/d_out_carry_i_13/O
                         net (fo=16, routed)          1.233     8.961    slc3/cpu/register_unit/reg0/d_out_carry__2_2
    SLICE_X5Y88          LUT6 (Prop_lut6_I4_O)        0.124     9.085 r  slc3/cpu/register_unit/reg0/d_out_carry__0_i_1/O
                         net (fo=5, routed)           0.923    10.008    slc3/cpu/pc_reg/sr1_out[6]
    SLICE_X10Y88         LUT3 (Prop_lut3_I2_O)        0.150    10.158 r  slc3/cpu/pc_reg/marmux_out_carry__0_i_1/O
                         net (fo=1, routed)           0.193    10.352    slc3/cpu/addr_mux/mux1_out[6]
    SLICE_X11Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    10.961 r  slc3/cpu/addr_mux/marmux_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.961    slc3/cpu/addr_mux/marmux_out_carry__0_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.295 r  slc3/cpu/addr_mux/marmux_out_carry__1/O[1]
                         net (fo=2, routed)           0.470    11.765    slc3/cpu/cpu_control/data0[9]
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.303    12.068 r  slc3/cpu/cpu_control/data_q[9]_i_2/O
                         net (fo=1, routed)           0.422    12.490    slc3/cpu/cpu_control/data_q[9]_i_2_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.614 r  slc3/cpu/cpu_control/data_q[9]_i_1__0/O
                         net (fo=13, routed)          1.171    13.784    slc3/cpu/register_unit/reg0/D[9]
    SLICE_X7Y88          FDRE                                         r  slc3/cpu/register_unit/reg0/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.504    14.833    slc3/cpu/register_unit/reg0/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  slc3/cpu/register_unit/reg0/data_q_reg[9]/C
                         clock pessimism              0.270    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X7Y88          FDRE (Setup_fdre_C_D)       -0.108    14.959    slc3/cpu/register_unit/reg0/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 2.597ns (30.024%)  route 6.053ns (69.976%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.616     5.124    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=55, routed)          1.195     6.775    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_0[0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.124     6.899 r  slc3/cpu/cpu_control/data_q[15]_i_3__0/O
                         net (fo=82, routed)          0.706     7.604    slc3/cpu/ir_reg/d_out_carry__2_i_1
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.728 r  slc3/cpu/ir_reg/d_out_carry_i_13/O
                         net (fo=16, routed)          1.167     8.895    slc3/cpu/register_unit/reg0/d_out_carry__2_2
    SLICE_X13Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  slc3/cpu/register_unit/reg0/d_out_carry_i_3/O
                         net (fo=5, routed)           0.855     9.873    slc3/cpu/register_unit/reg0/sr1_out[1]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.997 r  slc3/cpu/register_unit/reg0/d_out_carry_i_7/O
                         net (fo=1, routed)           0.000     9.997    slc3/cpu/aluer/adder/S[1]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  slc3/cpu/aluer/adder/d_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    slc3/cpu/aluer/adder/d_out_carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  slc3/cpu/aluer/adder/d_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.661    slc3/cpu/aluer/adder/d_out_carry__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  slc3/cpu/aluer/adder/d_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.775    slc3/cpu/aluer/adder/d_out_carry__1_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 r  slc3/cpu/aluer/adder/d_out_carry__2/O[3]
                         net (fo=1, routed)           0.544    11.632    slc3/cpu/cpu_control/adder_out[15]
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.306    11.938 r  slc3/cpu/cpu_control/data_q[15]_i_10/O
                         net (fo=1, routed)           0.161    12.099    slc3/cpu/cpu_control/data_q[15]_i_10_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.223 f  slc3/cpu/cpu_control/data_q[15]_i_6/O
                         net (fo=1, routed)           0.501    12.724    slc3/cpu/cpu_control/data_q[15]_i_6_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.848 r  slc3/cpu/cpu_control/data_q[15]_i_2__1/O
                         net (fo=12, routed)          0.926    13.774    slc3/cpu/ir_reg/D[15]
    SLICE_X6Y86          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.502    14.831    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/C
                         clock pessimism              0.270    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X6Y86          FDRE (Setup_fdre_C_D)       -0.028    15.037    slc3/cpu/ir_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                  1.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 slc3/cpu/nzp_reg/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ben_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.899%)  route 0.123ns (37.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.587     1.455    slc3/cpu/nzp_reg/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.619 r  slc3/cpu/nzp_reg/data_q_reg[0]/Q
                         net (fo=2, routed)           0.123     1.743    slc3/cpu/nzp_reg/nzp_out[0]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.045     1.788 r  slc3/cpu/nzp_reg/data_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.788    slc3/cpu/ben_reg/data_q_reg[0]_1
    SLICE_X6Y84          FDRE                                         r  slc3/cpu/ben_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.855     1.969    slc3/cpu/ben_reg/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  slc3/cpu/ben_reg/data_q_reg[0]/C
                         clock pessimism             -0.500     1.469    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.120     1.589    slc3/cpu/ben_reg/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.585     1.453    button_sync[2]/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  button_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.148     1.601 r  button_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.675    button_sync[2]/ff2
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.098     1.773 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.773    button_sync[2]/q_i_1__1_n_0
    SLICE_X6Y82          FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.854     1.967    button_sync[2]/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.514     1.453    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.120     1.573    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.581     1.449    button_sync[1]/clk_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  button_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.128     1.577 r  button_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.646    button_sync[1]/ff2
    SLICE_X7Y78          LUT4 (Prop_lut4_I1_O)        0.099     1.745 r  button_sync[1]/q_i_1/O
                         net (fo=1, routed)           0.000     1.745    button_sync[1]/q_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.850     1.963    button_sync[1]/clk_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.514     1.449    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.091     1.540    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sw_sync[9]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.481%)  route 0.175ns (48.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.558     1.426    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X15Y82         FDRE                                         r  sw_sync[9]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  sw_sync[9]/q_reg/Q
                         net (fo=1, routed)           0.175     1.743    slc3/cpu/cpu_control/data_q_reg[9]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.788 r  slc3/cpu/cpu_control/data_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.788    slc3/cpu/mdr_reg/D[9]
    SLICE_X10Y83         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.826     1.940    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[9]/C
                         clock pessimism             -0.479     1.461    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.121     1.582    slc3/cpu/mdr_reg/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.712%)  route 0.376ns (64.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.558     1.426    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.590 r  slc3/cpu/mdr_reg/data_q_reg[2]/Q
                         net (fo=3, routed)           0.161     1.751    mem_subsystem/init_ram/Q[2]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.045     1.796 r  mem_subsystem/init_ram/sram0_i_26/O
                         net (fo=1, routed)           0.215     2.012    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.504    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.800    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.217%)  route 0.156ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.560     1.428    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/mdr_reg/data_q_reg[6]/Q
                         net (fo=3, routed)           0.156     1.749    slc3/io_bridge/hex_display_reg[15]_0[6]
    SLICE_X13Y84         FDRE                                         r  slc3/io_bridge/hex_display_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.827     1.941    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  slc3/io_bridge/hex_display_reg[6]/C
                         clock pessimism             -0.479     1.462    
    SLICE_X13Y84         FDRE (Hold_fdre_C_D)         0.072     1.534    slc3/io_bridge/hex_display_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.863%)  route 0.158ns (49.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.560     1.428    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/mdr_reg/data_q_reg[5]/Q
                         net (fo=3, routed)           0.158     1.751    slc3/io_bridge/hex_display_reg[15]_0[5]
    SLICE_X13Y84         FDRE                                         r  slc3/io_bridge/hex_display_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.827     1.941    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  slc3/io_bridge/hex_display_reg[5]/C
                         clock pessimism             -0.479     1.462    
    SLICE_X13Y84         FDRE (Hold_fdre_C_D)         0.070     1.532    slc3/io_bridge/hex_display_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.209ns (35.378%)  route 0.382ns (64.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.560     1.428    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/mdr_reg/data_q_reg[6]/Q
                         net (fo=3, routed)           0.222     1.814    mem_subsystem/init_ram/Q[6]
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.859 r  mem_subsystem/init_ram/sram0_i_22/O
                         net (fo=1, routed)           0.160     2.019    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.504    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.800    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (35.017%)  route 0.388ns (64.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.560     1.428    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/mdr_reg/data_q_reg[5]/Q
                         net (fo=3, routed)           0.224     1.817    mem_subsystem/init_ram/Q[5]
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.862 r  mem_subsystem/init_ram/sram0_i_23/O
                         net (fo=1, routed)           0.164     2.025    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.504    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.800    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.766%)  route 0.392ns (65.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.559     1.427    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.591 r  slc3/cpu/mdr_reg/data_q_reg[9]/Q
                         net (fo=3, routed)           0.286     1.877    mem_subsystem/init_ram/Q[9]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.922 r  mem_subsystem/init_ram/sram0_i_19/O
                         net (fo=1, routed)           0.107     2.029    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.504    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.800    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y75    button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y77    button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y77    button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y78    button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y78    button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y78    button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y75    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y75    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y78    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y78    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y78    button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y78    button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y75    button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y75    button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77    button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77    button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77    button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77    button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y78    button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y78    button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y78    button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y78    button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.522ns  (logic 4.058ns (30.014%)  route 9.463ns (69.986%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.606     5.114    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.918     9.487    slc3/io_bridge/hex_o/counter_reg[16]_4
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.124     9.611 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_5/O
                         net (fo=3, routed)           0.542    10.153    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.148    10.301 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.452    10.754    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.328    11.082 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.799    11.881    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.005 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.753    15.757    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    18.636 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.636    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.909ns  (logic 4.097ns (31.734%)  route 8.813ns (68.266%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.606     5.114    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.918     9.487    slc3/io_bridge/hex_o/counter_reg[16]_4
    SLICE_X9Y85          LUT3 (Prop_lut3_I1_O)        0.152     9.639 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.433    10.073    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_3_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.326    10.399 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.151    10.550    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124    10.674 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.958    11.632    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_3_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.756 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.353    15.109    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    18.023 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.023    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.763ns  (logic 3.868ns (32.879%)  route 7.896ns (67.121%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.606     5.114    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.478     8.048    slc3/io_bridge/hex_o/counter_reg[16]_4
    SLICE_X14Y83         LUT3 (Prop_lut3_I2_O)        0.124     8.172 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.797     8.968    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.124     9.092 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.667     9.759    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_5_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I5_O)        0.124     9.883 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.777    10.660    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_2_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.784 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.177    13.961    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    16.877 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.877    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.577ns  (logic 3.745ns (32.351%)  route 7.832ns (67.649%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.606     5.114    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.918     9.487    slc3/io_bridge/hex_o/counter_reg[16]_4
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.124     9.611 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_5/O
                         net (fo=3, routed)           0.842    10.453    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.577 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.162    10.739    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.863 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.911    13.774    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    16.691 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.691    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.217ns  (logic 4.116ns (36.696%)  route 7.101ns (63.304%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.606     5.114    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.478     8.048    slc3/io_bridge/hex_o/counter_reg[16]_4
    SLICE_X14Y83         LUT3 (Prop_lut3_I2_O)        0.124     8.172 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.797     8.968    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.150     9.118 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.671     9.789    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I5_O)        0.348    10.137 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.405    10.543    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.667 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.750    13.417    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    16.331 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.331    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.703ns  (logic 4.089ns (38.205%)  route 6.614ns (61.795%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.606     5.114    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.608     8.178    slc3/io_bridge/hex_o/counter_reg[16]_4
    SLICE_X15Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.302 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.590     8.892    slc3/io_bridge/hex_o/hex_grid_right_OBUF[0]
    SLICE_X13Y82         LUT5 (Prop_lut5_I0_O)        0.150     9.042 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.314     9.356    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I5_O)        0.326     9.682 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.162     9.844    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.968 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.940    12.908    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.817 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.817    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.543ns  (logic 3.479ns (33.004%)  route 7.063ns (66.996%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.606     5.114    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.880     8.450    slc3/io_bridge/hex_o/counter_reg[16]_4
    SLICE_X15Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.574 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.183    12.757    hex_grid_right_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         2.899    15.656 r  hex_grid_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.656    hex_grid_right[3]
    H5                                                                r  hex_grid_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.335ns  (logic 3.487ns (33.743%)  route 6.847ns (66.257%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.606     5.114    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.608     8.178    slc3/io_bridge/hex_o/counter_reg[16]_4
    SLICE_X15Y82         LUT3 (Prop_lut3_I1_O)        0.124     8.302 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           4.240    12.541    hex_grid_right_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         2.907    15.449 r  hex_grid_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.449    hex_grid_left[0]
    G6                                                                r  hex_grid_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.314ns  (logic 3.788ns (36.723%)  route 6.526ns (63.277%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.618     5.126    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.644 r  slc3/cpu/ir_reg/data_q_reg[15]/Q
                         net (fo=13, routed)          0.948     6.592    slc3/cpu/ir_reg/Q[15]
    SLICE_X8Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.716 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.676     7.392    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.516 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.090     8.606    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.124     8.730 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.812    12.542    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    15.440 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.440    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.300ns  (logic 3.480ns (33.790%)  route 6.820ns (66.210%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.606     5.114    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.830     8.400    slc3/io_bridge/hex_o/counter_reg[16]_4
    SLICE_X15Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.524 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.990    12.514    hex_grid_right_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    15.414 r  hex_grid_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.414    hex_grid_left[1]
    H6                                                                r  hex_grid_left[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.122%)  route 0.350ns (19.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.618 r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.350     1.968    lopt_6
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.213 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.213    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.388ns (78.164%)  route 0.388ns (21.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.388     1.983    lopt_5
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.230 r  led_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.230    led_o[8]
    C17                                                               r  led_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.412ns (79.009%)  route 0.375ns (20.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.587     1.455    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.619 r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.375     1.994    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.242 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.242    led_o[10]
    A17                                                               r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.411ns (78.745%)  route 0.381ns (21.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.618 r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.381     1.999    lopt_4
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.246 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.246    led_o[7]
    D17                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.411ns (77.918%)  route 0.400ns (22.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.587     1.455    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.619 r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.400     2.019    lopt_1
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.267 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.267    led_o[11]
    B17                                                               r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.373ns (74.069%)  route 0.481ns (25.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.481     2.076    lopt_3
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.309 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.309    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.387ns (69.871%)  route 0.598ns (30.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.618 r  slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.598     2.217    lopt_2
    F18                  OBUF (Prop_obuf_I_O)         1.223     3.440 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.440    led_o[5]
    F18                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.361ns (66.658%)  route 0.681ns (33.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.560     1.428    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  slc3/cpu/ir_reg/data_q_reg[0]/Q
                         net (fo=42, routed)          0.681     2.250    led_o_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.471 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.471    led_o[0]
    C13                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.385ns (68.326%)  route 0.642ns (31.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.587     1.455    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.619 r  slc3/cpu/ir_reg/data_q_reg[15]/Q
                         net (fo=13, routed)          0.642     2.262    led_o_OBUF[15]
    G17                  OBUF (Prop_obuf_I_O)         1.221     3.483 r  led_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.483    led_o[15]
    G17                                                               r  led_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.367ns (63.944%)  route 0.771ns (36.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.560     1.428    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  slc3/cpu/ir_reg/data_q_reg[3]/Q
                         net (fo=10, routed)          0.771     2.340    led_o_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.226     3.565 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.565    led_o[3]
    D15                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.715ns  (logic 1.316ns (27.919%)  route 3.399ns (72.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.399     4.715    button_sync[0]/reset_IBUF
    SLICE_X7Y77          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.493     4.822    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.493ns  (logic 1.322ns (29.412%)  route 3.172ns (70.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           3.172     4.493    button_sync[2]/run_i_IBUF
    SLICE_X8Y77          FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.426     4.755    button_sync[2]/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.325ns (30.011%)  route 3.091ns (69.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.091     4.416    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X13Y76         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.425     4.754    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.300ns  (logic 1.325ns (30.824%)  route 2.974ns (69.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           2.974     4.300    button_sync[1]/continue_i_IBUF
    SLICE_X8Y77          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.426     4.755    button_sync[1]/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.233ns  (logic 1.328ns (31.370%)  route 2.905ns (68.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.905     4.233    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X12Y76         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.425     4.754    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.137ns  (logic 1.327ns (32.074%)  route 2.810ns (67.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.810     4.137    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X15Y79         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.429     4.758    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.092ns  (logic 1.340ns (32.747%)  route 2.752ns (67.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           2.752     4.092    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X14Y86         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.435     4.764    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X14Y86         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.071ns  (logic 1.340ns (32.905%)  route 2.731ns (67.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           2.731     4.071    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X15Y89         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.438     4.767    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 1.350ns (33.187%)  route 2.718ns (66.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.718     4.069    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X12Y76         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.425     4.754    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.047ns  (logic 1.326ns (32.753%)  route 2.722ns (67.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           2.722     4.047    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X13Y76         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.425     4.754    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  sw_sync[6]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.420ns (30.181%)  route 0.972ns (69.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.972     1.392    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X15Y86         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.828     1.942    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X15Y86         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.413ns (29.552%)  route 0.985ns (70.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.985     1.398    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X14Y82         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.825     1.939    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  sw_sync[7]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.425ns (30.188%)  route 0.983ns (69.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.983     1.408    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X14Y82         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.825     1.939    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.410ns (28.203%)  route 1.043ns (71.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.043     1.452    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X15Y86         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.828     1.942    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X15Y86         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.424ns (28.980%)  route 1.040ns (71.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           1.040     1.465    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X15Y82         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.825     1.939    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X15Y82         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.422ns (28.804%)  route 1.043ns (71.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           1.043     1.465    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X14Y86         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.828     1.942    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X14Y86         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.415ns (26.399%)  route 1.158ns (73.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.158     1.573    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X14Y79         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.822     1.936    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.402ns (25.345%)  route 1.183ns (74.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.183     1.585    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X15Y79         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.822     1.936    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.591ns  (logic 0.417ns (26.204%)  route 1.174ns (73.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           1.174     1.591    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X14Y86         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.828     1.942    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X14Y86         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.427ns (26.254%)  route 1.199ns (73.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.199     1.626    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X12Y76         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.818     1.932    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  sw_sync[3]/ff_reg/C





