
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: D:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.2

Hostname: STARGATE-COMMAN

Implementation : synthesis

# Written on Sun Dec 10 13:15:32 2023

##### DESIGN INFO #######################################################

Top View:                "HandshakeSynchronizer"
Constraint File(s):      "X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\B\HandshakeSynchronizer\designer\HandshakeSynchronizer\synthesis.fdc"




##### SUMMARY ############################################################

Found 1 issues in 1 out of 4 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting     Ending     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------
clkA         clkA       |     26.667           |     No paths         |     No paths         |     No paths                         
clkA         clkB       |     3.333            |     No paths         |     No paths         |     No paths                         
clkB         clkA       |     3.333            |     No paths         |     No paths         |     No paths                         
clkB         clkB       |     50.000           |     No paths         |     No paths         |     No paths                         
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


@W|Paths from clock (clkB:r) to clock (clkA:r) are overconstrained because the required time of 3.33 ns is too small. 
@W|Paths from clock (clkA:r) to clock (clkB:r) are overconstrained because the required time of 3.33 ns is too small. 


Unconstrained Start/End Points
******************************

p:Dout[0]
p:Dout[1]
p:Dout[2]
p:Dout[3]
p:Dout[4]
p:Dout[5]
p:Dout[6]
p:Dout[7]
p:count[0]
p:count[1]
p:count[2]
p:count[3]
p:count[4]
p:count[5]
p:count[6]
p:count[7]


Inapplicable constraints
************************

set_output_delay 1 -clock clkB [get_ports { Dout }]
	@E::"x:/graduate/ecen5863/programmablelogic/homework6/question1/b/handshakesynchronizer/designer/handshakesynchronizer/synthesis.fdc":10:0:10:0|collection "[get_ports { Dout }]" is empty

Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
