{"vcs1":{"timestamp_begin":1769773300.446801239, "rt":26.66, "ut":13.27, "st":1.33}}
{"vcselab":{"timestamp_begin":1769773327.202347294, "rt":1.45, "ut":0.51, "st":0.06}}
{"link":{"timestamp_begin":1769773328.749957506, "rt":4.75, "ut":0.30, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769773299.461239124}
{"VCS_COMP_START_TIME": 1769773299.461239124}
{"VCS_COMP_END_TIME": 1769773399.840650808}
{"VCS_USER_OPTIONS": "-gui -full64 -R -debug_access+pp -debug_region+cell+encrypt +vcs +dumparrays +vcd +vcdpluson -P /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/novas.tab /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/pli.a +define +DUMPFSDB -kdb -lca -l comp.log +v2k +lint=TFIPC-L +verilog2001 -sverilog /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lphvt_200a/tcbn65lphvt.v /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/traditionalMac_v1.sv /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_v5.sv /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_8b_tb.sv -o simv"}
{"vcs1": {"peak_mem": 20839}}
{"stitch_vcselab": {"peak_mem": 21047}}
