$date
	Wed May 23 23:57:20 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module pruebas_pcie $end
$var wire 1 ! reset $end
$var wire 1 " Valid $end
$var wire 1 # RESET $end
$var wire 8 $ DATA [7:0] $end
$var wire 1 % CLK $end
$scope module PCIETest $end
$var wire 1 ! reset $end
$var wire 8 & paralelo3 [7:0] $end
$var wire 8 ' paralelo2 [7:0] $end
$var wire 8 ( paralelo1 [7:0] $end
$var wire 8 ) paralelo0 [7:0] $end
$var wire 1 * dataserial3 $end
$var wire 1 + dataserial2 $end
$var wire 1 , dataserial1 $end
$var wire 1 - dataserial0 $end
$var wire 8 . data3 [7:0] $end
$var wire 8 / data2 [7:0] $end
$var wire 8 0 data1 [7:0] $end
$var wire 8 1 data0 [7:0] $end
$var wire 1 2 clk250 $end
$var wire 1 " VALID $end
$var wire 1 # RESET $end
$var wire 8 3 OUTSTRIPING [7:0] $end
$var wire 8 4 DATA [7:0] $end
$var wire 1 % CLK $end
$scope module byteRX $end
$var wire 1 " valid $end
$var wire 1 ! reset $end
$var wire 8 5 data_in3 [7:0] $end
$var wire 8 6 data_in2 [7:0] $end
$var wire 8 7 data_in1 [7:0] $end
$var wire 8 8 data_in0 [7:0] $end
$var wire 1 2 clk $end
$var reg 8 9 data [7:0] $end
$var reg 8 : data_next [7:0] $end
$var reg 8 ; next_state [7:0] $end
$var reg 8 < state [7:0] $end
$upscope $end
$scope module byteTX $end
$var wire 1 " valid $end
$var wire 1 ! reset $end
$var wire 8 = data [7:0] $end
$var wire 1 2 clk $end
$var reg 8 > data_out0 [7:0] $end
$var reg 8 ? data_out0_next [7:0] $end
$var reg 8 @ data_out1 [7:0] $end
$var reg 8 A data_out1_next [7:0] $end
$var reg 8 B data_out2 [7:0] $end
$var reg 8 C data_out2_next [7:0] $end
$var reg 8 D data_out3 [7:0] $end
$var reg 8 E data_out3_next [7:0] $end
$var reg 8 F next_state [7:0] $end
$var reg 8 G state [7:0] $end
$upscope $end
$scope module clkbyte $end
$var wire 1 # RESET $end
$var wire 1 % CLK $end
$var reg 1 2 CLK_250hz $end
$var reg 5 H counter [4:0] $end
$upscope $end
$scope module parallel0 $end
$var wire 1 # RESET $end
$var wire 1 - DATA_IN $end
$var wire 1 % CLK $end
$var reg 8 I DATA_OUT [7:0] $end
$var reg 8 J DataOut_next [7:0] $end
$var reg 1 K Start $end
$var reg 1 L Valid $end
$var reg 1 M Valid_neg $end
$var reg 1 N Valid_next $end
$var reg 8 O check [7:0] $end
$var reg 7 P rBuffer [6:0] $end
$var reg 3 Q rCurrentState [2:0] $end
$upscope $end
$scope module parallel1 $end
$var wire 1 # RESET $end
$var wire 1 , DATA_IN $end
$var wire 1 % CLK $end
$var reg 8 R DATA_OUT [7:0] $end
$var reg 8 S DataOut_next [7:0] $end
$var reg 1 T Start $end
$var reg 1 U Valid $end
$var reg 1 V Valid_neg $end
$var reg 1 W Valid_next $end
$var reg 8 X check [7:0] $end
$var reg 7 Y rBuffer [6:0] $end
$var reg 3 Z rCurrentState [2:0] $end
$upscope $end
$scope module parallel2 $end
$var wire 1 # RESET $end
$var wire 1 + DATA_IN $end
$var wire 1 % CLK $end
$var reg 8 [ DATA_OUT [7:0] $end
$var reg 8 \ DataOut_next [7:0] $end
$var reg 1 ] Start $end
$var reg 1 ^ Valid $end
$var reg 1 _ Valid_neg $end
$var reg 1 ` Valid_next $end
$var reg 8 a check [7:0] $end
$var reg 7 b rBuffer [6:0] $end
$var reg 3 c rCurrentState [2:0] $end
$upscope $end
$scope module parallel3 $end
$var wire 1 # RESET $end
$var wire 1 * DATA_IN $end
$var wire 1 % CLK $end
$var reg 8 d DATA_OUT [7:0] $end
$var reg 8 e DataOut_next [7:0] $end
$var reg 1 f Start $end
$var reg 1 g Valid $end
$var reg 1 h Valid_neg $end
$var reg 1 i Valid_next $end
$var reg 8 j check [7:0] $end
$var reg 7 k rBuffer [6:0] $end
$var reg 3 l rCurrentState [2:0] $end
$upscope $end
$scope module serial0 $end
$var wire 8 m DATA_IN [7:0] $end
$var wire 1 " Valid $end
$var wire 1 # RESET $end
$var wire 1 % CLK $end
$var reg 1 - DATA_OUT $end
$var reg 8 n rBuffer [7:0] $end
$var reg 3 o rCurrentState [2:0] $end
$upscope $end
$scope module serial1 $end
$var wire 8 p DATA_IN [7:0] $end
$var wire 1 " Valid $end
$var wire 1 # RESET $end
$var wire 1 % CLK $end
$var reg 1 , DATA_OUT $end
$var reg 8 q rBuffer [7:0] $end
$var reg 3 r rCurrentState [2:0] $end
$upscope $end
$scope module serial2 $end
$var wire 8 s DATA_IN [7:0] $end
$var wire 1 " Valid $end
$var wire 1 # RESET $end
$var wire 1 % CLK $end
$var reg 1 + DATA_OUT $end
$var reg 8 t rBuffer [7:0] $end
$var reg 3 u rCurrentState [2:0] $end
$upscope $end
$scope module serial3 $end
$var wire 8 v DATA_IN [7:0] $end
$var wire 1 " Valid $end
$var wire 1 # RESET $end
$var wire 1 % CLK $end
$var reg 1 * DATA_OUT $end
$var reg 8 w rBuffer [7:0] $end
$var reg 3 x rCurrentState [2:0] $end
$upscope $end
$upscope $end
$scope module probador $end
$var reg 1 % CLK $end
$var reg 8 y DATA [7:0] $end
$var reg 1 # RESET $end
$var reg 1 " Valid $end
$var reg 1 ! reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
xi
xh
xg
xf
bx e
bx d
bx c
bx b
bx a
x`
x_
x^
x]
bx \
bx [
bx Z
bx Y
bx X
xW
xV
xU
xT
bx S
bx R
bx Q
bx P
bx O
xN
xM
xL
xK
bx J
bx I
bx H
bx G
b0 F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
b0 =
bx <
b0 ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
b0 4
bx 3
x2
bx 1
bx 0
bx /
bx .
x-
x,
x+
x*
bx )
bx (
bx '
bx &
0%
b0 $
1#
0"
0!
$end
#10
0K
1M
0N
0T
1V
0W
0]
1_
0`
0f
1h
0i
02
b0 H
b0 o
b0 r
b0 u
b0 x
b0 Q
0L
b0 O
b0 Z
0U
b0 X
b0 c
0^
b0 a
b0 l
0g
b0 j
1%
#20
0%
#30
b0x j
b0x a
b0x X
b0x O
b1 H
1%
1!
0#
#40
0%
#50
b10 H
b0xx O
b0xx X
b0xx a
b0xx j
1%
#60
0%
1"
#70
b0xxx j
b0xxx a
b0xxx X
b0xxx O
b1 x
b1 u
b1 r
b1 o
b11 H
1%
#80
0%
#90
b100 H
b10 o
b10 r
b10 u
b10 x
b0xxxx O
b0xxxx X
b0xxxx a
b0xxxx j
1%
#100
0%
#110
b0xxxxx j
b0xxxxx a
b0xxxxx X
b0xxxxx O
b11 x
b11 u
b11 r
b11 o
b101 H
1%
#120
0%
#130
b110 H
b100 o
b100 r
b100 u
b100 x
b0xxxxxx O
b0xxxxxx X
b0xxxxxx a
b0xxxxxx j
1%
#140
0%
#150
b0xxxxxxx j
b0xxxxxxx a
b0xxxxxxx X
b0xxxxxxx O
b101 x
b101 u
b101 r
b101 o
b111 H
1%
#160
0%
#170
b0 G
b0 <
12
b1000 H
b110 o
b110 r
b110 u
b110 x
bx O
bx X
bx a
bx j
1%
#180
0%
#190
b111 x
b111 u
b111 r
b111 o
b1001 H
1%
#200
0%
#210
b1010 H
b0 o
b0 r
b0 u
b0 x
1%
#220
0%
b100101 $
b100101 4
b100101 =
b100101 y
#230
b1 x
b1 u
b1 r
b1 o
b1011 H
1%
#240
0%
#250
b1100 H
b10 o
b10 r
b10 u
b10 x
1%
#260
0%
#270
b11 x
b11 u
b11 r
b11 o
b1101 H
1%
#280
0%
#290
b1110 H
b100 o
b100 r
b100 u
b100 x
1%
#300
0%
#310
b101 x
b101 u
b101 r
b101 o
b1111 H
1%
#320
0%
#330
02
b0 H
b110 o
b110 r
b110 u
b110 x
1%
#340
0%
#350
b111 x
b111 u
b111 r
b111 o
b1 H
1%
#360
0%
#370
b10 H
b0 o
b0 r
b0 u
b0 x
1%
#380
0%
b10111100 $
b10111100 4
b10111100 =
b10111100 y
#390
b1 x
b1 u
b1 r
b1 o
b11 H
1%
#400
0%
#410
b100 H
b10 o
b10 r
b10 u
b10 x
1%
#420
0%
#430
b11 x
b11 u
b11 r
b11 o
b101 H
1%
#440
0%
#450
b110 H
b100 o
b100 r
b100 u
b100 x
1%
#460
0%
#470
b101 x
b101 u
b101 r
b101 o
b111 H
1%
#480
0%
#490
12
b1000 H
b110 o
b110 r
b110 u
b110 x
1%
#500
0%
#510
b111 x
b111 u
b111 r
b111 o
b1001 H
1%
#520
0%
#530
b1010 H
b0 o
b0 r
b0 u
b0 x
1%
#540
0%
b11111001 $
b11111001 4
b11111001 =
b11111001 y
#550
b1 x
b1 u
b1 r
b1 o
b1011 H
1%
#560
0%
#570
b1100 H
b10 o
b10 r
b10 u
b10 x
1%
#580
0%
#590
b11 x
b11 u
b11 r
b11 o
b1101 H
1%
#600
0%
#610
b1110 H
b100 o
b100 r
b100 u
b100 x
1%
#620
0%
#630
b101 x
b101 u
b101 r
b101 o
b1111 H
1%
#640
0%
#650
02
b0 H
b110 o
b110 r
b110 u
b110 x
1%
#660
0%
#670
b111 x
b111 u
b111 r
b111 o
b1 H
1%
#680
0%
#690
b10 H
b0 o
b0 r
b0 u
b0 x
1%
#700
0%
b1001111 $
b1001111 4
b1001111 =
b1001111 y
#710
b1 x
b1 u
b1 r
b1 o
b11 H
1%
#720
0%
#730
b100 H
b10 o
b10 r
b10 u
b10 x
1%
#740
0%
#750
b11 x
b11 u
b11 r
b11 o
b101 H
1%
#760
0%
#770
b110 H
b100 o
b100 r
b100 u
b100 x
1%
#780
0%
#790
b101 x
b101 u
b101 r
b101 o
b111 H
1%
#800
0%
#810
12
b1000 H
b110 o
b110 r
b110 u
b110 x
1%
#820
0%
#830
b111 x
b111 u
b111 r
b111 o
b1001 H
1%
#840
0%
#850
b1010 H
b0 o
b0 r
b0 u
b0 x
1%
#860
0%
b10100110 $
b10100110 4
b10100110 =
b10100110 y
#870
b1 x
b1 u
b1 r
b1 o
b1011 H
1%
#880
0%
#890
b1100 H
b10 o
b10 r
b10 u
b10 x
1%
#900
0%
#910
b11 x
b11 u
b11 r
b11 o
b1101 H
1%
#920
0%
#930
b1110 H
b100 o
b100 r
b100 u
b100 x
1%
#940
0%
#950
b101 x
b101 u
b101 r
b101 o
b1111 H
1%
#960
0%
#970
02
b0 H
b110 o
b110 r
b110 u
b110 x
1%
#980
0%
#990
b111 x
b111 u
b111 r
b111 o
b1 H
1%
#1000
0%
#1010
b10 H
b0 o
b0 r
b0 u
b0 x
1%
#1020
0%
b111001 $
b111001 4
b111001 =
b111001 y
#1030
b1 x
b1 u
b1 r
b1 o
b11 H
1%
#1040
0%
#1050
b100 H
b10 o
b10 r
b10 u
b10 x
1%
#1060
0%
#1070
b11 x
b11 u
b11 r
b11 o
b101 H
1%
#1080
0%
#1090
b110 H
b100 o
b100 r
b100 u
b100 x
1%
#1100
0%
#1110
b101 x
b101 u
b101 r
b101 o
b111 H
1%
#1120
0%
#1130
12
b1000 H
b110 o
b110 r
b110 u
b110 x
1%
#1140
0%
#1150
b111 x
b111 u
b111 r
b111 o
b1001 H
1%
#1160
0%
#1170
b1010 H
b0 o
b0 r
b0 u
b0 x
1%
#1180
0%
b10101000 $
b10101000 4
b10101000 =
b10101000 y
#1190
b1 x
b1 u
b1 r
b1 o
b1011 H
1%
#1200
0%
#1210
b1100 H
b10 o
b10 r
b10 u
b10 x
1%
#1220
0%
#1230
b11 x
b11 u
b11 r
b11 o
b1101 H
1%
#1240
0%
#1250
b1110 H
b100 o
b100 r
b100 u
b100 x
1%
#1260
0%
#1270
b101 x
b101 u
b101 r
b101 o
b1111 H
1%
#1280
0%
#1290
02
b0 H
b110 o
b110 r
b110 u
b110 x
1%
#1300
0%
#1310
b111 x
b111 u
b111 r
b111 o
b1 H
1%
#1320
0%
#1330
b10 H
b0 o
b0 r
b0 u
b0 x
1%
#1340
0%
b11111001 $
b11111001 4
b11111001 =
b11111001 y
#1350
b1 x
b1 u
b1 r
b1 o
b11 H
1%
#1360
0%
#1370
b100 H
b10 o
b10 r
b10 u
b10 x
1%
#1380
0%
#1390
b11 x
b11 u
b11 r
b11 o
b101 H
1%
#1400
0%
#1410
b110 H
b100 o
b100 r
b100 u
b100 x
1%
#1420
0%
#1430
b101 x
b101 u
b101 r
b101 o
b111 H
1%
#1440
0%
#1450
12
b1000 H
b110 o
b110 r
b110 u
b110 x
1%
#1460
0%
#1470
b111 x
b111 u
b111 r
b111 o
b1001 H
1%
#1480
0%
#1490
b1010 H
b0 o
b0 r
b0 u
b0 x
1%
#1500
0%
b1001111 $
b1001111 4
b1001111 =
b1001111 y
#1510
b1 x
b1 u
b1 r
b1 o
b1011 H
1%
#1520
0%
#1530
b1100 H
b10 o
b10 r
b10 u
b10 x
1%
#1540
0%
#1550
b11 x
b11 u
b11 r
b11 o
b1101 H
1%
#1560
0%
#1570
b1110 H
b100 o
b100 r
b100 u
b100 x
1%
#1580
0%
#1590
b101 x
b101 u
b101 r
b101 o
b1111 H
1%
#1600
0%
#1610
02
b0 H
b110 o
b110 r
b110 u
b110 x
1%
#1620
0%
#1630
b111 x
b111 u
b111 r
b111 o
b1 H
1%
#1640
0%
#1650
b10 H
b0 o
b0 r
b0 u
b0 x
1%
#1660
0%
#1670
b1 x
b1 u
b1 r
b1 o
b11 H
1%
#1680
0%
#1690
b100 H
b10 o
b10 r
b10 u
b10 x
1%
#1700
0%
#1710
b11 x
b11 u
b11 r
b11 o
b101 H
1%
#1720
0%
#1730
b110 H
b100 o
b100 r
b100 u
b100 x
1%
#1740
0%
#1750
b101 x
b101 u
b101 r
b101 o
b111 H
1%
#1760
0%
#1770
12
b1000 H
b110 o
b110 r
b110 u
b110 x
1%
#1780
0%
#1790
b111 x
b111 u
b111 r
b111 o
b1001 H
1%
#1800
0%
#1810
b1010 H
b0 o
b0 r
b0 u
b0 x
1%
#1820
0%
#1830
b1 x
b1 u
b1 r
b1 o
b1011 H
1%
#1840
0%
#1850
b1100 H
b10 o
b10 r
b10 u
b10 x
1%
#1860
0%
#1870
b11 x
b11 u
b11 r
b11 o
b1101 H
1%
#1880
0%
#1890
b1110 H
b100 o
b100 r
b100 u
b100 x
1%
#1900
0%
#1910
b101 x
b101 u
b101 r
b101 o
b1111 H
1%
#1920
0%
#1930
02
b0 H
b110 o
b110 r
b110 u
b110 x
1%
#1940
0%
#1950
b111 x
b111 u
b111 r
b111 o
b1 H
1%
#1960
0%
#1970
b10 H
b0 o
b0 r
b0 u
b0 x
1%
#1980
0%
#1990
b1 x
b1 u
b1 r
b1 o
b11 H
1%
#2000
0%
#2010
b100 H
b10 o
b10 r
b10 u
b10 x
1%
#2020
0%
#2030
b11 x
b11 u
b11 r
b11 o
b101 H
1%
#2040
0%
#2050
b110 H
b100 o
b100 r
b100 u
b100 x
1%
#2060
0%
#2070
b101 x
b101 u
b101 r
b101 o
b111 H
1%
#2080
0%
#2090
12
b1000 H
b110 o
b110 r
b110 u
b110 x
1%
#2100
0%
#2110
b111 x
b111 u
b111 r
b111 o
b1001 H
1%
#2120
0%
#2130
b1010 H
b0 o
b0 r
b0 u
b0 x
1%
#2140
0%
#2150
b1 x
b1 u
b1 r
b1 o
b1011 H
1%
#2160
0%
#2170
b1100 H
b10 o
b10 r
b10 u
b10 x
1%
#2180
0%
#2190
b11 x
b11 u
b11 r
b11 o
b1101 H
1%
#2200
0%
#2210
b1110 H
b100 o
b100 r
b100 u
b100 x
1%
#2220
0%
#2230
b101 x
b101 u
b101 r
b101 o
b1111 H
1%
#2240
0%
#2250
02
b0 H
b110 o
b110 r
b110 u
b110 x
1%
#2260
0%
#2270
b111 x
b111 u
b111 r
b111 o
b1 H
1%
#2280
0%
#2290
b10 H
b0 o
b0 r
b0 u
b0 x
1%
#2300
0%
#2310
b1 x
b1 u
b1 r
b1 o
b11 H
1%
#2320
0%
#2330
b100 H
b10 o
b10 r
b10 u
b10 x
1%
#2340
0%
#2350
b11 x
b11 u
b11 r
b11 o
b101 H
1%
#2360
0%
#2370
b110 H
b100 o
b100 r
b100 u
b100 x
1%
#2380
0%
#2390
b101 x
b101 u
b101 r
b101 o
b111 H
1%
#2400
0%
#2410
12
b1000 H
b110 o
b110 r
b110 u
b110 x
1%
#2420
0%
#2430
b111 x
b111 u
b111 r
b111 o
b1001 H
1%
#2440
0%
#2450
b1010 H
b0 o
b0 r
b0 u
b0 x
1%
#2460
0%
#2470
b1 x
b1 u
b1 r
b1 o
b1011 H
1%
#2480
0%
#2490
b1100 H
b10 o
b10 r
b10 u
b10 x
1%
#2500
0%
