# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Opgave4.srcs/sources_1/new/Hpulse.vhd" \
"../../../../Opgave4.srcs/sources_1/new/package.vhd" \
"../../../../Opgave4.srcs/sources_1/new/Vpulse.vhd" \
"../../../../Opgave4.srcs/sources_1/new/top.vhd" \
"../../../../Opgave4.srcs/sim_1/new/tb.vhd" \

# Do not sort compile order
nosort
