<dec f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.h' l='188' type='void llvm::SystemZInstrInfo::expandZExtPseudo(llvm::MachineInstr &amp; MI, unsigned int LowOpcode, unsigned int Size) const'/>
<def f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='197' ll='209' type='void llvm::SystemZInstrInfo::expandZExtPseudo(llvm::MachineInstr &amp; MI, unsigned int LowOpcode, unsigned int Size) const'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1360' u='c' c='_ZNK4llvm16SystemZInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1364' u='c' c='_ZNK4llvm16SystemZInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<doc f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='194'>// MI is an RR-style pseudo instruction that zero-extends the low Size bits
// of one GRX32 into another.  Replace it with LowOpcode if both operands
// are low registers, otherwise use RISB[LH]G.</doc>
