// Seed: 66895276
module module_0 (
    output tri id_0,
    output wand id_1,
    output wire id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    output uwire id_6,
    output uwire id_7,
    input uwire id_8,
    input wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    output wand id_12
);
  wire id_14;
  wire id_15, id_16;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wand id_2,
    input supply1 id_3,
    input wand id_4,
    output logic id_5,
    output wire id_6
);
  always @(~id_3, 1) id_5 <= 1'b0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_2,
      id_3,
      id_0,
      id_6,
      id_6,
      id_2,
      id_4,
      id_3,
      id_2,
      id_6
  );
endmodule
