$comment
	File created using the following command:
		vcd file memoria.msim.vcd -direction
$end
$date
	Fri Jan 21 15:09:11 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module memoria_vhd_vec_tst $end
$var wire 1 ! address [7] $end
$var wire 1 " address [6] $end
$var wire 1 # address [5] $end
$var wire 1 $ address [4] $end
$var wire 1 % address [3] $end
$var wire 1 & address [2] $end
$var wire 1 ' address [1] $end
$var wire 1 ( address [0] $end
$var wire 1 ) clock $end
$var wire 1 * data_in [7] $end
$var wire 1 + data_in [6] $end
$var wire 1 , data_in [5] $end
$var wire 1 - data_in [4] $end
$var wire 1 . data_in [3] $end
$var wire 1 / data_in [2] $end
$var wire 1 0 data_in [1] $end
$var wire 1 1 data_in [0] $end
$var wire 1 2 data_out [7] $end
$var wire 1 3 data_out [6] $end
$var wire 1 4 data_out [5] $end
$var wire 1 5 data_out [4] $end
$var wire 1 6 data_out [3] $end
$var wire 1 7 data_out [2] $end
$var wire 1 8 data_out [1] $end
$var wire 1 9 data_out [0] $end
$var wire 1 : port_in_00 [7] $end
$var wire 1 ; port_in_00 [6] $end
$var wire 1 < port_in_00 [5] $end
$var wire 1 = port_in_00 [4] $end
$var wire 1 > port_in_00 [3] $end
$var wire 1 ? port_in_00 [2] $end
$var wire 1 @ port_in_00 [1] $end
$var wire 1 A port_in_00 [0] $end
$var wire 1 B port_in_01 [7] $end
$var wire 1 C port_in_01 [6] $end
$var wire 1 D port_in_01 [5] $end
$var wire 1 E port_in_01 [4] $end
$var wire 1 F port_in_01 [3] $end
$var wire 1 G port_in_01 [2] $end
$var wire 1 H port_in_01 [1] $end
$var wire 1 I port_in_01 [0] $end
$var wire 1 J port_in_02 [7] $end
$var wire 1 K port_in_02 [6] $end
$var wire 1 L port_in_02 [5] $end
$var wire 1 M port_in_02 [4] $end
$var wire 1 N port_in_02 [3] $end
$var wire 1 O port_in_02 [2] $end
$var wire 1 P port_in_02 [1] $end
$var wire 1 Q port_in_02 [0] $end
$var wire 1 R port_in_03 [7] $end
$var wire 1 S port_in_03 [6] $end
$var wire 1 T port_in_03 [5] $end
$var wire 1 U port_in_03 [4] $end
$var wire 1 V port_in_03 [3] $end
$var wire 1 W port_in_03 [2] $end
$var wire 1 X port_in_03 [1] $end
$var wire 1 Y port_in_03 [0] $end
$var wire 1 Z port_in_04 [7] $end
$var wire 1 [ port_in_04 [6] $end
$var wire 1 \ port_in_04 [5] $end
$var wire 1 ] port_in_04 [4] $end
$var wire 1 ^ port_in_04 [3] $end
$var wire 1 _ port_in_04 [2] $end
$var wire 1 ` port_in_04 [1] $end
$var wire 1 a port_in_04 [0] $end
$var wire 1 b port_in_05 [7] $end
$var wire 1 c port_in_05 [6] $end
$var wire 1 d port_in_05 [5] $end
$var wire 1 e port_in_05 [4] $end
$var wire 1 f port_in_05 [3] $end
$var wire 1 g port_in_05 [2] $end
$var wire 1 h port_in_05 [1] $end
$var wire 1 i port_in_05 [0] $end
$var wire 1 j port_in_06 [7] $end
$var wire 1 k port_in_06 [6] $end
$var wire 1 l port_in_06 [5] $end
$var wire 1 m port_in_06 [4] $end
$var wire 1 n port_in_06 [3] $end
$var wire 1 o port_in_06 [2] $end
$var wire 1 p port_in_06 [1] $end
$var wire 1 q port_in_06 [0] $end
$var wire 1 r port_in_07 [7] $end
$var wire 1 s port_in_07 [6] $end
$var wire 1 t port_in_07 [5] $end
$var wire 1 u port_in_07 [4] $end
$var wire 1 v port_in_07 [3] $end
$var wire 1 w port_in_07 [2] $end
$var wire 1 x port_in_07 [1] $end
$var wire 1 y port_in_07 [0] $end
$var wire 1 z port_in_08 [7] $end
$var wire 1 { port_in_08 [6] $end
$var wire 1 | port_in_08 [5] $end
$var wire 1 } port_in_08 [4] $end
$var wire 1 ~ port_in_08 [3] $end
$var wire 1 !! port_in_08 [2] $end
$var wire 1 "! port_in_08 [1] $end
$var wire 1 #! port_in_08 [0] $end
$var wire 1 $! port_in_09 [7] $end
$var wire 1 %! port_in_09 [6] $end
$var wire 1 &! port_in_09 [5] $end
$var wire 1 '! port_in_09 [4] $end
$var wire 1 (! port_in_09 [3] $end
$var wire 1 )! port_in_09 [2] $end
$var wire 1 *! port_in_09 [1] $end
$var wire 1 +! port_in_09 [0] $end
$var wire 1 ,! port_in_10 [7] $end
$var wire 1 -! port_in_10 [6] $end
$var wire 1 .! port_in_10 [5] $end
$var wire 1 /! port_in_10 [4] $end
$var wire 1 0! port_in_10 [3] $end
$var wire 1 1! port_in_10 [2] $end
$var wire 1 2! port_in_10 [1] $end
$var wire 1 3! port_in_10 [0] $end
$var wire 1 4! port_in_11 [7] $end
$var wire 1 5! port_in_11 [6] $end
$var wire 1 6! port_in_11 [5] $end
$var wire 1 7! port_in_11 [4] $end
$var wire 1 8! port_in_11 [3] $end
$var wire 1 9! port_in_11 [2] $end
$var wire 1 :! port_in_11 [1] $end
$var wire 1 ;! port_in_11 [0] $end
$var wire 1 <! port_in_12 [7] $end
$var wire 1 =! port_in_12 [6] $end
$var wire 1 >! port_in_12 [5] $end
$var wire 1 ?! port_in_12 [4] $end
$var wire 1 @! port_in_12 [3] $end
$var wire 1 A! port_in_12 [2] $end
$var wire 1 B! port_in_12 [1] $end
$var wire 1 C! port_in_12 [0] $end
$var wire 1 D! port_in_13 [7] $end
$var wire 1 E! port_in_13 [6] $end
$var wire 1 F! port_in_13 [5] $end
$var wire 1 G! port_in_13 [4] $end
$var wire 1 H! port_in_13 [3] $end
$var wire 1 I! port_in_13 [2] $end
$var wire 1 J! port_in_13 [1] $end
$var wire 1 K! port_in_13 [0] $end
$var wire 1 L! port_in_14 [7] $end
$var wire 1 M! port_in_14 [6] $end
$var wire 1 N! port_in_14 [5] $end
$var wire 1 O! port_in_14 [4] $end
$var wire 1 P! port_in_14 [3] $end
$var wire 1 Q! port_in_14 [2] $end
$var wire 1 R! port_in_14 [1] $end
$var wire 1 S! port_in_14 [0] $end
$var wire 1 T! port_in_15 [7] $end
$var wire 1 U! port_in_15 [6] $end
$var wire 1 V! port_in_15 [5] $end
$var wire 1 W! port_in_15 [4] $end
$var wire 1 X! port_in_15 [3] $end
$var wire 1 Y! port_in_15 [2] $end
$var wire 1 Z! port_in_15 [1] $end
$var wire 1 [! port_in_15 [0] $end
$var wire 1 \! port_out_00 [7] $end
$var wire 1 ]! port_out_00 [6] $end
$var wire 1 ^! port_out_00 [5] $end
$var wire 1 _! port_out_00 [4] $end
$var wire 1 `! port_out_00 [3] $end
$var wire 1 a! port_out_00 [2] $end
$var wire 1 b! port_out_00 [1] $end
$var wire 1 c! port_out_00 [0] $end
$var wire 1 d! port_out_01 [7] $end
$var wire 1 e! port_out_01 [6] $end
$var wire 1 f! port_out_01 [5] $end
$var wire 1 g! port_out_01 [4] $end
$var wire 1 h! port_out_01 [3] $end
$var wire 1 i! port_out_01 [2] $end
$var wire 1 j! port_out_01 [1] $end
$var wire 1 k! port_out_01 [0] $end
$var wire 1 l! port_out_02 [7] $end
$var wire 1 m! port_out_02 [6] $end
$var wire 1 n! port_out_02 [5] $end
$var wire 1 o! port_out_02 [4] $end
$var wire 1 p! port_out_02 [3] $end
$var wire 1 q! port_out_02 [2] $end
$var wire 1 r! port_out_02 [1] $end
$var wire 1 s! port_out_02 [0] $end
$var wire 1 t! port_out_03 [7] $end
$var wire 1 u! port_out_03 [6] $end
$var wire 1 v! port_out_03 [5] $end
$var wire 1 w! port_out_03 [4] $end
$var wire 1 x! port_out_03 [3] $end
$var wire 1 y! port_out_03 [2] $end
$var wire 1 z! port_out_03 [1] $end
$var wire 1 {! port_out_03 [0] $end
$var wire 1 |! port_out_04 [7] $end
$var wire 1 }! port_out_04 [6] $end
$var wire 1 ~! port_out_04 [5] $end
$var wire 1 !" port_out_04 [4] $end
$var wire 1 "" port_out_04 [3] $end
$var wire 1 #" port_out_04 [2] $end
$var wire 1 $" port_out_04 [1] $end
$var wire 1 %" port_out_04 [0] $end
$var wire 1 &" port_out_05 [7] $end
$var wire 1 '" port_out_05 [6] $end
$var wire 1 (" port_out_05 [5] $end
$var wire 1 )" port_out_05 [4] $end
$var wire 1 *" port_out_05 [3] $end
$var wire 1 +" port_out_05 [2] $end
$var wire 1 ," port_out_05 [1] $end
$var wire 1 -" port_out_05 [0] $end
$var wire 1 ." port_out_06 [7] $end
$var wire 1 /" port_out_06 [6] $end
$var wire 1 0" port_out_06 [5] $end
$var wire 1 1" port_out_06 [4] $end
$var wire 1 2" port_out_06 [3] $end
$var wire 1 3" port_out_06 [2] $end
$var wire 1 4" port_out_06 [1] $end
$var wire 1 5" port_out_06 [0] $end
$var wire 1 6" port_out_07 [7] $end
$var wire 1 7" port_out_07 [6] $end
$var wire 1 8" port_out_07 [5] $end
$var wire 1 9" port_out_07 [4] $end
$var wire 1 :" port_out_07 [3] $end
$var wire 1 ;" port_out_07 [2] $end
$var wire 1 <" port_out_07 [1] $end
$var wire 1 =" port_out_07 [0] $end
$var wire 1 >" port_out_08 [7] $end
$var wire 1 ?" port_out_08 [6] $end
$var wire 1 @" port_out_08 [5] $end
$var wire 1 A" port_out_08 [4] $end
$var wire 1 B" port_out_08 [3] $end
$var wire 1 C" port_out_08 [2] $end
$var wire 1 D" port_out_08 [1] $end
$var wire 1 E" port_out_08 [0] $end
$var wire 1 F" port_out_09 [7] $end
$var wire 1 G" port_out_09 [6] $end
$var wire 1 H" port_out_09 [5] $end
$var wire 1 I" port_out_09 [4] $end
$var wire 1 J" port_out_09 [3] $end
$var wire 1 K" port_out_09 [2] $end
$var wire 1 L" port_out_09 [1] $end
$var wire 1 M" port_out_09 [0] $end
$var wire 1 N" port_out_10 [7] $end
$var wire 1 O" port_out_10 [6] $end
$var wire 1 P" port_out_10 [5] $end
$var wire 1 Q" port_out_10 [4] $end
$var wire 1 R" port_out_10 [3] $end
$var wire 1 S" port_out_10 [2] $end
$var wire 1 T" port_out_10 [1] $end
$var wire 1 U" port_out_10 [0] $end
$var wire 1 V" port_out_11 [7] $end
$var wire 1 W" port_out_11 [6] $end
$var wire 1 X" port_out_11 [5] $end
$var wire 1 Y" port_out_11 [4] $end
$var wire 1 Z" port_out_11 [3] $end
$var wire 1 [" port_out_11 [2] $end
$var wire 1 \" port_out_11 [1] $end
$var wire 1 ]" port_out_11 [0] $end
$var wire 1 ^" port_out_12 [7] $end
$var wire 1 _" port_out_12 [6] $end
$var wire 1 `" port_out_12 [5] $end
$var wire 1 a" port_out_12 [4] $end
$var wire 1 b" port_out_12 [3] $end
$var wire 1 c" port_out_12 [2] $end
$var wire 1 d" port_out_12 [1] $end
$var wire 1 e" port_out_12 [0] $end
$var wire 1 f" port_out_13 [7] $end
$var wire 1 g" port_out_13 [6] $end
$var wire 1 h" port_out_13 [5] $end
$var wire 1 i" port_out_13 [4] $end
$var wire 1 j" port_out_13 [3] $end
$var wire 1 k" port_out_13 [2] $end
$var wire 1 l" port_out_13 [1] $end
$var wire 1 m" port_out_13 [0] $end
$var wire 1 n" port_out_14 [7] $end
$var wire 1 o" port_out_14 [6] $end
$var wire 1 p" port_out_14 [5] $end
$var wire 1 q" port_out_14 [4] $end
$var wire 1 r" port_out_14 [3] $end
$var wire 1 s" port_out_14 [2] $end
$var wire 1 t" port_out_14 [1] $end
$var wire 1 u" port_out_14 [0] $end
$var wire 1 v" port_out_15 [7] $end
$var wire 1 w" port_out_15 [6] $end
$var wire 1 x" port_out_15 [5] $end
$var wire 1 y" port_out_15 [4] $end
$var wire 1 z" port_out_15 [3] $end
$var wire 1 {" port_out_15 [2] $end
$var wire 1 |" port_out_15 [1] $end
$var wire 1 }" port_out_15 [0] $end
$var wire 1 ~" reset $end
$var wire 1 !# writen $end

$scope module i1 $end
$var wire 1 "# gnd $end
$var wire 1 ## vcc $end
$var wire 1 $# unknown $end
$var wire 1 %# devoe $end
$var wire 1 &# devclrn $end
$var wire 1 '# devpor $end
$var wire 1 (# ww_devoe $end
$var wire 1 )# ww_devclrn $end
$var wire 1 *# ww_devpor $end
$var wire 1 +# ww_reset $end
$var wire 1 ,# ww_clock $end
$var wire 1 -# ww_writen $end
$var wire 1 .# ww_address [7] $end
$var wire 1 /# ww_address [6] $end
$var wire 1 0# ww_address [5] $end
$var wire 1 1# ww_address [4] $end
$var wire 1 2# ww_address [3] $end
$var wire 1 3# ww_address [2] $end
$var wire 1 4# ww_address [1] $end
$var wire 1 5# ww_address [0] $end
$var wire 1 6# ww_data_in [7] $end
$var wire 1 7# ww_data_in [6] $end
$var wire 1 8# ww_data_in [5] $end
$var wire 1 9# ww_data_in [4] $end
$var wire 1 :# ww_data_in [3] $end
$var wire 1 ;# ww_data_in [2] $end
$var wire 1 <# ww_data_in [1] $end
$var wire 1 =# ww_data_in [0] $end
$var wire 1 ># ww_port_in_00 [7] $end
$var wire 1 ?# ww_port_in_00 [6] $end
$var wire 1 @# ww_port_in_00 [5] $end
$var wire 1 A# ww_port_in_00 [4] $end
$var wire 1 B# ww_port_in_00 [3] $end
$var wire 1 C# ww_port_in_00 [2] $end
$var wire 1 D# ww_port_in_00 [1] $end
$var wire 1 E# ww_port_in_00 [0] $end
$var wire 1 F# ww_port_in_01 [7] $end
$var wire 1 G# ww_port_in_01 [6] $end
$var wire 1 H# ww_port_in_01 [5] $end
$var wire 1 I# ww_port_in_01 [4] $end
$var wire 1 J# ww_port_in_01 [3] $end
$var wire 1 K# ww_port_in_01 [2] $end
$var wire 1 L# ww_port_in_01 [1] $end
$var wire 1 M# ww_port_in_01 [0] $end
$var wire 1 N# ww_port_in_02 [7] $end
$var wire 1 O# ww_port_in_02 [6] $end
$var wire 1 P# ww_port_in_02 [5] $end
$var wire 1 Q# ww_port_in_02 [4] $end
$var wire 1 R# ww_port_in_02 [3] $end
$var wire 1 S# ww_port_in_02 [2] $end
$var wire 1 T# ww_port_in_02 [1] $end
$var wire 1 U# ww_port_in_02 [0] $end
$var wire 1 V# ww_port_in_03 [7] $end
$var wire 1 W# ww_port_in_03 [6] $end
$var wire 1 X# ww_port_in_03 [5] $end
$var wire 1 Y# ww_port_in_03 [4] $end
$var wire 1 Z# ww_port_in_03 [3] $end
$var wire 1 [# ww_port_in_03 [2] $end
$var wire 1 \# ww_port_in_03 [1] $end
$var wire 1 ]# ww_port_in_03 [0] $end
$var wire 1 ^# ww_port_in_04 [7] $end
$var wire 1 _# ww_port_in_04 [6] $end
$var wire 1 `# ww_port_in_04 [5] $end
$var wire 1 a# ww_port_in_04 [4] $end
$var wire 1 b# ww_port_in_04 [3] $end
$var wire 1 c# ww_port_in_04 [2] $end
$var wire 1 d# ww_port_in_04 [1] $end
$var wire 1 e# ww_port_in_04 [0] $end
$var wire 1 f# ww_port_in_05 [7] $end
$var wire 1 g# ww_port_in_05 [6] $end
$var wire 1 h# ww_port_in_05 [5] $end
$var wire 1 i# ww_port_in_05 [4] $end
$var wire 1 j# ww_port_in_05 [3] $end
$var wire 1 k# ww_port_in_05 [2] $end
$var wire 1 l# ww_port_in_05 [1] $end
$var wire 1 m# ww_port_in_05 [0] $end
$var wire 1 n# ww_port_in_06 [7] $end
$var wire 1 o# ww_port_in_06 [6] $end
$var wire 1 p# ww_port_in_06 [5] $end
$var wire 1 q# ww_port_in_06 [4] $end
$var wire 1 r# ww_port_in_06 [3] $end
$var wire 1 s# ww_port_in_06 [2] $end
$var wire 1 t# ww_port_in_06 [1] $end
$var wire 1 u# ww_port_in_06 [0] $end
$var wire 1 v# ww_port_in_07 [7] $end
$var wire 1 w# ww_port_in_07 [6] $end
$var wire 1 x# ww_port_in_07 [5] $end
$var wire 1 y# ww_port_in_07 [4] $end
$var wire 1 z# ww_port_in_07 [3] $end
$var wire 1 {# ww_port_in_07 [2] $end
$var wire 1 |# ww_port_in_07 [1] $end
$var wire 1 }# ww_port_in_07 [0] $end
$var wire 1 ~# ww_port_in_08 [7] $end
$var wire 1 !$ ww_port_in_08 [6] $end
$var wire 1 "$ ww_port_in_08 [5] $end
$var wire 1 #$ ww_port_in_08 [4] $end
$var wire 1 $$ ww_port_in_08 [3] $end
$var wire 1 %$ ww_port_in_08 [2] $end
$var wire 1 &$ ww_port_in_08 [1] $end
$var wire 1 '$ ww_port_in_08 [0] $end
$var wire 1 ($ ww_port_in_09 [7] $end
$var wire 1 )$ ww_port_in_09 [6] $end
$var wire 1 *$ ww_port_in_09 [5] $end
$var wire 1 +$ ww_port_in_09 [4] $end
$var wire 1 ,$ ww_port_in_09 [3] $end
$var wire 1 -$ ww_port_in_09 [2] $end
$var wire 1 .$ ww_port_in_09 [1] $end
$var wire 1 /$ ww_port_in_09 [0] $end
$var wire 1 0$ ww_port_in_10 [7] $end
$var wire 1 1$ ww_port_in_10 [6] $end
$var wire 1 2$ ww_port_in_10 [5] $end
$var wire 1 3$ ww_port_in_10 [4] $end
$var wire 1 4$ ww_port_in_10 [3] $end
$var wire 1 5$ ww_port_in_10 [2] $end
$var wire 1 6$ ww_port_in_10 [1] $end
$var wire 1 7$ ww_port_in_10 [0] $end
$var wire 1 8$ ww_port_in_11 [7] $end
$var wire 1 9$ ww_port_in_11 [6] $end
$var wire 1 :$ ww_port_in_11 [5] $end
$var wire 1 ;$ ww_port_in_11 [4] $end
$var wire 1 <$ ww_port_in_11 [3] $end
$var wire 1 =$ ww_port_in_11 [2] $end
$var wire 1 >$ ww_port_in_11 [1] $end
$var wire 1 ?$ ww_port_in_11 [0] $end
$var wire 1 @$ ww_port_in_12 [7] $end
$var wire 1 A$ ww_port_in_12 [6] $end
$var wire 1 B$ ww_port_in_12 [5] $end
$var wire 1 C$ ww_port_in_12 [4] $end
$var wire 1 D$ ww_port_in_12 [3] $end
$var wire 1 E$ ww_port_in_12 [2] $end
$var wire 1 F$ ww_port_in_12 [1] $end
$var wire 1 G$ ww_port_in_12 [0] $end
$var wire 1 H$ ww_port_in_13 [7] $end
$var wire 1 I$ ww_port_in_13 [6] $end
$var wire 1 J$ ww_port_in_13 [5] $end
$var wire 1 K$ ww_port_in_13 [4] $end
$var wire 1 L$ ww_port_in_13 [3] $end
$var wire 1 M$ ww_port_in_13 [2] $end
$var wire 1 N$ ww_port_in_13 [1] $end
$var wire 1 O$ ww_port_in_13 [0] $end
$var wire 1 P$ ww_port_in_14 [7] $end
$var wire 1 Q$ ww_port_in_14 [6] $end
$var wire 1 R$ ww_port_in_14 [5] $end
$var wire 1 S$ ww_port_in_14 [4] $end
$var wire 1 T$ ww_port_in_14 [3] $end
$var wire 1 U$ ww_port_in_14 [2] $end
$var wire 1 V$ ww_port_in_14 [1] $end
$var wire 1 W$ ww_port_in_14 [0] $end
$var wire 1 X$ ww_port_in_15 [7] $end
$var wire 1 Y$ ww_port_in_15 [6] $end
$var wire 1 Z$ ww_port_in_15 [5] $end
$var wire 1 [$ ww_port_in_15 [4] $end
$var wire 1 \$ ww_port_in_15 [3] $end
$var wire 1 ]$ ww_port_in_15 [2] $end
$var wire 1 ^$ ww_port_in_15 [1] $end
$var wire 1 _$ ww_port_in_15 [0] $end
$var wire 1 `$ ww_port_out_00 [7] $end
$var wire 1 a$ ww_port_out_00 [6] $end
$var wire 1 b$ ww_port_out_00 [5] $end
$var wire 1 c$ ww_port_out_00 [4] $end
$var wire 1 d$ ww_port_out_00 [3] $end
$var wire 1 e$ ww_port_out_00 [2] $end
$var wire 1 f$ ww_port_out_00 [1] $end
$var wire 1 g$ ww_port_out_00 [0] $end
$var wire 1 h$ ww_port_out_01 [7] $end
$var wire 1 i$ ww_port_out_01 [6] $end
$var wire 1 j$ ww_port_out_01 [5] $end
$var wire 1 k$ ww_port_out_01 [4] $end
$var wire 1 l$ ww_port_out_01 [3] $end
$var wire 1 m$ ww_port_out_01 [2] $end
$var wire 1 n$ ww_port_out_01 [1] $end
$var wire 1 o$ ww_port_out_01 [0] $end
$var wire 1 p$ ww_port_out_02 [7] $end
$var wire 1 q$ ww_port_out_02 [6] $end
$var wire 1 r$ ww_port_out_02 [5] $end
$var wire 1 s$ ww_port_out_02 [4] $end
$var wire 1 t$ ww_port_out_02 [3] $end
$var wire 1 u$ ww_port_out_02 [2] $end
$var wire 1 v$ ww_port_out_02 [1] $end
$var wire 1 w$ ww_port_out_02 [0] $end
$var wire 1 x$ ww_port_out_03 [7] $end
$var wire 1 y$ ww_port_out_03 [6] $end
$var wire 1 z$ ww_port_out_03 [5] $end
$var wire 1 {$ ww_port_out_03 [4] $end
$var wire 1 |$ ww_port_out_03 [3] $end
$var wire 1 }$ ww_port_out_03 [2] $end
$var wire 1 ~$ ww_port_out_03 [1] $end
$var wire 1 !% ww_port_out_03 [0] $end
$var wire 1 "% ww_port_out_04 [7] $end
$var wire 1 #% ww_port_out_04 [6] $end
$var wire 1 $% ww_port_out_04 [5] $end
$var wire 1 %% ww_port_out_04 [4] $end
$var wire 1 &% ww_port_out_04 [3] $end
$var wire 1 '% ww_port_out_04 [2] $end
$var wire 1 (% ww_port_out_04 [1] $end
$var wire 1 )% ww_port_out_04 [0] $end
$var wire 1 *% ww_port_out_05 [7] $end
$var wire 1 +% ww_port_out_05 [6] $end
$var wire 1 ,% ww_port_out_05 [5] $end
$var wire 1 -% ww_port_out_05 [4] $end
$var wire 1 .% ww_port_out_05 [3] $end
$var wire 1 /% ww_port_out_05 [2] $end
$var wire 1 0% ww_port_out_05 [1] $end
$var wire 1 1% ww_port_out_05 [0] $end
$var wire 1 2% ww_port_out_06 [7] $end
$var wire 1 3% ww_port_out_06 [6] $end
$var wire 1 4% ww_port_out_06 [5] $end
$var wire 1 5% ww_port_out_06 [4] $end
$var wire 1 6% ww_port_out_06 [3] $end
$var wire 1 7% ww_port_out_06 [2] $end
$var wire 1 8% ww_port_out_06 [1] $end
$var wire 1 9% ww_port_out_06 [0] $end
$var wire 1 :% ww_port_out_07 [7] $end
$var wire 1 ;% ww_port_out_07 [6] $end
$var wire 1 <% ww_port_out_07 [5] $end
$var wire 1 =% ww_port_out_07 [4] $end
$var wire 1 >% ww_port_out_07 [3] $end
$var wire 1 ?% ww_port_out_07 [2] $end
$var wire 1 @% ww_port_out_07 [1] $end
$var wire 1 A% ww_port_out_07 [0] $end
$var wire 1 B% ww_port_out_08 [7] $end
$var wire 1 C% ww_port_out_08 [6] $end
$var wire 1 D% ww_port_out_08 [5] $end
$var wire 1 E% ww_port_out_08 [4] $end
$var wire 1 F% ww_port_out_08 [3] $end
$var wire 1 G% ww_port_out_08 [2] $end
$var wire 1 H% ww_port_out_08 [1] $end
$var wire 1 I% ww_port_out_08 [0] $end
$var wire 1 J% ww_port_out_09 [7] $end
$var wire 1 K% ww_port_out_09 [6] $end
$var wire 1 L% ww_port_out_09 [5] $end
$var wire 1 M% ww_port_out_09 [4] $end
$var wire 1 N% ww_port_out_09 [3] $end
$var wire 1 O% ww_port_out_09 [2] $end
$var wire 1 P% ww_port_out_09 [1] $end
$var wire 1 Q% ww_port_out_09 [0] $end
$var wire 1 R% ww_port_out_10 [7] $end
$var wire 1 S% ww_port_out_10 [6] $end
$var wire 1 T% ww_port_out_10 [5] $end
$var wire 1 U% ww_port_out_10 [4] $end
$var wire 1 V% ww_port_out_10 [3] $end
$var wire 1 W% ww_port_out_10 [2] $end
$var wire 1 X% ww_port_out_10 [1] $end
$var wire 1 Y% ww_port_out_10 [0] $end
$var wire 1 Z% ww_port_out_11 [7] $end
$var wire 1 [% ww_port_out_11 [6] $end
$var wire 1 \% ww_port_out_11 [5] $end
$var wire 1 ]% ww_port_out_11 [4] $end
$var wire 1 ^% ww_port_out_11 [3] $end
$var wire 1 _% ww_port_out_11 [2] $end
$var wire 1 `% ww_port_out_11 [1] $end
$var wire 1 a% ww_port_out_11 [0] $end
$var wire 1 b% ww_port_out_12 [7] $end
$var wire 1 c% ww_port_out_12 [6] $end
$var wire 1 d% ww_port_out_12 [5] $end
$var wire 1 e% ww_port_out_12 [4] $end
$var wire 1 f% ww_port_out_12 [3] $end
$var wire 1 g% ww_port_out_12 [2] $end
$var wire 1 h% ww_port_out_12 [1] $end
$var wire 1 i% ww_port_out_12 [0] $end
$var wire 1 j% ww_port_out_13 [7] $end
$var wire 1 k% ww_port_out_13 [6] $end
$var wire 1 l% ww_port_out_13 [5] $end
$var wire 1 m% ww_port_out_13 [4] $end
$var wire 1 n% ww_port_out_13 [3] $end
$var wire 1 o% ww_port_out_13 [2] $end
$var wire 1 p% ww_port_out_13 [1] $end
$var wire 1 q% ww_port_out_13 [0] $end
$var wire 1 r% ww_port_out_14 [7] $end
$var wire 1 s% ww_port_out_14 [6] $end
$var wire 1 t% ww_port_out_14 [5] $end
$var wire 1 u% ww_port_out_14 [4] $end
$var wire 1 v% ww_port_out_14 [3] $end
$var wire 1 w% ww_port_out_14 [2] $end
$var wire 1 x% ww_port_out_14 [1] $end
$var wire 1 y% ww_port_out_14 [0] $end
$var wire 1 z% ww_port_out_15 [7] $end
$var wire 1 {% ww_port_out_15 [6] $end
$var wire 1 |% ww_port_out_15 [5] $end
$var wire 1 }% ww_port_out_15 [4] $end
$var wire 1 ~% ww_port_out_15 [3] $end
$var wire 1 !& ww_port_out_15 [2] $end
$var wire 1 "& ww_port_out_15 [1] $end
$var wire 1 #& ww_port_out_15 [0] $end
$var wire 1 $& ww_data_out [7] $end
$var wire 1 %& ww_data_out [6] $end
$var wire 1 && ww_data_out [5] $end
$var wire 1 '& ww_data_out [4] $end
$var wire 1 (& ww_data_out [3] $end
$var wire 1 )& ww_data_out [2] $end
$var wire 1 *& ww_data_out [1] $end
$var wire 1 +& ww_data_out [0] $end
$var wire 1 ,& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [39] $end
$var wire 1 -& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [38] $end
$var wire 1 .& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [37] $end
$var wire 1 /& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [36] $end
$var wire 1 0& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [35] $end
$var wire 1 1& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [34] $end
$var wire 1 2& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [33] $end
$var wire 1 3& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [32] $end
$var wire 1 4& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [31] $end
$var wire 1 5& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [30] $end
$var wire 1 6& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [29] $end
$var wire 1 7& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [28] $end
$var wire 1 8& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [27] $end
$var wire 1 9& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [26] $end
$var wire 1 :& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [25] $end
$var wire 1 ;& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [24] $end
$var wire 1 <& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [23] $end
$var wire 1 =& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [22] $end
$var wire 1 >& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [21] $end
$var wire 1 ?& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [20] $end
$var wire 1 @& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 A& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 B& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 C& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 D& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 E& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 F& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 G& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 H& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 I& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 J& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 K& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 L& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 M& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 N& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 O& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 P& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 Q& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 R& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 S& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 T& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 U& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 V& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 W& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 X& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 Y& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 Z& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 [& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 \& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [7] $end
$var wire 1 ]& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [6] $end
$var wire 1 ^& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [5] $end
$var wire 1 _& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 `& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 a& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 b& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 c& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 d& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [39] $end
$var wire 1 e& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [38] $end
$var wire 1 f& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [37] $end
$var wire 1 g& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [36] $end
$var wire 1 h& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [35] $end
$var wire 1 i& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [34] $end
$var wire 1 j& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [33] $end
$var wire 1 k& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [32] $end
$var wire 1 l& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [31] $end
$var wire 1 m& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [30] $end
$var wire 1 n& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [29] $end
$var wire 1 o& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [28] $end
$var wire 1 p& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [27] $end
$var wire 1 q& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [26] $end
$var wire 1 r& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [25] $end
$var wire 1 s& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [24] $end
$var wire 1 t& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [23] $end
$var wire 1 u& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [22] $end
$var wire 1 v& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [21] $end
$var wire 1 w& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [20] $end
$var wire 1 x& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 y& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 z& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 {& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 |& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 }& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 ~& \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 !' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 "' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 #' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 $' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 %' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 &' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 '' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 (' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 )' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 *' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 +' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 ,' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 -' \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 .' \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 /' \clock~input_o\ $end
$var wire 1 0' \clock~inputCLKENA0_outclk\ $end
$var wire 1 1' \data_in[0]~input_o\ $end
$var wire 1 2' \reset~input_o\ $end
$var wire 1 3' \reset~inputCLKENA0_outclk\ $end
$var wire 1 4' \address[0]~input_o\ $end
$var wire 1 5' \address[1]~input_o\ $end
$var wire 1 6' \address[3]~input_o\ $end
$var wire 1 7' \address[2]~input_o\ $end
$var wire 1 8' \Equal1~0_combout\ $end
$var wire 1 9' \address[7]~input_o\ $end
$var wire 1 :' \address[5]~input_o\ $end
$var wire 1 ;' \address[6]~input_o\ $end
$var wire 1 <' \address[4]~input_o\ $end
$var wire 1 =' \writen~input_o\ $end
$var wire 1 >' \ports_out|U3~0_combout\ $end
$var wire 1 ?' \ports_out|U3~1_combout\ $end
$var wire 1 @' \data_in[1]~input_o\ $end
$var wire 1 A' \data_in[2]~input_o\ $end
$var wire 1 B' \data_in[3]~input_o\ $end
$var wire 1 C' \ports_out|port_out_00[3]~feeder_combout\ $end
$var wire 1 D' \data_in[4]~input_o\ $end
$var wire 1 E' \ports_out|port_out_00[4]~feeder_combout\ $end
$var wire 1 F' \data_in[5]~input_o\ $end
$var wire 1 G' \data_in[6]~input_o\ $end
$var wire 1 H' \ports_out|port_out_00[6]~feeder_combout\ $end
$var wire 1 I' \data_in[7]~input_o\ $end
$var wire 1 J' \ports_out|port_out_01[0]~feeder_combout\ $end
$var wire 1 K' \ports_out|U4~0_combout\ $end
$var wire 1 L' \ports_out|port_out_01[1]~feeder_combout\ $end
$var wire 1 M' \ports_out|port_out_01[2]~feeder_combout\ $end
$var wire 1 N' \ports_out|port_out_01[3]~feeder_combout\ $end
$var wire 1 O' \ports_out|port_out_01[4]~feeder_combout\ $end
$var wire 1 P' \ports_out|port_out_01[5]~feeder_combout\ $end
$var wire 1 Q' \ports_out|port_out_01[6]~feeder_combout\ $end
$var wire 1 R' \ports_out|port_out_02[0]~feeder_combout\ $end
$var wire 1 S' \ports_out|U5~0_combout\ $end
$var wire 1 T' \ports_out|port_out_02[1]~feeder_combout\ $end
$var wire 1 U' \ports_out|port_out_02[2]~feeder_combout\ $end
$var wire 1 V' \ports_out|port_out_02[3]~feeder_combout\ $end
$var wire 1 W' \ports_out|port_out_02[4]~feeder_combout\ $end
$var wire 1 X' \ports_out|port_out_02[5]~feeder_combout\ $end
$var wire 1 Y' \ports_out|port_out_02[6]~feeder_combout\ $end
$var wire 1 Z' \ports_out|port_out_03[0]~feeder_combout\ $end
$var wire 1 [' \ports_out|U6~0_combout\ $end
$var wire 1 \' \ports_out|port_out_03[1]~feeder_combout\ $end
$var wire 1 ]' \ports_out|port_out_03[2]~feeder_combout\ $end
$var wire 1 ^' \ports_out|port_out_03[3]~feeder_combout\ $end
$var wire 1 _' \ports_out|port_out_03[6]~feeder_combout\ $end
$var wire 1 `' \ports_out|port_out_04[0]~feeder_combout\ $end
$var wire 1 a' \ports_out|U7~0_combout\ $end
$var wire 1 b' \ports_out|port_out_04[1]~feeder_combout\ $end
$var wire 1 c' \ports_out|port_out_04[2]~feeder_combout\ $end
$var wire 1 d' \ports_out|port_out_04[3]~feeder_combout\ $end
$var wire 1 e' \ports_out|port_out_04[4]~feeder_combout\ $end
$var wire 1 f' \ports_out|port_out_04[5]~feeder_combout\ $end
$var wire 1 g' \ports_out|port_out_05[0]~feeder_combout\ $end
$var wire 1 h' \ports_out|U8~0_combout\ $end
$var wire 1 i' \ports_out|port_out_05[2]~feeder_combout\ $end
$var wire 1 j' \ports_out|port_out_05[3]~feeder_combout\ $end
$var wire 1 k' \ports_out|port_out_05[4]~feeder_combout\ $end
$var wire 1 l' \ports_out|port_out_05[5]~feeder_combout\ $end
$var wire 1 m' \ports_out|U9~0_combout\ $end
$var wire 1 n' \ports_out|port_out_06[1]~feeder_combout\ $end
$var wire 1 o' \ports_out|port_out_06[4]~feeder_combout\ $end
$var wire 1 p' \ports_out|port_out_06[6]~feeder_combout\ $end
$var wire 1 q' \ports_out|port_out_07[0]~feeder_combout\ $end
$var wire 1 r' \ports_out|U10~0_combout\ $end
$var wire 1 s' \ports_out|port_out_07[1]~feeder_combout\ $end
$var wire 1 t' \ports_out|port_out_07[3]~feeder_combout\ $end
$var wire 1 u' \ports_out|port_out_07[6]~feeder_combout\ $end
$var wire 1 v' \Equal8~0_combout\ $end
$var wire 1 w' \ports_out|U11~0_combout\ $end
$var wire 1 x' \ports_out|port_out_08[1]~feeder_combout\ $end
$var wire 1 y' \ports_out|port_out_08[3]~feeder_combout\ $end
$var wire 1 z' \ports_out|port_out_08[6]~feeder_combout\ $end
$var wire 1 {' \ports_out|port_out_08[7]~feeder_combout\ $end
$var wire 1 |' \ports_out|port_out_09[0]~feeder_combout\ $end
$var wire 1 }' \ports_out|U12~0_combout\ $end
$var wire 1 ~' \ports_out|port_out_09[2]~feeder_combout\ $end
$var wire 1 !( \ports_out|port_out_09[4]~feeder_combout\ $end
$var wire 1 "( \ports_out|port_out_09[5]~feeder_combout\ $end
$var wire 1 #( \ports_out|port_out_09[6]~feeder_combout\ $end
$var wire 1 $( \ports_out|port_out_09[7]~feeder_combout\ $end
$var wire 1 %( \ports_out|port_out_10[0]~feeder_combout\ $end
$var wire 1 &( \ports_out|U13~0_combout\ $end
$var wire 1 '( \ports_out|port_out_10[2]~feeder_combout\ $end
$var wire 1 (( \ports_out|port_out_10[4]~feeder_combout\ $end
$var wire 1 )( \ports_out|port_out_10[5]~feeder_combout\ $end
$var wire 1 *( \ports_out|port_out_10[6]~feeder_combout\ $end
$var wire 1 +( \ports_out|port_out_10[7]~feeder_combout\ $end
$var wire 1 ,( \ports_out|U14~0_combout\ $end
$var wire 1 -( \ports_out|port_out_11[2]~feeder_combout\ $end
$var wire 1 .( \ports_out|port_out_11[4]~feeder_combout\ $end
$var wire 1 /( \ports_out|port_out_11[5]~feeder_combout\ $end
$var wire 1 0( \ports_out|port_out_11[6]~feeder_combout\ $end
$var wire 1 1( \ports_out|port_out_12[0]~feeder_combout\ $end
$var wire 1 2( \Equal12~0_combout\ $end
$var wire 1 3( \ports_out|U15~0_combout\ $end
$var wire 1 4( \ports_out|port_out_12[2]~feeder_combout\ $end
$var wire 1 5( \ports_out|port_out_12[3]~feeder_combout\ $end
$var wire 1 6( \ports_out|port_out_12[4]~feeder_combout\ $end
$var wire 1 7( \ports_out|port_out_12[5]~feeder_combout\ $end
$var wire 1 8( \ports_out|port_out_13[0]~feeder_combout\ $end
$var wire 1 9( \ports_out|U16~0_combout\ $end
$var wire 1 :( \ports_out|port_out_13[2]~feeder_combout\ $end
$var wire 1 ;( \ports_out|port_out_13[4]~feeder_combout\ $end
$var wire 1 <( \ports_out|port_out_13[6]~feeder_combout\ $end
$var wire 1 =( \ports_out|U17~0_combout\ $end
$var wire 1 >( \ports_out|port_out_14[1]~feeder_combout\ $end
$var wire 1 ?( \ports_out|port_out_14[4]~feeder_combout\ $end
$var wire 1 @( \ports_out|port_out_14[6]~feeder_combout\ $end
$var wire 1 A( \ports_out|U18~0_combout\ $end
$var wire 1 B( \ports_out|port_out_15[3]~feeder_combout\ $end
$var wire 1 C( \ports_out|port_out_15[4]~feeder_combout\ $end
$var wire 1 D( \ports_out|port_out_15[6]~feeder_combout\ $end
$var wire 1 E( \ram|memory~1_combout\ $end
$var wire 1 F( \ram|data_out[0]~0_combout\ $end
$var wire 1 G( \ram|RW_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 H( \LessThan3~0_combout\ $end
$var wire 1 I( \Equal1~1_combout\ $end
$var wire 1 J( \Equal0~0_combout\ $end
$var wire 1 K( \data_out~6_combout\ $end
$var wire 1 L( \port_in_12[0]~input_o\ $end
$var wire 1 M( \port_in_11[0]~input_o\ $end
$var wire 1 N( \port_in_15[0]~input_o\ $end
$var wire 1 O( \data_out~0_combout\ $end
$var wire 1 P( \Equal12~1_combout\ $end
$var wire 1 Q( \Equal11~0_combout\ $end
$var wire 1 R( \port_in_13[0]~input_o\ $end
$var wire 1 S( \port_in_14[0]~input_o\ $end
$var wire 1 T( \data_out~1_combout\ $end
$var wire 1 U( \data_out~2_combout\ $end
$var wire 1 V( \port_in_10[0]~input_o\ $end
$var wire 1 W( \data_out~4_combout\ $end
$var wire 1 X( \port_in_09[0]~input_o\ $end
$var wire 1 Y( \port_in_08[0]~input_o\ $end
$var wire 1 Z( \data_out~5_combout\ $end
$var wire 1 [( \port_in_06[0]~input_o\ $end
$var wire 1 \( \data_out~8_combout\ $end
$var wire 1 ]( \port_in_05[0]~input_o\ $end
$var wire 1 ^( \data_out~9_combout\ $end
$var wire 1 _( \port_in_02[0]~input_o\ $end
$var wire 1 `( \port_in_01[0]~input_o\ $end
$var wire 1 a( \data_out~12_combout\ $end
$var wire 1 b( \port_in_07[0]~input_o\ $end
$var wire 1 c( \data_out~7_combout\ $end
$var wire 1 d( \port_in_04[0]~input_o\ $end
$var wire 1 e( \data_out~10_combout\ $end
$var wire 1 f( \port_in_03[0]~input_o\ $end
$var wire 1 g( \data_out~11_combout\ $end
$var wire 1 h( \data_out~13_combout\ $end
$var wire 1 i( \data_out~3_combout\ $end
$var wire 1 j( \data_out~14_combout\ $end
$var wire 1 k( \port_in_00[0]~input_o\ $end
$var wire 1 l( \data_out~15_combout\ $end
$var wire 1 m( \data_out~31_combout\ $end
$var wire 1 n( \data_out~33_combout\ $end
$var wire 1 o( \Equal6~0_combout\ $end
$var wire 1 p( \data_out~32_combout\ $end
$var wire 1 q( \port_in_04[1]~input_o\ $end
$var wire 1 r( \port_in_02[1]~input_o\ $end
$var wire 1 s( \port_in_05[1]~input_o\ $end
$var wire 1 t( \data_out~16_combout\ $end
$var wire 1 u( \port_in_03[1]~input_o\ $end
$var wire 1 v( \data_out~17_combout\ $end
$var wire 1 w( \data_out~18_combout\ $end
$var wire 1 x( \ram|RW_rtl_0|auto_generated|ram_block1a1\ $end
$var wire 1 y( \ram|memory~0_combout\ $end
$var wire 1 z( \data_out~20_combout\ $end
$var wire 1 {( \data_out~19_combout\ $end
$var wire 1 |( \port_in_00[1]~input_o\ $end
$var wire 1 }( \port_in_01[1]~input_o\ $end
$var wire 1 ~( \data_out~21_combout\ $end
$var wire 1 !) \port_in_06[1]~input_o\ $end
$var wire 1 ") \rom|Mux6~0_combout\ $end
$var wire 1 #) \rom|Mux6~1_combout\ $end
$var wire 1 $) \port_in_10[1]~input_o\ $end
$var wire 1 %) \port_in_12[1]~input_o\ $end
$var wire 1 &) \port_in_15[1]~input_o\ $end
$var wire 1 ') \data_out~22_combout\ $end
$var wire 1 () \port_in_14[1]~input_o\ $end
$var wire 1 )) \port_in_13[1]~input_o\ $end
$var wire 1 *) \data_out~23_combout\ $end
$var wire 1 +) \data_out~24_combout\ $end
$var wire 1 ,) \data_out~26_combout\ $end
$var wire 1 -) \port_in_11[1]~input_o\ $end
$var wire 1 .) \data_out~25_combout\ $end
$var wire 1 /) \data_out~27_combout\ $end
$var wire 1 0) \port_in_07[1]~input_o\ $end
$var wire 1 1) \port_in_09[1]~input_o\ $end
$var wire 1 2) \data_out~29_combout\ $end
$var wire 1 3) \data_out~28_combout\ $end
$var wire 1 4) \port_in_08[1]~input_o\ $end
$var wire 1 5) \data_out~30_combout\ $end
$var wire 1 6) \data_out~34_combout\ $end
$var wire 1 7) \port_in_05[2]~input_o\ $end
$var wire 1 8) \port_in_02[2]~input_o\ $end
$var wire 1 9) \port_in_03[2]~input_o\ $end
$var wire 1 :) \port_in_04[2]~input_o\ $end
$var wire 1 ;) \data_out~35_combout\ $end
$var wire 1 <) \ram|RW_rtl_0|auto_generated|ram_block1a2\ $end
$var wire 1 =) \port_in_01[2]~input_o\ $end
$var wire 1 >) \port_in_00[2]~input_o\ $end
$var wire 1 ?) \data_out~36_combout\ $end
$var wire 1 @) \rom|Mux3~0_combout\ $end
$var wire 1 A) \port_in_06[2]~input_o\ $end
$var wire 1 B) \port_in_09[2]~input_o\ $end
$var wire 1 C) \port_in_12[2]~input_o\ $end
$var wire 1 D) \port_in_11[2]~input_o\ $end
$var wire 1 E) \port_in_14[2]~input_o\ $end
$var wire 1 F) \port_in_15[2]~input_o\ $end
$var wire 1 G) \port_in_13[2]~input_o\ $end
$var wire 1 H) \data_out~37_combout\ $end
$var wire 1 I) \port_in_10[2]~input_o\ $end
$var wire 1 J) \data_out~38_combout\ $end
$var wire 1 K) \port_in_08[2]~input_o\ $end
$var wire 1 L) \port_in_07[2]~input_o\ $end
$var wire 1 M) \data_out~39_combout\ $end
$var wire 1 N) \data_out~40_combout\ $end
$var wire 1 O) \rom|Mux0~0_combout\ $end
$var wire 1 P) \rom|Mux4~0_combout\ $end
$var wire 1 Q) \port_in_09[3]~input_o\ $end
$var wire 1 R) \port_in_08[3]~input_o\ $end
$var wire 1 S) \port_in_07[3]~input_o\ $end
$var wire 1 T) \port_in_10[3]~input_o\ $end
$var wire 1 U) \port_in_11[3]~input_o\ $end
$var wire 1 V) \port_in_12[3]~input_o\ $end
$var wire 1 W) \port_in_15[3]~input_o\ $end
$var wire 1 X) \port_in_14[3]~input_o\ $end
$var wire 1 Y) \port_in_13[3]~input_o\ $end
$var wire 1 Z) \data_out~43_combout\ $end
$var wire 1 [) \data_out~44_combout\ $end
$var wire 1 \) \data_out~45_combout\ $end
$var wire 1 ]) \port_in_05[3]~input_o\ $end
$var wire 1 ^) \port_in_02[3]~input_o\ $end
$var wire 1 _) \port_in_04[3]~input_o\ $end
$var wire 1 `) \port_in_03[3]~input_o\ $end
$var wire 1 a) \data_out~41_combout\ $end
$var wire 1 b) \ram|RW_rtl_0|auto_generated|ram_block1a3\ $end
$var wire 1 c) \port_in_01[3]~input_o\ $end
$var wire 1 d) \port_in_00[3]~input_o\ $end
$var wire 1 e) \data_out~42_combout\ $end
$var wire 1 f) \port_in_06[3]~input_o\ $end
$var wire 1 g) \data_out~46_combout\ $end
$var wire 1 h) \port_in_06[4]~input_o\ $end
$var wire 1 i) \rom|Mux3~1_combout\ $end
$var wire 1 j) \port_in_09[4]~input_o\ $end
$var wire 1 k) \port_in_07[4]~input_o\ $end
$var wire 1 l) \port_in_12[4]~input_o\ $end
$var wire 1 m) \port_in_11[4]~input_o\ $end
$var wire 1 n) \port_in_10[4]~input_o\ $end
$var wire 1 o) \port_in_14[4]~input_o\ $end
$var wire 1 p) \port_in_13[4]~input_o\ $end
$var wire 1 q) \port_in_15[4]~input_o\ $end
$var wire 1 r) \data_out~49_combout\ $end
$var wire 1 s) \data_out~50_combout\ $end
$var wire 1 t) \port_in_08[4]~input_o\ $end
$var wire 1 u) \data_out~51_combout\ $end
$var wire 1 v) \ram|RW_rtl_0|auto_generated|ram_block1a4\ $end
$var wire 1 w) \port_in_00[4]~input_o\ $end
$var wire 1 x) \port_in_01[4]~input_o\ $end
$var wire 1 y) \port_in_04[4]~input_o\ $end
$var wire 1 z) \port_in_05[4]~input_o\ $end
$var wire 1 {) \port_in_03[4]~input_o\ $end
$var wire 1 |) \port_in_02[4]~input_o\ $end
$var wire 1 }) \data_out~47_combout\ $end
$var wire 1 ~) \data_out~48_combout\ $end
$var wire 1 !* \data_out~52_combout\ $end
$var wire 1 "* \rom|Mux2~0_combout\ $end
$var wire 1 #* \rom|Mux2~1_combout\ $end
$var wire 1 $* \port_in_07[5]~input_o\ $end
$var wire 1 %* \port_in_09[5]~input_o\ $end
$var wire 1 &* \port_in_08[5]~input_o\ $end
$var wire 1 '* \port_in_10[5]~input_o\ $end
$var wire 1 (* \port_in_12[5]~input_o\ $end
$var wire 1 )* \port_in_11[5]~input_o\ $end
$var wire 1 ** \port_in_13[5]~input_o\ $end
$var wire 1 +* \port_in_15[5]~input_o\ $end
$var wire 1 ,* \port_in_14[5]~input_o\ $end
$var wire 1 -* \data_out~55_combout\ $end
$var wire 1 .* \data_out~56_combout\ $end
$var wire 1 /* \data_out~57_combout\ $end
$var wire 1 0* \port_in_00[5]~input_o\ $end
$var wire 1 1* \port_in_05[5]~input_o\ $end
$var wire 1 2* \port_in_04[5]~input_o\ $end
$var wire 1 3* \port_in_02[5]~input_o\ $end
$var wire 1 4* \port_in_03[5]~input_o\ $end
$var wire 1 5* \data_out~53_combout\ $end
$var wire 1 6* \ram|RW_rtl_0|auto_generated|ram_block1a5\ $end
$var wire 1 7* \port_in_01[5]~input_o\ $end
$var wire 1 8* \data_out~54_combout\ $end
$var wire 1 9* \port_in_06[5]~input_o\ $end
$var wire 1 :* \data_out~58_combout\ $end
$var wire 1 ;* \rom|Mux1~0_combout\ $end
$var wire 1 <* \port_in_00[6]~input_o\ $end
$var wire 1 =* \ram|RW_rtl_0|auto_generated|ram_block1a6\ $end
$var wire 1 >* \port_in_02[6]~input_o\ $end
$var wire 1 ?* \port_in_05[6]~input_o\ $end
$var wire 1 @* \port_in_03[6]~input_o\ $end
$var wire 1 A* \port_in_04[6]~input_o\ $end
$var wire 1 B* \data_out~59_combout\ $end
$var wire 1 C* \port_in_01[6]~input_o\ $end
$var wire 1 D* \data_out~60_combout\ $end
$var wire 1 E* \port_in_06[6]~input_o\ $end
$var wire 1 F* \port_in_07[6]~input_o\ $end
$var wire 1 G* \port_in_08[6]~input_o\ $end
$var wire 1 H* \port_in_09[6]~input_o\ $end
$var wire 1 I* \port_in_11[6]~input_o\ $end
$var wire 1 J* \port_in_12[6]~input_o\ $end
$var wire 1 K* \port_in_15[6]~input_o\ $end
$var wire 1 L* \port_in_13[6]~input_o\ $end
$var wire 1 M* \port_in_14[6]~input_o\ $end
$var wire 1 N* \data_out~61_combout\ $end
$var wire 1 O* \port_in_10[6]~input_o\ $end
$var wire 1 P* \data_out~62_combout\ $end
$var wire 1 Q* \data_out~63_combout\ $end
$var wire 1 R* \data_out~64_combout\ $end
$var wire 1 S* \ram|RW_rtl_0|auto_generated|ram_block1a7\ $end
$var wire 1 T* \port_in_01[7]~input_o\ $end
$var wire 1 U* \port_in_04[7]~input_o\ $end
$var wire 1 V* \port_in_02[7]~input_o\ $end
$var wire 1 W* \port_in_05[7]~input_o\ $end
$var wire 1 X* \port_in_03[7]~input_o\ $end
$var wire 1 Y* \data_out~65_combout\ $end
$var wire 1 Z* \port_in_00[7]~input_o\ $end
$var wire 1 [* \data_out~66_combout\ $end
$var wire 1 \* \port_in_06[7]~input_o\ $end
$var wire 1 ]* \port_in_08[7]~input_o\ $end
$var wire 1 ^* \port_in_12[7]~input_o\ $end
$var wire 1 _* \port_in_15[7]~input_o\ $end
$var wire 1 `* \port_in_13[7]~input_o\ $end
$var wire 1 a* \port_in_14[7]~input_o\ $end
$var wire 1 b* \data_out~67_combout\ $end
$var wire 1 c* \port_in_11[7]~input_o\ $end
$var wire 1 d* \port_in_10[7]~input_o\ $end
$var wire 1 e* \data_out~68_combout\ $end
$var wire 1 f* \port_in_09[7]~input_o\ $end
$var wire 1 g* \port_in_07[7]~input_o\ $end
$var wire 1 h* \data_out~69_combout\ $end
$var wire 1 i* \data_out~70_combout\ $end
$var wire 1 j* \ports_out|port_out_08\ [7] $end
$var wire 1 k* \ports_out|port_out_08\ [6] $end
$var wire 1 l* \ports_out|port_out_08\ [5] $end
$var wire 1 m* \ports_out|port_out_08\ [4] $end
$var wire 1 n* \ports_out|port_out_08\ [3] $end
$var wire 1 o* \ports_out|port_out_08\ [2] $end
$var wire 1 p* \ports_out|port_out_08\ [1] $end
$var wire 1 q* \ports_out|port_out_08\ [0] $end
$var wire 1 r* \ports_out|port_out_00\ [7] $end
$var wire 1 s* \ports_out|port_out_00\ [6] $end
$var wire 1 t* \ports_out|port_out_00\ [5] $end
$var wire 1 u* \ports_out|port_out_00\ [4] $end
$var wire 1 v* \ports_out|port_out_00\ [3] $end
$var wire 1 w* \ports_out|port_out_00\ [2] $end
$var wire 1 x* \ports_out|port_out_00\ [1] $end
$var wire 1 y* \ports_out|port_out_00\ [0] $end
$var wire 1 z* \ports_out|port_out_01\ [7] $end
$var wire 1 {* \ports_out|port_out_01\ [6] $end
$var wire 1 |* \ports_out|port_out_01\ [5] $end
$var wire 1 }* \ports_out|port_out_01\ [4] $end
$var wire 1 ~* \ports_out|port_out_01\ [3] $end
$var wire 1 !+ \ports_out|port_out_01\ [2] $end
$var wire 1 "+ \ports_out|port_out_01\ [1] $end
$var wire 1 #+ \ports_out|port_out_01\ [0] $end
$var wire 1 $+ \ports_out|port_out_02\ [7] $end
$var wire 1 %+ \ports_out|port_out_02\ [6] $end
$var wire 1 &+ \ports_out|port_out_02\ [5] $end
$var wire 1 '+ \ports_out|port_out_02\ [4] $end
$var wire 1 (+ \ports_out|port_out_02\ [3] $end
$var wire 1 )+ \ports_out|port_out_02\ [2] $end
$var wire 1 *+ \ports_out|port_out_02\ [1] $end
$var wire 1 ++ \ports_out|port_out_02\ [0] $end
$var wire 1 ,+ \ports_out|port_out_03\ [7] $end
$var wire 1 -+ \ports_out|port_out_03\ [6] $end
$var wire 1 .+ \ports_out|port_out_03\ [5] $end
$var wire 1 /+ \ports_out|port_out_03\ [4] $end
$var wire 1 0+ \ports_out|port_out_03\ [3] $end
$var wire 1 1+ \ports_out|port_out_03\ [2] $end
$var wire 1 2+ \ports_out|port_out_03\ [1] $end
$var wire 1 3+ \ports_out|port_out_03\ [0] $end
$var wire 1 4+ \ports_out|port_out_04\ [7] $end
$var wire 1 5+ \ports_out|port_out_04\ [6] $end
$var wire 1 6+ \ports_out|port_out_04\ [5] $end
$var wire 1 7+ \ports_out|port_out_04\ [4] $end
$var wire 1 8+ \ports_out|port_out_04\ [3] $end
$var wire 1 9+ \ports_out|port_out_04\ [2] $end
$var wire 1 :+ \ports_out|port_out_04\ [1] $end
$var wire 1 ;+ \ports_out|port_out_04\ [0] $end
$var wire 1 <+ \ports_out|port_out_05\ [7] $end
$var wire 1 =+ \ports_out|port_out_05\ [6] $end
$var wire 1 >+ \ports_out|port_out_05\ [5] $end
$var wire 1 ?+ \ports_out|port_out_05\ [4] $end
$var wire 1 @+ \ports_out|port_out_05\ [3] $end
$var wire 1 A+ \ports_out|port_out_05\ [2] $end
$var wire 1 B+ \ports_out|port_out_05\ [1] $end
$var wire 1 C+ \ports_out|port_out_05\ [0] $end
$var wire 1 D+ \ports_out|port_out_06\ [7] $end
$var wire 1 E+ \ports_out|port_out_06\ [6] $end
$var wire 1 F+ \ports_out|port_out_06\ [5] $end
$var wire 1 G+ \ports_out|port_out_06\ [4] $end
$var wire 1 H+ \ports_out|port_out_06\ [3] $end
$var wire 1 I+ \ports_out|port_out_06\ [2] $end
$var wire 1 J+ \ports_out|port_out_06\ [1] $end
$var wire 1 K+ \ports_out|port_out_06\ [0] $end
$var wire 1 L+ \ports_out|port_out_07\ [7] $end
$var wire 1 M+ \ports_out|port_out_07\ [6] $end
$var wire 1 N+ \ports_out|port_out_07\ [5] $end
$var wire 1 O+ \ports_out|port_out_07\ [4] $end
$var wire 1 P+ \ports_out|port_out_07\ [3] $end
$var wire 1 Q+ \ports_out|port_out_07\ [2] $end
$var wire 1 R+ \ports_out|port_out_07\ [1] $end
$var wire 1 S+ \ports_out|port_out_07\ [0] $end
$var wire 1 T+ \ports_out|port_out_09\ [7] $end
$var wire 1 U+ \ports_out|port_out_09\ [6] $end
$var wire 1 V+ \ports_out|port_out_09\ [5] $end
$var wire 1 W+ \ports_out|port_out_09\ [4] $end
$var wire 1 X+ \ports_out|port_out_09\ [3] $end
$var wire 1 Y+ \ports_out|port_out_09\ [2] $end
$var wire 1 Z+ \ports_out|port_out_09\ [1] $end
$var wire 1 [+ \ports_out|port_out_09\ [0] $end
$var wire 1 \+ \ports_out|port_out_10\ [7] $end
$var wire 1 ]+ \ports_out|port_out_10\ [6] $end
$var wire 1 ^+ \ports_out|port_out_10\ [5] $end
$var wire 1 _+ \ports_out|port_out_10\ [4] $end
$var wire 1 `+ \ports_out|port_out_10\ [3] $end
$var wire 1 a+ \ports_out|port_out_10\ [2] $end
$var wire 1 b+ \ports_out|port_out_10\ [1] $end
$var wire 1 c+ \ports_out|port_out_10\ [0] $end
$var wire 1 d+ \ports_out|port_out_11\ [7] $end
$var wire 1 e+ \ports_out|port_out_11\ [6] $end
$var wire 1 f+ \ports_out|port_out_11\ [5] $end
$var wire 1 g+ \ports_out|port_out_11\ [4] $end
$var wire 1 h+ \ports_out|port_out_11\ [3] $end
$var wire 1 i+ \ports_out|port_out_11\ [2] $end
$var wire 1 j+ \ports_out|port_out_11\ [1] $end
$var wire 1 k+ \ports_out|port_out_11\ [0] $end
$var wire 1 l+ \ports_out|port_out_12\ [7] $end
$var wire 1 m+ \ports_out|port_out_12\ [6] $end
$var wire 1 n+ \ports_out|port_out_12\ [5] $end
$var wire 1 o+ \ports_out|port_out_12\ [4] $end
$var wire 1 p+ \ports_out|port_out_12\ [3] $end
$var wire 1 q+ \ports_out|port_out_12\ [2] $end
$var wire 1 r+ \ports_out|port_out_12\ [1] $end
$var wire 1 s+ \ports_out|port_out_12\ [0] $end
$var wire 1 t+ \ports_out|port_out_13\ [7] $end
$var wire 1 u+ \ports_out|port_out_13\ [6] $end
$var wire 1 v+ \ports_out|port_out_13\ [5] $end
$var wire 1 w+ \ports_out|port_out_13\ [4] $end
$var wire 1 x+ \ports_out|port_out_13\ [3] $end
$var wire 1 y+ \ports_out|port_out_13\ [2] $end
$var wire 1 z+ \ports_out|port_out_13\ [1] $end
$var wire 1 {+ \ports_out|port_out_13\ [0] $end
$var wire 1 |+ \ports_out|port_out_14\ [7] $end
$var wire 1 }+ \ports_out|port_out_14\ [6] $end
$var wire 1 ~+ \ports_out|port_out_14\ [5] $end
$var wire 1 !, \ports_out|port_out_14\ [4] $end
$var wire 1 ", \ports_out|port_out_14\ [3] $end
$var wire 1 #, \ports_out|port_out_14\ [2] $end
$var wire 1 $, \ports_out|port_out_14\ [1] $end
$var wire 1 %, \ports_out|port_out_14\ [0] $end
$var wire 1 &, \ports_out|port_out_15\ [7] $end
$var wire 1 ', \ports_out|port_out_15\ [6] $end
$var wire 1 (, \ports_out|port_out_15\ [5] $end
$var wire 1 ), \ports_out|port_out_15\ [4] $end
$var wire 1 *, \ports_out|port_out_15\ [3] $end
$var wire 1 +, \ports_out|port_out_15\ [2] $end
$var wire 1 ,, \ports_out|port_out_15\ [1] $end
$var wire 1 -, \ports_out|port_out_15\ [0] $end
$var wire 1 ., \rom|data_out\ [7] $end
$var wire 1 /, \rom|data_out\ [6] $end
$var wire 1 0, \rom|data_out\ [5] $end
$var wire 1 1, \rom|data_out\ [4] $end
$var wire 1 2, \rom|data_out\ [3] $end
$var wire 1 3, \rom|data_out\ [2] $end
$var wire 1 4, \rom|data_out\ [1] $end
$var wire 1 5, \rom|data_out\ [0] $end
$var wire 1 6, \ALT_INV_data_in[7]~input_o\ $end
$var wire 1 7, \ALT_INV_data_in[6]~input_o\ $end
$var wire 1 8, \ALT_INV_data_in[5]~input_o\ $end
$var wire 1 9, \ALT_INV_data_in[4]~input_o\ $end
$var wire 1 :, \ALT_INV_data_in[3]~input_o\ $end
$var wire 1 ;, \ALT_INV_data_in[2]~input_o\ $end
$var wire 1 <, \ALT_INV_data_in[1]~input_o\ $end
$var wire 1 =, \ALT_INV_writen~input_o\ $end
$var wire 1 >, \ALT_INV_data_in[0]~input_o\ $end
$var wire 1 ?, \ALT_INV_port_in_06[7]~input_o\ $end
$var wire 1 @, \ALT_INV_port_in_08[7]~input_o\ $end
$var wire 1 A, \ALT_INV_port_in_07[7]~input_o\ $end
$var wire 1 B, \ALT_INV_port_in_09[7]~input_o\ $end
$var wire 1 C, \ALT_INV_port_in_11[7]~input_o\ $end
$var wire 1 D, \ALT_INV_port_in_10[7]~input_o\ $end
$var wire 1 E, \ALT_INV_port_in_12[7]~input_o\ $end
$var wire 1 F, \ALT_INV_port_in_13[7]~input_o\ $end
$var wire 1 G, \ALT_INV_port_in_15[7]~input_o\ $end
$var wire 1 H, \ALT_INV_port_in_14[7]~input_o\ $end
$var wire 1 I, \ALT_INV_port_in_01[7]~input_o\ $end
$var wire 1 J, \ALT_INV_port_in_03[7]~input_o\ $end
$var wire 1 K, \ALT_INV_port_in_02[7]~input_o\ $end
$var wire 1 L, \ALT_INV_port_in_04[7]~input_o\ $end
$var wire 1 M, \ALT_INV_port_in_05[7]~input_o\ $end
$var wire 1 N, \ALT_INV_port_in_00[7]~input_o\ $end
$var wire 1 O, \ALT_INV_port_in_06[6]~input_o\ $end
$var wire 1 P, \ALT_INV_port_in_08[6]~input_o\ $end
$var wire 1 Q, \ALT_INV_port_in_07[6]~input_o\ $end
$var wire 1 R, \ALT_INV_port_in_09[6]~input_o\ $end
$var wire 1 S, \ALT_INV_port_in_11[6]~input_o\ $end
$var wire 1 T, \ALT_INV_port_in_10[6]~input_o\ $end
$var wire 1 U, \ALT_INV_port_in_12[6]~input_o\ $end
$var wire 1 V, \ALT_INV_port_in_13[6]~input_o\ $end
$var wire 1 W, \ALT_INV_port_in_15[6]~input_o\ $end
$var wire 1 X, \ALT_INV_port_in_14[6]~input_o\ $end
$var wire 1 Y, \ALT_INV_port_in_01[6]~input_o\ $end
$var wire 1 Z, \ALT_INV_port_in_03[6]~input_o\ $end
$var wire 1 [, \ALT_INV_port_in_02[6]~input_o\ $end
$var wire 1 \, \ALT_INV_port_in_04[6]~input_o\ $end
$var wire 1 ], \ALT_INV_port_in_05[6]~input_o\ $end
$var wire 1 ^, \ALT_INV_port_in_00[6]~input_o\ $end
$var wire 1 _, \ALT_INV_port_in_06[5]~input_o\ $end
$var wire 1 `, \ALT_INV_port_in_08[5]~input_o\ $end
$var wire 1 a, \ALT_INV_port_in_07[5]~input_o\ $end
$var wire 1 b, \ALT_INV_port_in_09[5]~input_o\ $end
$var wire 1 c, \ALT_INV_port_in_11[5]~input_o\ $end
$var wire 1 d, \ALT_INV_port_in_10[5]~input_o\ $end
$var wire 1 e, \ALT_INV_port_in_12[5]~input_o\ $end
$var wire 1 f, \ALT_INV_port_in_13[5]~input_o\ $end
$var wire 1 g, \ALT_INV_port_in_15[5]~input_o\ $end
$var wire 1 h, \ALT_INV_port_in_14[5]~input_o\ $end
$var wire 1 i, \ALT_INV_port_in_01[5]~input_o\ $end
$var wire 1 j, \ALT_INV_port_in_03[5]~input_o\ $end
$var wire 1 k, \ALT_INV_port_in_02[5]~input_o\ $end
$var wire 1 l, \ALT_INV_port_in_04[5]~input_o\ $end
$var wire 1 m, \ALT_INV_port_in_05[5]~input_o\ $end
$var wire 1 n, \ALT_INV_port_in_00[5]~input_o\ $end
$var wire 1 o, \ALT_INV_port_in_06[4]~input_o\ $end
$var wire 1 p, \ALT_INV_port_in_08[4]~input_o\ $end
$var wire 1 q, \ALT_INV_port_in_07[4]~input_o\ $end
$var wire 1 r, \ALT_INV_port_in_09[4]~input_o\ $end
$var wire 1 s, \ALT_INV_port_in_11[4]~input_o\ $end
$var wire 1 t, \ALT_INV_port_in_10[4]~input_o\ $end
$var wire 1 u, \ALT_INV_port_in_12[4]~input_o\ $end
$var wire 1 v, \ALT_INV_port_in_13[4]~input_o\ $end
$var wire 1 w, \ALT_INV_port_in_15[4]~input_o\ $end
$var wire 1 x, \ALT_INV_port_in_14[4]~input_o\ $end
$var wire 1 y, \ALT_INV_port_in_01[4]~input_o\ $end
$var wire 1 z, \ALT_INV_port_in_03[4]~input_o\ $end
$var wire 1 {, \ALT_INV_port_in_02[4]~input_o\ $end
$var wire 1 |, \ALT_INV_port_in_04[4]~input_o\ $end
$var wire 1 }, \ALT_INV_port_in_05[4]~input_o\ $end
$var wire 1 ~, \ALT_INV_port_in_00[4]~input_o\ $end
$var wire 1 !- \ALT_INV_port_in_06[3]~input_o\ $end
$var wire 1 "- \ALT_INV_port_in_08[3]~input_o\ $end
$var wire 1 #- \ALT_INV_port_in_07[3]~input_o\ $end
$var wire 1 $- \ALT_INV_port_in_09[3]~input_o\ $end
$var wire 1 %- \ALT_INV_port_in_11[3]~input_o\ $end
$var wire 1 &- \ALT_INV_port_in_10[3]~input_o\ $end
$var wire 1 '- \ALT_INV_port_in_12[3]~input_o\ $end
$var wire 1 (- \ALT_INV_port_in_13[3]~input_o\ $end
$var wire 1 )- \ALT_INV_port_in_15[3]~input_o\ $end
$var wire 1 *- \ALT_INV_port_in_14[3]~input_o\ $end
$var wire 1 +- \ALT_INV_port_in_01[3]~input_o\ $end
$var wire 1 ,- \ALT_INV_port_in_03[3]~input_o\ $end
$var wire 1 -- \ALT_INV_port_in_02[3]~input_o\ $end
$var wire 1 .- \ALT_INV_port_in_04[3]~input_o\ $end
$var wire 1 /- \ALT_INV_port_in_05[3]~input_o\ $end
$var wire 1 0- \ALT_INV_port_in_00[3]~input_o\ $end
$var wire 1 1- \ALT_INV_port_in_06[2]~input_o\ $end
$var wire 1 2- \ALT_INV_port_in_08[2]~input_o\ $end
$var wire 1 3- \ALT_INV_port_in_07[2]~input_o\ $end
$var wire 1 4- \ALT_INV_port_in_09[2]~input_o\ $end
$var wire 1 5- \ALT_INV_port_in_11[2]~input_o\ $end
$var wire 1 6- \ALT_INV_port_in_10[2]~input_o\ $end
$var wire 1 7- \ALT_INV_port_in_12[2]~input_o\ $end
$var wire 1 8- \ALT_INV_port_in_13[2]~input_o\ $end
$var wire 1 9- \ALT_INV_port_in_15[2]~input_o\ $end
$var wire 1 :- \ALT_INV_port_in_14[2]~input_o\ $end
$var wire 1 ;- \ALT_INV_port_in_01[2]~input_o\ $end
$var wire 1 <- \ALT_INV_port_in_03[2]~input_o\ $end
$var wire 1 =- \ALT_INV_port_in_02[2]~input_o\ $end
$var wire 1 >- \ALT_INV_port_in_04[2]~input_o\ $end
$var wire 1 ?- \ALT_INV_port_in_05[2]~input_o\ $end
$var wire 1 @- \ALT_INV_port_in_00[2]~input_o\ $end
$var wire 1 A- \ALT_INV_port_in_06[1]~input_o\ $end
$var wire 1 B- \ALT_INV_port_in_08[1]~input_o\ $end
$var wire 1 C- \ALT_INV_port_in_07[1]~input_o\ $end
$var wire 1 D- \ALT_INV_port_in_09[1]~input_o\ $end
$var wire 1 E- \ALT_INV_port_in_11[1]~input_o\ $end
$var wire 1 F- \ALT_INV_port_in_10[1]~input_o\ $end
$var wire 1 G- \ALT_INV_port_in_12[1]~input_o\ $end
$var wire 1 H- \ALT_INV_port_in_13[1]~input_o\ $end
$var wire 1 I- \ALT_INV_port_in_15[1]~input_o\ $end
$var wire 1 J- \ALT_INV_port_in_14[1]~input_o\ $end
$var wire 1 K- \ALT_INV_port_in_01[1]~input_o\ $end
$var wire 1 L- \ALT_INV_port_in_03[1]~input_o\ $end
$var wire 1 M- \ALT_INV_port_in_02[1]~input_o\ $end
$var wire 1 N- \ALT_INV_port_in_04[1]~input_o\ $end
$var wire 1 O- \ALT_INV_port_in_05[1]~input_o\ $end
$var wire 1 P- \ALT_INV_port_in_00[1]~input_o\ $end
$var wire 1 Q- \ALT_INV_port_in_00[0]~input_o\ $end
$var wire 1 R- \ALT_INV_port_in_02[0]~input_o\ $end
$var wire 1 S- \ALT_INV_port_in_01[0]~input_o\ $end
$var wire 1 T- \ALT_INV_port_in_03[0]~input_o\ $end
$var wire 1 U- \ALT_INV_port_in_04[0]~input_o\ $end
$var wire 1 V- \ALT_INV_port_in_05[0]~input_o\ $end
$var wire 1 W- \ALT_INV_port_in_06[0]~input_o\ $end
$var wire 1 X- \ALT_INV_port_in_07[0]~input_o\ $end
$var wire 1 Y- \ALT_INV_port_in_09[0]~input_o\ $end
$var wire 1 Z- \ALT_INV_port_in_08[0]~input_o\ $end
$var wire 1 [- \ALT_INV_port_in_10[0]~input_o\ $end
$var wire 1 \- \ALT_INV_port_in_14[0]~input_o\ $end
$var wire 1 ]- \ALT_INV_port_in_13[0]~input_o\ $end
$var wire 1 ^- \ALT_INV_port_in_15[0]~input_o\ $end
$var wire 1 _- \ALT_INV_port_in_12[0]~input_o\ $end
$var wire 1 `- \ALT_INV_port_in_11[0]~input_o\ $end
$var wire 1 a- \ALT_INV_address[1]~input_o\ $end
$var wire 1 b- \ALT_INV_address[0]~input_o\ $end
$var wire 1 c- \ALT_INV_address[4]~input_o\ $end
$var wire 1 d- \ALT_INV_address[3]~input_o\ $end
$var wire 1 e- \ALT_INV_address[2]~input_o\ $end
$var wire 1 f- \ALT_INV_address[6]~input_o\ $end
$var wire 1 g- \ALT_INV_address[5]~input_o\ $end
$var wire 1 h- \ALT_INV_address[7]~input_o\ $end
$var wire 1 i- \rom|ALT_INV_Mux2~0_combout\ $end
$var wire 1 j- \rom|ALT_INV_Mux0~0_combout\ $end
$var wire 1 k- \rom|ALT_INV_Mux3~0_combout\ $end
$var wire 1 l- \rom|ALT_INV_Mux6~0_combout\ $end
$var wire 1 m- \ports_out|ALT_INV_U3~0_combout\ $end
$var wire 1 n- \ALT_INV_data_out~69_combout\ $end
$var wire 1 o- \ALT_INV_data_out~68_combout\ $end
$var wire 1 p- \ALT_INV_data_out~67_combout\ $end
$var wire 1 q- \rom|ALT_INV_data_out\ [7] $end
$var wire 1 r- \rom|ALT_INV_data_out\ [6] $end
$var wire 1 s- \rom|ALT_INV_data_out\ [5] $end
$var wire 1 t- \rom|ALT_INV_data_out\ [4] $end
$var wire 1 u- \rom|ALT_INV_data_out\ [3] $end
$var wire 1 v- \rom|ALT_INV_data_out\ [2] $end
$var wire 1 w- \rom|ALT_INV_data_out\ [1] $end
$var wire 1 x- \ALT_INV_data_out~66_combout\ $end
$var wire 1 y- \ALT_INV_data_out~65_combout\ $end
$var wire 1 z- \ALT_INV_data_out~63_combout\ $end
$var wire 1 {- \ALT_INV_data_out~62_combout\ $end
$var wire 1 |- \ALT_INV_data_out~61_combout\ $end
$var wire 1 }- \ALT_INV_data_out~60_combout\ $end
$var wire 1 ~- \ALT_INV_data_out~59_combout\ $end
$var wire 1 !. \ALT_INV_data_out~57_combout\ $end
$var wire 1 ". \ALT_INV_data_out~56_combout\ $end
$var wire 1 #. \ALT_INV_data_out~55_combout\ $end
$var wire 1 $. \ALT_INV_data_out~54_combout\ $end
$var wire 1 %. \ALT_INV_data_out~53_combout\ $end
$var wire 1 &. \ALT_INV_data_out~51_combout\ $end
$var wire 1 '. \ALT_INV_data_out~50_combout\ $end
$var wire 1 (. \ALT_INV_data_out~49_combout\ $end
$var wire 1 ). \ALT_INV_data_out~48_combout\ $end
$var wire 1 *. \ALT_INV_data_out~47_combout\ $end
$var wire 1 +. \ALT_INV_data_out~45_combout\ $end
$var wire 1 ,. \ALT_INV_data_out~44_combout\ $end
$var wire 1 -. \ALT_INV_data_out~43_combout\ $end
$var wire 1 .. \ALT_INV_data_out~42_combout\ $end
$var wire 1 /. \ALT_INV_data_out~41_combout\ $end
$var wire 1 0. \ALT_INV_data_out~39_combout\ $end
$var wire 1 1. \ALT_INV_data_out~38_combout\ $end
$var wire 1 2. \ALT_INV_data_out~37_combout\ $end
$var wire 1 3. \ALT_INV_data_out~36_combout\ $end
$var wire 1 4. \ALT_INV_data_out~35_combout\ $end
$var wire 1 5. \ALT_INV_data_out~33_combout\ $end
$var wire 1 6. \ALT_INV_data_out~32_combout\ $end
$var wire 1 7. \ALT_INV_data_out~31_combout\ $end
$var wire 1 8. \ALT_INV_Equal6~0_combout\ $end
$var wire 1 9. \ALT_INV_data_out~30_combout\ $end
$var wire 1 :. \ALT_INV_data_out~29_combout\ $end
$var wire 1 ;. \ALT_INV_data_out~28_combout\ $end
$var wire 1 <. \ALT_INV_data_out~27_combout\ $end
$var wire 1 =. \ALT_INV_data_out~26_combout\ $end
$var wire 1 >. \ALT_INV_data_out~25_combout\ $end
$var wire 1 ?. \ALT_INV_data_out~24_combout\ $end
$var wire 1 @. \ALT_INV_data_out~23_combout\ $end
$var wire 1 A. \ALT_INV_data_out~22_combout\ $end
$var wire 1 B. \ALT_INV_data_out~21_combout\ $end
$var wire 1 C. \ALT_INV_data_out~20_combout\ $end
$var wire 1 D. \ALT_INV_data_out~19_combout\ $end
$var wire 1 E. \ram|ALT_INV_memory~0_combout\ $end
$var wire 1 F. \ALT_INV_data_out~18_combout\ $end
$var wire 1 G. \ALT_INV_data_out~17_combout\ $end
$var wire 1 H. \ALT_INV_data_out~16_combout\ $end
$var wire 1 I. \ALT_INV_data_out~14_combout\ $end
$var wire 1 J. \ALT_INV_data_out~13_combout\ $end
$var wire 1 K. \ALT_INV_data_out~12_combout\ $end
$var wire 1 L. \ALT_INV_data_out~11_combout\ $end
$var wire 1 M. \ALT_INV_data_out~10_combout\ $end
$var wire 1 N. \ALT_INV_data_out~9_combout\ $end
$var wire 1 O. \ALT_INV_data_out~8_combout\ $end
$var wire 1 P. \ALT_INV_data_out~7_combout\ $end
$var wire 1 Q. \ALT_INV_data_out~6_combout\ $end
$var wire 1 R. \ALT_INV_data_out~5_combout\ $end
$var wire 1 S. \ALT_INV_data_out~4_combout\ $end
$var wire 1 T. \ALT_INV_data_out~3_combout\ $end
$var wire 1 U. \ALT_INV_data_out~2_combout\ $end
$var wire 1 V. \ALT_INV_data_out~1_combout\ $end
$var wire 1 W. \ALT_INV_data_out~0_combout\ $end
$var wire 1 X. \ALT_INV_Equal12~1_combout\ $end
$var wire 1 Y. \ALT_INV_Equal12~0_combout\ $end
$var wire 1 Z. \ALT_INV_Equal11~0_combout\ $end
$var wire 1 [. \ALT_INV_Equal8~0_combout\ $end
$var wire 1 \. \ALT_INV_Equal0~0_combout\ $end
$var wire 1 ]. \ALT_INV_Equal1~1_combout\ $end
$var wire 1 ^. \ALT_INV_Equal1~0_combout\ $end
$var wire 1 _. \ALT_INV_LessThan3~0_combout\ $end
$var wire 1 `. \ram|RW_rtl_0|auto_generated|ALT_INV_ram_block1a1\ $end
$var wire 1 a. \ram|RW_rtl_0|auto_generated|ALT_INV_ram_block1a2\ $end
$var wire 1 b. \ram|RW_rtl_0|auto_generated|ALT_INV_ram_block1a3\ $end
$var wire 1 c. \ram|RW_rtl_0|auto_generated|ALT_INV_ram_block1a4\ $end
$var wire 1 d. \ram|RW_rtl_0|auto_generated|ALT_INV_ram_block1a5\ $end
$var wire 1 e. \ram|RW_rtl_0|auto_generated|ALT_INV_ram_block1a6\ $end
$var wire 1 f. \ram|RW_rtl_0|auto_generated|ALT_INV_ram_block1a7\ $end
$var wire 1 g. \ram|RW_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0~"
0!#
0"#
1##
x$#
1%#
1&#
1'#
1(#
1)#
1*#
0+#
0,#
0-#
x.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
18'
09'
0:'
0;'
0<'
0='
0>'
0?'
1@'
0A'
1B'
1C'
0D'
0E'
1F'
0G'
0H'
1I'
0J'
0K'
1L'
0M'
1N'
0O'
1P'
0Q'
0R'
0S'
1T'
0U'
1V'
0W'
1X'
0Y'
0Z'
0['
1\'
0]'
1^'
0_'
0`'
0a'
1b'
0c'
1d'
0e'
1f'
0g'
0h'
0i'
1j'
0k'
1l'
0m'
1n'
0o'
0p'
0q'
0r'
1s'
1t'
0u'
0v'
0w'
1x'
1y'
0z'
1{'
0|'
0}'
0~'
0!(
1"(
0#(
1$(
0%(
0&(
0'(
0((
1)(
0*(
1+(
0,(
0-(
0.(
1/(
00(
01(
02(
03(
04(
15(
06(
17(
08(
09(
0:(
0;(
0<(
0=(
1>(
0?(
0@(
0A(
1B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
1U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
1h(
0i(
1j(
1k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
1z(
0{(
1|(
0}(
0~(
0!)
1")
1#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
1>)
0?)
1@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
1O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
1d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
1w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
10*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
1<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
1Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
06,
17,
08,
19,
0:,
1;,
0<,
1=,
1>,
1?,
1@,
1A,
1B,
1C,
1D,
1E,
1F,
1G,
1H,
1I,
1J,
1K,
1L,
1M,
0N,
1O,
1P,
1Q,
1R,
1S,
1T,
1U,
1V,
1W,
1X,
1Y,
1Z,
1[,
1\,
1],
0^,
1_,
1`,
1a,
1b,
1c,
1d,
1e,
1f,
1g,
1h,
1i,
1j,
1k,
1l,
1m,
0n,
1o,
1p,
1q,
1r,
1s,
1t,
1u,
1v,
1w,
1x,
1y,
1z,
1{,
1|,
1},
0~,
1!-
1"-
1#-
1$-
1%-
1&-
1'-
1(-
1)-
1*-
1+-
1,-
1--
1.-
1/-
00-
11-
12-
13-
14-
15-
16-
17-
18-
19-
1:-
1;-
1<-
1=-
1>-
1?-
0@-
1A-
1B-
1C-
1D-
1E-
1F-
1G-
1H-
1I-
1J-
1K-
1L-
1M-
1N-
1O-
0P-
0Q-
1R-
1S-
1T-
1U-
1V-
1W-
1X-
1Y-
1Z-
1[-
1\-
1]-
1^-
1_-
1`-
1a-
1b-
1c-
1d-
1e-
1f-
1g-
1h-
1i-
0j-
0k-
0l-
1m-
1n-
1o-
1p-
1x-
1y-
1z-
1{-
1|-
1}-
1~-
1!.
1".
1#.
1$.
1%.
1&.
1'.
1(.
1).
1*.
1+.
1,.
1-.
1..
1/.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
1:.
1;.
1<.
1=.
1>.
1?.
1@.
1A.
1B.
0C.
1D.
1E.
1F.
1G.
1H.
0I.
0J.
1K.
1L.
1M.
1N.
1O.
1P.
1Q.
1R.
1S.
1T.
0U.
1V.
1W.
1X.
1Y.
1Z.
1[.
1\.
1].
0^.
1_.
1`.
1a.
1b.
1c.
1d.
1e.
1f.
1g.
0!
0"
0#
0$
0%
0&
0'
0(
1*
0+
1,
0-
1.
0/
10
01
1:
1;
1<
1=
1>
1?
1@
1A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
02
03
04
05
06
07
08
09
0.#
0/#
00#
01#
02#
03#
04#
05#
16#
07#
18#
09#
1:#
0;#
1<#
0=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
x5,
1q-
1r-
1s-
1t-
1u-
1v-
1w-
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
1L&
0M&
1N&
0O&
1P&
0Q&
1R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
$end
#50000
1(
1)
0:
0;
0<
0=
0>
0?
0@
0A
15#
1,#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0Z*
0<*
00*
0w)
0d)
0>)
0|(
0k(
1/'
14'
10'
0b-
1Q-
1P-
1@-
10-
1~,
1n,
1^,
1N,
1c&
1[&
0@)
1P)
1"*
14,
13,
1.,
0q-
0v-
0w-
0i-
1k-
1#*
16)
1N)
1i*
1$&
1)&
1*&
18
17
12
#100000
0(
0)
1A
1'
1!#
05#
14#
0,#
1E#
1-#
1='
1k(
0/'
15'
04'
00'
1b-
0a-
0Q-
0=,
0c&
1b&
0[&
1Z&
1@)
0P)
0"*
1i-
0k-
1i)
0#*
#150000
1(
1)
0A
1@
15#
1,#
0E#
1D#
1|(
0k(
1/'
14'
10'
0b-
1Q-
0P-
1c&
1[&
0")
0@)
1"*
1;*
11,
0t-
0i-
1k-
1l-
0#)
0i)
1#*
1!*
1'&
15
#200000
0(
0)
1A
0'
0!#
1&
05#
04#
13#
0,#
1E#
0-#
0='
1k(
0/'
17'
05'
04'
00'
1b-
1a-
0e-
0Q-
1=,
0c&
0b&
1a&
0[&
0Z&
1Y&
08'
0O)
0;*
1j-
1^.
#250000
1(
1)
0A
0@
1?
15#
1,#
0E#
0D#
1C#
1>)
0|(
0k(
1/'
14'
10'
0b-
1Q-
1P-
0@-
1c&
1[&
0"*
04,
03,
01,
10,
0.,
1q-
0s-
1t-
1v-
1w-
1i-
0#*
06)
0N)
0!*
1:*
0i*
0$&
1&&
0'&
0)&
0*&
08
07
05
14
02
#300000
0(
0)
1A
1'
1!#
05#
14#
0,#
1E#
1-#
1='
1k(
0/'
15'
04'
00'
1b-
0a-
0Q-
0=,
0c&
1b&
0[&
1Z&
#350000
1(
1)
0A
1@
15#
1,#
0E#
1D#
1|(
0k(
1/'
14'
10'
0b-
1Q-
0P-
1c&
1[&
00,
1s-
0:*
0&&
04
#400000
0(
0)
1A
0'
0!#
0&
1%
05#
04#
03#
12#
0,#
1E#
0-#
0='
1k(
0/'
16'
07'
05'
04'
00'
1b-
1a-
1e-
0d-
0Q-
1=,
0c&
0b&
0a&
1`&
0[&
0Z&
0Y&
1X&
1v'
0[.
#450000
1(
1)
0A
0@
0?
1>
15#
1,#
0E#
0D#
0C#
1B#
1d)
0>)
0|(
0k(
1/'
14'
10'
0b-
1Q-
1P-
1@-
00-
1c&
1[&
#500000
0(
0)
1A
1!#
0%
1!
1"
1#
05#
02#
10#
1/#
1.#
0,#
1E#
1-#
1='
1k(
0/'
19'
1;'
1:'
06'
04'
00'
1b-
1d-
0g-
0f-
0h-
0Q-
0=,
0c&
0`&
1^&
1]&
1\&
0[&
0X&
1V&
1U&
1T&
1p(
1>'
1H(
18'
0v'
1")
0l-
1[.
0^.
0_.
0m-
06.
1n(
1?'
05.
#550000
1(
1)
0A
1@
15#
1,#
0E#
1D#
1|(
0k(
1/'
14'
10'
0b-
1Q-
0P-
1c&
1[&
0?'
1K'
1"*
0i-
#600000
0(
0)
1A
0!#
1'
05#
14#
0,#
1E#
0-#
0='
1k(
0/'
15'
04'
00'
1b-
0a-
0Q-
1=,
0c&
1b&
0[&
1Z&
0>'
0K'
1S'
0"*
1i-
1m-
0S'
#650000
1(
1)
0A
0@
1?
15#
1,#
0E#
0D#
1C#
1>)
0|(
0k(
1/'
14'
10'
0b-
1Q-
1P-
0@-
1c&
1[&
0")
1"*
0i-
1l-
#700000
0(
0)
1A
1!#
0'
1&
05#
04#
13#
0,#
1E#
1-#
1='
1k(
0/'
17'
05'
04'
00'
1b-
1a-
0e-
0Q-
0=,
0c&
0b&
1a&
0[&
0Z&
1Y&
1>'
08'
1^.
0m-
1a'
#750000
1(
1)
0A
1@
15#
1,#
0E#
1D#
1|(
0k(
1/'
14'
10'
0b-
1Q-
0P-
1c&
1[&
0a'
1h'
0"*
1i-
#800000
0(
0)
1A
0!#
1'
1~"
05#
14#
0,#
1E#
0-#
1+#
12'
0='
1k(
0/'
15'
04'
00'
13'
1b-
0a-
0Q-
1=,
0c&
1b&
0[&
1Z&
0>'
0h'
1m'
1m-
0m'
#850000
1(
1)
0A
0@
0?
0>
1=
15#
1,#
0E#
0D#
0C#
0B#
1A#
1w)
0d)
0>)
0|(
0k(
1/'
14'
10'
0b-
1Q-
1P-
1@-
10-
0~,
1c&
1[&
#900000
0(
0)
1A
1!#
0'
0&
1%
05#
04#
03#
12#
0,#
1E#
1-#
1='
1k(
0/'
16'
07'
05'
04'
00'
1b-
1a-
1e-
0d-
0Q-
0=,
0c&
0b&
0a&
1`&
0[&
0Z&
0Y&
1X&
1>'
1v'
0[.
0m-
1w'
#950000
1(
1)
0A
1@
15#
1,#
0E#
1D#
1|(
0k(
1/'
14'
10'
0b-
1Q-
0P-
1c&
1[&
0w'
1}'
1p*
1n*
1l*
1j*
1B%
1D%
1F%
1H%
1D"
1B"
1@"
1>"
#1000000
