{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 14:20:28 2016 " "Info: Processing started: Mon Dec 05 14:20:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off transmult -c transmult --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off transmult -c transmult --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register controller:inst2\|mac1b_sel\[1\] register mac:mac1\|dcfilter:inst3\|addin\[15\] 30.36 MHz 32.938 ns Internal " "Info: Clock \"clk\" has Internal fmax of 30.36 MHz between source register \"controller:inst2\|mac1b_sel\[1\]\" and destination register \"mac:mac1\|dcfilter:inst3\|addin\[15\]\" (period= 32.938 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.156 ns + Longest register register " "Info: + Longest register to register delay is 16.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mac1b_sel\[1\] 1 REG LC_X17_Y10_N4 44 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y10_N4; Fanout = 44; REG Node = 'controller:inst2\|mac1b_sel\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mac1b_sel[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.114 ns) 2.360 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~17 2 COMB LC_X15_Y8_N2 1 " "Info: 2: + IC(2.246 ns) + CELL(0.114 ns) = 2.360 ns; Loc. = LC_X15_Y8_N2; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { controller:inst2|mac1b_sel[1] mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~17 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.442 ns) 3.881 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~18 3 COMB LC_X15_Y8_N3 4 " "Info: 3: + IC(1.079 ns) + CELL(0.442 ns) = 3.881 ns; Loc. = LC_X15_Y8_N3; Fanout = 4; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~17 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~18 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.292 ns) 5.453 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~47 4 COMB LC_X12_Y8_N7 2 " "Info: 4: + IC(1.280 ns) + CELL(0.292 ns) = 5.453 ns; Loc. = LC_X12_Y8_N7; Fanout = 2; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~47'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~18 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~47 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.575 ns) 6.459 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs2a\[0\]~COUTCOUT1_13 5 COMB LC_X12_Y8_N0 2 " "Info: 5: + IC(0.431 ns) + CELL(0.575 ns) = 6.459 ns; Loc. = LC_X12_Y8_N0; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs2a\[0\]~COUTCOUT1_13'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~47 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0]~COUTCOUT1_13 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 7.067 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs2a\[1\] 6 COMB LC_X12_Y8_N1 9 " "Info: 6: + IC(0.000 ns) + CELL(0.608 ns) = 7.067 ns; Loc. = LC_X12_Y8_N1; Fanout = 9; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs2a\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0]~COUTCOUT1_13 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[1] } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.292 ns) 8.673 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|le4a\[5\] 7 COMB LC_X11_Y7_N9 3 " "Info: 7: + IC(1.314 ns) + CELL(0.292 ns) = 8.673 ns; Loc. = LC_X11_Y7_N9; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|le4a\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[1] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le4a[5] } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 43 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.423 ns) 10.175 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[0\]~32 8 COMB LC_X11_Y7_N1 2 " "Info: 8: + IC(1.079 ns) + CELL(0.423 ns) = 10.175 ns; Loc. = LC_X11_Y7_N1; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[0\]~32'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le4a[5] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[0]~32 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 10.253 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[1\]~27 9 COMB LC_X11_Y7_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.078 ns) = 10.253 ns; Loc. = LC_X11_Y7_N2; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[1\]~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[0]~32 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 10.331 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[2\]~22 10 COMB LC_X11_Y7_N3 2 " "Info: 10: + IC(0.000 ns) + CELL(0.078 ns) = 10.331 ns; Loc. = LC_X11_Y7_N3; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[2\]~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 10.509 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[3\]~17 11 COMB LC_X11_Y7_N4 3 " "Info: 11: + IC(0.000 ns) + CELL(0.178 ns) = 10.509 ns; Loc. = LC_X11_Y7_N4; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[3\]~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 11.130 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[6\]~0 12 COMB LC_X11_Y7_N7 3 " "Info: 12: + IC(0.000 ns) + CELL(0.621 ns) = 11.130 ns; Loc. = LC_X11_Y7_N7; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[6\]~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.575 ns) 12.964 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~12COUT1_84 13 COMB LC_X11_Y5_N3 2 " "Info: 13: + IC(1.259 ns) + CELL(0.575 ns) = 12.964 ns; Loc. = LC_X11_Y5_N3; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~12COUT1_84'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 13.572 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~5 14 COMB LC_X11_Y5_N4 3 " "Info: 14: + IC(0.000 ns) + CELL(0.608 ns) = 13.572 ns; Loc. = LC_X11_Y5_N4; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.575 ns) 15.369 ns mac:mac1\|dcfilter:inst3\|addin\[14\]~3COUT1_68 15 COMB LC_X12_Y3_N6 1 " "Info: 15: + IC(1.222 ns) + CELL(0.575 ns) = 15.369 ns; Loc. = LC_X12_Y3_N6; Fanout = 1; COMB Node = 'mac:mac1\|dcfilter:inst3\|addin\[14\]~3COUT1_68'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 16.156 ns mac:mac1\|dcfilter:inst3\|addin\[15\] 16 REG LC_X12_Y3_N7 2 " "Info: 16: + IC(0.000 ns) + CELL(0.787 ns) = 16.156 ns; Loc. = LC_X12_Y3_N7; Fanout = 2; REG Node = 'mac:mac1\|dcfilter:inst3\|addin\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.246 ns ( 38.66 % ) " "Info: Total cell delay = 6.246 ns ( 38.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.910 ns ( 61.34 % ) " "Info: Total interconnect delay = 9.910 ns ( 61.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.156 ns" { controller:inst2|mac1b_sel[1] mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~17 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~18 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~47 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0]~COUTCOUT1_13 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[1] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le4a[5] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[0]~32 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "16.156 ns" { controller:inst2|mac1b_sel[1] {} mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~17 {} mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~18 {} mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~47 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0]~COUTCOUT1_13 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[1] {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le4a[5] {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[0]~32 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 {} mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 {} mac:mac1|dcfilter:inst3|addin[15] {} } { 0.000ns 2.246ns 1.079ns 1.280ns 0.431ns 0.000ns 1.314ns 1.079ns 0.000ns 0.000ns 0.000ns 0.000ns 1.259ns 0.000ns 1.222ns 0.000ns } { 0.000ns 0.114ns 0.442ns 0.292ns 0.575ns 0.608ns 0.292ns 0.423ns 0.078ns 0.078ns 0.178ns 0.621ns 0.575ns 0.608ns 0.575ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.052 ns - Smallest " "Info: - Smallest clock skew is -0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.730 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 429 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 429; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns mac:mac1\|dcfilter:inst3\|addin\[15\] 2 REG LC_X12_Y3_N7 2 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X12_Y3_N7; Fanout = 2; REG Node = 'mac:mac1\|dcfilter:inst3\|addin\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clk mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clk {} clk~out0 {} mac:mac1|dcfilter:inst3|addin[15] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 429 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 429; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns controller:inst2\|mac1b_sel\[1\] 2 REG LC_X17_Y10_N4 44 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X17_Y10_N4; Fanout = 44; REG Node = 'controller:inst2\|mac1b_sel\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk controller:inst2|mac1b_sel[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk controller:inst2|mac1b_sel[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} controller:inst2|mac1b_sel[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clk {} clk~out0 {} mac:mac1|dcfilter:inst3|addin[15] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk controller:inst2|mac1b_sel[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} controller:inst2|mac1b_sel[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.156 ns" { controller:inst2|mac1b_sel[1] mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~17 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~18 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~47 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0]~COUTCOUT1_13 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[1] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le4a[5] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[0]~32 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "16.156 ns" { controller:inst2|mac1b_sel[1] {} mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~17 {} mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~18 {} mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~47 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0]~COUTCOUT1_13 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[1] {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le4a[5] {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[0]~32 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 {} mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 {} mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 {} mac:mac1|dcfilter:inst3|addin[15] {} } { 0.000ns 2.246ns 1.079ns 1.280ns 0.431ns 0.000ns 1.314ns 1.079ns 0.000ns 0.000ns 0.000ns 0.000ns 1.259ns 0.000ns 1.222ns 0.000ns } { 0.000ns 0.114ns 0.442ns 0.292ns 0.575ns 0.608ns 0.292ns 0.423ns 0.078ns 0.078ns 0.178ns 0.621ns 0.575ns 0.608ns 0.575ns 0.787ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clk {} clk~out0 {} mac:mac1|dcfilter:inst3|addin[15] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk controller:inst2|mac1b_sel[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} controller:inst2|mac1b_sel[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "controller:inst2\|output_counter\[5\] cf_load clk 7.589 ns register " "Info: tsu for register \"controller:inst2\|output_counter\[5\]\" (data pin = \"cf_load\", clock pin = \"clk\") is 7.589 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.334 ns + Longest pin register " "Info: + Longest pin to register delay is 10.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns cf_load 1 PIN PIN_50 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_50; Fanout = 2; PIN Node = 'cf_load'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 344 -88 80 360 "cf_load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.270 ns) + CELL(0.114 ns) 7.859 ns controller:inst2\|output_counter\[5\]~12 2 COMB LC_X22_Y9_N9 6 " "Info: 2: + IC(6.270 ns) + CELL(0.114 ns) = 7.859 ns; Loc. = LC_X22_Y9_N9; Fanout = 6; COMB Node = 'controller:inst2\|output_counter\[5\]~12'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.384 ns" { cf_load controller:inst2|output_counter[5]~12 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.608 ns) + CELL(0.867 ns) 10.334 ns controller:inst2\|output_counter\[5\] 3 REG LC_X19_Y12_N6 11 " "Info: 3: + IC(1.608 ns) + CELL(0.867 ns) = 10.334 ns; Loc. = LC_X19_Y12_N6; Fanout = 11; REG Node = 'controller:inst2\|output_counter\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { controller:inst2|output_counter[5]~12 controller:inst2|output_counter[5] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 23.77 % ) " "Info: Total cell delay = 2.456 ns ( 23.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.878 ns ( 76.23 % ) " "Info: Total interconnect delay = 7.878 ns ( 76.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.334 ns" { cf_load controller:inst2|output_counter[5]~12 controller:inst2|output_counter[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.334 ns" { cf_load {} cf_load~out0 {} controller:inst2|output_counter[5]~12 {} controller:inst2|output_counter[5] {} } { 0.000ns 0.000ns 6.270ns 1.608ns } { 0.000ns 1.475ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 429 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 429; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns controller:inst2\|output_counter\[5\] 2 REG LC_X19_Y12_N6 11 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X19_Y12_N6; Fanout = 11; REG Node = 'controller:inst2\|output_counter\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk controller:inst2|output_counter[5] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk controller:inst2|output_counter[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} controller:inst2|output_counter[5] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.334 ns" { cf_load controller:inst2|output_counter[5]~12 controller:inst2|output_counter[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.334 ns" { cf_load {} cf_load~out0 {} controller:inst2|output_counter[5]~12 {} controller:inst2|output_counter[5] {} } { 0.000ns 0.000ns 6.270ns 1.608ns } { 0.000ns 1.475ns 0.114ns 0.867ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk controller:inst2|output_counter[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} controller:inst2|output_counter[5] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mac1out\[1\] mac:mac1\|feedback_gate:inst1\|dout\[1\] 8.894 ns register " "Info: tco from clock \"clk\" to destination pin \"mac1out\[1\]\" through register \"mac:mac1\|feedback_gate:inst1\|dout\[1\]\" is 8.894 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 429 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 429; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns mac:mac1\|feedback_gate:inst1\|dout\[1\] 2 REG LC_X17_Y5_N3 6 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X17_Y5_N3; Fanout = 6; REG Node = 'mac:mac1\|feedback_gate:inst1\|dout\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk mac:mac1|feedback_gate:inst1|dout[1] } "NODE_NAME" } } { "feedback_gate.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/feedback_gate.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk mac:mac1|feedback_gate:inst1|dout[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} mac:mac1|feedback_gate:inst1|dout[1] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "feedback_gate.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/feedback_gate.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.927 ns + Longest register pin " "Info: + Longest register to pin delay is 5.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mac:mac1\|feedback_gate:inst1\|dout\[1\] 1 REG LC_X17_Y5_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y5_N3; Fanout = 6; REG Node = 'mac:mac1\|feedback_gate:inst1\|dout\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac:mac1|feedback_gate:inst1|dout[1] } "NODE_NAME" } } { "feedback_gate.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/feedback_gate.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.819 ns) + CELL(2.108 ns) 5.927 ns mac1out\[1\] 2 PIN PIN_79 0 " "Info: 2: + IC(3.819 ns) + CELL(2.108 ns) = 5.927 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'mac1out\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.927 ns" { mac:mac1|feedback_gate:inst1|dout[1] mac1out[1] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 35.57 % ) " "Info: Total cell delay = 2.108 ns ( 35.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.819 ns ( 64.43 % ) " "Info: Total interconnect delay = 3.819 ns ( 64.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.927 ns" { mac:mac1|feedback_gate:inst1|dout[1] mac1out[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.927 ns" { mac:mac1|feedback_gate:inst1|dout[1] {} mac1out[1] {} } { 0.000ns 3.819ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk mac:mac1|feedback_gate:inst1|dout[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} mac:mac1|feedback_gate:inst1|dout[1] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.927 ns" { mac:mac1|feedback_gate:inst1|dout[1] mac1out[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.927 ns" { mac:mac1|feedback_gate:inst1|dout[1] {} mac1out[1] {} } { 0.000ns 3.819ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "matrix_register:inst\|reg8bit:a14\|dout\[6\] din\[6\] clk -3.954 ns register " "Info: th for register \"matrix_register:inst\|reg8bit:a14\|dout\[6\]\" (data pin = \"din\[6\]\", clock pin = \"clk\") is -3.954 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 429 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 429; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns matrix_register:inst\|reg8bit:a14\|dout\[6\] 2 REG LC_X20_Y11_N5 4 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X20_Y11_N5; Fanout = 4; REG Node = 'matrix_register:inst\|reg8bit:a14\|dout\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk matrix_register:inst|reg8bit:a14|dout[6] } "NODE_NAME" } } { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk matrix_register:inst|reg8bit:a14|dout[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} matrix_register:inst|reg8bit:a14|dout[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.751 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns din\[6\] 1 PIN PIN_84 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_84; Fanout = 12; PIN Node = 'din\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.161 ns) + CELL(0.115 ns) 6.751 ns matrix_register:inst\|reg8bit:a14\|dout\[6\] 2 REG LC_X20_Y11_N5 4 " "Info: 2: + IC(5.161 ns) + CELL(0.115 ns) = 6.751 ns; Loc. = LC_X20_Y11_N5; Fanout = 4; REG Node = 'matrix_register:inst\|reg8bit:a14\|dout\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.276 ns" { din[6] matrix_register:inst|reg8bit:a14|dout[6] } "NODE_NAME" } } { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 23.55 % ) " "Info: Total cell delay = 1.590 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.161 ns ( 76.45 % ) " "Info: Total interconnect delay = 5.161 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.751 ns" { din[6] matrix_register:inst|reg8bit:a14|dout[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.751 ns" { din[6] {} din[6]~out0 {} matrix_register:inst|reg8bit:a14|dout[6] {} } { 0.000ns 0.000ns 5.161ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk matrix_register:inst|reg8bit:a14|dout[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} matrix_register:inst|reg8bit:a14|dout[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.751 ns" { din[6] matrix_register:inst|reg8bit:a14|dout[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.751 ns" { din[6] {} din[6]~out0 {} matrix_register:inst|reg8bit:a14|dout[6] {} } { 0.000ns 0.000ns 5.161ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 14:20:28 2016 " "Info: Processing ended: Mon Dec 05 14:20:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
