ARM GAS  /tmp/ccZozQvw.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"ethernetif.c"
  14              		.section	.rodata.str1.4,"aMS",%progbits,1
  15              		.align	2
  16              	.LC0:
  17 0000 45746849 		.ascii	"EthIf\000"
  17      6600
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.low_level_input,"ax",%progbits
  22              		.align	1
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	low_level_input:
  28              	.LVL0:
  29              	.LFB107:
  30              		.file 1 "LWIP/Target/ethernetif.c"
   1:LWIP/Target/ethernetif.c **** /**
   2:LWIP/Target/ethernetif.c ****   ******************************************************************************
   3:LWIP/Target/ethernetif.c ****   * File Name          : ethernetif.c
   4:LWIP/Target/ethernetif.c ****   * Description        : This file provides code for the configuration
   5:LWIP/Target/ethernetif.c ****   *                      of the Target/ethernetif.c MiddleWare.
   6:LWIP/Target/ethernetif.c ****   ******************************************************************************
   7:LWIP/Target/ethernetif.c ****   * @attention
   8:LWIP/Target/ethernetif.c ****   *
   9:LWIP/Target/ethernetif.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:LWIP/Target/ethernetif.c ****   * All rights reserved.</center></h2>
  11:LWIP/Target/ethernetif.c ****   *
  12:LWIP/Target/ethernetif.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:LWIP/Target/ethernetif.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:LWIP/Target/ethernetif.c ****   * the License. You may obtain a copy of the License at:
  15:LWIP/Target/ethernetif.c ****   *                             www.st.com/SLA0044
  16:LWIP/Target/ethernetif.c ****   *
  17:LWIP/Target/ethernetif.c ****   ******************************************************************************
  18:LWIP/Target/ethernetif.c ****   */
  19:LWIP/Target/ethernetif.c **** 
  20:LWIP/Target/ethernetif.c **** /* Includes ------------------------------------------------------------------*/
  21:LWIP/Target/ethernetif.c **** #include "main.h"
  22:LWIP/Target/ethernetif.c **** #include "lwip/opt.h"
  23:LWIP/Target/ethernetif.c **** 
  24:LWIP/Target/ethernetif.c **** #include "lwip/timeouts.h"
  25:LWIP/Target/ethernetif.c **** #include "netif/ethernet.h"
  26:LWIP/Target/ethernetif.c **** #include "netif/etharp.h"
  27:LWIP/Target/ethernetif.c **** #include "lwip/ethip6.h"
ARM GAS  /tmp/ccZozQvw.s 			page 2


  28:LWIP/Target/ethernetif.c **** #include "ethernetif.h"
  29:LWIP/Target/ethernetif.c **** #include <string.h>
  30:LWIP/Target/ethernetif.c **** #include "cmsis_os.h"
  31:LWIP/Target/ethernetif.c **** #include "lwip/tcpip.h"
  32:LWIP/Target/ethernetif.c **** /* Within 'USER CODE' section, code will be kept by default at each generation */
  33:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN 0 */
  34:LWIP/Target/ethernetif.c **** 
  35:LWIP/Target/ethernetif.c **** /* USER CODE END 0 */
  36:LWIP/Target/ethernetif.c **** 
  37:LWIP/Target/ethernetif.c **** /* Private define ------------------------------------------------------------*/
  38:LWIP/Target/ethernetif.c **** /* The time to block waiting for input. */
  39:LWIP/Target/ethernetif.c **** #define TIME_WAITING_FOR_INPUT ( portMAX_DELAY )
  40:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN OS_THREAD_STACK_SIZE_WITH_RTOS */
  41:LWIP/Target/ethernetif.c **** /* Stack size of the interface thread */
  42:LWIP/Target/ethernetif.c **** #define INTERFACE_THREAD_STACK_SIZE ( 350 )
  43:LWIP/Target/ethernetif.c **** /* USER CODE END OS_THREAD_STACK_SIZE_WITH_RTOS */
  44:LWIP/Target/ethernetif.c **** /* Network interface name */
  45:LWIP/Target/ethernetif.c **** #define IFNAME0 's'
  46:LWIP/Target/ethernetif.c **** #define IFNAME1 't'
  47:LWIP/Target/ethernetif.c **** 
  48:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN 1 */
  49:LWIP/Target/ethernetif.c **** 
  50:LWIP/Target/ethernetif.c **** /* USER CODE END 1 */
  51:LWIP/Target/ethernetif.c **** 
  52:LWIP/Target/ethernetif.c **** /* Private variables ---------------------------------------------------------*/
  53:LWIP/Target/ethernetif.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  54:LWIP/Target/ethernetif.c ****   #pragma data_alignment=4
  55:LWIP/Target/ethernetif.c **** #endif
  56:LWIP/Target/ethernetif.c **** __ALIGN_BEGIN ETH_DMADescTypeDef  DMARxDscrTab[ETH_RXBUFNB] __ALIGN_END;/* Ethernet Rx MA Descripto
  57:LWIP/Target/ethernetif.c **** 
  58:LWIP/Target/ethernetif.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  59:LWIP/Target/ethernetif.c ****   #pragma data_alignment=4
  60:LWIP/Target/ethernetif.c **** #endif
  61:LWIP/Target/ethernetif.c **** __ALIGN_BEGIN ETH_DMADescTypeDef  DMATxDscrTab[ETH_TXBUFNB] __ALIGN_END;/* Ethernet Tx DMA Descript
  62:LWIP/Target/ethernetif.c **** 
  63:LWIP/Target/ethernetif.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  64:LWIP/Target/ethernetif.c ****   #pragma data_alignment=4
  65:LWIP/Target/ethernetif.c **** #endif
  66:LWIP/Target/ethernetif.c **** __ALIGN_BEGIN uint8_t Rx_Buff[ETH_RXBUFNB][ETH_RX_BUF_SIZE] __ALIGN_END; /* Ethernet Receive Buffer
  67:LWIP/Target/ethernetif.c **** 
  68:LWIP/Target/ethernetif.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  69:LWIP/Target/ethernetif.c ****   #pragma data_alignment=4
  70:LWIP/Target/ethernetif.c **** #endif
  71:LWIP/Target/ethernetif.c **** __ALIGN_BEGIN uint8_t Tx_Buff[ETH_TXBUFNB][ETH_TX_BUF_SIZE] __ALIGN_END; /* Ethernet Transmit Buffe
  72:LWIP/Target/ethernetif.c **** 
  73:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN 2 */
  74:LWIP/Target/ethernetif.c **** 
  75:LWIP/Target/ethernetif.c **** /* USER CODE END 2 */
  76:LWIP/Target/ethernetif.c **** 
  77:LWIP/Target/ethernetif.c **** /* Semaphore to signal incoming packets */
  78:LWIP/Target/ethernetif.c **** osSemaphoreId s_xSemaphore = NULL;
  79:LWIP/Target/ethernetif.c **** /* Global Ethernet handle */
  80:LWIP/Target/ethernetif.c **** ETH_HandleTypeDef heth;
  81:LWIP/Target/ethernetif.c **** 
  82:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN 3 */
  83:LWIP/Target/ethernetif.c **** 
  84:LWIP/Target/ethernetif.c **** /* USER CODE END 3 */
ARM GAS  /tmp/ccZozQvw.s 			page 3


  85:LWIP/Target/ethernetif.c **** 
  86:LWIP/Target/ethernetif.c **** /* Private functions ---------------------------------------------------------*/
  87:LWIP/Target/ethernetif.c **** 
  88:LWIP/Target/ethernetif.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
  89:LWIP/Target/ethernetif.c **** {
  90:LWIP/Target/ethernetif.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  91:LWIP/Target/ethernetif.c ****   if(ethHandle->Instance==ETH)
  92:LWIP/Target/ethernetif.c ****   {
  93:LWIP/Target/ethernetif.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
  94:LWIP/Target/ethernetif.c **** 
  95:LWIP/Target/ethernetif.c ****   /* USER CODE END ETH_MspInit 0 */
  96:LWIP/Target/ethernetif.c ****     /* Enable Peripheral clock */
  97:LWIP/Target/ethernetif.c ****     __HAL_RCC_ETH_CLK_ENABLE();
  98:LWIP/Target/ethernetif.c **** 
  99:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 100:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 102:LWIP/Target/ethernetif.c ****     /**ETH GPIO Configuration
 103:LWIP/Target/ethernetif.c ****     PC1     ------> ETH_MDC
 104:LWIP/Target/ethernetif.c ****     PC2     ------> ETH_TXD2
 105:LWIP/Target/ethernetif.c ****     PC3     ------> ETH_TX_CLK
 106:LWIP/Target/ethernetif.c ****     PA1     ------> ETH_RX_CLK
 107:LWIP/Target/ethernetif.c ****     PA2     ------> ETH_MDIO
 108:LWIP/Target/ethernetif.c ****     PA7     ------> ETH_RX_DV
 109:LWIP/Target/ethernetif.c ****     PC4     ------> ETH_RXD0
 110:LWIP/Target/ethernetif.c ****     PC5     ------> ETH_RXD1
 111:LWIP/Target/ethernetif.c ****     PB0     ------> ETH_RXD2
 112:LWIP/Target/ethernetif.c ****     PB1     ------> ETH_RXD3
 113:LWIP/Target/ethernetif.c ****     PB11     ------> ETH_TX_EN
 114:LWIP/Target/ethernetif.c ****     PB12     ------> ETH_TXD0
 115:LWIP/Target/ethernetif.c ****     PB13     ------> ETH_TXD1
 116:LWIP/Target/ethernetif.c ****     PB8     ------> ETH_TXD3
 117:LWIP/Target/ethernetif.c ****     */
 118:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 119:LWIP/Target/ethernetif.c ****                           |GPIO_PIN_5;
 120:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 121:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 122:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 123:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 124:LWIP/Target/ethernetif.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 125:LWIP/Target/ethernetif.c **** 
 126:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 127:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 128:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 129:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 130:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 131:LWIP/Target/ethernetif.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 132:LWIP/Target/ethernetif.c **** 
 133:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12
 134:LWIP/Target/ethernetif.c ****                           |GPIO_PIN_13|GPIO_PIN_8;
 135:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 136:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 137:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 138:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 139:LWIP/Target/ethernetif.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 140:LWIP/Target/ethernetif.c **** 
 141:LWIP/Target/ethernetif.c ****     /* Peripheral interrupt init */
ARM GAS  /tmp/ccZozQvw.s 			page 4


 142:LWIP/Target/ethernetif.c ****     HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 143:LWIP/Target/ethernetif.c ****     HAL_NVIC_EnableIRQ(ETH_IRQn);
 144:LWIP/Target/ethernetif.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 145:LWIP/Target/ethernetif.c **** 
 146:LWIP/Target/ethernetif.c ****   /* USER CODE END ETH_MspInit 1 */
 147:LWIP/Target/ethernetif.c ****   }
 148:LWIP/Target/ethernetif.c **** }
 149:LWIP/Target/ethernetif.c **** 
 150:LWIP/Target/ethernetif.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* ethHandle)
 151:LWIP/Target/ethernetif.c **** {
 152:LWIP/Target/ethernetif.c ****   if(ethHandle->Instance==ETH)
 153:LWIP/Target/ethernetif.c ****   {
 154:LWIP/Target/ethernetif.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 155:LWIP/Target/ethernetif.c **** 
 156:LWIP/Target/ethernetif.c ****   /* USER CODE END ETH_MspDeInit 0 */
 157:LWIP/Target/ethernetif.c ****     /* Peripheral clock disable */
 158:LWIP/Target/ethernetif.c ****     __HAL_RCC_ETH_CLK_DISABLE();
 159:LWIP/Target/ethernetif.c **** 
 160:LWIP/Target/ethernetif.c ****     /**ETH GPIO Configuration
 161:LWIP/Target/ethernetif.c ****     PC1     ------> ETH_MDC
 162:LWIP/Target/ethernetif.c ****     PC2     ------> ETH_TXD2
 163:LWIP/Target/ethernetif.c ****     PC3     ------> ETH_TX_CLK
 164:LWIP/Target/ethernetif.c ****     PA1     ------> ETH_RX_CLK
 165:LWIP/Target/ethernetif.c ****     PA2     ------> ETH_MDIO
 166:LWIP/Target/ethernetif.c ****     PA7     ------> ETH_RX_DV
 167:LWIP/Target/ethernetif.c ****     PC4     ------> ETH_RXD0
 168:LWIP/Target/ethernetif.c ****     PC5     ------> ETH_RXD1
 169:LWIP/Target/ethernetif.c ****     PB0     ------> ETH_RXD2
 170:LWIP/Target/ethernetif.c ****     PB1     ------> ETH_RXD3
 171:LWIP/Target/ethernetif.c ****     PB11     ------> ETH_TX_EN
 172:LWIP/Target/ethernetif.c ****     PB12     ------> ETH_TXD0
 173:LWIP/Target/ethernetif.c ****     PB13     ------> ETH_TXD1
 174:LWIP/Target/ethernetif.c ****     PB8     ------> ETH_TXD3
 175:LWIP/Target/ethernetif.c ****     */
 176:LWIP/Target/ethernetif.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 177:LWIP/Target/ethernetif.c ****                           |GPIO_PIN_5);
 178:LWIP/Target/ethernetif.c **** 
 179:LWIP/Target/ethernetif.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7);
 180:LWIP/Target/ethernetif.c **** 
 181:LWIP/Target/ethernetif.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12
 182:LWIP/Target/ethernetif.c ****                           |GPIO_PIN_13|GPIO_PIN_8);
 183:LWIP/Target/ethernetif.c **** 
 184:LWIP/Target/ethernetif.c ****     /* Peripheral interrupt Deinit*/
 185:LWIP/Target/ethernetif.c ****     HAL_NVIC_DisableIRQ(ETH_IRQn);
 186:LWIP/Target/ethernetif.c **** 
 187:LWIP/Target/ethernetif.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 188:LWIP/Target/ethernetif.c **** 
 189:LWIP/Target/ethernetif.c ****   /* USER CODE END ETH_MspDeInit 1 */
 190:LWIP/Target/ethernetif.c ****   }
 191:LWIP/Target/ethernetif.c **** }
 192:LWIP/Target/ethernetif.c **** 
 193:LWIP/Target/ethernetif.c **** /**
 194:LWIP/Target/ethernetif.c ****   * @brief  Ethernet Rx Transfer completed callback
 195:LWIP/Target/ethernetif.c ****   * @param  heth: ETH handle
 196:LWIP/Target/ethernetif.c ****   * @retval None
 197:LWIP/Target/ethernetif.c ****   */
 198:LWIP/Target/ethernetif.c **** void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
ARM GAS  /tmp/ccZozQvw.s 			page 5


 199:LWIP/Target/ethernetif.c **** {
 200:LWIP/Target/ethernetif.c ****   osSemaphoreRelease(s_xSemaphore);
 201:LWIP/Target/ethernetif.c **** }
 202:LWIP/Target/ethernetif.c **** 
 203:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN 4 */
 204:LWIP/Target/ethernetif.c **** 
 205:LWIP/Target/ethernetif.c **** /* USER CODE END 4 */
 206:LWIP/Target/ethernetif.c **** 
 207:LWIP/Target/ethernetif.c **** /*******************************************************************************
 208:LWIP/Target/ethernetif.c ****                        LL Driver Interface ( LwIP stack --> ETH)
 209:LWIP/Target/ethernetif.c **** *******************************************************************************/
 210:LWIP/Target/ethernetif.c **** /**
 211:LWIP/Target/ethernetif.c ****  * In this function, the hardware should be initialized.
 212:LWIP/Target/ethernetif.c ****  * Called from ethernetif_init().
 213:LWIP/Target/ethernetif.c ****  *
 214:LWIP/Target/ethernetif.c ****  * @param netif the already initialized lwip network interface structure
 215:LWIP/Target/ethernetif.c ****  *        for this ethernetif
 216:LWIP/Target/ethernetif.c ****  */
 217:LWIP/Target/ethernetif.c **** static void low_level_init(struct netif *netif)
 218:LWIP/Target/ethernetif.c **** {
 219:LWIP/Target/ethernetif.c ****   HAL_StatusTypeDef hal_eth_init_status;
 220:LWIP/Target/ethernetif.c **** 
 221:LWIP/Target/ethernetif.c **** /* Init ETH */
 222:LWIP/Target/ethernetif.c **** 
 223:LWIP/Target/ethernetif.c ****    uint8_t MACAddr[6] ;
 224:LWIP/Target/ethernetif.c ****   heth.Instance = ETH;
 225:LWIP/Target/ethernetif.c ****   heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_DISABLE;
 226:LWIP/Target/ethernetif.c ****   heth.Init.Speed = ETH_SPEED_100M;
 227:LWIP/Target/ethernetif.c ****   heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 228:LWIP/Target/ethernetif.c ****   heth.Init.PhyAddress = RTL8201CP_PHY_ADDRESS;
 229:LWIP/Target/ethernetif.c ****   MACAddr[0] = 0x00;
 230:LWIP/Target/ethernetif.c ****   MACAddr[1] = 0x80;
 231:LWIP/Target/ethernetif.c ****   MACAddr[2] = 0xE1;
 232:LWIP/Target/ethernetif.c ****   MACAddr[3] = 0x00;
 233:LWIP/Target/ethernetif.c ****   MACAddr[4] = 0x00;
 234:LWIP/Target/ethernetif.c ****   MACAddr[5] = 0x00;
 235:LWIP/Target/ethernetif.c ****   heth.Init.MACAddr = &MACAddr[0];
 236:LWIP/Target/ethernetif.c ****   heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 237:LWIP/Target/ethernetif.c ****   heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 238:LWIP/Target/ethernetif.c ****   heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_MII;
 239:LWIP/Target/ethernetif.c **** 
 240:LWIP/Target/ethernetif.c ****   /* USER CODE BEGIN MACADDRESS */
 241:LWIP/Target/ethernetif.c **** 
 242:LWIP/Target/ethernetif.c ****   /* USER CODE END MACADDRESS */
 243:LWIP/Target/ethernetif.c **** 
 244:LWIP/Target/ethernetif.c ****   hal_eth_init_status = HAL_ETH_Init(&heth);
 245:LWIP/Target/ethernetif.c **** 
 246:LWIP/Target/ethernetif.c ****   if (hal_eth_init_status == HAL_OK)
 247:LWIP/Target/ethernetif.c ****   {
 248:LWIP/Target/ethernetif.c ****     /* Set netif link flag */
 249:LWIP/Target/ethernetif.c ****     netif->flags |= NETIF_FLAG_LINK_UP;
 250:LWIP/Target/ethernetif.c ****   }
 251:LWIP/Target/ethernetif.c ****   /* Initialize Tx Descriptors list: Chain Mode */
 252:LWIP/Target/ethernetif.c ****   HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 253:LWIP/Target/ethernetif.c **** 
 254:LWIP/Target/ethernetif.c ****   /* Initialize Rx Descriptors list: Chain Mode  */
 255:LWIP/Target/ethernetif.c ****   HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
ARM GAS  /tmp/ccZozQvw.s 			page 6


 256:LWIP/Target/ethernetif.c **** 
 257:LWIP/Target/ethernetif.c **** #if LWIP_ARP || LWIP_ETHERNET
 258:LWIP/Target/ethernetif.c **** 
 259:LWIP/Target/ethernetif.c ****   /* set MAC hardware address length */
 260:LWIP/Target/ethernetif.c ****   netif->hwaddr_len = ETH_HWADDR_LEN;
 261:LWIP/Target/ethernetif.c **** 
 262:LWIP/Target/ethernetif.c ****   /* set MAC hardware address */
 263:LWIP/Target/ethernetif.c ****   netif->hwaddr[0] =  heth.Init.MACAddr[0];
 264:LWIP/Target/ethernetif.c ****   netif->hwaddr[1] =  heth.Init.MACAddr[1];
 265:LWIP/Target/ethernetif.c ****   netif->hwaddr[2] =  heth.Init.MACAddr[2];
 266:LWIP/Target/ethernetif.c ****   netif->hwaddr[3] =  heth.Init.MACAddr[3];
 267:LWIP/Target/ethernetif.c ****   netif->hwaddr[4] =  heth.Init.MACAddr[4];
 268:LWIP/Target/ethernetif.c ****   netif->hwaddr[5] =  heth.Init.MACAddr[5];
 269:LWIP/Target/ethernetif.c **** 
 270:LWIP/Target/ethernetif.c ****   /* maximum transfer unit */
 271:LWIP/Target/ethernetif.c ****   netif->mtu = 1500;
 272:LWIP/Target/ethernetif.c **** 
 273:LWIP/Target/ethernetif.c ****   /* Accept broadcast address and ARP traffic */
 274:LWIP/Target/ethernetif.c ****   /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
 275:LWIP/Target/ethernetif.c ****   #if LWIP_ARP
 276:LWIP/Target/ethernetif.c ****     netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 277:LWIP/Target/ethernetif.c ****   #else
 278:LWIP/Target/ethernetif.c ****     netif->flags |= NETIF_FLAG_BROADCAST;
 279:LWIP/Target/ethernetif.c ****   #endif /* LWIP_ARP */
 280:LWIP/Target/ethernetif.c **** 
 281:LWIP/Target/ethernetif.c **** /* create a binary semaphore used for informing ethernetif of frame reception */
 282:LWIP/Target/ethernetif.c ****   osSemaphoreDef(SEM);
 283:LWIP/Target/ethernetif.c ****   s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 284:LWIP/Target/ethernetif.c **** 
 285:LWIP/Target/ethernetif.c **** /* create the task that handles the ETH_MAC */
 286:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
 287:LWIP/Target/ethernetif.c ****   osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 288:LWIP/Target/ethernetif.c ****   osThreadCreate (osThread(EthIf), netif);
 289:LWIP/Target/ethernetif.c **** /* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
 290:LWIP/Target/ethernetif.c ****   /* Enable MAC and DMA transmission and reception */
 291:LWIP/Target/ethernetif.c ****   HAL_ETH_Start(&heth);
 292:LWIP/Target/ethernetif.c **** 
 293:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN PHY_PRE_CONFIG */
 294:LWIP/Target/ethernetif.c **** 
 295:LWIP/Target/ethernetif.c **** /* USER CODE END PHY_PRE_CONFIG */
 296:LWIP/Target/ethernetif.c **** 
 297:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN PHY_POST_CONFIG */
 298:LWIP/Target/ethernetif.c **** 
 299:LWIP/Target/ethernetif.c **** /* USER CODE END PHY_POST_CONFIG */
 300:LWIP/Target/ethernetif.c **** 
 301:LWIP/Target/ethernetif.c **** #endif /* LWIP_ARP || LWIP_ETHERNET */
 302:LWIP/Target/ethernetif.c **** 
 303:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN LOW_LEVEL_INIT */
 304:LWIP/Target/ethernetif.c **** 
 305:LWIP/Target/ethernetif.c **** /* USER CODE END LOW_LEVEL_INIT */
 306:LWIP/Target/ethernetif.c **** }
 307:LWIP/Target/ethernetif.c **** 
 308:LWIP/Target/ethernetif.c **** /**
 309:LWIP/Target/ethernetif.c ****  * This function should do the actual transmission of the packet. The packet is
 310:LWIP/Target/ethernetif.c ****  * contained in the pbuf that is passed to the function. This pbuf
 311:LWIP/Target/ethernetif.c ****  * might be chained.
 312:LWIP/Target/ethernetif.c ****  *
ARM GAS  /tmp/ccZozQvw.s 			page 7


 313:LWIP/Target/ethernetif.c ****  * @param netif the lwip network interface structure for this ethernetif
 314:LWIP/Target/ethernetif.c ****  * @param p the MAC packet to send (e.g. IP packet including MAC addresses and type)
 315:LWIP/Target/ethernetif.c ****  * @return ERR_OK if the packet could be sent
 316:LWIP/Target/ethernetif.c ****  *         an err_t value if the packet couldn't be sent
 317:LWIP/Target/ethernetif.c ****  *
 318:LWIP/Target/ethernetif.c ****  * @note Returning ERR_MEM here if a DMA queue of your MAC is full can lead to
 319:LWIP/Target/ethernetif.c ****  *       strange results. You might consider waiting for space in the DMA queue
 320:LWIP/Target/ethernetif.c ****  *       to become available since the stack doesn't retry to send a packet
 321:LWIP/Target/ethernetif.c ****  *       dropped because of memory failure (except for the TCP timers).
 322:LWIP/Target/ethernetif.c ****  */
 323:LWIP/Target/ethernetif.c **** 
 324:LWIP/Target/ethernetif.c **** static err_t low_level_output(struct netif *netif, struct pbuf *p)
 325:LWIP/Target/ethernetif.c **** {
 326:LWIP/Target/ethernetif.c ****   err_t errval;
 327:LWIP/Target/ethernetif.c ****   struct pbuf *q;
 328:LWIP/Target/ethernetif.c ****   uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 329:LWIP/Target/ethernetif.c ****   __IO ETH_DMADescTypeDef *DmaTxDesc;
 330:LWIP/Target/ethernetif.c ****   uint32_t framelength = 0;
 331:LWIP/Target/ethernetif.c ****   uint32_t bufferoffset = 0;
 332:LWIP/Target/ethernetif.c ****   uint32_t byteslefttocopy = 0;
 333:LWIP/Target/ethernetif.c ****   uint32_t payloadoffset = 0;
 334:LWIP/Target/ethernetif.c ****   DmaTxDesc = heth.TxDesc;
 335:LWIP/Target/ethernetif.c ****   bufferoffset = 0;
 336:LWIP/Target/ethernetif.c **** 
 337:LWIP/Target/ethernetif.c ****   /* copy frame from pbufs to driver buffers */
 338:LWIP/Target/ethernetif.c ****   for(q = p; q != NULL; q = q->next)
 339:LWIP/Target/ethernetif.c ****     {
 340:LWIP/Target/ethernetif.c ****       /* Is this buffer available? If not, goto error */
 341:LWIP/Target/ethernetif.c ****       if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 342:LWIP/Target/ethernetif.c ****       {
 343:LWIP/Target/ethernetif.c ****         errval = ERR_USE;
 344:LWIP/Target/ethernetif.c ****         goto error;
 345:LWIP/Target/ethernetif.c ****       }
 346:LWIP/Target/ethernetif.c **** 
 347:LWIP/Target/ethernetif.c ****       /* Get bytes in current lwIP buffer */
 348:LWIP/Target/ethernetif.c ****       byteslefttocopy = q->len;
 349:LWIP/Target/ethernetif.c ****       payloadoffset = 0;
 350:LWIP/Target/ethernetif.c **** 
 351:LWIP/Target/ethernetif.c ****       /* Check if the length of data to copy is bigger than Tx buffer size*/
 352:LWIP/Target/ethernetif.c ****       while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 353:LWIP/Target/ethernetif.c ****       {
 354:LWIP/Target/ethernetif.c ****         /* Copy data to Tx buffer*/
 355:LWIP/Target/ethernetif.c ****         memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payl
 356:LWIP/Target/ethernetif.c **** 
 357:LWIP/Target/ethernetif.c ****         /* Point to next descriptor */
 358:LWIP/Target/ethernetif.c ****         DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 359:LWIP/Target/ethernetif.c **** 
 360:LWIP/Target/ethernetif.c ****         /* Check if the buffer is available */
 361:LWIP/Target/ethernetif.c ****         if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 362:LWIP/Target/ethernetif.c ****         {
 363:LWIP/Target/ethernetif.c ****           errval = ERR_USE;
 364:LWIP/Target/ethernetif.c ****           goto error;
 365:LWIP/Target/ethernetif.c ****         }
 366:LWIP/Target/ethernetif.c **** 
 367:LWIP/Target/ethernetif.c ****         buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 368:LWIP/Target/ethernetif.c **** 
 369:LWIP/Target/ethernetif.c ****         byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
ARM GAS  /tmp/ccZozQvw.s 			page 8


 370:LWIP/Target/ethernetif.c ****         payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 371:LWIP/Target/ethernetif.c ****         framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 372:LWIP/Target/ethernetif.c ****         bufferoffset = 0;
 373:LWIP/Target/ethernetif.c ****       }
 374:LWIP/Target/ethernetif.c **** 
 375:LWIP/Target/ethernetif.c ****       /* Copy the remaining bytes */
 376:LWIP/Target/ethernetif.c ****       memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloa
 377:LWIP/Target/ethernetif.c ****       bufferoffset = bufferoffset + byteslefttocopy;
 378:LWIP/Target/ethernetif.c ****       framelength = framelength + byteslefttocopy;
 379:LWIP/Target/ethernetif.c ****     }
 380:LWIP/Target/ethernetif.c **** 
 381:LWIP/Target/ethernetif.c ****   /* Prepare transmit descriptors to give to DMA */
 382:LWIP/Target/ethernetif.c ****   HAL_ETH_TransmitFrame(&heth, framelength);
 383:LWIP/Target/ethernetif.c **** 
 384:LWIP/Target/ethernetif.c ****   errval = ERR_OK;
 385:LWIP/Target/ethernetif.c **** 
 386:LWIP/Target/ethernetif.c **** error:
 387:LWIP/Target/ethernetif.c **** 
 388:LWIP/Target/ethernetif.c ****   /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume trans
 389:LWIP/Target/ethernetif.c ****   if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 390:LWIP/Target/ethernetif.c ****   {
 391:LWIP/Target/ethernetif.c ****     /* Clear TUS ETHERNET DMA flag */
 392:LWIP/Target/ethernetif.c ****     heth.Instance->DMASR = ETH_DMASR_TUS;
 393:LWIP/Target/ethernetif.c **** 
 394:LWIP/Target/ethernetif.c ****     /* Resume DMA transmission*/
 395:LWIP/Target/ethernetif.c ****     heth.Instance->DMATPDR = 0;
 396:LWIP/Target/ethernetif.c ****   }
 397:LWIP/Target/ethernetif.c ****   return errval;
 398:LWIP/Target/ethernetif.c **** }
 399:LWIP/Target/ethernetif.c **** 
 400:LWIP/Target/ethernetif.c **** /**
 401:LWIP/Target/ethernetif.c ****  * Should allocate a pbuf and transfer the bytes of the incoming
 402:LWIP/Target/ethernetif.c ****  * packet from the interface into the pbuf.
 403:LWIP/Target/ethernetif.c ****  *
 404:LWIP/Target/ethernetif.c ****  * @param netif the lwip network interface structure for this ethernetif
 405:LWIP/Target/ethernetif.c ****  * @return a pbuf filled with the received packet (including MAC header)
 406:LWIP/Target/ethernetif.c ****  *         NULL on memory error
 407:LWIP/Target/ethernetif.c ****    */
 408:LWIP/Target/ethernetif.c **** static struct pbuf * low_level_input(struct netif *netif)
 409:LWIP/Target/ethernetif.c **** {
  31              		.loc 1 409 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		.loc 1 409 1 is_stmt 0 view .LVU1
  36 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 32
  39              		.cfi_offset 4, -32
  40              		.cfi_offset 5, -28
  41              		.cfi_offset 6, -24
  42              		.cfi_offset 7, -20
  43              		.cfi_offset 8, -16
  44              		.cfi_offset 9, -12
  45              		.cfi_offset 10, -8
  46              		.cfi_offset 14, -4
 410:LWIP/Target/ethernetif.c ****   struct pbuf *p = NULL;
ARM GAS  /tmp/ccZozQvw.s 			page 9


  47              		.loc 1 410 3 is_stmt 1 view .LVU2
  48              	.LVL1:
 411:LWIP/Target/ethernetif.c ****   struct pbuf *q = NULL;
  49              		.loc 1 411 3 view .LVU3
 412:LWIP/Target/ethernetif.c ****   uint16_t len = 0;
  50              		.loc 1 412 3 view .LVU4
 413:LWIP/Target/ethernetif.c ****   uint8_t *buffer;
  51              		.loc 1 413 3 view .LVU5
 414:LWIP/Target/ethernetif.c ****   __IO ETH_DMADescTypeDef *dmarxdesc;
  52              		.loc 1 414 3 view .LVU6
 415:LWIP/Target/ethernetif.c ****   uint32_t bufferoffset = 0;
  53              		.loc 1 415 3 view .LVU7
 416:LWIP/Target/ethernetif.c ****   uint32_t payloadoffset = 0;
  54              		.loc 1 416 3 view .LVU8
 417:LWIP/Target/ethernetif.c ****   uint32_t byteslefttocopy = 0;
  55              		.loc 1 417 3 view .LVU9
 418:LWIP/Target/ethernetif.c ****   uint32_t i=0;
  56              		.loc 1 418 3 view .LVU10
 419:LWIP/Target/ethernetif.c **** 
 420:LWIP/Target/ethernetif.c ****   /* get received frame */
 421:LWIP/Target/ethernetif.c ****   if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
  57              		.loc 1 421 3 view .LVU11
  58              		.loc 1 421 7 is_stmt 0 view .LVU12
  59 0004 3248     		ldr	r0, .L14
  60              	.LVL2:
  61              		.loc 1 421 7 view .LVU13
  62 0006 FFF7FEFF 		bl	HAL_ETH_GetReceivedFrame_IT
  63              	.LVL3:
  64              		.loc 1 421 6 view .LVU14
  65 000a 0028     		cmp	r0, #0
  66 000c 5CD1     		bne	.L10
 422:LWIP/Target/ethernetif.c **** 
 423:LWIP/Target/ethernetif.c ****     return NULL;
 424:LWIP/Target/ethernetif.c **** 
 425:LWIP/Target/ethernetif.c ****   /* Obtain the size of the packet and put it into the "len" variable. */
 426:LWIP/Target/ethernetif.c ****   len = heth.RxFrameInfos.length;
  67              		.loc 1 426 3 is_stmt 1 view .LVU15
  68              		.loc 1 426 26 is_stmt 0 view .LVU16
  69 000e 304B     		ldr	r3, .L14
  70              		.loc 1 426 7 view .LVU17
  71 0010 998F     		ldrh	r1, [r3, #60]
  72              	.LVL4:
 427:LWIP/Target/ethernetif.c ****   buffer = (uint8_t *)heth.RxFrameInfos.buffer;
  73              		.loc 1 427 3 is_stmt 1 view .LVU18
  74              		.loc 1 427 40 is_stmt 0 view .LVU19
  75 0012 D3F84080 		ldr	r8, [r3, #64]
  76              	.LVL5:
 428:LWIP/Target/ethernetif.c **** 
 429:LWIP/Target/ethernetif.c ****   if (len > 0)
  77              		.loc 1 429 3 is_stmt 1 view .LVU20
  78              		.loc 1 429 6 is_stmt 0 view .LVU21
  79 0016 29B9     		cbnz	r1, .L13
 410:LWIP/Target/ethernetif.c ****   struct pbuf *q = NULL;
  80              		.loc 1 410 16 view .LVU22
  81 0018 4FF0000A 		mov	r10, #0
  82              	.LVL6:
  83              	.L3:
ARM GAS  /tmp/ccZozQvw.s 			page 10


 430:LWIP/Target/ethernetif.c ****   {
 431:LWIP/Target/ethernetif.c ****     /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
 432:LWIP/Target/ethernetif.c ****     p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 433:LWIP/Target/ethernetif.c ****   }
 434:LWIP/Target/ethernetif.c **** 
 435:LWIP/Target/ethernetif.c ****   if (p != NULL)
 436:LWIP/Target/ethernetif.c ****   {
 437:LWIP/Target/ethernetif.c ****     dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 438:LWIP/Target/ethernetif.c ****     bufferoffset = 0;
 439:LWIP/Target/ethernetif.c ****     for(q = p; q != NULL; q = q->next)
 440:LWIP/Target/ethernetif.c ****     {
 441:LWIP/Target/ethernetif.c ****       byteslefttocopy = q->len;
 442:LWIP/Target/ethernetif.c ****       payloadoffset = 0;
 443:LWIP/Target/ethernetif.c **** 
 444:LWIP/Target/ethernetif.c ****       /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
 445:LWIP/Target/ethernetif.c ****       while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 446:LWIP/Target/ethernetif.c ****       {
 447:LWIP/Target/ethernetif.c ****         /* Copy data to pbuf */
 448:LWIP/Target/ethernetif.c ****         memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + buf
 449:LWIP/Target/ethernetif.c **** 
 450:LWIP/Target/ethernetif.c ****         /* Point to next descriptor */
 451:LWIP/Target/ethernetif.c ****         dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 452:LWIP/Target/ethernetif.c ****         buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 453:LWIP/Target/ethernetif.c **** 
 454:LWIP/Target/ethernetif.c ****         byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 455:LWIP/Target/ethernetif.c ****         payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 456:LWIP/Target/ethernetif.c ****         bufferoffset = 0;
 457:LWIP/Target/ethernetif.c ****       }
 458:LWIP/Target/ethernetif.c ****       /* Copy remaining data in pbuf */
 459:LWIP/Target/ethernetif.c ****       memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + buffe
 460:LWIP/Target/ethernetif.c ****       bufferoffset = bufferoffset + byteslefttocopy;
 461:LWIP/Target/ethernetif.c ****     }
 462:LWIP/Target/ethernetif.c ****   }
 463:LWIP/Target/ethernetif.c **** 
 464:LWIP/Target/ethernetif.c ****     /* Release descriptors to DMA */
 465:LWIP/Target/ethernetif.c ****     /* Point to first descriptor */
 466:LWIP/Target/ethernetif.c ****     dmarxdesc = heth.RxFrameInfos.FSRxDesc;
  84              		.loc 1 466 5 is_stmt 1 view .LVU23
  85              		.loc 1 466 15 is_stmt 0 view .LVU24
  86 001c 2C4B     		ldr	r3, .L14
  87 001e 1B6B     		ldr	r3, [r3, #48]
  88              	.LVL7:
 467:LWIP/Target/ethernetif.c ****     /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
 468:LWIP/Target/ethernetif.c ****     for (i=0; i< heth.RxFrameInfos.SegCount; i++)
  89              		.loc 1 468 5 is_stmt 1 view .LVU25
  90              		.loc 1 468 11 is_stmt 0 view .LVU26
  91 0020 0021     		movs	r1, #0
  92              		.loc 1 468 5 view .LVU27
  93 0022 3AE0     		b	.L8
  94              	.LVL8:
  95              	.L13:
 432:LWIP/Target/ethernetif.c ****   }
  96              		.loc 1 432 5 is_stmt 1 view .LVU28
 432:LWIP/Target/ethernetif.c ****   }
  97              		.loc 1 432 9 is_stmt 0 view .LVU29
  98 0024 0322     		movs	r2, #3
  99 0026 0420     		movs	r0, #4
ARM GAS  /tmp/ccZozQvw.s 			page 11


 100 0028 FFF7FEFF 		bl	pbuf_alloc
 101              	.LVL9:
 435:LWIP/Target/ethernetif.c ****   {
 102              		.loc 1 435 3 is_stmt 1 view .LVU30
 435:LWIP/Target/ethernetif.c ****   {
 103              		.loc 1 435 6 is_stmt 0 view .LVU31
 104 002c 8246     		mov	r10, r0
 105 002e 0028     		cmp	r0, #0
 106 0030 F4D0     		beq	.L3
 437:LWIP/Target/ethernetif.c ****     bufferoffset = 0;
 107              		.loc 1 437 5 is_stmt 1 view .LVU32
 437:LWIP/Target/ethernetif.c ****     bufferoffset = 0;
 108              		.loc 1 437 15 is_stmt 0 view .LVU33
 109 0032 274B     		ldr	r3, .L14
 110 0034 1F6B     		ldr	r7, [r3, #48]
 111              	.LVL10:
 438:LWIP/Target/ethernetif.c ****     for(q = p; q != NULL; q = q->next)
 112              		.loc 1 438 5 is_stmt 1 view .LVU34
 439:LWIP/Target/ethernetif.c ****     {
 113              		.loc 1 439 5 view .LVU35
 432:LWIP/Target/ethernetif.c ****   }
 114              		.loc 1 432 9 is_stmt 0 view .LVU36
 115 0036 8146     		mov	r9, r0
 438:LWIP/Target/ethernetif.c ****     for(q = p; q != NULL; q = q->next)
 116              		.loc 1 438 18 view .LVU37
 117 0038 0024     		movs	r4, #0
 439:LWIP/Target/ethernetif.c ****     {
 118              		.loc 1 439 5 view .LVU38
 119 003a 21E0     		b	.L4
 120              	.LVL11:
 121              	.L6:
 448:LWIP/Target/ethernetif.c **** 
 122              		.loc 1 448 9 is_stmt 1 view .LVU39
 448:LWIP/Target/ethernetif.c **** 
 123              		.loc 1 448 39 is_stmt 0 view .LVU40
 124 003c D9F80400 		ldr	r0, [r9, #4]
 448:LWIP/Target/ethernetif.c **** 
 125              		.loc 1 448 9 view .LVU41
 126 0040 C4F5BE62 		rsb	r2, r4, #1520
 127              	.LVL12:
 448:LWIP/Target/ethernetif.c **** 
 128              		.loc 1 448 9 view .LVU42
 129 0044 0432     		adds	r2, r2, #4
 130 0046 08EB0401 		add	r1, r8, r4
 131 004a 3044     		add	r0, r0, r6
 132 004c FFF7FEFF 		bl	memcpy
 133              	.LVL13:
 451:LWIP/Target/ethernetif.c ****         buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 134              		.loc 1 451 9 is_stmt 1 view .LVU43
 451:LWIP/Target/ethernetif.c ****         buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 135              		.loc 1 451 53 is_stmt 0 view .LVU44
 136 0050 FF68     		ldr	r7, [r7, #12]
 137              	.LVL14:
 452:LWIP/Target/ethernetif.c **** 
 138              		.loc 1 452 9 is_stmt 1 view .LVU45
 452:LWIP/Target/ethernetif.c **** 
 139              		.loc 1 452 39 is_stmt 0 view .LVU46
ARM GAS  /tmp/ccZozQvw.s 			page 12


 140 0052 D7F80880 		ldr	r8, [r7, #8]
 141              	.LVL15:
 454:LWIP/Target/ethernetif.c ****         payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 142              		.loc 1 454 9 is_stmt 1 view .LVU47
 454:LWIP/Target/ethernetif.c ****         payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 143              		.loc 1 454 25 is_stmt 0 view .LVU48
 144 0056 A5F2F452 		subw	r2, r5, #1524
 145              	.LVL16:
 455:LWIP/Target/ethernetif.c ****         bufferoffset = 0;
 146              		.loc 1 455 9 is_stmt 1 view .LVU49
 455:LWIP/Target/ethernetif.c ****         bufferoffset = 0;
 147              		.loc 1 455 39 is_stmt 0 view .LVU50
 148 005a 361B     		subs	r6, r6, r4
 149              	.LVL17:
 455:LWIP/Target/ethernetif.c ****         bufferoffset = 0;
 150              		.loc 1 455 23 view .LVU51
 151 005c 06F2F456 		addw	r6, r6, #1524
 152              	.LVL18:
 456:LWIP/Target/ethernetif.c ****       }
 153              		.loc 1 456 9 is_stmt 1 view .LVU52
 456:LWIP/Target/ethernetif.c ****       }
 154              		.loc 1 456 22 is_stmt 0 view .LVU53
 155 0060 0024     		movs	r4, #0
 156              	.LVL19:
 157              	.L5:
 445:LWIP/Target/ethernetif.c ****       {
 158              		.loc 1 445 12 is_stmt 1 view .LVU54
 445:LWIP/Target/ethernetif.c ****       {
 159              		.loc 1 445 31 is_stmt 0 view .LVU55
 160 0062 A518     		adds	r5, r4, r2
 445:LWIP/Target/ethernetif.c ****       {
 161              		.loc 1 445 12 view .LVU56
 162 0064 40F2F453 		movw	r3, #1524
 163 0068 9D42     		cmp	r5, r3
 164 006a E7D8     		bhi	.L6
 459:LWIP/Target/ethernetif.c ****       bufferoffset = bufferoffset + byteslefttocopy;
 165              		.loc 1 459 7 is_stmt 1 discriminator 2 view .LVU57
 459:LWIP/Target/ethernetif.c ****       bufferoffset = bufferoffset + byteslefttocopy;
 166              		.loc 1 459 37 is_stmt 0 discriminator 2 view .LVU58
 167 006c D9F80400 		ldr	r0, [r9, #4]
 459:LWIP/Target/ethernetif.c ****       bufferoffset = bufferoffset + byteslefttocopy;
 168              		.loc 1 459 7 discriminator 2 view .LVU59
 169 0070 08EB0401 		add	r1, r8, r4
 170 0074 3044     		add	r0, r0, r6
 171 0076 FFF7FEFF 		bl	memcpy
 172              	.LVL20:
 460:LWIP/Target/ethernetif.c ****     }
 173              		.loc 1 460 7 is_stmt 1 discriminator 2 view .LVU60
 439:LWIP/Target/ethernetif.c ****     {
 174              		.loc 1 439 27 discriminator 2 view .LVU61
 439:LWIP/Target/ethernetif.c ****     {
 175              		.loc 1 439 29 is_stmt 0 discriminator 2 view .LVU62
 176 007a D9F80090 		ldr	r9, [r9]
 177              	.LVL21:
 460:LWIP/Target/ethernetif.c ****     }
 178              		.loc 1 460 20 discriminator 2 view .LVU63
 179 007e 2C46     		mov	r4, r5
ARM GAS  /tmp/ccZozQvw.s 			page 13


 180              	.LVL22:
 181              	.L4:
 439:LWIP/Target/ethernetif.c ****     {
 182              		.loc 1 439 16 is_stmt 1 discriminator 1 view .LVU64
 439:LWIP/Target/ethernetif.c ****     {
 183              		.loc 1 439 5 is_stmt 0 discriminator 1 view .LVU65
 184 0080 B9F1000F 		cmp	r9, #0
 185 0084 CAD0     		beq	.L3
 441:LWIP/Target/ethernetif.c ****       payloadoffset = 0;
 186              		.loc 1 441 7 is_stmt 1 view .LVU66
 441:LWIP/Target/ethernetif.c ****       payloadoffset = 0;
 187              		.loc 1 441 26 is_stmt 0 view .LVU67
 188 0086 B9F80A20 		ldrh	r2, [r9, #10]
 189              	.LVL23:
 442:LWIP/Target/ethernetif.c **** 
 190              		.loc 1 442 7 is_stmt 1 view .LVU68
 445:LWIP/Target/ethernetif.c ****       {
 191              		.loc 1 445 7 view .LVU69
 442:LWIP/Target/ethernetif.c **** 
 192              		.loc 1 442 21 is_stmt 0 view .LVU70
 193 008a 0026     		movs	r6, #0
 445:LWIP/Target/ethernetif.c ****       {
 194              		.loc 1 445 12 view .LVU71
 195 008c E9E7     		b	.L5
 196              	.LVL24:
 197              	.L9:
 469:LWIP/Target/ethernetif.c ****     {
 470:LWIP/Target/ethernetif.c ****       dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 198              		.loc 1 470 7 is_stmt 1 discriminator 3 view .LVU72
 199              		.loc 1 470 25 is_stmt 0 discriminator 3 view .LVU73
 200 008e 1A68     		ldr	r2, [r3]
 201 0090 42F00042 		orr	r2, r2, #-2147483648
 202 0094 1A60     		str	r2, [r3]
 471:LWIP/Target/ethernetif.c ****       dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 203              		.loc 1 471 7 is_stmt 1 discriminator 3 view .LVU74
 204              		.loc 1 471 51 is_stmt 0 discriminator 3 view .LVU75
 205 0096 DB68     		ldr	r3, [r3, #12]
 206              	.LVL25:
 468:LWIP/Target/ethernetif.c ****     {
 207              		.loc 1 468 46 is_stmt 1 discriminator 3 view .LVU76
 468:LWIP/Target/ethernetif.c ****     {
 208              		.loc 1 468 47 is_stmt 0 discriminator 3 view .LVU77
 209 0098 0131     		adds	r1, r1, #1
 210              	.LVL26:
 211              	.L8:
 468:LWIP/Target/ethernetif.c ****     {
 212              		.loc 1 468 15 is_stmt 1 discriminator 1 view .LVU78
 468:LWIP/Target/ethernetif.c ****     {
 213              		.loc 1 468 35 is_stmt 0 discriminator 1 view .LVU79
 214 009a 0D4A     		ldr	r2, .L14
 215 009c 926B     		ldr	r2, [r2, #56]
 468:LWIP/Target/ethernetif.c ****     {
 216              		.loc 1 468 5 discriminator 1 view .LVU80
 217 009e 8A42     		cmp	r2, r1
 218 00a0 F5D8     		bhi	.L9
 472:LWIP/Target/ethernetif.c ****     }
 473:LWIP/Target/ethernetif.c **** 
ARM GAS  /tmp/ccZozQvw.s 			page 14


 474:LWIP/Target/ethernetif.c ****     /* Clear Segment_Count */
 475:LWIP/Target/ethernetif.c ****     heth.RxFrameInfos.SegCount =0;
 219              		.loc 1 475 5 is_stmt 1 view .LVU81
 220              		.loc 1 475 32 is_stmt 0 view .LVU82
 221 00a2 0B4B     		ldr	r3, .L14
 222              	.LVL27:
 223              		.loc 1 475 32 view .LVU83
 224 00a4 0022     		movs	r2, #0
 225 00a6 9A63     		str	r2, [r3, #56]
 476:LWIP/Target/ethernetif.c **** 
 477:LWIP/Target/ethernetif.c ****   /* When Rx Buffer unavailable flag is set: clear it and resume reception */
 478:LWIP/Target/ethernetif.c ****   if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 226              		.loc 1 478 3 is_stmt 1 view .LVU84
 227              		.loc 1 478 12 is_stmt 0 view .LVU85
 228 00a8 1B68     		ldr	r3, [r3]
 229              		.loc 1 478 21 view .LVU86
 230 00aa 03F58052 		add	r2, r3, #4096
 231 00ae 5269     		ldr	r2, [r2, #20]
 232              		.loc 1 478 6 view .LVU87
 233 00b0 12F0800F 		tst	r2, #128
 234 00b4 05D0     		beq	.L1
 479:LWIP/Target/ethernetif.c ****   {
 480:LWIP/Target/ethernetif.c ****     /* Clear RBUS ETHERNET DMA flag */
 481:LWIP/Target/ethernetif.c ****     heth.Instance->DMASR = ETH_DMASR_RBUS;
 235              		.loc 1 481 5 is_stmt 1 view .LVU88
 236              		.loc 1 481 26 is_stmt 0 view .LVU89
 237 00b6 03F58053 		add	r3, r3, #4096
 238 00ba 8022     		movs	r2, #128
 239 00bc 5A61     		str	r2, [r3, #20]
 482:LWIP/Target/ethernetif.c ****     /* Resume DMA reception */
 483:LWIP/Target/ethernetif.c ****     heth.Instance->DMARPDR = 0;
 240              		.loc 1 483 5 is_stmt 1 view .LVU90
 241              		.loc 1 483 28 is_stmt 0 view .LVU91
 242 00be 0022     		movs	r2, #0
 243 00c0 9A60     		str	r2, [r3, #8]
 244              	.LVL28:
 245              	.L1:
 484:LWIP/Target/ethernetif.c ****   }
 485:LWIP/Target/ethernetif.c ****   return p;
 486:LWIP/Target/ethernetif.c **** }
 246              		.loc 1 486 1 view .LVU92
 247 00c2 5046     		mov	r0, r10
 248 00c4 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 249              	.LVL29:
 250              	.L10:
 423:LWIP/Target/ethernetif.c **** 
 251              		.loc 1 423 12 view .LVU93
 252 00c8 4FF0000A 		mov	r10, #0
 253 00cc F9E7     		b	.L1
 254              	.L15:
 255 00ce 00BF     		.align	2
 256              	.L14:
 257 00d0 00000000 		.word	.LANCHOR0
 258              		.cfi_endproc
 259              	.LFE107:
 261              		.section	.text.ethernetif_input,"ax",%progbits
 262              		.align	1
ARM GAS  /tmp/ccZozQvw.s 			page 15


 263              		.global	ethernetif_input
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	ethernetif_input:
 269              	.LVL30:
 270              	.LFB108:
 487:LWIP/Target/ethernetif.c **** 
 488:LWIP/Target/ethernetif.c **** /**
 489:LWIP/Target/ethernetif.c ****  * This function should be called when a packet is ready to be read
 490:LWIP/Target/ethernetif.c ****  * from the interface. It uses the function low_level_input() that
 491:LWIP/Target/ethernetif.c ****  * should handle the actual reception of bytes from the network
 492:LWIP/Target/ethernetif.c ****  * interface. Then the type of the received packet is determined and
 493:LWIP/Target/ethernetif.c ****  * the appropriate input function is called.
 494:LWIP/Target/ethernetif.c ****  *
 495:LWIP/Target/ethernetif.c ****  * @param netif the lwip network interface structure for this ethernetif
 496:LWIP/Target/ethernetif.c ****  */
 497:LWIP/Target/ethernetif.c **** void ethernetif_input(void const * argument)
 498:LWIP/Target/ethernetif.c **** {
 271              		.loc 1 498 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		.loc 1 498 1 is_stmt 0 view .LVU95
 276 0000 38B5     		push	{r3, r4, r5, lr}
 277              	.LCFI1:
 278              		.cfi_def_cfa_offset 16
 279              		.cfi_offset 3, -16
 280              		.cfi_offset 4, -12
 281              		.cfi_offset 5, -8
 282              		.cfi_offset 14, -4
 283 0002 0546     		mov	r5, r0
 499:LWIP/Target/ethernetif.c ****   struct pbuf *p;
 284              		.loc 1 499 3 is_stmt 1 view .LVU96
 500:LWIP/Target/ethernetif.c ****   struct netif *netif = (struct netif *) argument;
 285              		.loc 1 500 3 view .LVU97
 286              	.LVL31:
 287              	.L17:
 501:LWIP/Target/ethernetif.c **** 
 502:LWIP/Target/ethernetif.c ****   for( ;; )
 288              		.loc 1 502 3 view .LVU98
 503:LWIP/Target/ethernetif.c ****   {
 504:LWIP/Target/ethernetif.c ****     if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 289              		.loc 1 504 5 view .LVU99
 290              		.loc 1 504 9 is_stmt 0 view .LVU100
 291 0004 4FF0FF31 		mov	r1, #-1
 292 0008 0E4B     		ldr	r3, .L22
 293 000a 1868     		ldr	r0, [r3]
 294 000c FFF7FEFF 		bl	osSemaphoreWait
 295              	.LVL32:
 296              		.loc 1 504 8 view .LVU101
 297 0010 0028     		cmp	r0, #0
 298 0012 F7D1     		bne	.L17
 299 0014 04E0     		b	.L19
 300              	.LVL33:
 301              	.L18:
 505:LWIP/Target/ethernetif.c ****     {
ARM GAS  /tmp/ccZozQvw.s 			page 16


 506:LWIP/Target/ethernetif.c ****       do
 507:LWIP/Target/ethernetif.c ****       {
 508:LWIP/Target/ethernetif.c ****         LOCK_TCPIP_CORE();
 509:LWIP/Target/ethernetif.c ****         p = low_level_input( netif );
 510:LWIP/Target/ethernetif.c ****         if   (p != NULL)
 511:LWIP/Target/ethernetif.c ****         {
 512:LWIP/Target/ethernetif.c ****           if (netif->input( p, netif) != ERR_OK )
 513:LWIP/Target/ethernetif.c ****           {
 514:LWIP/Target/ethernetif.c ****             pbuf_free(p);
 515:LWIP/Target/ethernetif.c ****           }
 516:LWIP/Target/ethernetif.c ****         }
 517:LWIP/Target/ethernetif.c ****         UNLOCK_TCPIP_CORE();
 302              		.loc 1 517 9 is_stmt 1 view .LVU102
 303 0016 0C48     		ldr	r0, .L22+4
 304 0018 FFF7FEFF 		bl	sys_mutex_unlock
 305              	.LVL34:
 518:LWIP/Target/ethernetif.c ****       } while(p!=NULL);
 306              		.loc 1 518 14 view .LVU103
 307              		.loc 1 518 7 is_stmt 0 view .LVU104
 308 001c 002C     		cmp	r4, #0
 309 001e F1D0     		beq	.L17
 310              	.LVL35:
 311              	.L19:
 506:LWIP/Target/ethernetif.c ****       {
 312              		.loc 1 506 7 is_stmt 1 view .LVU105
 508:LWIP/Target/ethernetif.c ****         p = low_level_input( netif );
 313              		.loc 1 508 9 view .LVU106
 314 0020 0948     		ldr	r0, .L22+4
 315 0022 FFF7FEFF 		bl	sys_mutex_lock
 316              	.LVL36:
 509:LWIP/Target/ethernetif.c ****         if   (p != NULL)
 317              		.loc 1 509 9 view .LVU107
 509:LWIP/Target/ethernetif.c ****         if   (p != NULL)
 318              		.loc 1 509 13 is_stmt 0 view .LVU108
 319 0026 2846     		mov	r0, r5
 320 0028 FFF7FEFF 		bl	low_level_input
 321              	.LVL37:
 510:LWIP/Target/ethernetif.c ****         {
 322              		.loc 1 510 9 is_stmt 1 view .LVU109
 510:LWIP/Target/ethernetif.c ****         {
 323              		.loc 1 510 14 is_stmt 0 view .LVU110
 324 002c 0446     		mov	r4, r0
 325 002e 0028     		cmp	r0, #0
 326 0030 F1D0     		beq	.L18
 512:LWIP/Target/ethernetif.c ****           {
 327              		.loc 1 512 11 is_stmt 1 view .LVU111
 512:LWIP/Target/ethernetif.c ****           {
 328              		.loc 1 512 20 is_stmt 0 view .LVU112
 329 0032 2B69     		ldr	r3, [r5, #16]
 512:LWIP/Target/ethernetif.c ****           {
 330              		.loc 1 512 15 view .LVU113
 331 0034 2946     		mov	r1, r5
 332 0036 9847     		blx	r3
 333              	.LVL38:
 512:LWIP/Target/ethernetif.c ****           {
 334              		.loc 1 512 14 view .LVU114
 335 0038 0028     		cmp	r0, #0
ARM GAS  /tmp/ccZozQvw.s 			page 17


 336 003a ECD0     		beq	.L18
 514:LWIP/Target/ethernetif.c ****           }
 337              		.loc 1 514 13 is_stmt 1 view .LVU115
 338 003c 2046     		mov	r0, r4
 339 003e FFF7FEFF 		bl	pbuf_free
 340              	.LVL39:
 341 0042 E8E7     		b	.L18
 342              	.L23:
 343              		.align	2
 344              	.L22:
 345 0044 00000000 		.word	.LANCHOR1
 346 0048 00000000 		.word	lock_tcpip_core
 347              		.cfi_endproc
 348              	.LFE108:
 350              		.section	.text.low_level_output,"ax",%progbits
 351              		.align	1
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 356              	low_level_output:
 357              	.LVL40:
 358              	.LFB106:
 325:LWIP/Target/ethernetif.c ****   err_t errval;
 359              		.loc 1 325 1 view -0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 325:LWIP/Target/ethernetif.c ****   err_t errval;
 363              		.loc 1 325 1 is_stmt 0 view .LVU117
 364 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 365              	.LCFI2:
 366              		.cfi_def_cfa_offset 40
 367              		.cfi_offset 3, -40
 368              		.cfi_offset 4, -36
 369              		.cfi_offset 5, -32
 370              		.cfi_offset 6, -28
 371              		.cfi_offset 7, -24
 372              		.cfi_offset 8, -20
 373              		.cfi_offset 9, -16
 374              		.cfi_offset 10, -12
 375              		.cfi_offset 11, -8
 376              		.cfi_offset 14, -4
 377 0004 8B46     		mov	fp, r1
 326:LWIP/Target/ethernetif.c ****   struct pbuf *q;
 378              		.loc 1 326 3 is_stmt 1 view .LVU118
 327:LWIP/Target/ethernetif.c ****   uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 379              		.loc 1 327 3 view .LVU119
 328:LWIP/Target/ethernetif.c ****   __IO ETH_DMADescTypeDef *DmaTxDesc;
 380              		.loc 1 328 3 view .LVU120
 328:LWIP/Target/ethernetif.c ****   __IO ETH_DMADescTypeDef *DmaTxDesc;
 381              		.loc 1 328 37 is_stmt 0 view .LVU121
 382 0006 2B4B     		ldr	r3, .L36
 383 0008 DE6A     		ldr	r6, [r3, #44]
 328:LWIP/Target/ethernetif.c ****   __IO ETH_DMADescTypeDef *DmaTxDesc;
 384              		.loc 1 328 44 view .LVU122
 385 000a D6F808A0 		ldr	r10, [r6, #8]
 386              	.LVL41:
ARM GAS  /tmp/ccZozQvw.s 			page 18


 329:LWIP/Target/ethernetif.c ****   uint32_t framelength = 0;
 387              		.loc 1 329 3 is_stmt 1 view .LVU123
 330:LWIP/Target/ethernetif.c ****   uint32_t bufferoffset = 0;
 388              		.loc 1 330 3 view .LVU124
 331:LWIP/Target/ethernetif.c ****   uint32_t byteslefttocopy = 0;
 389              		.loc 1 331 3 view .LVU125
 332:LWIP/Target/ethernetif.c ****   uint32_t payloadoffset = 0;
 390              		.loc 1 332 3 view .LVU126
 333:LWIP/Target/ethernetif.c ****   DmaTxDesc = heth.TxDesc;
 391              		.loc 1 333 3 view .LVU127
 334:LWIP/Target/ethernetif.c ****   bufferoffset = 0;
 392              		.loc 1 334 3 view .LVU128
 335:LWIP/Target/ethernetif.c **** 
 393              		.loc 1 335 3 view .LVU129
 338:LWIP/Target/ethernetif.c ****     {
 394              		.loc 1 338 3 view .LVU130
 335:LWIP/Target/ethernetif.c **** 
 395              		.loc 1 335 16 is_stmt 0 view .LVU131
 396 000e 0024     		movs	r4, #0
 330:LWIP/Target/ethernetif.c ****   uint32_t bufferoffset = 0;
 397              		.loc 1 330 12 view .LVU132
 398 0010 2746     		mov	r7, r4
 399              	.LVL42:
 400              	.L25:
 338:LWIP/Target/ethernetif.c ****     {
 401              		.loc 1 338 14 is_stmt 1 discriminator 1 view .LVU133
 338:LWIP/Target/ethernetif.c ****     {
 402              		.loc 1 338 3 is_stmt 0 discriminator 1 view .LVU134
 403 0012 BBF1000F 		cmp	fp, #0
 404 0016 32D0     		beq	.L34
 341:LWIP/Target/ethernetif.c ****       {
 405              		.loc 1 341 7 is_stmt 1 view .LVU135
 341:LWIP/Target/ethernetif.c ****       {
 406              		.loc 1 341 20 is_stmt 0 view .LVU136
 407 0018 3368     		ldr	r3, [r6]
 341:LWIP/Target/ethernetif.c ****       {
 408              		.loc 1 341 9 view .LVU137
 409 001a 002B     		cmp	r3, #0
 410 001c 35DB     		blt	.L31
 348:LWIP/Target/ethernetif.c ****       payloadoffset = 0;
 411              		.loc 1 348 7 is_stmt 1 view .LVU138
 348:LWIP/Target/ethernetif.c ****       payloadoffset = 0;
 412              		.loc 1 348 26 is_stmt 0 view .LVU139
 413 001e BBF80A90 		ldrh	r9, [fp, #10]
 414              	.LVL43:
 349:LWIP/Target/ethernetif.c **** 
 415              		.loc 1 349 7 is_stmt 1 view .LVU140
 352:LWIP/Target/ethernetif.c ****       {
 416              		.loc 1 352 7 view .LVU141
 349:LWIP/Target/ethernetif.c **** 
 417              		.loc 1 349 21 is_stmt 0 view .LVU142
 418 0022 0025     		movs	r5, #0
 419              	.LVL44:
 420              	.L27:
 352:LWIP/Target/ethernetif.c ****       {
 421              		.loc 1 352 12 is_stmt 1 view .LVU143
 352:LWIP/Target/ethernetif.c ****       {
ARM GAS  /tmp/ccZozQvw.s 			page 19


 422              		.loc 1 352 31 is_stmt 0 view .LVU144
 423 0024 04EB0908 		add	r8, r4, r9
 352:LWIP/Target/ethernetif.c ****       {
 424              		.loc 1 352 12 view .LVU145
 425 0028 40F2F453 		movw	r3, #1524
 426 002c 9845     		cmp	r8, r3
 427 002e 19D9     		bls	.L35
 355:LWIP/Target/ethernetif.c **** 
 428              		.loc 1 355 9 is_stmt 1 view .LVU146
 355:LWIP/Target/ethernetif.c **** 
 429              		.loc 1 355 84 is_stmt 0 view .LVU147
 430 0030 DBF80410 		ldr	r1, [fp, #4]
 355:LWIP/Target/ethernetif.c **** 
 431              		.loc 1 355 9 view .LVU148
 432 0034 C4F5BE62 		rsb	r2, r4, #1520
 433 0038 0432     		adds	r2, r2, #4
 434 003a 2944     		add	r1, r1, r5
 435 003c 0AEB0400 		add	r0, r10, r4
 436 0040 FFF7FEFF 		bl	memcpy
 437              	.LVL45:
 358:LWIP/Target/ethernetif.c **** 
 438              		.loc 1 358 9 is_stmt 1 view .LVU149
 358:LWIP/Target/ethernetif.c **** 
 439              		.loc 1 358 53 is_stmt 0 view .LVU150
 440 0044 F668     		ldr	r6, [r6, #12]
 441              	.LVL46:
 361:LWIP/Target/ethernetif.c ****         {
 442              		.loc 1 361 9 is_stmt 1 view .LVU151
 361:LWIP/Target/ethernetif.c ****         {
 443              		.loc 1 361 22 is_stmt 0 view .LVU152
 444 0046 3368     		ldr	r3, [r6]
 361:LWIP/Target/ethernetif.c ****         {
 445              		.loc 1 361 11 view .LVU153
 446 0048 002B     		cmp	r3, #0
 447 004a 21DB     		blt	.L32
 367:LWIP/Target/ethernetif.c **** 
 448              		.loc 1 367 9 is_stmt 1 view .LVU154
 367:LWIP/Target/ethernetif.c **** 
 449              		.loc 1 367 39 is_stmt 0 view .LVU155
 450 004c D6F808A0 		ldr	r10, [r6, #8]
 451              	.LVL47:
 369:LWIP/Target/ethernetif.c ****         payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 452              		.loc 1 369 9 is_stmt 1 view .LVU156
 369:LWIP/Target/ethernetif.c ****         payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 453              		.loc 1 369 25 is_stmt 0 view .LVU157
 454 0050 A8F2F459 		subw	r9, r8, #1524
 455              	.LVL48:
 370:LWIP/Target/ethernetif.c ****         framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 456              		.loc 1 370 9 is_stmt 1 view .LVU158
 370:LWIP/Target/ethernetif.c ****         framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 457              		.loc 1 370 39 is_stmt 0 view .LVU159
 458 0054 2D1B     		subs	r5, r5, r4
 459              	.LVL49:
 370:LWIP/Target/ethernetif.c ****         framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 460              		.loc 1 370 23 view .LVU160
 461 0056 05F2F455 		addw	r5, r5, #1524
 462              	.LVL50:
ARM GAS  /tmp/ccZozQvw.s 			page 20


 371:LWIP/Target/ethernetif.c ****         bufferoffset = 0;
 463              		.loc 1 371 9 is_stmt 1 view .LVU161
 371:LWIP/Target/ethernetif.c ****         bufferoffset = 0;
 464              		.loc 1 371 35 is_stmt 0 view .LVU162
 465 005a 3F1B     		subs	r7, r7, r4
 466              	.LVL51:
 371:LWIP/Target/ethernetif.c ****         bufferoffset = 0;
 467              		.loc 1 371 21 view .LVU163
 468 005c 07F2F457 		addw	r7, r7, #1524
 469              	.LVL52:
 372:LWIP/Target/ethernetif.c ****       }
 470              		.loc 1 372 9 is_stmt 1 view .LVU164
 372:LWIP/Target/ethernetif.c ****       }
 471              		.loc 1 372 22 is_stmt 0 view .LVU165
 472 0060 0024     		movs	r4, #0
 473 0062 DFE7     		b	.L27
 474              	.LVL53:
 475              	.L35:
 376:LWIP/Target/ethernetif.c ****       bufferoffset = bufferoffset + byteslefttocopy;
 476              		.loc 1 376 7 is_stmt 1 discriminator 2 view .LVU166
 376:LWIP/Target/ethernetif.c ****       bufferoffset = bufferoffset + byteslefttocopy;
 477              		.loc 1 376 82 is_stmt 0 discriminator 2 view .LVU167
 478 0064 DBF80410 		ldr	r1, [fp, #4]
 376:LWIP/Target/ethernetif.c ****       bufferoffset = bufferoffset + byteslefttocopy;
 479              		.loc 1 376 7 discriminator 2 view .LVU168
 480 0068 4A46     		mov	r2, r9
 481 006a 2944     		add	r1, r1, r5
 482 006c 0AEB0400 		add	r0, r10, r4
 483 0070 FFF7FEFF 		bl	memcpy
 484              	.LVL54:
 377:LWIP/Target/ethernetif.c ****       framelength = framelength + byteslefttocopy;
 485              		.loc 1 377 7 is_stmt 1 discriminator 2 view .LVU169
 378:LWIP/Target/ethernetif.c ****     }
 486              		.loc 1 378 7 discriminator 2 view .LVU170
 378:LWIP/Target/ethernetif.c ****     }
 487              		.loc 1 378 19 is_stmt 0 discriminator 2 view .LVU171
 488 0074 4F44     		add	r7, r7, r9
 489              	.LVL55:
 338:LWIP/Target/ethernetif.c ****     {
 490              		.loc 1 338 25 is_stmt 1 discriminator 2 view .LVU172
 338:LWIP/Target/ethernetif.c ****     {
 491              		.loc 1 338 27 is_stmt 0 discriminator 2 view .LVU173
 492 0076 DBF800B0 		ldr	fp, [fp]
 493              	.LVL56:
 377:LWIP/Target/ethernetif.c ****       framelength = framelength + byteslefttocopy;
 494              		.loc 1 377 20 discriminator 2 view .LVU174
 495 007a 4446     		mov	r4, r8
 496 007c C9E7     		b	.L25
 497              	.LVL57:
 498              	.L34:
 382:LWIP/Target/ethernetif.c **** 
 499              		.loc 1 382 3 is_stmt 1 view .LVU175
 500 007e 3946     		mov	r1, r7
 501 0080 0C48     		ldr	r0, .L36
 502 0082 FFF7FEFF 		bl	HAL_ETH_TransmitFrame
 503              	.LVL58:
 384:LWIP/Target/ethernetif.c **** 
ARM GAS  /tmp/ccZozQvw.s 			page 21


 504              		.loc 1 384 3 view .LVU176
 384:LWIP/Target/ethernetif.c **** 
 505              		.loc 1 384 10 is_stmt 0 view .LVU177
 506 0086 0020     		movs	r0, #0
 507 0088 04E0     		b	.L26
 508              	.LVL59:
 509              	.L31:
 343:LWIP/Target/ethernetif.c ****         goto error;
 510              		.loc 1 343 16 view .LVU178
 511 008a 6FF00700 		mvn	r0, #7
 512 008e 01E0     		b	.L26
 513              	.LVL60:
 514              	.L32:
 363:LWIP/Target/ethernetif.c ****           goto error;
 515              		.loc 1 363 18 view .LVU179
 516 0090 6FF00700 		mvn	r0, #7
 517              	.LVL61:
 518              	.L26:
 389:LWIP/Target/ethernetif.c ****   {
 519              		.loc 1 389 3 is_stmt 1 view .LVU180
 389:LWIP/Target/ethernetif.c ****   {
 520              		.loc 1 389 12 is_stmt 0 view .LVU181
 521 0094 074B     		ldr	r3, .L36
 522 0096 1B68     		ldr	r3, [r3]
 389:LWIP/Target/ethernetif.c ****   {
 523              		.loc 1 389 21 view .LVU182
 524 0098 03F58052 		add	r2, r3, #4096
 525 009c 5269     		ldr	r2, [r2, #20]
 389:LWIP/Target/ethernetif.c ****   {
 526              		.loc 1 389 6 view .LVU183
 527 009e 12F0200F 		tst	r2, #32
 528 00a2 05D0     		beq	.L30
 392:LWIP/Target/ethernetif.c **** 
 529              		.loc 1 392 5 is_stmt 1 view .LVU184
 392:LWIP/Target/ethernetif.c **** 
 530              		.loc 1 392 26 is_stmt 0 view .LVU185
 531 00a4 03F58053 		add	r3, r3, #4096
 532 00a8 2022     		movs	r2, #32
 533 00aa 5A61     		str	r2, [r3, #20]
 395:LWIP/Target/ethernetif.c ****   }
 534              		.loc 1 395 5 is_stmt 1 view .LVU186
 395:LWIP/Target/ethernetif.c ****   }
 535              		.loc 1 395 28 is_stmt 0 view .LVU187
 536 00ac 0022     		movs	r2, #0
 537 00ae 5A60     		str	r2, [r3, #4]
 538              	.L30:
 397:LWIP/Target/ethernetif.c **** }
 539              		.loc 1 397 3 is_stmt 1 view .LVU188
 398:LWIP/Target/ethernetif.c **** 
 540              		.loc 1 398 1 is_stmt 0 view .LVU189
 541 00b0 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 542              	.LVL62:
 543              	.L37:
 398:LWIP/Target/ethernetif.c **** 
 544              		.loc 1 398 1 view .LVU190
 545              		.align	2
 546              	.L36:
ARM GAS  /tmp/ccZozQvw.s 			page 22


 547 00b4 00000000 		.word	.LANCHOR0
 548              		.cfi_endproc
 549              	.LFE106:
 551              		.section	.text.low_level_init,"ax",%progbits
 552              		.align	1
 553              		.syntax unified
 554              		.thumb
 555              		.thumb_func
 557              	low_level_init:
 558              	.LVL63:
 559              	.LFB105:
 218:LWIP/Target/ethernetif.c ****   HAL_StatusTypeDef hal_eth_init_status;
 560              		.loc 1 218 1 is_stmt 1 view -0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 48
 563              		@ frame_needed = 0, uses_anonymous_args = 0
 218:LWIP/Target/ethernetif.c ****   HAL_StatusTypeDef hal_eth_init_status;
 564              		.loc 1 218 1 is_stmt 0 view .LVU192
 565 0000 70B5     		push	{r4, r5, r6, lr}
 566              	.LCFI3:
 567              		.cfi_def_cfa_offset 16
 568              		.cfi_offset 4, -16
 569              		.cfi_offset 5, -12
 570              		.cfi_offset 6, -8
 571              		.cfi_offset 14, -4
 572 0002 8CB0     		sub	sp, sp, #48
 573              	.LCFI4:
 574              		.cfi_def_cfa_offset 64
 575 0004 0446     		mov	r4, r0
 219:LWIP/Target/ethernetif.c **** 
 576              		.loc 1 219 3 is_stmt 1 view .LVU193
 223:LWIP/Target/ethernetif.c ****   heth.Instance = ETH;
 577              		.loc 1 223 4 view .LVU194
 224:LWIP/Target/ethernetif.c ****   heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_DISABLE;
 578              		.loc 1 224 3 view .LVU195
 224:LWIP/Target/ethernetif.c ****   heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_DISABLE;
 579              		.loc 1 224 17 is_stmt 0 view .LVU196
 580 0006 3948     		ldr	r0, .L41
 581              	.LVL64:
 224:LWIP/Target/ethernetif.c ****   heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_DISABLE;
 582              		.loc 1 224 17 view .LVU197
 583 0008 394B     		ldr	r3, .L41+4
 584 000a 0360     		str	r3, [r0]
 225:LWIP/Target/ethernetif.c ****   heth.Init.Speed = ETH_SPEED_100M;
 585              		.loc 1 225 3 is_stmt 1 view .LVU198
 225:LWIP/Target/ethernetif.c ****   heth.Init.Speed = ETH_SPEED_100M;
 586              		.loc 1 225 29 is_stmt 0 view .LVU199
 587 000c 0023     		movs	r3, #0
 588 000e 4360     		str	r3, [r0, #4]
 226:LWIP/Target/ethernetif.c ****   heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 589              		.loc 1 226 3 is_stmt 1 view .LVU200
 226:LWIP/Target/ethernetif.c ****   heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 590              		.loc 1 226 19 is_stmt 0 view .LVU201
 591 0010 4FF48042 		mov	r2, #16384
 592 0014 8260     		str	r2, [r0, #8]
 227:LWIP/Target/ethernetif.c ****   heth.Init.PhyAddress = RTL8201CP_PHY_ADDRESS;
 593              		.loc 1 227 3 is_stmt 1 view .LVU202
ARM GAS  /tmp/ccZozQvw.s 			page 23


 227:LWIP/Target/ethernetif.c ****   heth.Init.PhyAddress = RTL8201CP_PHY_ADDRESS;
 594              		.loc 1 227 24 is_stmt 0 view .LVU203
 595 0016 4FF40062 		mov	r2, #2048
 596 001a C260     		str	r2, [r0, #12]
 228:LWIP/Target/ethernetif.c ****   MACAddr[0] = 0x00;
 597              		.loc 1 228 3 is_stmt 1 view .LVU204
 228:LWIP/Target/ethernetif.c ****   MACAddr[0] = 0x00;
 598              		.loc 1 228 24 is_stmt 0 view .LVU205
 599 001c 1F22     		movs	r2, #31
 600 001e 0282     		strh	r2, [r0, #16]	@ movhi
 229:LWIP/Target/ethernetif.c ****   MACAddr[1] = 0x80;
 601              		.loc 1 229 3 is_stmt 1 view .LVU206
 229:LWIP/Target/ethernetif.c ****   MACAddr[1] = 0x80;
 602              		.loc 1 229 14 is_stmt 0 view .LVU207
 603 0020 8DF82830 		strb	r3, [sp, #40]
 230:LWIP/Target/ethernetif.c ****   MACAddr[2] = 0xE1;
 604              		.loc 1 230 3 is_stmt 1 view .LVU208
 230:LWIP/Target/ethernetif.c ****   MACAddr[2] = 0xE1;
 605              		.loc 1 230 14 is_stmt 0 view .LVU209
 606 0024 8022     		movs	r2, #128
 607 0026 8DF82920 		strb	r2, [sp, #41]
 231:LWIP/Target/ethernetif.c ****   MACAddr[3] = 0x00;
 608              		.loc 1 231 3 is_stmt 1 view .LVU210
 231:LWIP/Target/ethernetif.c ****   MACAddr[3] = 0x00;
 609              		.loc 1 231 14 is_stmt 0 view .LVU211
 610 002a E122     		movs	r2, #225
 611 002c 8DF82A20 		strb	r2, [sp, #42]
 232:LWIP/Target/ethernetif.c ****   MACAddr[4] = 0x00;
 612              		.loc 1 232 3 is_stmt 1 view .LVU212
 232:LWIP/Target/ethernetif.c ****   MACAddr[4] = 0x00;
 613              		.loc 1 232 14 is_stmt 0 view .LVU213
 614 0030 8DF82B30 		strb	r3, [sp, #43]
 233:LWIP/Target/ethernetif.c ****   MACAddr[5] = 0x00;
 615              		.loc 1 233 3 is_stmt 1 view .LVU214
 233:LWIP/Target/ethernetif.c ****   MACAddr[5] = 0x00;
 616              		.loc 1 233 14 is_stmt 0 view .LVU215
 617 0034 8DF82C30 		strb	r3, [sp, #44]
 234:LWIP/Target/ethernetif.c ****   heth.Init.MACAddr = &MACAddr[0];
 618              		.loc 1 234 3 is_stmt 1 view .LVU216
 234:LWIP/Target/ethernetif.c ****   heth.Init.MACAddr = &MACAddr[0];
 619              		.loc 1 234 14 is_stmt 0 view .LVU217
 620 0038 8DF82D30 		strb	r3, [sp, #45]
 235:LWIP/Target/ethernetif.c ****   heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 621              		.loc 1 235 3 is_stmt 1 view .LVU218
 235:LWIP/Target/ethernetif.c ****   heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 622              		.loc 1 235 21 is_stmt 0 view .LVU219
 623 003c 0AAA     		add	r2, sp, #40
 624 003e 4261     		str	r2, [r0, #20]
 236:LWIP/Target/ethernetif.c ****   heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 625              		.loc 1 236 3 is_stmt 1 view .LVU220
 236:LWIP/Target/ethernetif.c ****   heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 626              		.loc 1 236 20 is_stmt 0 view .LVU221
 627 0040 0122     		movs	r2, #1
 628 0042 8261     		str	r2, [r0, #24]
 237:LWIP/Target/ethernetif.c ****   heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_MII;
 629              		.loc 1 237 3 is_stmt 1 view .LVU222
 237:LWIP/Target/ethernetif.c ****   heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_MII;
ARM GAS  /tmp/ccZozQvw.s 			page 24


 630              		.loc 1 237 26 is_stmt 0 view .LVU223
 631 0044 C361     		str	r3, [r0, #28]
 238:LWIP/Target/ethernetif.c **** 
 632              		.loc 1 238 3 is_stmt 1 view .LVU224
 238:LWIP/Target/ethernetif.c **** 
 633              		.loc 1 238 28 is_stmt 0 view .LVU225
 634 0046 0362     		str	r3, [r0, #32]
 244:LWIP/Target/ethernetif.c **** 
 635              		.loc 1 244 3 is_stmt 1 view .LVU226
 244:LWIP/Target/ethernetif.c **** 
 636              		.loc 1 244 25 is_stmt 0 view .LVU227
 637 0048 FFF7FEFF 		bl	HAL_ETH_Init
 638              	.LVL65:
 246:LWIP/Target/ethernetif.c ****   {
 639              		.loc 1 246 3 is_stmt 1 view .LVU228
 246:LWIP/Target/ethernetif.c ****   {
 640              		.loc 1 246 6 is_stmt 0 view .LVU229
 641 004c 28B9     		cbnz	r0, .L39
 249:LWIP/Target/ethernetif.c ****   }
 642              		.loc 1 249 5 is_stmt 1 view .LVU230
 249:LWIP/Target/ethernetif.c ****   }
 643              		.loc 1 249 18 is_stmt 0 view .LVU231
 644 004e 94F82F30 		ldrb	r3, [r4, #47]	@ zero_extendqisi2
 645 0052 43F00403 		orr	r3, r3, #4
 646 0056 84F82F30 		strb	r3, [r4, #47]
 647              	.L39:
 252:LWIP/Target/ethernetif.c **** 
 648              		.loc 1 252 3 is_stmt 1 view .LVU232
 649 005a 244E     		ldr	r6, .L41
 650 005c 0423     		movs	r3, #4
 651 005e 254A     		ldr	r2, .L41+8
 652 0060 2549     		ldr	r1, .L41+12
 653 0062 3046     		mov	r0, r6
 654              	.LVL66:
 252:LWIP/Target/ethernetif.c **** 
 655              		.loc 1 252 3 is_stmt 0 view .LVU233
 656 0064 FFF7FEFF 		bl	HAL_ETH_DMATxDescListInit
 657              	.LVL67:
 255:LWIP/Target/ethernetif.c **** 
 658              		.loc 1 255 3 is_stmt 1 view .LVU234
 659 0068 0423     		movs	r3, #4
 660 006a 244A     		ldr	r2, .L41+16
 661 006c 2449     		ldr	r1, .L41+20
 662 006e 3046     		mov	r0, r6
 663 0070 FFF7FEFF 		bl	HAL_ETH_DMARxDescListInit
 664              	.LVL68:
 260:LWIP/Target/ethernetif.c **** 
 665              		.loc 1 260 3 view .LVU235
 260:LWIP/Target/ethernetif.c **** 
 666              		.loc 1 260 21 is_stmt 0 view .LVU236
 667 0074 0623     		movs	r3, #6
 668 0076 84F82830 		strb	r3, [r4, #40]
 263:LWIP/Target/ethernetif.c ****   netif->hwaddr[1] =  heth.Init.MACAddr[1];
 669              		.loc 1 263 3 is_stmt 1 view .LVU237
 263:LWIP/Target/ethernetif.c ****   netif->hwaddr[1] =  heth.Init.MACAddr[1];
 670              		.loc 1 263 32 is_stmt 0 view .LVU238
 671 007a 7369     		ldr	r3, [r6, #20]
ARM GAS  /tmp/ccZozQvw.s 			page 25


 263:LWIP/Target/ethernetif.c ****   netif->hwaddr[1] =  heth.Init.MACAddr[1];
 672              		.loc 1 263 40 view .LVU239
 673 007c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 263:LWIP/Target/ethernetif.c ****   netif->hwaddr[1] =  heth.Init.MACAddr[1];
 674              		.loc 1 263 20 view .LVU240
 675 007e 84F82920 		strb	r2, [r4, #41]
 264:LWIP/Target/ethernetif.c ****   netif->hwaddr[2] =  heth.Init.MACAddr[2];
 676              		.loc 1 264 3 is_stmt 1 view .LVU241
 264:LWIP/Target/ethernetif.c ****   netif->hwaddr[2] =  heth.Init.MACAddr[2];
 677              		.loc 1 264 20 is_stmt 0 view .LVU242
 678 0082 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 679 0084 84F82A20 		strb	r2, [r4, #42]
 265:LWIP/Target/ethernetif.c ****   netif->hwaddr[3] =  heth.Init.MACAddr[3];
 680              		.loc 1 265 3 is_stmt 1 view .LVU243
 265:LWIP/Target/ethernetif.c ****   netif->hwaddr[3] =  heth.Init.MACAddr[3];
 681              		.loc 1 265 20 is_stmt 0 view .LVU244
 682 0088 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 683 008a 84F82B20 		strb	r2, [r4, #43]
 266:LWIP/Target/ethernetif.c ****   netif->hwaddr[4] =  heth.Init.MACAddr[4];
 684              		.loc 1 266 3 is_stmt 1 view .LVU245
 266:LWIP/Target/ethernetif.c ****   netif->hwaddr[4] =  heth.Init.MACAddr[4];
 685              		.loc 1 266 20 is_stmt 0 view .LVU246
 686 008e DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 687 0090 84F82C20 		strb	r2, [r4, #44]
 267:LWIP/Target/ethernetif.c ****   netif->hwaddr[5] =  heth.Init.MACAddr[5];
 688              		.loc 1 267 3 is_stmt 1 view .LVU247
 267:LWIP/Target/ethernetif.c ****   netif->hwaddr[5] =  heth.Init.MACAddr[5];
 689              		.loc 1 267 20 is_stmt 0 view .LVU248
 690 0094 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 691 0096 84F82D20 		strb	r2, [r4, #45]
 268:LWIP/Target/ethernetif.c **** 
 692              		.loc 1 268 3 is_stmt 1 view .LVU249
 268:LWIP/Target/ethernetif.c **** 
 693              		.loc 1 268 20 is_stmt 0 view .LVU250
 694 009a 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 695 009c 84F82E30 		strb	r3, [r4, #46]
 271:LWIP/Target/ethernetif.c **** 
 696              		.loc 1 271 3 is_stmt 1 view .LVU251
 271:LWIP/Target/ethernetif.c **** 
 697              		.loc 1 271 14 is_stmt 0 view .LVU252
 698 00a0 40F2DC53 		movw	r3, #1500
 699 00a4 E384     		strh	r3, [r4, #38]	@ movhi
 276:LWIP/Target/ethernetif.c ****   #else
 700              		.loc 1 276 5 is_stmt 1 view .LVU253
 276:LWIP/Target/ethernetif.c ****   #else
 701              		.loc 1 276 18 is_stmt 0 view .LVU254
 702 00a6 94F82F30 		ldrb	r3, [r4, #47]	@ zero_extendqisi2
 703 00aa 43F00A03 		orr	r3, r3, #10
 704 00ae 84F82F30 		strb	r3, [r4, #47]
 282:LWIP/Target/ethernetif.c ****   s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 705              		.loc 1 282 3 is_stmt 1 view .LVU255
 706 00b2 0023     		movs	r3, #0
 707 00b4 0893     		str	r3, [sp, #32]
 708 00b6 0993     		str	r3, [sp, #36]
 283:LWIP/Target/ethernetif.c **** 
 709              		.loc 1 283 3 view .LVU256
 283:LWIP/Target/ethernetif.c **** 
ARM GAS  /tmp/ccZozQvw.s 			page 26


 710              		.loc 1 283 18 is_stmt 0 view .LVU257
 711 00b8 0121     		movs	r1, #1
 712 00ba 08A8     		add	r0, sp, #32
 713 00bc FFF7FEFF 		bl	osSemaphoreCreate
 714              	.LVL69:
 283:LWIP/Target/ethernetif.c **** 
 715              		.loc 1 283 16 view .LVU258
 716 00c0 104B     		ldr	r3, .L41+24
 717 00c2 1860     		str	r0, [r3]
 287:LWIP/Target/ethernetif.c ****   osThreadCreate (osThread(EthIf), netif);
 718              		.loc 1 287 3 is_stmt 1 view .LVU259
 719 00c4 0DF1040C 		add	ip, sp, #4
 720 00c8 0F4D     		ldr	r5, .L41+28
 721 00ca 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 722 00cc ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 723 00d0 95E80700 		ldm	r5, {r0, r1, r2}
 724 00d4 8CE80700 		stm	ip, {r0, r1, r2}
 288:LWIP/Target/ethernetif.c **** /* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
 725              		.loc 1 288 3 view .LVU260
 726 00d8 2146     		mov	r1, r4
 727 00da 01A8     		add	r0, sp, #4
 728 00dc FFF7FEFF 		bl	osThreadCreate
 729              	.LVL70:
 291:LWIP/Target/ethernetif.c **** 
 730              		.loc 1 291 3 view .LVU261
 731 00e0 3046     		mov	r0, r6
 732 00e2 FFF7FEFF 		bl	HAL_ETH_Start
 733              	.LVL71:
 306:LWIP/Target/ethernetif.c **** 
 734              		.loc 1 306 1 is_stmt 0 view .LVU262
 735 00e6 0CB0     		add	sp, sp, #48
 736              	.LCFI5:
 737              		.cfi_def_cfa_offset 16
 738              		@ sp needed
 739 00e8 70BD     		pop	{r4, r5, r6, pc}
 740              	.LVL72:
 741              	.L42:
 306:LWIP/Target/ethernetif.c **** 
 742              		.loc 1 306 1 view .LVU263
 743 00ea 00BF     		.align	2
 744              	.L41:
 745 00ec 00000000 		.word	.LANCHOR0
 746 00f0 00800240 		.word	1073905664
 747 00f4 00000000 		.word	Tx_Buff
 748 00f8 00000000 		.word	.LANCHOR2
 749 00fc 00000000 		.word	Rx_Buff
 750 0100 00000000 		.word	.LANCHOR3
 751 0104 00000000 		.word	.LANCHOR1
 752 0108 00000000 		.word	.LANCHOR4
 753              		.cfi_endproc
 754              	.LFE105:
 756              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 757              		.align	1
 758              		.global	HAL_ETH_MspInit
 759              		.syntax unified
 760              		.thumb
 761              		.thumb_func
ARM GAS  /tmp/ccZozQvw.s 			page 27


 763              	HAL_ETH_MspInit:
 764              	.LVL73:
 765              	.LFB102:
  89:LWIP/Target/ethernetif.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 766              		.loc 1 89 1 is_stmt 1 view -0
 767              		.cfi_startproc
 768              		@ args = 0, pretend = 0, frame = 48
 769              		@ frame_needed = 0, uses_anonymous_args = 0
  89:LWIP/Target/ethernetif.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 770              		.loc 1 89 1 is_stmt 0 view .LVU265
 771 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 772              	.LCFI6:
 773              		.cfi_def_cfa_offset 20
 774              		.cfi_offset 4, -20
 775              		.cfi_offset 5, -16
 776              		.cfi_offset 6, -12
 777              		.cfi_offset 7, -8
 778              		.cfi_offset 14, -4
 779 0002 8DB0     		sub	sp, sp, #52
 780              	.LCFI7:
 781              		.cfi_def_cfa_offset 72
  90:LWIP/Target/ethernetif.c ****   if(ethHandle->Instance==ETH)
 782              		.loc 1 90 3 is_stmt 1 view .LVU266
  90:LWIP/Target/ethernetif.c ****   if(ethHandle->Instance==ETH)
 783              		.loc 1 90 20 is_stmt 0 view .LVU267
 784 0004 0023     		movs	r3, #0
 785 0006 0793     		str	r3, [sp, #28]
 786 0008 0893     		str	r3, [sp, #32]
 787 000a 0993     		str	r3, [sp, #36]
 788 000c 0A93     		str	r3, [sp, #40]
 789 000e 0B93     		str	r3, [sp, #44]
  91:LWIP/Target/ethernetif.c ****   {
 790              		.loc 1 91 3 is_stmt 1 view .LVU268
  91:LWIP/Target/ethernetif.c ****   {
 791              		.loc 1 91 15 is_stmt 0 view .LVU269
 792 0010 0268     		ldr	r2, [r0]
  91:LWIP/Target/ethernetif.c ****   {
 793              		.loc 1 91 5 view .LVU270
 794 0012 374B     		ldr	r3, .L47
 795 0014 9A42     		cmp	r2, r3
 796 0016 01D0     		beq	.L46
 797              	.LVL74:
 798              	.L43:
 148:LWIP/Target/ethernetif.c **** 
 799              		.loc 1 148 1 view .LVU271
 800 0018 0DB0     		add	sp, sp, #52
 801              	.LCFI8:
 802              		.cfi_remember_state
 803              		.cfi_def_cfa_offset 20
 804              		@ sp needed
 805 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 806              	.LVL75:
 807              	.L46:
 808              	.LCFI9:
 809              		.cfi_restore_state
  97:LWIP/Target/ethernetif.c **** 
 810              		.loc 1 97 5 is_stmt 1 view .LVU272
ARM GAS  /tmp/ccZozQvw.s 			page 28


  97:LWIP/Target/ethernetif.c **** 
 811              		.loc 1 97 5 view .LVU273
 812              	.LBB2:
  97:LWIP/Target/ethernetif.c **** 
 813              		.loc 1 97 5 view .LVU274
 814 001c 0024     		movs	r4, #0
 815 001e 0194     		str	r4, [sp, #4]
  97:LWIP/Target/ethernetif.c **** 
 816              		.loc 1 97 5 view .LVU275
 817 0020 A3F59043 		sub	r3, r3, #18432
 818 0024 1A6B     		ldr	r2, [r3, #48]
 819 0026 42F00072 		orr	r2, r2, #33554432
 820 002a 1A63     		str	r2, [r3, #48]
  97:LWIP/Target/ethernetif.c **** 
 821              		.loc 1 97 5 view .LVU276
 822 002c 1A6B     		ldr	r2, [r3, #48]
 823 002e 02F00072 		and	r2, r2, #33554432
 824 0032 0192     		str	r2, [sp, #4]
  97:LWIP/Target/ethernetif.c **** 
 825              		.loc 1 97 5 view .LVU277
 826 0034 019A     		ldr	r2, [sp, #4]
 827              	.LBE2:
  97:LWIP/Target/ethernetif.c **** 
 828              		.loc 1 97 5 view .LVU278
  97:LWIP/Target/ethernetif.c **** 
 829              		.loc 1 97 5 view .LVU279
 830              	.LBB3:
  97:LWIP/Target/ethernetif.c **** 
 831              		.loc 1 97 5 view .LVU280
 832 0036 0294     		str	r4, [sp, #8]
  97:LWIP/Target/ethernetif.c **** 
 833              		.loc 1 97 5 view .LVU281
 834 0038 1A6B     		ldr	r2, [r3, #48]
 835 003a 42F08062 		orr	r2, r2, #67108864
 836 003e 1A63     		str	r2, [r3, #48]
  97:LWIP/Target/ethernetif.c **** 
 837              		.loc 1 97 5 view .LVU282
 838 0040 1A6B     		ldr	r2, [r3, #48]
 839 0042 02F08062 		and	r2, r2, #67108864
 840 0046 0292     		str	r2, [sp, #8]
  97:LWIP/Target/ethernetif.c **** 
 841              		.loc 1 97 5 view .LVU283
 842 0048 029A     		ldr	r2, [sp, #8]
 843              	.LBE3:
  97:LWIP/Target/ethernetif.c **** 
 844              		.loc 1 97 5 view .LVU284
  97:LWIP/Target/ethernetif.c **** 
 845              		.loc 1 97 5 view .LVU285
 846              	.LBB4:
  97:LWIP/Target/ethernetif.c **** 
 847              		.loc 1 97 5 view .LVU286
 848 004a 0394     		str	r4, [sp, #12]
  97:LWIP/Target/ethernetif.c **** 
 849              		.loc 1 97 5 view .LVU287
 850 004c 1A6B     		ldr	r2, [r3, #48]
 851 004e 42F00062 		orr	r2, r2, #134217728
 852 0052 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/ccZozQvw.s 			page 29


  97:LWIP/Target/ethernetif.c **** 
 853              		.loc 1 97 5 view .LVU288
 854 0054 1A6B     		ldr	r2, [r3, #48]
 855 0056 02F00062 		and	r2, r2, #134217728
 856 005a 0392     		str	r2, [sp, #12]
  97:LWIP/Target/ethernetif.c **** 
 857              		.loc 1 97 5 view .LVU289
 858 005c 039A     		ldr	r2, [sp, #12]
 859              	.LBE4:
  97:LWIP/Target/ethernetif.c **** 
 860              		.loc 1 97 5 view .LVU290
  97:LWIP/Target/ethernetif.c **** 
 861              		.loc 1 97 5 view .LVU291
  99:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 862              		.loc 1 99 5 view .LVU292
 863              	.LBB5:
  99:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 864              		.loc 1 99 5 view .LVU293
 865 005e 0494     		str	r4, [sp, #16]
  99:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 866              		.loc 1 99 5 view .LVU294
 867 0060 1A6B     		ldr	r2, [r3, #48]
 868 0062 42F00402 		orr	r2, r2, #4
 869 0066 1A63     		str	r2, [r3, #48]
  99:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 870              		.loc 1 99 5 view .LVU295
 871 0068 1A6B     		ldr	r2, [r3, #48]
 872 006a 02F00402 		and	r2, r2, #4
 873 006e 0492     		str	r2, [sp, #16]
  99:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 874              		.loc 1 99 5 view .LVU296
 875 0070 049A     		ldr	r2, [sp, #16]
 876              	.LBE5:
  99:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 877              		.loc 1 99 5 view .LVU297
 100:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 878              		.loc 1 100 5 view .LVU298
 879              	.LBB6:
 100:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 880              		.loc 1 100 5 view .LVU299
 881 0072 0594     		str	r4, [sp, #20]
 100:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 882              		.loc 1 100 5 view .LVU300
 883 0074 1A6B     		ldr	r2, [r3, #48]
 884 0076 42F00102 		orr	r2, r2, #1
 885 007a 1A63     		str	r2, [r3, #48]
 100:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 886              		.loc 1 100 5 view .LVU301
 887 007c 1A6B     		ldr	r2, [r3, #48]
 888 007e 02F00102 		and	r2, r2, #1
 889 0082 0592     		str	r2, [sp, #20]
 100:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 890              		.loc 1 100 5 view .LVU302
 891 0084 059A     		ldr	r2, [sp, #20]
 892              	.LBE6:
 100:LWIP/Target/ethernetif.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 893              		.loc 1 100 5 view .LVU303
ARM GAS  /tmp/ccZozQvw.s 			page 30


 101:LWIP/Target/ethernetif.c ****     /**ETH GPIO Configuration
 894              		.loc 1 101 5 view .LVU304
 895              	.LBB7:
 101:LWIP/Target/ethernetif.c ****     /**ETH GPIO Configuration
 896              		.loc 1 101 5 view .LVU305
 897 0086 0694     		str	r4, [sp, #24]
 101:LWIP/Target/ethernetif.c ****     /**ETH GPIO Configuration
 898              		.loc 1 101 5 view .LVU306
 899 0088 1A6B     		ldr	r2, [r3, #48]
 900 008a 42F00202 		orr	r2, r2, #2
 901 008e 1A63     		str	r2, [r3, #48]
 101:LWIP/Target/ethernetif.c ****     /**ETH GPIO Configuration
 902              		.loc 1 101 5 view .LVU307
 903 0090 1B6B     		ldr	r3, [r3, #48]
 904 0092 03F00203 		and	r3, r3, #2
 905 0096 0693     		str	r3, [sp, #24]
 101:LWIP/Target/ethernetif.c ****     /**ETH GPIO Configuration
 906              		.loc 1 101 5 view .LVU308
 907 0098 069B     		ldr	r3, [sp, #24]
 908              	.LBE7:
 101:LWIP/Target/ethernetif.c ****     /**ETH GPIO Configuration
 909              		.loc 1 101 5 view .LVU309
 118:LWIP/Target/ethernetif.c ****                           |GPIO_PIN_5;
 910              		.loc 1 118 5 view .LVU310
 118:LWIP/Target/ethernetif.c ****                           |GPIO_PIN_5;
 911              		.loc 1 118 25 is_stmt 0 view .LVU311
 912 009a 3E23     		movs	r3, #62
 913 009c 0793     		str	r3, [sp, #28]
 120:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 914              		.loc 1 120 5 is_stmt 1 view .LVU312
 120:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 915              		.loc 1 120 26 is_stmt 0 view .LVU313
 916 009e 0227     		movs	r7, #2
 917 00a0 0897     		str	r7, [sp, #32]
 121:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 918              		.loc 1 121 5 is_stmt 1 view .LVU314
 122:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 919              		.loc 1 122 5 view .LVU315
 122:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 920              		.loc 1 122 27 is_stmt 0 view .LVU316
 921 00a2 0326     		movs	r6, #3
 922 00a4 0A96     		str	r6, [sp, #40]
 123:LWIP/Target/ethernetif.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 923              		.loc 1 123 5 is_stmt 1 view .LVU317
 123:LWIP/Target/ethernetif.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 924              		.loc 1 123 31 is_stmt 0 view .LVU318
 925 00a6 0B25     		movs	r5, #11
 926 00a8 0B95     		str	r5, [sp, #44]
 124:LWIP/Target/ethernetif.c **** 
 927              		.loc 1 124 5 is_stmt 1 view .LVU319
 928 00aa 07A9     		add	r1, sp, #28
 929 00ac 1148     		ldr	r0, .L47+4
 930              	.LVL76:
 124:LWIP/Target/ethernetif.c **** 
 931              		.loc 1 124 5 is_stmt 0 view .LVU320
 932 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 933              	.LVL77:
ARM GAS  /tmp/ccZozQvw.s 			page 31


 126:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 934              		.loc 1 126 5 is_stmt 1 view .LVU321
 126:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 935              		.loc 1 126 25 is_stmt 0 view .LVU322
 936 00b2 8623     		movs	r3, #134
 937 00b4 0793     		str	r3, [sp, #28]
 127:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 938              		.loc 1 127 5 is_stmt 1 view .LVU323
 127:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 939              		.loc 1 127 26 is_stmt 0 view .LVU324
 940 00b6 0897     		str	r7, [sp, #32]
 128:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 941              		.loc 1 128 5 is_stmt 1 view .LVU325
 128:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 942              		.loc 1 128 26 is_stmt 0 view .LVU326
 943 00b8 0994     		str	r4, [sp, #36]
 129:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 944              		.loc 1 129 5 is_stmt 1 view .LVU327
 129:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 945              		.loc 1 129 27 is_stmt 0 view .LVU328
 946 00ba 0A96     		str	r6, [sp, #40]
 130:LWIP/Target/ethernetif.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 947              		.loc 1 130 5 is_stmt 1 view .LVU329
 130:LWIP/Target/ethernetif.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 948              		.loc 1 130 31 is_stmt 0 view .LVU330
 949 00bc 0B95     		str	r5, [sp, #44]
 131:LWIP/Target/ethernetif.c **** 
 950              		.loc 1 131 5 is_stmt 1 view .LVU331
 951 00be 07A9     		add	r1, sp, #28
 952 00c0 0D48     		ldr	r0, .L47+8
 953 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 954              	.LVL78:
 133:LWIP/Target/ethernetif.c ****                           |GPIO_PIN_13|GPIO_PIN_8;
 955              		.loc 1 133 5 view .LVU332
 133:LWIP/Target/ethernetif.c ****                           |GPIO_PIN_13|GPIO_PIN_8;
 956              		.loc 1 133 25 is_stmt 0 view .LVU333
 957 00c6 43F60313 		movw	r3, #14595
 958 00ca 0793     		str	r3, [sp, #28]
 135:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 959              		.loc 1 135 5 is_stmt 1 view .LVU334
 135:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 960              		.loc 1 135 26 is_stmt 0 view .LVU335
 961 00cc 0897     		str	r7, [sp, #32]
 136:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 962              		.loc 1 136 5 is_stmt 1 view .LVU336
 136:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 963              		.loc 1 136 26 is_stmt 0 view .LVU337
 964 00ce 0994     		str	r4, [sp, #36]
 137:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 965              		.loc 1 137 5 is_stmt 1 view .LVU338
 137:LWIP/Target/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 966              		.loc 1 137 27 is_stmt 0 view .LVU339
 967 00d0 0A96     		str	r6, [sp, #40]
 138:LWIP/Target/ethernetif.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 968              		.loc 1 138 5 is_stmt 1 view .LVU340
 138:LWIP/Target/ethernetif.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 969              		.loc 1 138 31 is_stmt 0 view .LVU341
ARM GAS  /tmp/ccZozQvw.s 			page 32


 970 00d2 0B95     		str	r5, [sp, #44]
 139:LWIP/Target/ethernetif.c **** 
 971              		.loc 1 139 5 is_stmt 1 view .LVU342
 972 00d4 07A9     		add	r1, sp, #28
 973 00d6 0948     		ldr	r0, .L47+12
 974 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 975              	.LVL79:
 142:LWIP/Target/ethernetif.c ****     HAL_NVIC_EnableIRQ(ETH_IRQn);
 976              		.loc 1 142 5 view .LVU343
 977 00dc 2246     		mov	r2, r4
 978 00de 0521     		movs	r1, #5
 979 00e0 3D20     		movs	r0, #61
 980 00e2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 981              	.LVL80:
 143:LWIP/Target/ethernetif.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 982              		.loc 1 143 5 view .LVU344
 983 00e6 3D20     		movs	r0, #61
 984 00e8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 985              	.LVL81:
 148:LWIP/Target/ethernetif.c **** 
 986              		.loc 1 148 1 is_stmt 0 view .LVU345
 987 00ec 94E7     		b	.L43
 988              	.L48:
 989 00ee 00BF     		.align	2
 990              	.L47:
 991 00f0 00800240 		.word	1073905664
 992 00f4 00080240 		.word	1073874944
 993 00f8 00000240 		.word	1073872896
 994 00fc 00040240 		.word	1073873920
 995              		.cfi_endproc
 996              	.LFE102:
 998              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 999              		.align	1
 1000              		.global	HAL_ETH_MspDeInit
 1001              		.syntax unified
 1002              		.thumb
 1003              		.thumb_func
 1005              	HAL_ETH_MspDeInit:
 1006              	.LVL82:
 1007              	.LFB103:
 151:LWIP/Target/ethernetif.c ****   if(ethHandle->Instance==ETH)
 1008              		.loc 1 151 1 is_stmt 1 view -0
 1009              		.cfi_startproc
 1010              		@ args = 0, pretend = 0, frame = 0
 1011              		@ frame_needed = 0, uses_anonymous_args = 0
 151:LWIP/Target/ethernetif.c ****   if(ethHandle->Instance==ETH)
 1012              		.loc 1 151 1 is_stmt 0 view .LVU347
 1013 0000 08B5     		push	{r3, lr}
 1014              	.LCFI10:
 1015              		.cfi_def_cfa_offset 8
 1016              		.cfi_offset 3, -8
 1017              		.cfi_offset 14, -4
 152:LWIP/Target/ethernetif.c ****   {
 1018              		.loc 1 152 3 is_stmt 1 view .LVU348
 152:LWIP/Target/ethernetif.c ****   {
 1019              		.loc 1 152 15 is_stmt 0 view .LVU349
 1020 0002 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccZozQvw.s 			page 33


 152:LWIP/Target/ethernetif.c ****   {
 1021              		.loc 1 152 5 view .LVU350
 1022 0004 114B     		ldr	r3, .L53
 1023 0006 9A42     		cmp	r2, r3
 1024 0008 00D0     		beq	.L52
 1025              	.LVL83:
 1026              	.L49:
 191:LWIP/Target/ethernetif.c **** 
 1027              		.loc 1 191 1 view .LVU351
 1028 000a 08BD     		pop	{r3, pc}
 1029              	.LVL84:
 1030              	.L52:
 158:LWIP/Target/ethernetif.c **** 
 1031              		.loc 1 158 5 is_stmt 1 view .LVU352
 158:LWIP/Target/ethernetif.c **** 
 1032              		.loc 1 158 5 view .LVU353
 1033 000c A3F59043 		sub	r3, r3, #18432
 1034 0010 1A6B     		ldr	r2, [r3, #48]
 1035 0012 22F08062 		bic	r2, r2, #67108864
 1036 0016 1A63     		str	r2, [r3, #48]
 158:LWIP/Target/ethernetif.c **** 
 1037              		.loc 1 158 5 view .LVU354
 1038 0018 1A6B     		ldr	r2, [r3, #48]
 1039 001a 22F00062 		bic	r2, r2, #134217728
 1040 001e 1A63     		str	r2, [r3, #48]
 158:LWIP/Target/ethernetif.c **** 
 1041              		.loc 1 158 5 view .LVU355
 1042 0020 1A6B     		ldr	r2, [r3, #48]
 1043 0022 22F00072 		bic	r2, r2, #33554432
 1044 0026 1A63     		str	r2, [r3, #48]
 158:LWIP/Target/ethernetif.c **** 
 1045              		.loc 1 158 5 view .LVU356
 176:LWIP/Target/ethernetif.c ****                           |GPIO_PIN_5);
 1046              		.loc 1 176 5 view .LVU357
 1047 0028 3E21     		movs	r1, #62
 1048 002a 0948     		ldr	r0, .L53+4
 1049              	.LVL85:
 176:LWIP/Target/ethernetif.c ****                           |GPIO_PIN_5);
 1050              		.loc 1 176 5 is_stmt 0 view .LVU358
 1051 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1052              	.LVL86:
 179:LWIP/Target/ethernetif.c **** 
 1053              		.loc 1 179 5 is_stmt 1 view .LVU359
 1054 0030 8621     		movs	r1, #134
 1055 0032 0848     		ldr	r0, .L53+8
 1056 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1057              	.LVL87:
 181:LWIP/Target/ethernetif.c ****                           |GPIO_PIN_13|GPIO_PIN_8);
 1058              		.loc 1 181 5 view .LVU360
 1059 0038 43F60311 		movw	r1, #14595
 1060 003c 0648     		ldr	r0, .L53+12
 1061 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1062              	.LVL88:
 185:LWIP/Target/ethernetif.c **** 
 1063              		.loc 1 185 5 view .LVU361
 1064 0042 3D20     		movs	r0, #61
 1065 0044 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  /tmp/ccZozQvw.s 			page 34


 1066              	.LVL89:
 191:LWIP/Target/ethernetif.c **** 
 1067              		.loc 1 191 1 is_stmt 0 view .LVU362
 1068 0048 DFE7     		b	.L49
 1069              	.L54:
 1070 004a 00BF     		.align	2
 1071              	.L53:
 1072 004c 00800240 		.word	1073905664
 1073 0050 00080240 		.word	1073874944
 1074 0054 00000240 		.word	1073872896
 1075 0058 00040240 		.word	1073873920
 1076              		.cfi_endproc
 1077              	.LFE103:
 1079              		.section	.text.HAL_ETH_RxCpltCallback,"ax",%progbits
 1080              		.align	1
 1081              		.global	HAL_ETH_RxCpltCallback
 1082              		.syntax unified
 1083              		.thumb
 1084              		.thumb_func
 1086              	HAL_ETH_RxCpltCallback:
 1087              	.LVL90:
 1088              	.LFB104:
 199:LWIP/Target/ethernetif.c ****   osSemaphoreRelease(s_xSemaphore);
 1089              		.loc 1 199 1 is_stmt 1 view -0
 1090              		.cfi_startproc
 1091              		@ args = 0, pretend = 0, frame = 0
 1092              		@ frame_needed = 0, uses_anonymous_args = 0
 199:LWIP/Target/ethernetif.c ****   osSemaphoreRelease(s_xSemaphore);
 1093              		.loc 1 199 1 is_stmt 0 view .LVU364
 1094 0000 08B5     		push	{r3, lr}
 1095              	.LCFI11:
 1096              		.cfi_def_cfa_offset 8
 1097              		.cfi_offset 3, -8
 1098              		.cfi_offset 14, -4
 200:LWIP/Target/ethernetif.c **** }
 1099              		.loc 1 200 3 is_stmt 1 view .LVU365
 1100 0002 024B     		ldr	r3, .L57
 1101 0004 1868     		ldr	r0, [r3]
 1102              	.LVL91:
 200:LWIP/Target/ethernetif.c **** }
 1103              		.loc 1 200 3 is_stmt 0 view .LVU366
 1104 0006 FFF7FEFF 		bl	osSemaphoreRelease
 1105              	.LVL92:
 201:LWIP/Target/ethernetif.c **** 
 1106              		.loc 1 201 1 view .LVU367
 1107 000a 08BD     		pop	{r3, pc}
 1108              	.L58:
 1109              		.align	2
 1110              	.L57:
 1111 000c 00000000 		.word	.LANCHOR1
 1112              		.cfi_endproc
 1113              	.LFE104:
 1115              		.section	.rodata.ethernetif_init.str1.4,"aMS",%progbits,1
 1116              		.align	2
 1117              	.LC3:
 1118 0000 4C574950 		.ascii	"LWIP/Target/ethernetif.c\000"
 1118      2F546172 
ARM GAS  /tmp/ccZozQvw.s 			page 35


 1118      6765742F 
 1118      65746865 
 1118      726E6574 
 1119 0019 000000   		.align	2
 1120              	.LC4:
 1121 001c 6E657469 		.ascii	"netif != NULL\000"
 1121      6620213D 
 1121      204E554C 
 1121      4C00
 1122 002a 0000     		.align	2
 1123              	.LC5:
 1124 002c 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
 1124      7274696F 
 1124      6E202225 
 1124      73222066 
 1124      61696C65 
 1125              		.section	.text.ethernetif_init,"ax",%progbits
 1126              		.align	1
 1127              		.global	ethernetif_init
 1128              		.syntax unified
 1129              		.thumb
 1130              		.thumb_func
 1132              	ethernetif_init:
 1133              	.LVL93:
 1134              	.LFB109:
 519:LWIP/Target/ethernetif.c ****     }
 520:LWIP/Target/ethernetif.c ****   }
 521:LWIP/Target/ethernetif.c **** }
 522:LWIP/Target/ethernetif.c **** 
 523:LWIP/Target/ethernetif.c **** #if !LWIP_ARP
 524:LWIP/Target/ethernetif.c **** /**
 525:LWIP/Target/ethernetif.c ****  * This function has to be completed by user in case of ARP OFF.
 526:LWIP/Target/ethernetif.c ****  *
 527:LWIP/Target/ethernetif.c ****  * @param netif the lwip network interface structure for this ethernetif
 528:LWIP/Target/ethernetif.c ****  * @return ERR_OK if ...
 529:LWIP/Target/ethernetif.c ****  */
 530:LWIP/Target/ethernetif.c **** static err_t low_level_output_arp_off(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr
 531:LWIP/Target/ethernetif.c **** {
 532:LWIP/Target/ethernetif.c ****   err_t errval;
 533:LWIP/Target/ethernetif.c ****   errval = ERR_OK;
 534:LWIP/Target/ethernetif.c **** 
 535:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN 5 */
 536:LWIP/Target/ethernetif.c **** 
 537:LWIP/Target/ethernetif.c **** /* USER CODE END 5 */
 538:LWIP/Target/ethernetif.c **** 
 539:LWIP/Target/ethernetif.c ****   return errval;
 540:LWIP/Target/ethernetif.c **** 
 541:LWIP/Target/ethernetif.c **** }
 542:LWIP/Target/ethernetif.c **** #endif /* LWIP_ARP */
 543:LWIP/Target/ethernetif.c **** 
 544:LWIP/Target/ethernetif.c **** /**
 545:LWIP/Target/ethernetif.c ****  * Should be called at the beginning of the program to set up the
 546:LWIP/Target/ethernetif.c ****  * network interface. It calls the function low_level_init() to do the
 547:LWIP/Target/ethernetif.c ****  * actual setup of the hardware.
 548:LWIP/Target/ethernetif.c ****  *
 549:LWIP/Target/ethernetif.c ****  * This function should be passed as a parameter to netif_add().
 550:LWIP/Target/ethernetif.c ****  *
ARM GAS  /tmp/ccZozQvw.s 			page 36


 551:LWIP/Target/ethernetif.c ****  * @param netif the lwip network interface structure for this ethernetif
 552:LWIP/Target/ethernetif.c ****  * @return ERR_OK if the loopif is initialized
 553:LWIP/Target/ethernetif.c ****  *         ERR_MEM if private data couldn't be allocated
 554:LWIP/Target/ethernetif.c ****  *         any other err_t on error
 555:LWIP/Target/ethernetif.c ****  */
 556:LWIP/Target/ethernetif.c **** err_t ethernetif_init(struct netif *netif)
 557:LWIP/Target/ethernetif.c **** {
 1135              		.loc 1 557 1 is_stmt 1 view -0
 1136              		.cfi_startproc
 1137              		@ args = 0, pretend = 0, frame = 0
 1138              		@ frame_needed = 0, uses_anonymous_args = 0
 1139              		.loc 1 557 1 is_stmt 0 view .LVU369
 1140 0000 10B5     		push	{r4, lr}
 1141              	.LCFI12:
 1142              		.cfi_def_cfa_offset 8
 1143              		.cfi_offset 4, -8
 1144              		.cfi_offset 14, -4
 558:LWIP/Target/ethernetif.c ****   LWIP_ASSERT("netif != NULL", (netif != NULL));
 1145              		.loc 1 558 3 is_stmt 1 view .LVU370
 1146              		.loc 1 558 3 view .LVU371
 1147 0002 0446     		mov	r4, r0
 1148 0004 70B1     		cbz	r0, .L62
 1149              	.LVL94:
 1150              	.L60:
 1151              		.loc 1 558 3 discriminator 3 view .LVU372
 1152              		.loc 1 558 3 discriminator 3 view .LVU373
 559:LWIP/Target/ethernetif.c **** 
 560:LWIP/Target/ethernetif.c **** #if LWIP_NETIF_HOSTNAME
 561:LWIP/Target/ethernetif.c ****   /* Initialize interface hostname */
 562:LWIP/Target/ethernetif.c ****   netif->hostname = "lwip";
 563:LWIP/Target/ethernetif.c **** #endif /* LWIP_NETIF_HOSTNAME */
 564:LWIP/Target/ethernetif.c **** 
 565:LWIP/Target/ethernetif.c ****   netif->name[0] = IFNAME0;
 1153              		.loc 1 565 3 discriminator 3 view .LVU374
 1154              		.loc 1 565 18 is_stmt 0 discriminator 3 view .LVU375
 1155 0006 7323     		movs	r3, #115
 1156 0008 84F83030 		strb	r3, [r4, #48]
 566:LWIP/Target/ethernetif.c ****   netif->name[1] = IFNAME1;
 1157              		.loc 1 566 3 is_stmt 1 discriminator 3 view .LVU376
 1158              		.loc 1 566 18 is_stmt 0 discriminator 3 view .LVU377
 1159 000c 7423     		movs	r3, #116
 1160 000e 84F83130 		strb	r3, [r4, #49]
 567:LWIP/Target/ethernetif.c ****   /* We directly use etharp_output() here to save a function call.
 568:LWIP/Target/ethernetif.c ****    * You can instead declare your own function an call etharp_output()
 569:LWIP/Target/ethernetif.c ****    * from it if you have to do some checks before sending (e.g. if link
 570:LWIP/Target/ethernetif.c ****    * is available...) */
 571:LWIP/Target/ethernetif.c **** 
 572:LWIP/Target/ethernetif.c **** #if LWIP_IPV4
 573:LWIP/Target/ethernetif.c **** #if LWIP_ARP || LWIP_ETHERNET
 574:LWIP/Target/ethernetif.c **** #if LWIP_ARP
 575:LWIP/Target/ethernetif.c ****   netif->output = etharp_output;
 1161              		.loc 1 575 3 is_stmt 1 discriminator 3 view .LVU378
 1162              		.loc 1 575 17 is_stmt 0 discriminator 3 view .LVU379
 1163 0012 084B     		ldr	r3, .L63
 1164 0014 6361     		str	r3, [r4, #20]
 576:LWIP/Target/ethernetif.c **** #else
 577:LWIP/Target/ethernetif.c ****   /* The user should write its own code in low_level_output_arp_off function */
ARM GAS  /tmp/ccZozQvw.s 			page 37


 578:LWIP/Target/ethernetif.c ****   netif->output = low_level_output_arp_off;
 579:LWIP/Target/ethernetif.c **** #endif /* LWIP_ARP */
 580:LWIP/Target/ethernetif.c **** #endif /* LWIP_ARP || LWIP_ETHERNET */
 581:LWIP/Target/ethernetif.c **** #endif /* LWIP_IPV4 */
 582:LWIP/Target/ethernetif.c **** 
 583:LWIP/Target/ethernetif.c **** #if LWIP_IPV6
 584:LWIP/Target/ethernetif.c ****   netif->output_ip6 = ethip6_output;
 585:LWIP/Target/ethernetif.c **** #endif /* LWIP_IPV6 */
 586:LWIP/Target/ethernetif.c **** 
 587:LWIP/Target/ethernetif.c ****   netif->linkoutput = low_level_output;
 1165              		.loc 1 587 3 is_stmt 1 discriminator 3 view .LVU380
 1166              		.loc 1 587 21 is_stmt 0 discriminator 3 view .LVU381
 1167 0016 084B     		ldr	r3, .L63+4
 1168 0018 A361     		str	r3, [r4, #24]
 588:LWIP/Target/ethernetif.c **** 
 589:LWIP/Target/ethernetif.c ****   /* initialize the hardware */
 590:LWIP/Target/ethernetif.c ****   low_level_init(netif);
 1169              		.loc 1 590 3 is_stmt 1 discriminator 3 view .LVU382
 1170 001a 2046     		mov	r0, r4
 1171 001c FFF7FEFF 		bl	low_level_init
 1172              	.LVL95:
 591:LWIP/Target/ethernetif.c **** 
 592:LWIP/Target/ethernetif.c ****   return ERR_OK;
 1173              		.loc 1 592 3 discriminator 3 view .LVU383
 593:LWIP/Target/ethernetif.c **** }
 1174              		.loc 1 593 1 is_stmt 0 discriminator 3 view .LVU384
 1175 0020 0020     		movs	r0, #0
 1176 0022 10BD     		pop	{r4, pc}
 1177              	.LVL96:
 1178              	.L62:
 558:LWIP/Target/ethernetif.c **** 
 1179              		.loc 1 558 3 is_stmt 1 discriminator 1 view .LVU385
 558:LWIP/Target/ethernetif.c **** 
 1180              		.loc 1 558 3 discriminator 1 view .LVU386
 1181 0024 054B     		ldr	r3, .L63+8
 1182 0026 40F22E22 		movw	r2, #558
 1183 002a 0549     		ldr	r1, .L63+12
 1184 002c 0548     		ldr	r0, .L63+16
 1185              	.LVL97:
 558:LWIP/Target/ethernetif.c **** 
 1186              		.loc 1 558 3 is_stmt 0 discriminator 1 view .LVU387
 1187 002e FFF7FEFF 		bl	printf
 1188              	.LVL98:
 1189 0032 E8E7     		b	.L60
 1190              	.L64:
 1191              		.align	2
 1192              	.L63:
 1193 0034 00000000 		.word	etharp_output
 1194 0038 00000000 		.word	low_level_output
 1195 003c 00000000 		.word	.LC3
 1196 0040 1C000000 		.word	.LC4
 1197 0044 2C000000 		.word	.LC5
 1198              		.cfi_endproc
 1199              	.LFE109:
 1201              		.section	.text.sys_jiffies,"ax",%progbits
 1202              		.align	1
 1203              		.global	sys_jiffies
ARM GAS  /tmp/ccZozQvw.s 			page 38


 1204              		.syntax unified
 1205              		.thumb
 1206              		.thumb_func
 1208              	sys_jiffies:
 1209              	.LFB110:
 594:LWIP/Target/ethernetif.c **** 
 595:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN 6 */
 596:LWIP/Target/ethernetif.c **** 
 597:LWIP/Target/ethernetif.c **** /**
 598:LWIP/Target/ethernetif.c **** * @brief  Returns the current time in milliseconds
 599:LWIP/Target/ethernetif.c **** *         when LWIP_TIMERS == 1 and NO_SYS == 1
 600:LWIP/Target/ethernetif.c **** * @param  None
 601:LWIP/Target/ethernetif.c **** * @retval Time
 602:LWIP/Target/ethernetif.c **** */
 603:LWIP/Target/ethernetif.c **** u32_t sys_jiffies(void)
 604:LWIP/Target/ethernetif.c **** {
 1210              		.loc 1 604 1 is_stmt 1 view -0
 1211              		.cfi_startproc
 1212              		@ args = 0, pretend = 0, frame = 0
 1213              		@ frame_needed = 0, uses_anonymous_args = 0
 1214 0000 08B5     		push	{r3, lr}
 1215              	.LCFI13:
 1216              		.cfi_def_cfa_offset 8
 1217              		.cfi_offset 3, -8
 1218              		.cfi_offset 14, -4
 605:LWIP/Target/ethernetif.c ****   return HAL_GetTick();
 1219              		.loc 1 605 3 view .LVU389
 1220              		.loc 1 605 10 is_stmt 0 view .LVU390
 1221 0002 FFF7FEFF 		bl	HAL_GetTick
 1222              	.LVL99:
 606:LWIP/Target/ethernetif.c **** }
 1223              		.loc 1 606 1 view .LVU391
 1224 0006 08BD     		pop	{r3, pc}
 1225              		.cfi_endproc
 1226              	.LFE110:
 1228              		.section	.text.sys_now,"ax",%progbits
 1229              		.align	1
 1230              		.global	sys_now
 1231              		.syntax unified
 1232              		.thumb
 1233              		.thumb_func
 1235              	sys_now:
 1236              	.LFB111:
 607:LWIP/Target/ethernetif.c **** 
 608:LWIP/Target/ethernetif.c **** /**
 609:LWIP/Target/ethernetif.c **** * @brief  Returns the current time in milliseconds
 610:LWIP/Target/ethernetif.c **** *         when LWIP_TIMERS == 1 and NO_SYS == 1
 611:LWIP/Target/ethernetif.c **** * @param  None
 612:LWIP/Target/ethernetif.c **** * @retval Time
 613:LWIP/Target/ethernetif.c **** */
 614:LWIP/Target/ethernetif.c **** u32_t sys_now(void)
 615:LWIP/Target/ethernetif.c **** {
 1237              		.loc 1 615 1 is_stmt 1 view -0
 1238              		.cfi_startproc
 1239              		@ args = 0, pretend = 0, frame = 0
 1240              		@ frame_needed = 0, uses_anonymous_args = 0
 1241 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccZozQvw.s 			page 39


 1242              	.LCFI14:
 1243              		.cfi_def_cfa_offset 8
 1244              		.cfi_offset 3, -8
 1245              		.cfi_offset 14, -4
 616:LWIP/Target/ethernetif.c ****   return HAL_GetTick();
 1246              		.loc 1 616 3 view .LVU393
 1247              		.loc 1 616 10 is_stmt 0 view .LVU394
 1248 0002 FFF7FEFF 		bl	HAL_GetTick
 1249              	.LVL100:
 617:LWIP/Target/ethernetif.c **** }
 1250              		.loc 1 617 1 view .LVU395
 1251 0006 08BD     		pop	{r3, pc}
 1252              		.cfi_endproc
 1253              	.LFE111:
 1255              		.section	.text.ethernetif_set_link,"ax",%progbits
 1256              		.align	1
 1257              		.global	ethernetif_set_link
 1258              		.syntax unified
 1259              		.thumb
 1260              		.thumb_func
 1262              	ethernetif_set_link:
 1263              	.LVL101:
 1264              	.LFB112:
 618:LWIP/Target/ethernetif.c **** 
 619:LWIP/Target/ethernetif.c **** /* USER CODE END 6 */
 620:LWIP/Target/ethernetif.c **** 
 621:LWIP/Target/ethernetif.c **** /**
 622:LWIP/Target/ethernetif.c ****   * @brief  This function sets the netif link status.
 623:LWIP/Target/ethernetif.c ****   * @param  netif: the network interface
 624:LWIP/Target/ethernetif.c ****   * @retval None
 625:LWIP/Target/ethernetif.c ****   */
 626:LWIP/Target/ethernetif.c **** void ethernetif_set_link(void const *argument)
 627:LWIP/Target/ethernetif.c **** 
 628:LWIP/Target/ethernetif.c **** {
 1265              		.loc 1 628 1 is_stmt 1 view -0
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 8
 1268              		@ frame_needed = 0, uses_anonymous_args = 0
 1269              		.loc 1 628 1 is_stmt 0 view .LVU397
 1270 0000 10B5     		push	{r4, lr}
 1271              	.LCFI15:
 1272              		.cfi_def_cfa_offset 8
 1273              		.cfi_offset 4, -8
 1274              		.cfi_offset 14, -4
 1275 0002 82B0     		sub	sp, sp, #8
 1276              	.LCFI16:
 1277              		.cfi_def_cfa_offset 16
 1278 0004 0446     		mov	r4, r0
 629:LWIP/Target/ethernetif.c ****   uint32_t regvalue = 0;
 1279              		.loc 1 629 3 is_stmt 1 view .LVU398
 1280              		.loc 1 629 12 is_stmt 0 view .LVU399
 1281 0006 0023     		movs	r3, #0
 1282 0008 0193     		str	r3, [sp, #4]
 630:LWIP/Target/ethernetif.c ****   struct link_str *link_arg = (struct link_str *)argument;
 1283              		.loc 1 630 3 is_stmt 1 view .LVU400
 1284              	.LVL102:
 1285              		.loc 1 630 3 is_stmt 0 view .LVU401
ARM GAS  /tmp/ccZozQvw.s 			page 40


 1286 000a 06E0     		b	.L72
 1287              	.LVL103:
 1288              	.L70:
 631:LWIP/Target/ethernetif.c **** 
 632:LWIP/Target/ethernetif.c ****   for(;;)
 633:LWIP/Target/ethernetif.c ****   {
 634:LWIP/Target/ethernetif.c ****     /* Read PHY_BSR*/
 635:LWIP/Target/ethernetif.c ****     HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 636:LWIP/Target/ethernetif.c **** 
 637:LWIP/Target/ethernetif.c ****     regvalue &= PHY_LINKED_STATUS;
 638:LWIP/Target/ethernetif.c **** 
 639:LWIP/Target/ethernetif.c ****     /* Check whether the netif link down and the PHY link is up */
 640:LWIP/Target/ethernetif.c ****     if(!netif_is_link_up(link_arg->netif) && (regvalue))
 641:LWIP/Target/ethernetif.c ****     {
 642:LWIP/Target/ethernetif.c ****       /* network cable is connected */
 643:LWIP/Target/ethernetif.c ****       netif_set_link_up(link_arg->netif);
 644:LWIP/Target/ethernetif.c ****     }
 645:LWIP/Target/ethernetif.c ****     else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 1289              		.loc 1 645 10 is_stmt 1 view .LVU402
 1290              		.loc 1 645 12 is_stmt 0 view .LVU403
 1291 000c 12F0040F 		tst	r2, #4
 1292 0010 00D0     		beq	.L71
 1293              		.loc 1 645 47 discriminator 1 view .LVU404
 1294 0012 B3B1     		cbz	r3, .L74
 1295              	.L71:
 646:LWIP/Target/ethernetif.c ****     {
 647:LWIP/Target/ethernetif.c ****       /* network cable is dis-connected */
 648:LWIP/Target/ethernetif.c ****       netif_set_link_down(link_arg->netif);
 649:LWIP/Target/ethernetif.c ****     }
 650:LWIP/Target/ethernetif.c **** 
 651:LWIP/Target/ethernetif.c ****     /* Suspend thread for 200 ms */
 652:LWIP/Target/ethernetif.c ****     osDelay(200);
 1296              		.loc 1 652 5 is_stmt 1 view .LVU405
 1297 0014 C820     		movs	r0, #200
 1298 0016 FFF7FEFF 		bl	osDelay
 1299              	.LVL104:
 632:LWIP/Target/ethernetif.c ****   {
 1300              		.loc 1 632 8 view .LVU406
 1301              	.L72:
 632:LWIP/Target/ethernetif.c ****   {
 1302              		.loc 1 632 3 view .LVU407
 635:LWIP/Target/ethernetif.c **** 
 1303              		.loc 1 635 5 view .LVU408
 1304 001a 01AA     		add	r2, sp, #4
 1305 001c 0121     		movs	r1, #1
 1306 001e 0A48     		ldr	r0, .L75
 1307 0020 FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 1308              	.LVL105:
 637:LWIP/Target/ethernetif.c **** 
 1309              		.loc 1 637 5 view .LVU409
 637:LWIP/Target/ethernetif.c **** 
 1310              		.loc 1 637 14 is_stmt 0 view .LVU410
 1311 0024 019B     		ldr	r3, [sp, #4]
 1312 0026 03F00403 		and	r3, r3, #4
 1313 002a 0193     		str	r3, [sp, #4]
 640:LWIP/Target/ethernetif.c ****     {
 1314              		.loc 1 640 5 is_stmt 1 view .LVU411
ARM GAS  /tmp/ccZozQvw.s 			page 41


 640:LWIP/Target/ethernetif.c ****     {
 1315              		.loc 1 640 9 is_stmt 0 view .LVU412
 1316 002c 2068     		ldr	r0, [r4]
 1317 002e 90F82F20 		ldrb	r2, [r0, #47]	@ zero_extendqisi2
 640:LWIP/Target/ethernetif.c ****     {
 1318              		.loc 1 640 7 view .LVU413
 1319 0032 12F0040F 		tst	r2, #4
 1320 0036 E9D1     		bne	.L70
 640:LWIP/Target/ethernetif.c ****     {
 1321              		.loc 1 640 43 discriminator 1 view .LVU414
 1322 0038 002B     		cmp	r3, #0
 1323 003a E7D0     		beq	.L70
 643:LWIP/Target/ethernetif.c ****     }
 1324              		.loc 1 643 7 is_stmt 1 view .LVU415
 1325 003c FFF7FEFF 		bl	netif_set_link_up
 1326              	.LVL106:
 1327 0040 E8E7     		b	.L71
 1328              	.L74:
 648:LWIP/Target/ethernetif.c ****     }
 1329              		.loc 1 648 7 view .LVU416
 1330 0042 FFF7FEFF 		bl	netif_set_link_down
 1331              	.LVL107:
 1332 0046 E5E7     		b	.L71
 1333              	.L76:
 1334              		.align	2
 1335              	.L75:
 1336 0048 00000000 		.word	.LANCHOR0
 1337              		.cfi_endproc
 1338              	.LFE112:
 1340              		.section	.text.ethernetif_notify_conn_changed,"ax",%progbits
 1341              		.align	1
 1342              		.weak	ethernetif_notify_conn_changed
 1343              		.syntax unified
 1344              		.thumb
 1345              		.thumb_func
 1347              	ethernetif_notify_conn_changed:
 1348              	.LVL108:
 1349              	.LFB114:
 653:LWIP/Target/ethernetif.c ****   }
 654:LWIP/Target/ethernetif.c **** }
 655:LWIP/Target/ethernetif.c **** 
 656:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN 7 */
 657:LWIP/Target/ethernetif.c **** 
 658:LWIP/Target/ethernetif.c **** /* USER CODE END 7 */
 659:LWIP/Target/ethernetif.c **** 
 660:LWIP/Target/ethernetif.c **** #if LWIP_NETIF_LINK_CALLBACK
 661:LWIP/Target/ethernetif.c **** /**
 662:LWIP/Target/ethernetif.c ****   * @brief  Link callback function, this function is called on change of link status
 663:LWIP/Target/ethernetif.c ****   *         to update low level driver configuration.
 664:LWIP/Target/ethernetif.c **** * @param  netif: The network interface
 665:LWIP/Target/ethernetif.c ****   * @retval None
 666:LWIP/Target/ethernetif.c ****   */
 667:LWIP/Target/ethernetif.c **** void ethernetif_update_config(struct netif *netif)
 668:LWIP/Target/ethernetif.c **** {
 669:LWIP/Target/ethernetif.c ****   __IO uint32_t tickstart = 0;
 670:LWIP/Target/ethernetif.c ****   uint32_t regvalue = 0;
 671:LWIP/Target/ethernetif.c **** 
ARM GAS  /tmp/ccZozQvw.s 			page 42


 672:LWIP/Target/ethernetif.c ****   if(netif_is_link_up(netif))
 673:LWIP/Target/ethernetif.c ****   {
 674:LWIP/Target/ethernetif.c ****     /* Restart the auto-negotiation */
 675:LWIP/Target/ethernetif.c ****     if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 676:LWIP/Target/ethernetif.c ****     {
 677:LWIP/Target/ethernetif.c ****       /* Enable Auto-Negotiation */
 678:LWIP/Target/ethernetif.c ****       HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 679:LWIP/Target/ethernetif.c **** 
 680:LWIP/Target/ethernetif.c ****       /* Get tick */
 681:LWIP/Target/ethernetif.c ****       tickstart = HAL_GetTick();
 682:LWIP/Target/ethernetif.c **** 
 683:LWIP/Target/ethernetif.c ****       /* Wait until the auto-negotiation will be completed */
 684:LWIP/Target/ethernetif.c ****       do
 685:LWIP/Target/ethernetif.c ****       {
 686:LWIP/Target/ethernetif.c ****         HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 687:LWIP/Target/ethernetif.c **** 
 688:LWIP/Target/ethernetif.c ****         /* Check for the Timeout ( 1s ) */
 689:LWIP/Target/ethernetif.c ****         if((HAL_GetTick() - tickstart ) > 1000)
 690:LWIP/Target/ethernetif.c ****         {
 691:LWIP/Target/ethernetif.c ****           /* In case of timeout */
 692:LWIP/Target/ethernetif.c ****           goto error;
 693:LWIP/Target/ethernetif.c ****         }
 694:LWIP/Target/ethernetif.c ****       } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 695:LWIP/Target/ethernetif.c **** 
 696:LWIP/Target/ethernetif.c ****       /* Read the result of the auto-negotiation */
 697:LWIP/Target/ethernetif.c ****       HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 698:LWIP/Target/ethernetif.c **** 
 699:LWIP/Target/ethernetif.c ****       /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
 700:LWIP/Target/ethernetif.c ****       if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 701:LWIP/Target/ethernetif.c ****       {
 702:LWIP/Target/ethernetif.c ****         /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
 703:LWIP/Target/ethernetif.c ****         heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 704:LWIP/Target/ethernetif.c ****       }
 705:LWIP/Target/ethernetif.c ****       else
 706:LWIP/Target/ethernetif.c ****       {
 707:LWIP/Target/ethernetif.c ****         /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
 708:LWIP/Target/ethernetif.c ****         heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 709:LWIP/Target/ethernetif.c ****       }
 710:LWIP/Target/ethernetif.c ****       /* Configure the MAC with the speed fixed by the auto-negotiation process */
 711:LWIP/Target/ethernetif.c ****       if(regvalue & PHY_SPEED_STATUS)
 712:LWIP/Target/ethernetif.c ****       {
 713:LWIP/Target/ethernetif.c ****         /* Set Ethernet speed to 10M following the auto-negotiation */
 714:LWIP/Target/ethernetif.c ****         heth.Init.Speed = ETH_SPEED_10M;
 715:LWIP/Target/ethernetif.c ****       }
 716:LWIP/Target/ethernetif.c ****       else
 717:LWIP/Target/ethernetif.c ****       {
 718:LWIP/Target/ethernetif.c ****         /* Set Ethernet speed to 100M following the auto-negotiation */
 719:LWIP/Target/ethernetif.c ****         heth.Init.Speed = ETH_SPEED_100M;
 720:LWIP/Target/ethernetif.c ****       }
 721:LWIP/Target/ethernetif.c ****     }
 722:LWIP/Target/ethernetif.c ****     else /* AutoNegotiation Disable */
 723:LWIP/Target/ethernetif.c ****     {
 724:LWIP/Target/ethernetif.c ****     error :
 725:LWIP/Target/ethernetif.c ****       /* Check parameters */
 726:LWIP/Target/ethernetif.c ****       assert_param(IS_ETH_SPEED(heth.Init.Speed));
 727:LWIP/Target/ethernetif.c ****       assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 728:LWIP/Target/ethernetif.c **** 
ARM GAS  /tmp/ccZozQvw.s 			page 43


 729:LWIP/Target/ethernetif.c ****       /* Set MAC Speed and Duplex Mode to PHY */
 730:LWIP/Target/ethernetif.c ****       HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 731:LWIP/Target/ethernetif.c ****                                                      (uint16_t)(heth.Init.Speed >> 1)));
 732:LWIP/Target/ethernetif.c ****     }
 733:LWIP/Target/ethernetif.c **** 
 734:LWIP/Target/ethernetif.c ****     /* ETHERNET MAC Re-Configuration */
 735:LWIP/Target/ethernetif.c ****     HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 736:LWIP/Target/ethernetif.c **** 
 737:LWIP/Target/ethernetif.c ****     /* Restart MAC interface */
 738:LWIP/Target/ethernetif.c ****     HAL_ETH_Start(&heth);
 739:LWIP/Target/ethernetif.c ****   }
 740:LWIP/Target/ethernetif.c ****   else
 741:LWIP/Target/ethernetif.c ****   {
 742:LWIP/Target/ethernetif.c ****     /* Stop MAC interface */
 743:LWIP/Target/ethernetif.c ****     HAL_ETH_Stop(&heth);
 744:LWIP/Target/ethernetif.c ****   }
 745:LWIP/Target/ethernetif.c **** 
 746:LWIP/Target/ethernetif.c ****   ethernetif_notify_conn_changed(netif);
 747:LWIP/Target/ethernetif.c **** }
 748:LWIP/Target/ethernetif.c **** 
 749:LWIP/Target/ethernetif.c **** /* USER CODE BEGIN 8 */
 750:LWIP/Target/ethernetif.c **** /**
 751:LWIP/Target/ethernetif.c ****   * @brief  This function notify user about link status changement.
 752:LWIP/Target/ethernetif.c ****   * @param  netif: the network interface
 753:LWIP/Target/ethernetif.c ****   * @retval None
 754:LWIP/Target/ethernetif.c ****   */
 755:LWIP/Target/ethernetif.c **** __weak void ethernetif_notify_conn_changed(struct netif *netif)
 756:LWIP/Target/ethernetif.c **** {
 1350              		.loc 1 756 1 view -0
 1351              		.cfi_startproc
 1352              		@ args = 0, pretend = 0, frame = 0
 1353              		@ frame_needed = 0, uses_anonymous_args = 0
 1354              		@ link register save eliminated.
 757:LWIP/Target/ethernetif.c ****   /* NOTE : This is function could be implemented in user file
 758:LWIP/Target/ethernetif.c ****             when the callback is needed,
 759:LWIP/Target/ethernetif.c ****   */
 760:LWIP/Target/ethernetif.c **** 
 761:LWIP/Target/ethernetif.c **** }
 1355              		.loc 1 761 1 view .LVU418
 1356 0000 7047     		bx	lr
 1357              		.cfi_endproc
 1358              	.LFE114:
 1360              		.section	.text.ethernetif_update_config,"ax",%progbits
 1361              		.align	1
 1362              		.global	ethernetif_update_config
 1363              		.syntax unified
 1364              		.thumb
 1365              		.thumb_func
 1367              	ethernetif_update_config:
 1368              	.LVL109:
 1369              	.LFB113:
 668:LWIP/Target/ethernetif.c ****   __IO uint32_t tickstart = 0;
 1370              		.loc 1 668 1 view -0
 1371              		.cfi_startproc
 1372              		@ args = 0, pretend = 0, frame = 8
 1373              		@ frame_needed = 0, uses_anonymous_args = 0
 668:LWIP/Target/ethernetif.c ****   __IO uint32_t tickstart = 0;
ARM GAS  /tmp/ccZozQvw.s 			page 44


 1374              		.loc 1 668 1 is_stmt 0 view .LVU420
 1375 0000 30B5     		push	{r4, r5, lr}
 1376              	.LCFI17:
 1377              		.cfi_def_cfa_offset 12
 1378              		.cfi_offset 4, -12
 1379              		.cfi_offset 5, -8
 1380              		.cfi_offset 14, -4
 1381 0002 83B0     		sub	sp, sp, #12
 1382              	.LCFI18:
 1383              		.cfi_def_cfa_offset 24
 1384 0004 0446     		mov	r4, r0
 669:LWIP/Target/ethernetif.c ****   uint32_t regvalue = 0;
 1385              		.loc 1 669 3 is_stmt 1 view .LVU421
 669:LWIP/Target/ethernetif.c ****   uint32_t regvalue = 0;
 1386              		.loc 1 669 17 is_stmt 0 view .LVU422
 1387 0006 0023     		movs	r3, #0
 1388 0008 0193     		str	r3, [sp, #4]
 670:LWIP/Target/ethernetif.c **** 
 1389              		.loc 1 670 3 is_stmt 1 view .LVU423
 670:LWIP/Target/ethernetif.c **** 
 1390              		.loc 1 670 12 is_stmt 0 view .LVU424
 1391 000a 0093     		str	r3, [sp]
 672:LWIP/Target/ethernetif.c ****   {
 1392              		.loc 1 672 3 is_stmt 1 view .LVU425
 672:LWIP/Target/ethernetif.c ****   {
 1393              		.loc 1 672 6 is_stmt 0 view .LVU426
 1394 000c 90F82F30 		ldrb	r3, [r0, #47]	@ zero_extendqisi2
 672:LWIP/Target/ethernetif.c ****   {
 1395              		.loc 1 672 5 view .LVU427
 1396 0010 13F0040F 		tst	r3, #4
 1397 0014 51D0     		beq	.L79
 675:LWIP/Target/ethernetif.c ****     {
 1398              		.loc 1 675 5 is_stmt 1 view .LVU428
 675:LWIP/Target/ethernetif.c ****     {
 1399              		.loc 1 675 17 is_stmt 0 view .LVU429
 1400 0016 2B4B     		ldr	r3, .L88
 1401 0018 5B68     		ldr	r3, [r3, #4]
 675:LWIP/Target/ethernetif.c ****     {
 1402              		.loc 1 675 7 view .LVU430
 1403 001a 002B     		cmp	r3, #0
 1404 001c 35D0     		beq	.L80
 678:LWIP/Target/ethernetif.c **** 
 1405              		.loc 1 678 7 is_stmt 1 view .LVU431
 1406 001e 4FF48052 		mov	r2, #4096
 1407 0022 0021     		movs	r1, #0
 1408 0024 2748     		ldr	r0, .L88
 1409              	.LVL110:
 678:LWIP/Target/ethernetif.c **** 
 1410              		.loc 1 678 7 is_stmt 0 view .LVU432
 1411 0026 FFF7FEFF 		bl	HAL_ETH_WritePHYRegister
 1412              	.LVL111:
 681:LWIP/Target/ethernetif.c **** 
 1413              		.loc 1 681 7 is_stmt 1 view .LVU433
 681:LWIP/Target/ethernetif.c **** 
 1414              		.loc 1 681 19 is_stmt 0 view .LVU434
 1415 002a FFF7FEFF 		bl	HAL_GetTick
 1416              	.LVL112:
ARM GAS  /tmp/ccZozQvw.s 			page 45


 681:LWIP/Target/ethernetif.c **** 
 1417              		.loc 1 681 17 view .LVU435
 1418 002e 0190     		str	r0, [sp, #4]
 1419              	.L81:
 684:LWIP/Target/ethernetif.c ****       {
 1420              		.loc 1 684 7 is_stmt 1 view .LVU436
 686:LWIP/Target/ethernetif.c **** 
 1421              		.loc 1 686 9 view .LVU437
 1422 0030 6A46     		mov	r2, sp
 1423 0032 0121     		movs	r1, #1
 1424 0034 2348     		ldr	r0, .L88
 1425 0036 FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 1426              	.LVL113:
 689:LWIP/Target/ethernetif.c ****         {
 1427              		.loc 1 689 9 view .LVU438
 689:LWIP/Target/ethernetif.c ****         {
 1428              		.loc 1 689 13 is_stmt 0 view .LVU439
 1429 003a FFF7FEFF 		bl	HAL_GetTick
 1430              	.LVL114:
 689:LWIP/Target/ethernetif.c ****         {
 1431              		.loc 1 689 27 view .LVU440
 1432 003e 019B     		ldr	r3, [sp, #4]
 1433 0040 C31A     		subs	r3, r0, r3
 689:LWIP/Target/ethernetif.c ****         {
 1434              		.loc 1 689 11 view .LVU441
 1435 0042 B3F57A7F 		cmp	r3, #1000
 1436 0046 20D8     		bhi	.L80
 694:LWIP/Target/ethernetif.c **** 
 1437              		.loc 1 694 15 is_stmt 1 view .LVU442
 694:LWIP/Target/ethernetif.c **** 
 1438              		.loc 1 694 7 is_stmt 0 view .LVU443
 1439 0048 009B     		ldr	r3, [sp]
 1440 004a 13F0200F 		tst	r3, #32
 1441 004e EFD0     		beq	.L81
 697:LWIP/Target/ethernetif.c **** 
 1442              		.loc 1 697 7 is_stmt 1 view .LVU444
 1443 0050 6A46     		mov	r2, sp
 1444 0052 1021     		movs	r1, #16
 1445 0054 1B48     		ldr	r0, .L88
 1446 0056 FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 1447              	.LVL115:
 700:LWIP/Target/ethernetif.c ****       {
 1448              		.loc 1 700 7 view .LVU445
 700:LWIP/Target/ethernetif.c ****       {
 1449              		.loc 1 700 20 is_stmt 0 view .LVU446
 1450 005a 009B     		ldr	r3, [sp]
 700:LWIP/Target/ethernetif.c ****       {
 1451              		.loc 1 700 9 view .LVU447
 1452 005c 13F0040F 		tst	r3, #4
 1453 0060 0AD0     		beq	.L82
 703:LWIP/Target/ethernetif.c ****       }
 1454              		.loc 1 703 9 is_stmt 1 view .LVU448
 703:LWIP/Target/ethernetif.c ****       }
 1455              		.loc 1 703 30 is_stmt 0 view .LVU449
 1456 0062 184A     		ldr	r2, .L88
 1457 0064 4FF40061 		mov	r1, #2048
 1458 0068 D160     		str	r1, [r2, #12]
ARM GAS  /tmp/ccZozQvw.s 			page 46


 1459              	.L83:
 711:LWIP/Target/ethernetif.c ****       {
 1460              		.loc 1 711 7 is_stmt 1 view .LVU450
 711:LWIP/Target/ethernetif.c ****       {
 1461              		.loc 1 711 9 is_stmt 0 view .LVU451
 1462 006a 13F0020F 		tst	r3, #2
 1463 006e 07D0     		beq	.L84
 714:LWIP/Target/ethernetif.c ****       }
 1464              		.loc 1 714 9 is_stmt 1 view .LVU452
 714:LWIP/Target/ethernetif.c ****       }
 1465              		.loc 1 714 25 is_stmt 0 view .LVU453
 1466 0070 144B     		ldr	r3, .L88
 1467 0072 0022     		movs	r2, #0
 1468 0074 9A60     		str	r2, [r3, #8]
 1469 0076 13E0     		b	.L85
 1470              	.L82:
 708:LWIP/Target/ethernetif.c ****       }
 1471              		.loc 1 708 9 is_stmt 1 view .LVU454
 708:LWIP/Target/ethernetif.c ****       }
 1472              		.loc 1 708 30 is_stmt 0 view .LVU455
 1473 0078 124A     		ldr	r2, .L88
 1474 007a 0021     		movs	r1, #0
 1475 007c D160     		str	r1, [r2, #12]
 1476 007e F4E7     		b	.L83
 1477              	.L84:
 719:LWIP/Target/ethernetif.c ****       }
 1478              		.loc 1 719 9 is_stmt 1 view .LVU456
 719:LWIP/Target/ethernetif.c ****       }
 1479              		.loc 1 719 25 is_stmt 0 view .LVU457
 1480 0080 104B     		ldr	r3, .L88
 1481 0082 4FF48042 		mov	r2, #16384
 1482 0086 9A60     		str	r2, [r3, #8]
 1483 0088 0AE0     		b	.L85
 1484              	.L80:
 726:LWIP/Target/ethernetif.c ****       assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 1485              		.loc 1 726 7 is_stmt 1 view .LVU458
 727:LWIP/Target/ethernetif.c **** 
 1486              		.loc 1 727 7 view .LVU459
 730:LWIP/Target/ethernetif.c ****                                                      (uint16_t)(heth.Init.Speed >> 1)));
 1487              		.loc 1 730 7 view .LVU460
 730:LWIP/Target/ethernetif.c ****                                                      (uint16_t)(heth.Init.Speed >> 1)));
 1488              		.loc 1 730 69 is_stmt 0 view .LVU461
 1489 008a 0E48     		ldr	r0, .L88
 1490 008c C268     		ldr	r2, [r0, #12]
 730:LWIP/Target/ethernetif.c ****                                                      (uint16_t)(heth.Init.Speed >> 1)));
 1491              		.loc 1 730 49 view .LVU462
 1492 008e C2F3CF02 		ubfx	r2, r2, #3, #16
 731:LWIP/Target/ethernetif.c ****     }
 1493              		.loc 1 731 74 view .LVU463
 1494 0092 8368     		ldr	r3, [r0, #8]
 731:LWIP/Target/ethernetif.c ****     }
 1495              		.loc 1 731 54 view .LVU464
 1496 0094 C3F34F03 		ubfx	r3, r3, #1, #16
 730:LWIP/Target/ethernetif.c ****                                                      (uint16_t)(heth.Init.Speed >> 1)));
 1497              		.loc 1 730 7 view .LVU465
 1498 0098 1A43     		orrs	r2, r2, r3
 1499 009a 0021     		movs	r1, #0
ARM GAS  /tmp/ccZozQvw.s 			page 47


 1500 009c FFF7FEFF 		bl	HAL_ETH_WritePHYRegister
 1501              	.LVL116:
 1502              	.L85:
 735:LWIP/Target/ethernetif.c **** 
 1503              		.loc 1 735 5 is_stmt 1 view .LVU466
 1504 00a0 084D     		ldr	r5, .L88
 1505 00a2 0021     		movs	r1, #0
 1506 00a4 2846     		mov	r0, r5
 1507 00a6 FFF7FEFF 		bl	HAL_ETH_ConfigMAC
 1508              	.LVL117:
 738:LWIP/Target/ethernetif.c ****   }
 1509              		.loc 1 738 5 view .LVU467
 1510 00aa 2846     		mov	r0, r5
 1511 00ac FFF7FEFF 		bl	HAL_ETH_Start
 1512              	.LVL118:
 1513              	.L86:
 746:LWIP/Target/ethernetif.c **** }
 1514              		.loc 1 746 3 view .LVU468
 1515 00b0 2046     		mov	r0, r4
 1516 00b2 FFF7FEFF 		bl	ethernetif_notify_conn_changed
 1517              	.LVL119:
 747:LWIP/Target/ethernetif.c **** 
 1518              		.loc 1 747 1 is_stmt 0 view .LVU469
 1519 00b6 03B0     		add	sp, sp, #12
 1520              	.LCFI19:
 1521              		.cfi_remember_state
 1522              		.cfi_def_cfa_offset 12
 1523              		@ sp needed
 1524 00b8 30BD     		pop	{r4, r5, pc}
 1525              	.LVL120:
 1526              	.L79:
 1527              	.LCFI20:
 1528              		.cfi_restore_state
 743:LWIP/Target/ethernetif.c ****   }
 1529              		.loc 1 743 5 is_stmt 1 view .LVU470
 1530 00ba 0248     		ldr	r0, .L88
 1531              	.LVL121:
 743:LWIP/Target/ethernetif.c ****   }
 1532              		.loc 1 743 5 is_stmt 0 view .LVU471
 1533 00bc FFF7FEFF 		bl	HAL_ETH_Stop
 1534              	.LVL122:
 1535 00c0 F6E7     		b	.L86
 1536              	.L89:
 1537 00c2 00BF     		.align	2
 1538              	.L88:
 1539 00c4 00000000 		.word	.LANCHOR0
 1540              		.cfi_endproc
 1541              	.LFE113:
 1543              		.global	heth
 1544              		.global	s_xSemaphore
 1545              		.global	Tx_Buff
 1546              		.global	Rx_Buff
 1547              		.global	DMATxDscrTab
 1548              		.global	DMARxDscrTab
 1549              		.section	.rodata
 1550              		.align	2
 1551              		.set	.LANCHOR4,. + 0
ARM GAS  /tmp/ccZozQvw.s 			page 48


 1552              	.LC2:
 1553 0000 00000000 		.word	.LC0
 1554 0004 00000000 		.word	ethernetif_input
 1555 0008 0300     		.short	3
 1556 000a 0000     		.space	2
 1557 000c 00000000 		.word	0
 1558 0010 5E010000 		.word	350
 1559 0014 00000000 		.word	0
 1560 0018 00000000 		.word	0
 1561              		.section	.bss.DMARxDscrTab,"aw",%nobits
 1562              		.align	2
 1563              		.set	.LANCHOR3,. + 0
 1566              	DMARxDscrTab:
 1567 0000 00000000 		.space	128
 1567      00000000 
 1567      00000000 
 1567      00000000 
 1567      00000000 
 1568              		.section	.bss.DMATxDscrTab,"aw",%nobits
 1569              		.align	2
 1570              		.set	.LANCHOR2,. + 0
 1573              	DMATxDscrTab:
 1574 0000 00000000 		.space	128
 1574      00000000 
 1574      00000000 
 1574      00000000 
 1574      00000000 
 1575              		.section	.bss.Rx_Buff,"aw",%nobits
 1576              		.align	2
 1579              	Rx_Buff:
 1580 0000 00000000 		.space	6096
 1580      00000000 
 1580      00000000 
 1580      00000000 
 1580      00000000 
 1581              		.section	.bss.Tx_Buff,"aw",%nobits
 1582              		.align	2
 1585              	Tx_Buff:
 1586 0000 00000000 		.space	6096
 1586      00000000 
 1586      00000000 
 1586      00000000 
 1586      00000000 
 1587              		.section	.bss.heth,"aw",%nobits
 1588              		.align	2
 1589              		.set	.LANCHOR0,. + 0
 1592              	heth:
 1593 0000 00000000 		.space	72
 1593      00000000 
 1593      00000000 
 1593      00000000 
 1593      00000000 
 1594              		.section	.bss.s_xSemaphore,"aw",%nobits
 1595              		.align	2
 1596              		.set	.LANCHOR1,. + 0
 1599              	s_xSemaphore:
 1600 0000 00000000 		.space	4
ARM GAS  /tmp/ccZozQvw.s 			page 49


 1601              		.text
 1602              	.Letext0:
 1603              		.file 2 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1604              		.file 3 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1605              		.file 4 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f207xx.h"
 1606              		.file 5 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f2xx.h"
 1607              		.file 6 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_def.h"
 1608              		.file 7 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_gpio.h"
 1609              		.file 8 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_eth.h"
 1610              		.file 9 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 1611              		.file 10 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 1612              		.file 11 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM3/portmacro.h"
 1613              		.file 12 "Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
 1614              		.file 13 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 1615              		.file 14 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 1616              		.file 15 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 1617              		.file 16 "Middlewares/Third_Party/LwIP/system/arch/sys_arch.h"
 1618              		.file 17 "Middlewares/Third_Party/LwIP/src/include/lwip/pbuf.h"
 1619              		.file 18 "Middlewares/Third_Party/LwIP/src/include/lwip/ip4_addr.h"
 1620              		.file 19 "Middlewares/Third_Party/LwIP/src/include/lwip/ip_addr.h"
 1621              		.file 20 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 1622              		.file 21 "Middlewares/Third_Party/LwIP/src/include/lwip/netif.h"
 1623              		.file 22 "LWIP/Target/ethernetif.h"
 1624              		.file 23 "Middlewares/Third_Party/LwIP/src/include/lwip/tcpip.h"
 1625              		.file 24 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal.h"
 1626              		.file 25 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/stdio.h"
 1627              		.file 26 "Middlewares/Third_Party/LwIP/src/include/lwip/sys.h"
 1628              		.file 27 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_cortex.h"
 1629              		.file 28 "<built-in>"
ARM GAS  /tmp/ccZozQvw.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 ethernetif.c
     /tmp/ccZozQvw.s:15     .rodata.str1.4:0000000000000000 $d
     /tmp/ccZozQvw.s:22     .text.low_level_input:0000000000000000 $t
     /tmp/ccZozQvw.s:27     .text.low_level_input:0000000000000000 low_level_input
     /tmp/ccZozQvw.s:257    .text.low_level_input:00000000000000d0 $d
     /tmp/ccZozQvw.s:262    .text.ethernetif_input:0000000000000000 $t
     /tmp/ccZozQvw.s:268    .text.ethernetif_input:0000000000000000 ethernetif_input
     /tmp/ccZozQvw.s:345    .text.ethernetif_input:0000000000000044 $d
     /tmp/ccZozQvw.s:351    .text.low_level_output:0000000000000000 $t
     /tmp/ccZozQvw.s:356    .text.low_level_output:0000000000000000 low_level_output
     /tmp/ccZozQvw.s:547    .text.low_level_output:00000000000000b4 $d
     /tmp/ccZozQvw.s:552    .text.low_level_init:0000000000000000 $t
     /tmp/ccZozQvw.s:557    .text.low_level_init:0000000000000000 low_level_init
     /tmp/ccZozQvw.s:745    .text.low_level_init:00000000000000ec $d
     /tmp/ccZozQvw.s:1585   .bss.Tx_Buff:0000000000000000 Tx_Buff
     /tmp/ccZozQvw.s:1579   .bss.Rx_Buff:0000000000000000 Rx_Buff
     /tmp/ccZozQvw.s:757    .text.HAL_ETH_MspInit:0000000000000000 $t
     /tmp/ccZozQvw.s:763    .text.HAL_ETH_MspInit:0000000000000000 HAL_ETH_MspInit
     /tmp/ccZozQvw.s:991    .text.HAL_ETH_MspInit:00000000000000f0 $d
     /tmp/ccZozQvw.s:999    .text.HAL_ETH_MspDeInit:0000000000000000 $t
     /tmp/ccZozQvw.s:1005   .text.HAL_ETH_MspDeInit:0000000000000000 HAL_ETH_MspDeInit
     /tmp/ccZozQvw.s:1072   .text.HAL_ETH_MspDeInit:000000000000004c $d
     /tmp/ccZozQvw.s:1080   .text.HAL_ETH_RxCpltCallback:0000000000000000 $t
     /tmp/ccZozQvw.s:1086   .text.HAL_ETH_RxCpltCallback:0000000000000000 HAL_ETH_RxCpltCallback
     /tmp/ccZozQvw.s:1111   .text.HAL_ETH_RxCpltCallback:000000000000000c $d
     /tmp/ccZozQvw.s:1116   .rodata.ethernetif_init.str1.4:0000000000000000 $d
     /tmp/ccZozQvw.s:1126   .text.ethernetif_init:0000000000000000 $t
     /tmp/ccZozQvw.s:1132   .text.ethernetif_init:0000000000000000 ethernetif_init
     /tmp/ccZozQvw.s:1193   .text.ethernetif_init:0000000000000034 $d
     /tmp/ccZozQvw.s:1202   .text.sys_jiffies:0000000000000000 $t
     /tmp/ccZozQvw.s:1208   .text.sys_jiffies:0000000000000000 sys_jiffies
     /tmp/ccZozQvw.s:1229   .text.sys_now:0000000000000000 $t
     /tmp/ccZozQvw.s:1235   .text.sys_now:0000000000000000 sys_now
     /tmp/ccZozQvw.s:1256   .text.ethernetif_set_link:0000000000000000 $t
     /tmp/ccZozQvw.s:1262   .text.ethernetif_set_link:0000000000000000 ethernetif_set_link
     /tmp/ccZozQvw.s:1336   .text.ethernetif_set_link:0000000000000048 $d
     /tmp/ccZozQvw.s:1341   .text.ethernetif_notify_conn_changed:0000000000000000 $t
     /tmp/ccZozQvw.s:1347   .text.ethernetif_notify_conn_changed:0000000000000000 ethernetif_notify_conn_changed
     /tmp/ccZozQvw.s:1361   .text.ethernetif_update_config:0000000000000000 $t
     /tmp/ccZozQvw.s:1367   .text.ethernetif_update_config:0000000000000000 ethernetif_update_config
     /tmp/ccZozQvw.s:1539   .text.ethernetif_update_config:00000000000000c4 $d
     /tmp/ccZozQvw.s:1592   .bss.heth:0000000000000000 heth
     /tmp/ccZozQvw.s:1599   .bss.s_xSemaphore:0000000000000000 s_xSemaphore
     /tmp/ccZozQvw.s:1573   .bss.DMATxDscrTab:0000000000000000 DMATxDscrTab
     /tmp/ccZozQvw.s:1566   .bss.DMARxDscrTab:0000000000000000 DMARxDscrTab
     /tmp/ccZozQvw.s:1550   .rodata:0000000000000000 $d
     /tmp/ccZozQvw.s:1562   .bss.DMARxDscrTab:0000000000000000 $d
     /tmp/ccZozQvw.s:1569   .bss.DMATxDscrTab:0000000000000000 $d
     /tmp/ccZozQvw.s:1576   .bss.Rx_Buff:0000000000000000 $d
     /tmp/ccZozQvw.s:1582   .bss.Tx_Buff:0000000000000000 $d
     /tmp/ccZozQvw.s:1588   .bss.heth:0000000000000000 $d
     /tmp/ccZozQvw.s:1595   .bss.s_xSemaphore:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_ETH_GetReceivedFrame_IT
pbuf_alloc
ARM GAS  /tmp/ccZozQvw.s 			page 51


memcpy
osSemaphoreWait
sys_mutex_unlock
sys_mutex_lock
pbuf_free
lock_tcpip_core
HAL_ETH_TransmitFrame
HAL_ETH_Init
HAL_ETH_DMATxDescListInit
HAL_ETH_DMARxDescListInit
osSemaphoreCreate
osThreadCreate
HAL_ETH_Start
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
osSemaphoreRelease
printf
etharp_output
HAL_GetTick
osDelay
HAL_ETH_ReadPHYRegister
netif_set_link_up
netif_set_link_down
HAL_ETH_WritePHYRegister
HAL_ETH_ConfigMAC
HAL_ETH_Stop
