|BasicMCUInFPGA
clk => clk.IN4
digitalIO[0] <= IOregs[11][0].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[1] <= IOregs[11][1].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[2] <= IOregs[11][2].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[3] <= IOregs[11][3].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[4] <= IOregs[11][4].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[5] <= IOregs[11][5].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[6] <= IOregs[11][6].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[7] <= IOregs[11][7].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[8] <= IOregs[5][0].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[9] <= IOregs[5][1].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[10] <= IOregs[5][2].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[11] <= IOregs[5][3].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[12] <= IOregs[5][4].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[13] <= IOregs[5][5].DB_MAX_OUTPUT_PORT_TYPE
digitalIO[14] <= <GND>
digitalIO[15] <= <GND>
inputs[0] => Selector63.IN3
inputs[1] => Selector62.IN3
inputs[2] => Selector61.IN3
inputs[3] => Selector60.IN3
inputs[4] => Selector59.IN3
inputs[5] => Selector58.IN3
inputs[6] => Selector57.IN3
inputs[7] => Selector56.IN3
stuck <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
butt => butt.IN1
debug[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
debug[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
debug[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
debug[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
debug[4] <= instructionSelector:selector.OPCODE_FINAL[0]
debug[5] <= instructionSelector:selector.OPCODE_FINAL[1]
debug[6] <= instructionSelector:selector.OPCODE_FINAL[2]
debug[7] <= instructionSelector:selector.OPCODE_FINAL[3]
RXD => RXD.IN1
buttProg => ~NO_FANOUT~
reset => ~NO_FANOUT~
progMode <= progMode.DB_MAX_OUTPUT_PORT_TYPE
TXD <= packetSenter:sender.TXD


|BasicMCUInFPGA|packetSenter:sender
clk => clk.IN1
TXD <= outputShifter:shifter.port1
data0[0] => dataForShifter.DATAB
data0[1] => dataForShifter.DATAB
data0[2] => dataForShifter.DATAB
data0[3] => dataForShifter.DATAB
data0[4] => dataForShifter.DATAB
data0[5] => dataForShifter.DATAB
data0[6] => dataForShifter.DATAB
data0[7] => dataForShifter.DATAB
data1[0] => dataForShifter.DATAB
data1[1] => dataForShifter.DATAB
data1[2] => dataForShifter.DATAB
data1[3] => dataForShifter.DATAB
data1[4] => dataForShifter.DATAB
data1[5] => dataForShifter.DATAB
data1[6] => dataForShifter.DATAB
data1[7] => dataForShifter.DATAB
data2[0] => dataForShifter.DATAB
data2[1] => dataForShifter.DATAB
data2[2] => dataForShifter.DATAB
data2[3] => dataForShifter.DATAB
data2[4] => dataForShifter.DATAB
data2[5] => dataForShifter.DATAB
data2[6] => dataForShifter.DATAB
data2[7] => dataForShifter.DATAB
data3[0] => dataForShifter.DATAB
data3[1] => dataForShifter.DATAB
data3[2] => dataForShifter.DATAB
data3[3] => dataForShifter.DATAB
data3[4] => dataForShifter.DATAB
data3[5] => dataForShifter.DATAB
data3[6] => dataForShifter.DATAB
data3[7] => dataForShifter.DATAB
data4[0] => dataForShifter.DATAB
data4[1] => dataForShifter.DATAB
data4[2] => dataForShifter.DATAB
data4[3] => dataForShifter.DATAB
data4[4] => dataForShifter.DATAB
data4[5] => dataForShifter.DATAB
data4[6] => dataForShifter.DATAB
data4[7] => dataForShifter.DATAB
data5[0] => dataForShifter.DATAB
data5[1] => dataForShifter.DATAB
data5[2] => dataForShifter.DATAB
data5[3] => dataForShifter.DATAB
data5[4] => dataForShifter.DATAB
data5[5] => dataForShifter.DATAB
data5[6] => dataForShifter.DATAB
data5[7] => dataForShifter.DATAB
count => always0.IN1
count => lastCount.DATAB
complete <= complete.DB_MAX_OUTPUT_PORT_TYPE
completeInner <= outputShifter:shifter.port4


|BasicMCUInFPGA|packetSenter:sender|outputShifter:shifter
clk => outputData.CLK
clk => dataBitCounter[0].CLK
clk => dataBitCounter[1].CLK
clk => dataBitCounter[2].CLK
clk => dataBitCounter[3].CLK
clk => dataBitCounter[4].CLK
clk => dataBitCounter[5].CLK
clk => dataBitCounter[6].CLK
clk => dataBitCounter[7].CLK
clk => timeForNextBit[0].CLK
clk => timeForNextBit[1].CLK
clk => timeForNextBit[2].CLK
clk => timeForNextBit[3].CLK
clk => timeForNextBit[4].CLK
clk => timeForNextBit[5].CLK
clk => timeForNextBit[6].CLK
clk => timeForNextBit[7].CLK
clk => timeForNextBit[8].CLK
clk => timeForNextBit[9].CLK
clk => timeForNextBit[10].CLK
clk => timeForNextBit[11].CLK
clk => timeForNextBit[12].CLK
clk => timeForNextBit[13].CLK
clk => timeForNextBit[14].CLK
clk => timeForNextBit[15].CLK
clk => timeForNextBit[16].CLK
clk => timeForNextBit[17].CLK
clk => timeForNextBit[18].CLK
clk => timeForNextBit[19].CLK
clk => timeForNextBit[20].CLK
clk => timeForNextBit[21].CLK
clk => timeForNextBit[22].CLK
clk => timeForNextBit[23].CLK
clk => timeForNextBit[24].CLK
clk => timeForNextBit[25].CLK
clk => timeForNextBit[26].CLK
clk => timeForNextBit[27].CLK
clk => timeForNextBit[28].CLK
clk => timeForNextBit[29].CLK
clk => timeForNextBit[30].CLK
clk => timeForNextBit[31].CLK
clk => lastState.CLK
clk => state~3.DATAIN
outputPin <= outputPin.DB_MAX_OUTPUT_PORT_TYPE
datain[0] => Mux0.IN7
datain[1] => Mux0.IN6
datain[2] => Mux0.IN5
datain[3] => Mux0.IN4
datain[4] => Mux0.IN3
datain[5] => Mux0.IN2
datain[6] => Mux0.IN1
datain[7] => Mux0.IN0
statex => always0.IN1
statex => lastState.DATAB
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|BasicMCUInFPGA|slowClock:cloco
clk => clk_out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
downScale[0] => LessThan0.IN32
downScale[1] => LessThan0.IN31
downScale[2] => LessThan0.IN30
downScale[3] => LessThan0.IN29
downScale[4] => LessThan0.IN28
downScale[5] => LessThan0.IN27
downScale[6] => LessThan0.IN26
downScale[7] => LessThan0.IN25
downScale[8] => LessThan0.IN24
downScale[9] => LessThan0.IN23
downScale[10] => LessThan0.IN22
downScale[11] => LessThan0.IN21
downScale[12] => LessThan0.IN20
downScale[13] => LessThan0.IN19
downScale[14] => LessThan0.IN18
downScale[15] => LessThan0.IN17
downScale[16] => LessThan0.IN16
downScale[17] => LessThan0.IN15
downScale[18] => LessThan0.IN14
downScale[19] => LessThan0.IN13
downScale[20] => LessThan0.IN12
downScale[21] => LessThan0.IN11
downScale[22] => LessThan0.IN10
downScale[23] => LessThan0.IN9
downScale[24] => LessThan0.IN8
downScale[25] => LessThan0.IN7
downScale[26] => LessThan0.IN6
downScale[27] => LessThan0.IN5
downScale[28] => LessThan0.IN4
downScale[29] => LessThan0.IN3
downScale[30] => LessThan0.IN2
downScale[31] => LessThan0.IN1


|BasicMCUInFPGA|UART:prog
outputData[0] <= outputData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputData[1] <= outputData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputData[2] <= outputData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputData[3] <= outputData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputData[4] <= outputData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputData[5] <= outputData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputData[6] <= outputData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputData[7] <= outputData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newData <= newData~reg0.DB_MAX_OUTPUT_PORT_TYPE
RXiN => buffer.DATAB
RXiN => buffer.DATAB
RXiN => buffer.DATAB
RXiN => buffer.DATAB
RXiN => buffer.DATAB
RXiN => buffer.DATAB
RXiN => buffer.DATAB
RXiN => buffer.DATAB
RXiN => outputData.OUTPUTSELECT
RXiN => outputData.OUTPUTSELECT
RXiN => outputData.OUTPUTSELECT
RXiN => outputData.OUTPUTSELECT
RXiN => outputData.OUTPUTSELECT
RXiN => outputData.OUTPUTSELECT
RXiN => outputData.OUTPUTSELECT
RXiN => outputData.OUTPUTSELECT
RXiN => newData.OUTPUTSELECT
RXiN => state.OUTPUTSELECT
RXiN => state.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => timeForNextBit.OUTPUTSELECT
RXiN => dataBitCounter.OUTPUTSELECT
RXiN => dataBitCounter.OUTPUTSELECT
RXiN => dataBitCounter.OUTPUTSELECT
RXiN => dataBitCounter.OUTPUTSELECT
RXiN => dataBitCounter.OUTPUTSELECT
RXiN => dataBitCounter.OUTPUTSELECT
RXiN => dataBitCounter.OUTPUTSELECT
RXiN => dataBitCounter.OUTPUTSELECT
clk => newData~reg0.CLK
clk => outputData[0]~reg0.CLK
clk => outputData[1]~reg0.CLK
clk => outputData[2]~reg0.CLK
clk => outputData[3]~reg0.CLK
clk => outputData[4]~reg0.CLK
clk => outputData[5]~reg0.CLK
clk => outputData[6]~reg0.CLK
clk => outputData[7]~reg0.CLK
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => dataBitCounter[0].CLK
clk => dataBitCounter[1].CLK
clk => dataBitCounter[2].CLK
clk => dataBitCounter[3].CLK
clk => dataBitCounter[4].CLK
clk => dataBitCounter[5].CLK
clk => dataBitCounter[6].CLK
clk => dataBitCounter[7].CLK
clk => timeForNextBit[0].CLK
clk => timeForNextBit[1].CLK
clk => timeForNextBit[2].CLK
clk => timeForNextBit[3].CLK
clk => timeForNextBit[4].CLK
clk => timeForNextBit[5].CLK
clk => timeForNextBit[6].CLK
clk => timeForNextBit[7].CLK
clk => timeForNextBit[8].CLK
clk => timeForNextBit[9].CLK
clk => timeForNextBit[10].CLK
clk => timeForNextBit[11].CLK
clk => timeForNextBit[12].CLK
clk => timeForNextBit[13].CLK
clk => timeForNextBit[14].CLK
clk => timeForNextBit[15].CLK
clk => state~3.DATAIN


|BasicMCUInFPGA|instructionSelector:selector
readedByte1[0] => Equal5.IN15
readedByte1[0] => Equal6.IN15
readedByte1[0] => Equal11.IN15
readedByte1[0] => Equal14.IN15
readedByte1[0] => Equal17.IN3
readedByte1[0] => Equal19.IN0
readedByte1[0] => Equal21.IN2
readedByte1[0] => Equal24.IN3
readedByte1[0] => Equal27.IN3
readedByte1[0] => Equal34.IN15
readedByte1[0] => Equal37.IN3
readedByte1[0] => Equal38.IN2
readedByte1[0] => Equal41.IN3
readedByte1[1] => Equal1.IN2
readedByte1[1] => Equal3.IN2
readedByte1[1] => Equal5.IN14
readedByte1[1] => Equal6.IN14
readedByte1[1] => Equal11.IN14
readedByte1[1] => Equal14.IN14
readedByte1[1] => Equal17.IN2
readedByte1[1] => Equal19.IN2
readedByte1[1] => Equal21.IN1
readedByte1[1] => Equal24.IN2
readedByte1[1] => Equal27.IN2
readedByte1[1] => Equal34.IN14
readedByte1[1] => Equal37.IN2
readedByte1[1] => Equal38.IN3
readedByte1[1] => Equal41.IN1
readedByte1[2] => Equal1.IN1
readedByte1[2] => Equal3.IN1
readedByte1[2] => Equal5.IN13
readedByte1[2] => Equal6.IN13
readedByte1[2] => Equal11.IN13
readedByte1[2] => Equal14.IN13
readedByte1[2] => Equal17.IN1
readedByte1[2] => Equal19.IN1
readedByte1[2] => Equal21.IN0
readedByte1[2] => Equal24.IN1
readedByte1[2] => Equal27.IN0
readedByte1[2] => Equal34.IN13
readedByte1[2] => Equal37.IN1
readedByte1[2] => Equal38.IN1
readedByte1[2] => Equal41.IN0
readedByte1[3] => Equal1.IN0
readedByte1[3] => Equal3.IN0
readedByte1[3] => Equal5.IN4
readedByte1[3] => Equal6.IN7
readedByte1[3] => Equal11.IN12
readedByte1[3] => Equal14.IN6
readedByte1[3] => Equal17.IN0
readedByte1[3] => Equal24.IN0
readedByte1[3] => Equal27.IN1
readedByte1[3] => Equal34.IN5
readedByte1[3] => Equal37.IN0
readedByte1[3] => Equal38.IN0
readedByte1[3] => Equal41.IN2
readedByte1[4] => Equal5.IN12
readedByte1[4] => Equal6.IN6
readedByte1[4] => Equal11.IN11
readedByte1[4] => Equal14.IN5
readedByte1[4] => Equal34.IN4
readedByte1[5] => Equal5.IN11
readedByte1[5] => Equal6.IN5
readedByte1[5] => Equal11.IN10
readedByte1[5] => Equal14.IN4
readedByte1[5] => Equal34.IN12
readedByte1[6] => Equal5.IN10
readedByte1[6] => Equal6.IN4
readedByte1[6] => Equal11.IN9
readedByte1[6] => Equal14.IN3
readedByte1[6] => Equal34.IN11
readedByte1[7] => Equal5.IN9
readedByte1[7] => Equal6.IN3
readedByte1[7] => Equal11.IN8
readedByte1[7] => Equal14.IN12
readedByte1[7] => Equal34.IN10
readedByte1[8] => Equal5.IN3
readedByte1[8] => Equal6.IN12
readedByte1[8] => Equal11.IN7
readedByte1[8] => Equal14.IN11
readedByte1[8] => Equal28.IN0
readedByte1[8] => Equal32.IN7
readedByte1[8] => Equal34.IN3
readedByte1[8] => Equal36.IN4
readedByte1[9] => Equal2.IN6
readedByte1[9] => Equal5.IN8
readedByte1[9] => Equal6.IN11
readedByte1[9] => Equal11.IN6
readedByte1[9] => Equal14.IN10
readedByte1[9] => Equal23.IN2
readedByte1[9] => Equal26.IN6
readedByte1[9] => Equal28.IN7
readedByte1[9] => Equal32.IN3
readedByte1[9] => Equal34.IN9
readedByte1[9] => Equal36.IN3
readedByte1[9] => Equal39.IN6
readedByte1[9] => Equal40.IN1
readedByte1[10] => Equal2.IN2
readedByte1[10] => Equal5.IN2
readedByte1[10] => Equal6.IN2
readedByte1[10] => Equal8.IN1
readedByte1[10] => Equal11.IN5
readedByte1[10] => Equal13.IN0
readedByte1[10] => Equal14.IN2
readedByte1[10] => Equal18.IN5
readedByte1[10] => Equal20.IN4
readedByte1[10] => Equal23.IN6
readedByte1[10] => Equal25.IN2
readedByte1[10] => Equal26.IN5
readedByte1[10] => Equal28.IN6
readedByte1[10] => Equal29.IN5
readedByte1[10] => Equal30.IN5
readedByte1[10] => Equal31.IN5
readedByte1[10] => Equal32.IN2
readedByte1[10] => Equal33.IN2
readedByte1[10] => Equal34.IN2
readedByte1[10] => Equal35.IN1
readedByte1[10] => Equal36.IN2
readedByte1[10] => Equal39.IN5
readedByte1[10] => Equal40.IN6
readedByte1[10] => Equal42.IN5
readedByte1[11] => Equal2.IN5
readedByte1[11] => Equal4.IN3
readedByte1[11] => Equal5.IN7
readedByte1[11] => Equal6.IN10
readedByte1[11] => Equal8.IN5
readedByte1[11] => Equal11.IN4
readedByte1[11] => Equal13.IN5
readedByte1[11] => Equal14.IN9
readedByte1[11] => Equal15.IN4
readedByte1[11] => Equal18.IN4
readedByte1[11] => Equal20.IN5
readedByte1[11] => Equal23.IN5
readedByte1[11] => Equal25.IN1
readedByte1[11] => Equal26.IN4
readedByte1[11] => Equal28.IN5
readedByte1[11] => Equal29.IN4
readedByte1[11] => Equal30.IN4
readedByte1[11] => Equal31.IN1
readedByte1[11] => Equal32.IN6
readedByte1[11] => Equal33.IN1
readedByte1[11] => Equal34.IN8
readedByte1[11] => Equal35.IN0
readedByte1[11] => Equal36.IN7
readedByte1[11] => Equal39.IN4
readedByte1[11] => Equal40.IN5
readedByte1[11] => Equal42.IN0
readedByte1[12] => Equal0.IN3
readedByte1[12] => Equal2.IN1
readedByte1[12] => Equal4.IN2
readedByte1[12] => Equal5.IN1
readedByte1[12] => Equal6.IN1
readedByte1[12] => Equal7.IN3
readedByte1[12] => Equal8.IN4
readedByte1[12] => Equal9.IN1
readedByte1[12] => Equal10.IN3
readedByte1[12] => Equal11.IN3
readedByte1[12] => Equal12.IN1
readedByte1[12] => Equal13.IN4
readedByte1[12] => Equal14.IN1
readedByte1[12] => Equal15.IN2
readedByte1[12] => Equal16.IN3
readedByte1[12] => Equal18.IN3
readedByte1[12] => Equal20.IN3
readedByte1[12] => Equal22.IN2
readedByte1[12] => Equal23.IN1
readedByte1[12] => Equal25.IN5
readedByte1[12] => Equal26.IN1
readedByte1[12] => Equal28.IN4
readedByte1[12] => Equal29.IN3
readedByte1[12] => Equal30.IN0
readedByte1[12] => Equal31.IN4
readedByte1[12] => Equal32.IN1
readedByte1[12] => Equal33.IN0
readedByte1[12] => Equal34.IN1
readedByte1[12] => Equal35.IN5
readedByte1[12] => Equal36.IN1
readedByte1[12] => Equal39.IN3
readedByte1[12] => Equal40.IN4
readedByte1[12] => Equal42.IN4
readedByte1[13] => Equal0.IN2
readedByte1[13] => Equal2.IN4
readedByte1[13] => Equal4.IN1
readedByte1[13] => Equal5.IN6
readedByte1[13] => Equal6.IN9
readedByte1[13] => Equal7.IN2
readedByte1[13] => Equal8.IN0
readedByte1[13] => Equal9.IN3
readedByte1[13] => Equal10.IN2
readedByte1[13] => Equal11.IN2
readedByte1[13] => Equal12.IN0
readedByte1[13] => Equal13.IN3
readedByte1[13] => Equal14.IN8
readedByte1[13] => Equal15.IN1
readedByte1[13] => Equal16.IN1
readedByte1[13] => Equal18.IN2
readedByte1[13] => Equal20.IN2
readedByte1[13] => Equal22.IN1
readedByte1[13] => Equal23.IN4
readedByte1[13] => Equal25.IN0
readedByte1[13] => Equal26.IN3
readedByte1[13] => Equal28.IN3
readedByte1[13] => Equal29.IN0
readedByte1[13] => Equal30.IN3
readedByte1[13] => Equal31.IN0
readedByte1[13] => Equal32.IN5
readedByte1[13] => Equal33.IN5
readedByte1[13] => Equal34.IN7
readedByte1[13] => Equal35.IN4
readedByte1[13] => Equal36.IN6
readedByte1[13] => Equal39.IN2
readedByte1[13] => Equal40.IN3
readedByte1[13] => Equal42.IN3
readedByte1[14] => Equal0.IN1
readedByte1[14] => Equal2.IN3
readedByte1[14] => Equal4.IN4
readedByte1[14] => Equal5.IN5
readedByte1[14] => Equal6.IN8
readedByte1[14] => Equal7.IN1
readedByte1[14] => Equal8.IN3
readedByte1[14] => Equal9.IN0
readedByte1[14] => Equal10.IN0
readedByte1[14] => Equal11.IN1
readedByte1[14] => Equal12.IN3
readedByte1[14] => Equal13.IN2
readedByte1[14] => Equal14.IN7
readedByte1[14] => Equal15.IN3
readedByte1[14] => Equal16.IN0
readedByte1[14] => Equal18.IN1
readedByte1[14] => Equal20.IN1
readedByte1[14] => Equal22.IN0
readedByte1[14] => Equal23.IN3
readedByte1[14] => Equal25.IN4
readedByte1[14] => Equal26.IN2
readedByte1[14] => Equal28.IN2
readedByte1[14] => Equal29.IN2
readedByte1[14] => Equal30.IN2
readedByte1[14] => Equal31.IN3
readedByte1[14] => Equal32.IN4
readedByte1[14] => Equal33.IN4
readedByte1[14] => Equal34.IN6
readedByte1[14] => Equal35.IN3
readedByte1[14] => Equal36.IN5
readedByte1[14] => Equal39.IN1
readedByte1[14] => Equal40.IN2
readedByte1[14] => Equal42.IN2
readedByte1[15] => Equal0.IN0
readedByte1[15] => Equal2.IN0
readedByte1[15] => Equal4.IN0
readedByte1[15] => Equal5.IN0
readedByte1[15] => Equal6.IN0
readedByte1[15] => Equal7.IN0
readedByte1[15] => Equal8.IN2
readedByte1[15] => Equal9.IN2
readedByte1[15] => Equal10.IN1
readedByte1[15] => Equal11.IN0
readedByte1[15] => Equal12.IN2
readedByte1[15] => Equal13.IN1
readedByte1[15] => Equal14.IN0
readedByte1[15] => Equal15.IN0
readedByte1[15] => Equal16.IN2
readedByte1[15] => Equal18.IN0
readedByte1[15] => Equal20.IN0
readedByte1[15] => Equal22.IN3
readedByte1[15] => Equal23.IN0
readedByte1[15] => Equal25.IN3
readedByte1[15] => Equal26.IN0
readedByte1[15] => Equal28.IN1
readedByte1[15] => Equal29.IN1
readedByte1[15] => Equal30.IN1
readedByte1[15] => Equal31.IN2
readedByte1[15] => Equal32.IN0
readedByte1[15] => Equal33.IN3
readedByte1[15] => Equal34.IN0
readedByte1[15] => Equal35.IN2
readedByte1[15] => Equal36.IN0
readedByte1[15] => Equal39.IN0
readedByte1[15] => Equal40.IN0
readedByte1[15] => Equal42.IN1
OPCODE_FINAL[0] <= OPCODE_FINAL.DB_MAX_OUTPUT_PORT_TYPE
OPCODE_FINAL[1] <= OPCODE_FINAL.DB_MAX_OUTPUT_PORT_TYPE
OPCODE_FINAL[2] <= OPCODE_FINAL.DB_MAX_OUTPUT_PORT_TYPE
OPCODE_FINAL[3] <= OPCODE_FINAL.DB_MAX_OUTPUT_PORT_TYPE
OPCODE_FINAL[4] <= OPCODE_FINAL.DB_MAX_OUTPUT_PORT_TYPE
OPCODE_FINAL[5] <= OPCODE_FINAL.DB_MAX_OUTPUT_PORT_TYPE
OPCODE_FINAL[6] <= <GND>
OPCODE_FINAL[7] <= skipNext.DB_MAX_OUTPUT_PORT_TYPE
skipNext => OPCODE_FINAL.OUTPUTSELECT
skipNext => OPCODE_FINAL.OUTPUTSELECT
skipNext => OPCODE_FINAL.OUTPUTSELECT
skipNext => OPCODE_FINAL.OUTPUTSELECT
skipNext => OPCODE_FINAL.OUTPUTSELECT
skipNext => OPCODE_FINAL.OUTPUTSELECT
skipNext => OPCODE_FINAL[7].DATAIN


|BasicMCUInFPGA|PushButton_Debouncer:debouncer
clk => PB_state~reg0.CLK
clk => PB_cnt[0].CLK
clk => PB_cnt[1].CLK
clk => PB_cnt[2].CLK
clk => PB_cnt[3].CLK
clk => PB_cnt[4].CLK
clk => PB_cnt[5].CLK
clk => PB_cnt[6].CLK
clk => PB_cnt[7].CLK
clk => PB_cnt[8].CLK
clk => PB_cnt[9].CLK
clk => PB_cnt[10].CLK
clk => PB_cnt[11].CLK
clk => PB_cnt[12].CLK
clk => PB_cnt[13].CLK
clk => PB_cnt[14].CLK
clk => PB_cnt[15].CLK
clk => PB_sync_1.CLK
clk => PB_sync_0.CLK
PB => PB_sync_0.DATAIN
PB_state <= PB_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BasicMCUInFPGA|registerFile:regFile
clk => regs[31][0].CLK
clk => regs[31][1].CLK
clk => regs[31][2].CLK
clk => regs[31][3].CLK
clk => regs[31][4].CLK
clk => regs[31][5].CLK
clk => regs[31][6].CLK
clk => regs[31][7].CLK
clk => regs[30][0].CLK
clk => regs[30][1].CLK
clk => regs[30][2].CLK
clk => regs[30][3].CLK
clk => regs[30][4].CLK
clk => regs[30][5].CLK
clk => regs[30][6].CLK
clk => regs[30][7].CLK
clk => regs[29][0].CLK
clk => regs[29][1].CLK
clk => regs[29][2].CLK
clk => regs[29][3].CLK
clk => regs[29][4].CLK
clk => regs[29][5].CLK
clk => regs[29][6].CLK
clk => regs[29][7].CLK
clk => regs[28][0].CLK
clk => regs[28][1].CLK
clk => regs[28][2].CLK
clk => regs[28][3].CLK
clk => regs[28][4].CLK
clk => regs[28][5].CLK
clk => regs[28][6].CLK
clk => regs[28][7].CLK
clk => regs[27][0].CLK
clk => regs[27][1].CLK
clk => regs[27][2].CLK
clk => regs[27][3].CLK
clk => regs[27][4].CLK
clk => regs[27][5].CLK
clk => regs[27][6].CLK
clk => regs[27][7].CLK
clk => regs[26][0].CLK
clk => regs[26][1].CLK
clk => regs[26][2].CLK
clk => regs[26][3].CLK
clk => regs[26][4].CLK
clk => regs[26][5].CLK
clk => regs[26][6].CLK
clk => regs[26][7].CLK
clk => regs[25][0].CLK
clk => regs[25][1].CLK
clk => regs[25][2].CLK
clk => regs[25][3].CLK
clk => regs[25][4].CLK
clk => regs[25][5].CLK
clk => regs[25][6].CLK
clk => regs[25][7].CLK
clk => regs[24][0].CLK
clk => regs[24][1].CLK
clk => regs[24][2].CLK
clk => regs[24][3].CLK
clk => regs[24][4].CLK
clk => regs[24][5].CLK
clk => regs[24][6].CLK
clk => regs[24][7].CLK
clk => regs[23][0].CLK
clk => regs[23][1].CLK
clk => regs[23][2].CLK
clk => regs[23][3].CLK
clk => regs[23][4].CLK
clk => regs[23][5].CLK
clk => regs[23][6].CLK
clk => regs[23][7].CLK
clk => regs[22][0].CLK
clk => regs[22][1].CLK
clk => regs[22][2].CLK
clk => regs[22][3].CLK
clk => regs[22][4].CLK
clk => regs[22][5].CLK
clk => regs[22][6].CLK
clk => regs[22][7].CLK
clk => regs[21][0].CLK
clk => regs[21][1].CLK
clk => regs[21][2].CLK
clk => regs[21][3].CLK
clk => regs[21][4].CLK
clk => regs[21][5].CLK
clk => regs[21][6].CLK
clk => regs[21][7].CLK
clk => regs[20][0].CLK
clk => regs[20][1].CLK
clk => regs[20][2].CLK
clk => regs[20][3].CLK
clk => regs[20][4].CLK
clk => regs[20][5].CLK
clk => regs[20][6].CLK
clk => regs[20][7].CLK
clk => regs[19][0].CLK
clk => regs[19][1].CLK
clk => regs[19][2].CLK
clk => regs[19][3].CLK
clk => regs[19][4].CLK
clk => regs[19][5].CLK
clk => regs[19][6].CLK
clk => regs[19][7].CLK
clk => regs[18][0].CLK
clk => regs[18][1].CLK
clk => regs[18][2].CLK
clk => regs[18][3].CLK
clk => regs[18][4].CLK
clk => regs[18][5].CLK
clk => regs[18][6].CLK
clk => regs[18][7].CLK
clk => regs[17][0].CLK
clk => regs[17][1].CLK
clk => regs[17][2].CLK
clk => regs[17][3].CLK
clk => regs[17][4].CLK
clk => regs[17][5].CLK
clk => regs[17][6].CLK
clk => regs[17][7].CLK
clk => regs[16][0].CLK
clk => regs[16][1].CLK
clk => regs[16][2].CLK
clk => regs[16][3].CLK
clk => regs[16][4].CLK
clk => regs[16][5].CLK
clk => regs[16][6].CLK
clk => regs[16][7].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[0] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[1] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[2] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[3] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[4] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[5] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[6] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
reg1input[7] => regs.DATAB
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
writeEn => regs.OUTPUTSELECT
reg1address[0] => Mux0.IN4
reg1address[0] => Mux1.IN4
reg1address[0] => Mux2.IN4
reg1address[0] => Mux3.IN4
reg1address[0] => Mux4.IN4
reg1address[0] => Mux5.IN4
reg1address[0] => Mux6.IN4
reg1address[0] => Mux7.IN4
reg1address[0] => Decoder0.IN4
reg1address[1] => Mux0.IN3
reg1address[1] => Mux1.IN3
reg1address[1] => Mux2.IN3
reg1address[1] => Mux3.IN3
reg1address[1] => Mux4.IN3
reg1address[1] => Mux5.IN3
reg1address[1] => Mux6.IN3
reg1address[1] => Mux7.IN3
reg1address[1] => Decoder0.IN3
reg1address[2] => Mux0.IN2
reg1address[2] => Mux1.IN2
reg1address[2] => Mux2.IN2
reg1address[2] => Mux3.IN2
reg1address[2] => Mux4.IN2
reg1address[2] => Mux5.IN2
reg1address[2] => Mux6.IN2
reg1address[2] => Mux7.IN2
reg1address[2] => Decoder0.IN2
reg1address[3] => Mux0.IN1
reg1address[3] => Mux1.IN1
reg1address[3] => Mux2.IN1
reg1address[3] => Mux3.IN1
reg1address[3] => Mux4.IN1
reg1address[3] => Mux5.IN1
reg1address[3] => Mux6.IN1
reg1address[3] => Mux7.IN1
reg1address[3] => Decoder0.IN1
reg1address[4] => Mux0.IN0
reg1address[4] => Mux1.IN0
reg1address[4] => Mux2.IN0
reg1address[4] => Mux3.IN0
reg1address[4] => Mux4.IN0
reg1address[4] => Mux5.IN0
reg1address[4] => Mux6.IN0
reg1address[4] => Mux7.IN0
reg1address[4] => Decoder0.IN0
reg1output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
reg1output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
reg1output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
reg1output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
reg1output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
reg1output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
reg1output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
reg1output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg2address[0] => Mux8.IN4
reg2address[0] => Mux9.IN4
reg2address[0] => Mux10.IN4
reg2address[0] => Mux11.IN4
reg2address[0] => Mux12.IN4
reg2address[0] => Mux13.IN4
reg2address[0] => Mux14.IN4
reg2address[0] => Mux15.IN4
reg2address[0] => Decoder1.IN4
reg2address[1] => Mux8.IN3
reg2address[1] => Mux9.IN3
reg2address[1] => Mux10.IN3
reg2address[1] => Mux11.IN3
reg2address[1] => Mux12.IN3
reg2address[1] => Mux13.IN3
reg2address[1] => Mux14.IN3
reg2address[1] => Mux15.IN3
reg2address[1] => Decoder1.IN3
reg2address[2] => Mux8.IN2
reg2address[2] => Mux9.IN2
reg2address[2] => Mux10.IN2
reg2address[2] => Mux11.IN2
reg2address[2] => Mux12.IN2
reg2address[2] => Mux13.IN2
reg2address[2] => Mux14.IN2
reg2address[2] => Mux15.IN2
reg2address[2] => Decoder1.IN2
reg2address[3] => Mux8.IN1
reg2address[3] => Mux9.IN1
reg2address[3] => Mux10.IN1
reg2address[3] => Mux11.IN1
reg2address[3] => Mux12.IN1
reg2address[3] => Mux13.IN1
reg2address[3] => Mux14.IN1
reg2address[3] => Mux15.IN1
reg2address[3] => Decoder1.IN1
reg2address[4] => Mux8.IN0
reg2address[4] => Mux9.IN0
reg2address[4] => Mux10.IN0
reg2address[4] => Mux11.IN0
reg2address[4] => Mux12.IN0
reg2address[4] => Mux13.IN0
reg2address[4] => Mux14.IN0
reg2address[4] => Mux15.IN0
reg2address[4] => Decoder1.IN0
reg2output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
reg2output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
reg2output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
reg2output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
reg2output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
reg2output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
reg2output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
reg2output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[0] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[1] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[2] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[3] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[4] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[5] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[6] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
reg2input[7] => regs.DATAB
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
writeEn2 => regs.OUTPUTSELECT
bit16Debug[0] <= regs[26][0].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[1] <= regs[26][1].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[2] <= regs[26][2].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[3] <= regs[26][3].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[4] <= regs[26][4].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[5] <= regs[26][5].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[6] <= regs[26][6].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[7] <= regs[26][7].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[8] <= regs[27][0].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[9] <= regs[27][1].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[10] <= regs[27][2].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[11] <= regs[27][3].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[12] <= regs[27][4].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[13] <= regs[27][5].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[14] <= regs[27][6].DB_MAX_OUTPUT_PORT_TYPE
bit16Debug[15] <= regs[27][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[0] <= regs[31][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[1] <= regs[31][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[2] <= regs[31][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[3] <= regs[31][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[4] <= regs[31][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[5] <= regs[31][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[6] <= regs[31][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[7] <= regs[31][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[8] <= regs[30][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[9] <= regs[30][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[10] <= regs[30][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[11] <= regs[30][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[12] <= regs[30][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[13] <= regs[30][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[14] <= regs[30][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[15] <= regs[30][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[16] <= regs[29][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[17] <= regs[29][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[18] <= regs[29][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[19] <= regs[29][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[20] <= regs[29][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[21] <= regs[29][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[22] <= regs[29][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[23] <= regs[29][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[24] <= regs[28][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[25] <= regs[28][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[26] <= regs[28][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[27] <= regs[28][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[28] <= regs[28][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[29] <= regs[28][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[30] <= regs[28][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[31] <= regs[28][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[32] <= regs[27][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[33] <= regs[27][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[34] <= regs[27][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[35] <= regs[27][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[36] <= regs[27][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[37] <= regs[27][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[38] <= regs[27][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[39] <= regs[27][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[40] <= regs[26][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[41] <= regs[26][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[42] <= regs[26][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[43] <= regs[26][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[44] <= regs[26][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[45] <= regs[26][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[46] <= regs[26][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[47] <= regs[26][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[48] <= regs[25][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[49] <= regs[25][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[50] <= regs[25][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[51] <= regs[25][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[52] <= regs[25][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[53] <= regs[25][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[54] <= regs[25][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[55] <= regs[25][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[56] <= regs[24][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[57] <= regs[24][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[58] <= regs[24][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[59] <= regs[24][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[60] <= regs[24][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[61] <= regs[24][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[62] <= regs[24][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[63] <= regs[24][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[64] <= regs[23][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[65] <= regs[23][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[66] <= regs[23][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[67] <= regs[23][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[68] <= regs[23][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[69] <= regs[23][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[70] <= regs[23][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[71] <= regs[23][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[72] <= regs[22][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[73] <= regs[22][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[74] <= regs[22][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[75] <= regs[22][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[76] <= regs[22][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[77] <= regs[22][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[78] <= regs[22][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[79] <= regs[22][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[80] <= regs[21][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[81] <= regs[21][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[82] <= regs[21][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[83] <= regs[21][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[84] <= regs[21][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[85] <= regs[21][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[86] <= regs[21][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[87] <= regs[21][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[88] <= regs[20][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[89] <= regs[20][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[90] <= regs[20][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[91] <= regs[20][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[92] <= regs[20][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[93] <= regs[20][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[94] <= regs[20][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[95] <= regs[20][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[96] <= regs[19][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[97] <= regs[19][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[98] <= regs[19][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[99] <= regs[19][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[100] <= regs[19][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[101] <= regs[19][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[102] <= regs[19][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[103] <= regs[19][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[104] <= regs[18][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[105] <= regs[18][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[106] <= regs[18][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[107] <= regs[18][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[108] <= regs[18][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[109] <= regs[18][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[110] <= regs[18][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[111] <= regs[18][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[112] <= regs[17][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[113] <= regs[17][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[114] <= regs[17][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[115] <= regs[17][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[116] <= regs[17][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[117] <= regs[17][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[118] <= regs[17][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[119] <= regs[17][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[120] <= regs[16][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[121] <= regs[16][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[122] <= regs[16][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[123] <= regs[16][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[124] <= regs[16][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[125] <= regs[16][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[126] <= regs[16][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[127] <= regs[16][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[128] <= regs[15][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[129] <= regs[15][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[130] <= regs[15][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[131] <= regs[15][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[132] <= regs[15][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[133] <= regs[15][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[134] <= regs[15][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[135] <= regs[15][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[136] <= regs[14][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[137] <= regs[14][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[138] <= regs[14][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[139] <= regs[14][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[140] <= regs[14][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[141] <= regs[14][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[142] <= regs[14][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[143] <= regs[14][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[144] <= regs[13][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[145] <= regs[13][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[146] <= regs[13][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[147] <= regs[13][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[148] <= regs[13][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[149] <= regs[13][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[150] <= regs[13][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[151] <= regs[13][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[152] <= regs[12][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[153] <= regs[12][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[154] <= regs[12][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[155] <= regs[12][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[156] <= regs[12][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[157] <= regs[12][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[158] <= regs[12][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[159] <= regs[12][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[160] <= regs[11][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[161] <= regs[11][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[162] <= regs[11][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[163] <= regs[11][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[164] <= regs[11][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[165] <= regs[11][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[166] <= regs[11][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[167] <= regs[11][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[168] <= regs[10][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[169] <= regs[10][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[170] <= regs[10][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[171] <= regs[10][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[172] <= regs[10][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[173] <= regs[10][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[174] <= regs[10][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[175] <= regs[10][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[176] <= regs[9][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[177] <= regs[9][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[178] <= regs[9][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[179] <= regs[9][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[180] <= regs[9][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[181] <= regs[9][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[182] <= regs[9][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[183] <= regs[9][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[184] <= regs[8][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[185] <= regs[8][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[186] <= regs[8][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[187] <= regs[8][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[188] <= regs[8][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[189] <= regs[8][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[190] <= regs[8][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[191] <= regs[8][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[192] <= regs[7][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[193] <= regs[7][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[194] <= regs[7][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[195] <= regs[7][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[196] <= regs[7][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[197] <= regs[7][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[198] <= regs[7][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[199] <= regs[7][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[200] <= regs[6][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[201] <= regs[6][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[202] <= regs[6][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[203] <= regs[6][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[204] <= regs[6][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[205] <= regs[6][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[206] <= regs[6][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[207] <= regs[6][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[208] <= regs[5][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[209] <= regs[5][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[210] <= regs[5][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[211] <= regs[5][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[212] <= regs[5][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[213] <= regs[5][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[214] <= regs[5][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[215] <= regs[5][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[216] <= regs[4][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[217] <= regs[4][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[218] <= regs[4][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[219] <= regs[4][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[220] <= regs[4][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[221] <= regs[4][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[222] <= regs[4][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[223] <= regs[4][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[224] <= regs[3][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[225] <= regs[3][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[226] <= regs[3][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[227] <= regs[3][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[228] <= regs[3][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[229] <= regs[3][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[230] <= regs[3][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[231] <= regs[3][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[232] <= regs[2][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[233] <= regs[2][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[234] <= regs[2][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[235] <= regs[2][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[236] <= regs[2][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[237] <= regs[2][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[238] <= regs[2][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[239] <= regs[2][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[240] <= regs[1][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[241] <= regs[1][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[242] <= regs[1][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[243] <= regs[1][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[244] <= regs[1][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[245] <= regs[1][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[246] <= regs[1][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[247] <= regs[1][7].DB_MAX_OUTPUT_PORT_TYPE
directOutput[248] <= regs[0][0].DB_MAX_OUTPUT_PORT_TYPE
directOutput[249] <= regs[0][1].DB_MAX_OUTPUT_PORT_TYPE
directOutput[250] <= regs[0][2].DB_MAX_OUTPUT_PORT_TYPE
directOutput[251] <= regs[0][3].DB_MAX_OUTPUT_PORT_TYPE
directOutput[252] <= regs[0][4].DB_MAX_OUTPUT_PORT_TYPE
directOutput[253] <= regs[0][5].DB_MAX_OUTPUT_PORT_TYPE
directOutput[254] <= regs[0][6].DB_MAX_OUTPUT_PORT_TYPE
directOutput[255] <= regs[0][7].DB_MAX_OUTPUT_PORT_TYPE


|BasicMCUInFPGA|FLASH:flash
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|BasicMCUInFPGA|FLASH:flash|altsyncram:altsyncram_component
wren_a => altsyncram_c1k2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_c1k2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c1k2:auto_generated.data_a[0]
data_a[1] => altsyncram_c1k2:auto_generated.data_a[1]
data_a[2] => altsyncram_c1k2:auto_generated.data_a[2]
data_a[3] => altsyncram_c1k2:auto_generated.data_a[3]
data_a[4] => altsyncram_c1k2:auto_generated.data_a[4]
data_a[5] => altsyncram_c1k2:auto_generated.data_a[5]
data_a[6] => altsyncram_c1k2:auto_generated.data_a[6]
data_a[7] => altsyncram_c1k2:auto_generated.data_a[7]
data_a[8] => altsyncram_c1k2:auto_generated.data_a[8]
data_a[9] => altsyncram_c1k2:auto_generated.data_a[9]
data_a[10] => altsyncram_c1k2:auto_generated.data_a[10]
data_a[11] => altsyncram_c1k2:auto_generated.data_a[11]
data_a[12] => altsyncram_c1k2:auto_generated.data_a[12]
data_a[13] => altsyncram_c1k2:auto_generated.data_a[13]
data_a[14] => altsyncram_c1k2:auto_generated.data_a[14]
data_a[15] => altsyncram_c1k2:auto_generated.data_a[15]
data_b[0] => altsyncram_c1k2:auto_generated.data_b[0]
data_b[1] => altsyncram_c1k2:auto_generated.data_b[1]
data_b[2] => altsyncram_c1k2:auto_generated.data_b[2]
data_b[3] => altsyncram_c1k2:auto_generated.data_b[3]
data_b[4] => altsyncram_c1k2:auto_generated.data_b[4]
data_b[5] => altsyncram_c1k2:auto_generated.data_b[5]
data_b[6] => altsyncram_c1k2:auto_generated.data_b[6]
data_b[7] => altsyncram_c1k2:auto_generated.data_b[7]
data_b[8] => altsyncram_c1k2:auto_generated.data_b[8]
data_b[9] => altsyncram_c1k2:auto_generated.data_b[9]
data_b[10] => altsyncram_c1k2:auto_generated.data_b[10]
data_b[11] => altsyncram_c1k2:auto_generated.data_b[11]
data_b[12] => altsyncram_c1k2:auto_generated.data_b[12]
data_b[13] => altsyncram_c1k2:auto_generated.data_b[13]
data_b[14] => altsyncram_c1k2:auto_generated.data_b[14]
data_b[15] => altsyncram_c1k2:auto_generated.data_b[15]
address_a[0] => altsyncram_c1k2:auto_generated.address_a[0]
address_a[1] => altsyncram_c1k2:auto_generated.address_a[1]
address_a[2] => altsyncram_c1k2:auto_generated.address_a[2]
address_a[3] => altsyncram_c1k2:auto_generated.address_a[3]
address_a[4] => altsyncram_c1k2:auto_generated.address_a[4]
address_a[5] => altsyncram_c1k2:auto_generated.address_a[5]
address_a[6] => altsyncram_c1k2:auto_generated.address_a[6]
address_a[7] => altsyncram_c1k2:auto_generated.address_a[7]
address_a[8] => altsyncram_c1k2:auto_generated.address_a[8]
address_a[9] => altsyncram_c1k2:auto_generated.address_a[9]
address_a[10] => altsyncram_c1k2:auto_generated.address_a[10]
address_a[11] => altsyncram_c1k2:auto_generated.address_a[11]
address_a[12] => altsyncram_c1k2:auto_generated.address_a[12]
address_a[13] => altsyncram_c1k2:auto_generated.address_a[13]
address_b[0] => altsyncram_c1k2:auto_generated.address_b[0]
address_b[1] => altsyncram_c1k2:auto_generated.address_b[1]
address_b[2] => altsyncram_c1k2:auto_generated.address_b[2]
address_b[3] => altsyncram_c1k2:auto_generated.address_b[3]
address_b[4] => altsyncram_c1k2:auto_generated.address_b[4]
address_b[5] => altsyncram_c1k2:auto_generated.address_b[5]
address_b[6] => altsyncram_c1k2:auto_generated.address_b[6]
address_b[7] => altsyncram_c1k2:auto_generated.address_b[7]
address_b[8] => altsyncram_c1k2:auto_generated.address_b[8]
address_b[9] => altsyncram_c1k2:auto_generated.address_b[9]
address_b[10] => altsyncram_c1k2:auto_generated.address_b[10]
address_b[11] => altsyncram_c1k2:auto_generated.address_b[11]
address_b[12] => altsyncram_c1k2:auto_generated.address_b[12]
address_b[13] => altsyncram_c1k2:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c1k2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c1k2:auto_generated.q_a[0]
q_a[1] <= altsyncram_c1k2:auto_generated.q_a[1]
q_a[2] <= altsyncram_c1k2:auto_generated.q_a[2]
q_a[3] <= altsyncram_c1k2:auto_generated.q_a[3]
q_a[4] <= altsyncram_c1k2:auto_generated.q_a[4]
q_a[5] <= altsyncram_c1k2:auto_generated.q_a[5]
q_a[6] <= altsyncram_c1k2:auto_generated.q_a[6]
q_a[7] <= altsyncram_c1k2:auto_generated.q_a[7]
q_a[8] <= altsyncram_c1k2:auto_generated.q_a[8]
q_a[9] <= altsyncram_c1k2:auto_generated.q_a[9]
q_a[10] <= altsyncram_c1k2:auto_generated.q_a[10]
q_a[11] <= altsyncram_c1k2:auto_generated.q_a[11]
q_a[12] <= altsyncram_c1k2:auto_generated.q_a[12]
q_a[13] <= altsyncram_c1k2:auto_generated.q_a[13]
q_a[14] <= altsyncram_c1k2:auto_generated.q_a[14]
q_a[15] <= altsyncram_c1k2:auto_generated.q_a[15]
q_b[0] <= altsyncram_c1k2:auto_generated.q_b[0]
q_b[1] <= altsyncram_c1k2:auto_generated.q_b[1]
q_b[2] <= altsyncram_c1k2:auto_generated.q_b[2]
q_b[3] <= altsyncram_c1k2:auto_generated.q_b[3]
q_b[4] <= altsyncram_c1k2:auto_generated.q_b[4]
q_b[5] <= altsyncram_c1k2:auto_generated.q_b[5]
q_b[6] <= altsyncram_c1k2:auto_generated.q_b[6]
q_b[7] <= altsyncram_c1k2:auto_generated.q_b[7]
q_b[8] <= altsyncram_c1k2:auto_generated.q_b[8]
q_b[9] <= altsyncram_c1k2:auto_generated.q_b[9]
q_b[10] <= altsyncram_c1k2:auto_generated.q_b[10]
q_b[11] <= altsyncram_c1k2:auto_generated.q_b[11]
q_b[12] <= altsyncram_c1k2:auto_generated.q_b[12]
q_b[13] <= altsyncram_c1k2:auto_generated.q_b[13]
q_b[14] <= altsyncram_c1k2:auto_generated.q_b[14]
q_b[15] <= altsyncram_c1k2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BasicMCUInFPGA|FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_jsa:decode3.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a17.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a18.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a19.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a20.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a21.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a22.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a23.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a24.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a25.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a26.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a27.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a28.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a29.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a30.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[15] => ram_block1a31.PORTBDATAIN
q_a[0] <= mux_iob:mux4.result[0]
q_a[1] <= mux_iob:mux4.result[1]
q_a[2] <= mux_iob:mux4.result[2]
q_a[3] <= mux_iob:mux4.result[3]
q_a[4] <= mux_iob:mux4.result[4]
q_a[5] <= mux_iob:mux4.result[5]
q_a[6] <= mux_iob:mux4.result[6]
q_a[7] <= mux_iob:mux4.result[7]
q_a[8] <= mux_iob:mux4.result[8]
q_a[9] <= mux_iob:mux4.result[9]
q_a[10] <= mux_iob:mux4.result[10]
q_a[11] <= mux_iob:mux4.result[11]
q_a[12] <= mux_iob:mux4.result[12]
q_a[13] <= mux_iob:mux4.result[13]
q_a[14] <= mux_iob:mux4.result[14]
q_a[15] <= mux_iob:mux4.result[15]
q_b[0] <= mux_iob:mux5.result[0]
q_b[1] <= mux_iob:mux5.result[1]
q_b[2] <= mux_iob:mux5.result[2]
q_b[3] <= mux_iob:mux5.result[3]
q_b[4] <= mux_iob:mux5.result[4]
q_b[5] <= mux_iob:mux5.result[5]
q_b[6] <= mux_iob:mux5.result[6]
q_b[7] <= mux_iob:mux5.result[7]
q_b[8] <= mux_iob:mux5.result[8]
q_b[9] <= mux_iob:mux5.result[9]
q_b[10] <= mux_iob:mux5.result[10]
q_b[11] <= mux_iob:mux5.result[11]
q_b[12] <= mux_iob:mux5.result[12]
q_b[13] <= mux_iob:mux5.result[13]
q_b[14] <= mux_iob:mux5.result[14]
q_b[15] <= mux_iob:mux5.result[15]
wren_a => decode_jsa:decode2.enable
wren_b => decode_jsa:decode3.enable


|BasicMCUInFPGA|FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|BasicMCUInFPGA|FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|BasicMCUInFPGA|FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated|mux_iob:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|BasicMCUInFPGA|FLASH:flash|altsyncram:altsyncram_component|altsyncram_c1k2:auto_generated|mux_iob:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|BasicMCUInFPGA|RAM:ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|BasicMCUInFPGA|RAM:ram|altsyncram:altsyncram_component
wren_a => altsyncram_28g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_28g1:auto_generated.data_a[0]
data_a[1] => altsyncram_28g1:auto_generated.data_a[1]
data_a[2] => altsyncram_28g1:auto_generated.data_a[2]
data_a[3] => altsyncram_28g1:auto_generated.data_a[3]
data_a[4] => altsyncram_28g1:auto_generated.data_a[4]
data_a[5] => altsyncram_28g1:auto_generated.data_a[5]
data_a[6] => altsyncram_28g1:auto_generated.data_a[6]
data_a[7] => altsyncram_28g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_28g1:auto_generated.address_a[0]
address_a[1] => altsyncram_28g1:auto_generated.address_a[1]
address_a[2] => altsyncram_28g1:auto_generated.address_a[2]
address_a[3] => altsyncram_28g1:auto_generated.address_a[3]
address_a[4] => altsyncram_28g1:auto_generated.address_a[4]
address_a[5] => altsyncram_28g1:auto_generated.address_a[5]
address_a[6] => altsyncram_28g1:auto_generated.address_a[6]
address_a[7] => altsyncram_28g1:auto_generated.address_a[7]
address_a[8] => altsyncram_28g1:auto_generated.address_a[8]
address_a[9] => altsyncram_28g1:auto_generated.address_a[9]
address_a[10] => altsyncram_28g1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_28g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_28g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_28g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_28g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_28g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_28g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_28g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_28g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_28g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BasicMCUInFPGA|RAM:ram|altsyncram:altsyncram_component|altsyncram_28g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


