// Seed: 3478983760
module module_0;
  assign id_1 = 1 - id_1 ^ id_1;
  wire id_2;
  wire id_3 = id_1;
  assign module_1.id_9 = 0;
  wire id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    input wor id_5,
    input supply1 id_6,
    output uwire id_7,
    output tri id_8,
    input tri id_9,
    input supply0 id_10,
    output supply1 id_11
    , id_13, id_14, id_15
);
  wire id_16;
  module_0 modCall_1 ();
endmodule
