test_vsubcuw_1_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_2_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000000]

test_vsubcuw_3_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_4_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_5_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_6_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_7_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_8_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_9_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_10_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_11_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_12_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_13_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_14_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_15_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_16_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_17_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_18_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_19_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_20_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_21_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_22_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_23_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_24_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_25_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_26_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_27_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000000]

test_vsubcuw_28_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_29_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_30_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_31_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_32_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_33_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_34_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_35_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_36_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_37_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_38_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_39_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_40_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_41_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_42_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_43_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_44_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_45_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_46_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000000]

test_vsubcuw_47_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_48_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_49_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_50_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_51_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_52_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000001]

test_vsubcuw_53_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_54_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_55_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_56_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000000]

test_vsubcuw_57_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_58_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_59_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_60_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_61_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_62_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_63_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_64_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_65_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_66_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_67_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_68_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_69_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_70_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_71_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_72_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_73_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_74_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_75_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_76_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_77_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_78_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_79_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000001, 00000001]

test_vsubcuw_80_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_81_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000000]

test_vsubcuw_82_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000001, 00000001]

test_vsubcuw_83_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_84_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_85_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_86_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_87_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_88_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_89_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_90_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_91_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_92_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_93_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_94_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_95_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_96_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_97_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_98_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_99_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_100_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_101_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_102_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_103_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_104_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000000]

test_vsubcuw_105_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_106_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000000]

test_vsubcuw_107_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_108_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_109_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_110_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_111_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_112_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_113_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_114_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_115_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_116_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_117_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_118_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_119_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000000]

test_vsubcuw_120_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_121_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_122_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_123_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_124_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_125_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_126_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_127_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_128_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_129_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_130_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_131_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000000]

test_vsubcuw_132_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000001, 00000001]

test_vsubcuw_133_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000001, 00000001]

test_vsubcuw_134_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000001, 00000001]

test_vsubcuw_135_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000001, 00000001]

test_vsubcuw_136_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_137_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000001, 00000001]

test_vsubcuw_138_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_139_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000001, 00000001]

test_vsubcuw_140_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_141_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_142_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_143_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_144_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_145_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_146_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_147_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_148_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_149_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_150_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_151_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_152_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_153_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000001]

test_vsubcuw_154_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000001]

test_vsubcuw_155_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000001]

test_vsubcuw_156_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000001]

test_vsubcuw_157_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_158_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_159_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_160_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_161_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_162_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_163_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_164_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_165_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_166_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_167_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_168_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_169_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_170_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_171_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_172_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_173_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_174_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_175_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_176_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_177_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_178_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_179_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000000]

test_vsubcuw_180_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_181_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000000]

test_vsubcuw_182_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_183_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_184_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_185_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_186_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_187_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_188_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_189_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_190_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_191_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_192_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_193_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_194_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000000]

test_vsubcuw_195_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_196_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_197_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_198_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_199_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_200_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_201_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_202_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_203_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_204_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_205_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_206_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000000]

test_vsubcuw_207_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_208_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_209_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_210_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_211_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_212_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_213_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_214_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000000]

test_vsubcuw_215_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_216_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_217_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_218_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_219_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_220_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_221_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_222_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_223_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_224_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_225_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_226_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_227_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_228_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_229_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_230_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_231_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000000]

test_vsubcuw_232_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_233_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_234_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_235_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_236_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_237_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_238_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_239_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000000]

test_vsubcuw_240_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_241_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_242_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_243_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_244_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_245_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_246_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_247_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_248_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_249_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_250_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_251_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_252_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_253_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_254_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_255_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_256_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000000]

test_vsubcuw_257_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_258_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_259_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_260_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_261_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000000]

test_vsubcuw_262_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_263_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_264_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_265_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_266_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_267_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_268_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_269_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_270_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_271_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_272_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_273_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_274_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_275_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_276_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_277_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_278_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_279_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_280_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_281_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_282_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_283_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_284_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_285_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_286_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000001]

test_vsubcuw_287_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_288_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_289_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_290_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000000]

test_vsubcuw_291_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_292_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_293_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_294_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_295_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_296_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_297_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_298_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_299_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_300_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_301_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_302_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_303_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_304_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_305_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_306_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000000]

test_vsubcuw_307_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_308_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_309_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_310_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_311_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_312_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_313_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_314_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_315_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_316_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_317_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_318_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_319_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_320_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_321_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_322_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_323_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_324_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_325_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_326_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_327_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_328_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_329_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_330_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_331_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_332_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_333_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_334_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_335_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_336_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_337_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_338_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_339_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_340_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_341_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_342_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_343_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_344_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_345_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_346_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_347_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_348_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_349_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_350_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_351_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_352_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_353_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_354_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_355_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_356_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000000]

test_vsubcuw_357_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_358_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_359_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000001]

test_vsubcuw_360_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000001]

test_vsubcuw_361_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_362_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_363_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_364_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_365_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_366_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_367_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_368_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_369_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_370_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_371_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_372_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_373_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_374_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_375_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_376_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_377_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_378_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_379_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_380_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_381_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_382_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_383_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_384_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_385_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_386_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_387_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000001]

test_vsubcuw_388_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_389_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_390_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_391_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_392_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_393_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_394_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_395_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_396_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_397_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_398_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_399_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_400_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_401_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_402_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_403_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_404_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_405_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_406_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_407_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_408_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_409_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_410_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_411_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_412_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_413_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_414_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_415_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_416_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_417_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_418_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_419_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_420_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_421_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_422_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_423_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_424_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_425_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_426_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_427_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_428_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_429_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_430_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_431_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_432_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_433_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_434_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_435_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_436_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_437_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_438_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_439_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_440_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_441_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_442_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_443_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_444_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_445_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_446_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_447_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_448_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_449_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_450_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_451_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_452_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_453_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_454_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_455_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_456_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_457_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_458_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_459_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_460_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_461_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_462_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_463_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_464_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_465_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_466_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_467_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_468_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_469_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000000]

test_vsubcuw_470_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_471_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_472_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_473_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_474_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_475_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_476_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_477_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_478_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_479_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_480_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000001]

test_vsubcuw_481_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_482_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_483_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000001]

test_vsubcuw_484_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_485_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_486_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_487_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_488_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_489_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_490_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_491_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_492_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_493_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_494_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000001]

test_vsubcuw_495_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_496_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_497_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_498_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_499_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_500_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_501_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_502_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_503_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_504_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_505_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_506_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_507_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_508_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_509_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_510_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_511_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_512_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_513_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_514_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_515_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_516_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_517_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_518_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_519_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_520_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_521_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000001]

test_vsubcuw_522_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_523_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_524_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_525_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_526_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_527_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_528_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_529_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_530_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_531_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_532_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_533_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_534_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_535_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_536_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_537_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_538_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_539_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_540_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_541_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_542_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_543_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_544_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_545_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_546_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsubcuw_547_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000000]

test_vsubcuw_548_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_549_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_550_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_551_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_552_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_553_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_554_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_555_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_556_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_557_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_558_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_559_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_560_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_561_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_562_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_563_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_564_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_565_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_566_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_567_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_568_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_569_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_570_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_571_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_572_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000001]

test_vsubcuw_573_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsubcuw_574_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000000, 00000001]

test_vsubcuw_575_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_576_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_577_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_578_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_579_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_580_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_581_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_582_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_583_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_584_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_585_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_586_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_587_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_588_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_589_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_590_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_591_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_592_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_593_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_594_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_595_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_596_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_597_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_598_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000000]

test_vsubcuw_599_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000001, 00000000]

test_vsubcuw_600_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000001, 00000000]

test_vsubcuw_601_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_602_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_603_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_604_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_605_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_606_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_607_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_608_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_609_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_610_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_611_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_612_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_613_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_614_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_615_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_616_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_617_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_618_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_619_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_620_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_621_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_622_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_623_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000001, 00000000]

test_vsubcuw_624_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000001]

test_vsubcuw_625_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsubcuw_626_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_627_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_628_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_629_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_630_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_631_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_632_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_633_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_634_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_635_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_636_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_637_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_638_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_639_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_640_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_641_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_642_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_643_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_644_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_645_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_646_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_647_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_648_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_649_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsubcuw_650_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsubcuw v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

