Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  2 01:56:31 2024
| Host         : eecs-digital-03 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 spi_send/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            spi_send/chip_data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.718ns (37.815%)  route 1.181ns (62.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.626     5.134    spi_send/CLK
    SLICE_X1Y56          FDRE                                         r  spi_send/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.419     5.553 r  spi_send/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.695     6.248    spi_send/clk_count[1]
    SLICE_X0Y56          LUT5 (Prop_lut5_I1_O)        0.299     6.547 r  spi_send/chip_data_out[3]_i_1/O
                         net (fo=4, routed)           0.486     7.033    spi_send/chip_data_out[3]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  spi_send/chip_data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.836    spi_send/CLK
    SLICE_X0Y60          FDRE                                         r  spi_send/chip_data_out_reg[2]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.866    spi_send/chip_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                  7.834    




