$date
	Thu Oct  6 10:21:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q_tb $end
$var wire 1 ! f $end
$var reg 4 " i [3:0] $end
$var reg 2 # s [1:0] $end
$scope module f1 $end
$var wire 4 $ i [3:0] $end
$var wire 2 % s [1:0] $end
$var wire 1 ! f $end
$var wire 2 & c [1:0] $end
$scope module stage1 $end
$var wire 2 ' i [1:0] $end
$var wire 1 ( s $end
$var reg 1 ) f $end
$upscope $end
$scope module stage2 $end
$var wire 2 * i [1:0] $end
$var wire 1 + s $end
$var reg 1 , f $end
$upscope $end
$scope module stage3 $end
$var wire 2 - i [1:0] $end
$var wire 1 . s $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
b11 -
1,
0+
b1 *
1)
0(
b1 '
b11 &
b0 %
b101 $
b0 #
b101 "
1!
$end
#20
0!
0)
b0 &
b0 -
0,
1(
1+
b1 #
b1 %
#40
1!
1)
b11 &
b11 -
1,
0(
0+
1.
b10 #
b10 %
#60
0!
0)
b0 &
b0 -
0,
1(
1+
b11 #
b11 %
#80
b10 &
b10 -
1)
0(
0+
0.
b10 *
b0 #
b0 %
b110 "
b110 $
#100
1!
0)
b1 &
b1 -
1,
1(
1+
b1 #
b1 %
#120
1)
b10 &
b10 -
0,
1!
0(
0+
1.
b10 #
b10 %
#140
0!
0)
b1 &
b1 -
1,
1(
1+
b11 #
b11 %
#160
