Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 17:56:16 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Real_Top_control_sets_placed.rpt
| Design       : Real_Top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   125 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            8 |
| No           | No                    | Yes                    |             231 |           76 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             114 |           44 |
| Yes          | Yes                   | No                     |              18 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                         Enable Signal                        |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  U_Top_Module/U_Uart_FSM/U_Uart_rx/rx_data_next__0[0] |                                                              |                                                                |                1 |              1 |         1.00 |
|  U_Top_Module/U_Uart_FSM/U_Uart_rx/rx_data_next__0[1] |                                                              |                                                                |                1 |              1 |         1.00 |
|  U_Top_Module/U_Uart_FSM/U_Uart_rx/rx_data_next__0[2] |                                                              |                                                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                        | U_Top_Module/U_Uart_FSM/U_UART_TX/tx_next                    | reset_IBUF                                                     |                1 |              1 |         1.00 |
|  U_Top_Module/U_Uart_FSM/U_Uart_rx/rx_data_next__0[3] |                                                              |                                                                |                1 |              1 |         1.00 |
|  U_Top_Module/U_Uart_FSM/U_Uart_rx/rx_data_next__0[4] |                                                              |                                                                |                1 |              1 |         1.00 |
|  U_Top_Module/U_Uart_FSM/U_Uart_rx/rx_data_next__0[6] |                                                              |                                                                |                1 |              1 |         1.00 |
|  U_Top_Module/U_Uart_FSM/U_Uart_rx/rx_data_next__0[5] |                                                              |                                                                |                1 |              1 |         1.00 |
|  U_Top_Module/U_Uart_FSM/U_Uart_rx/rx_data_next__0[7] |                                                              |                                                                |                1 |              1 |         1.00 |
|  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/CLK         |                                                              | reset_IBUF                                                     |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                        | U_Top_Module/U_Uart_FSM/U_UART_TX/tx_done_reg_reg_0[0]       | reset_IBUF                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                        | U_Uart_Cu/com_run_hour_i_1_n_0                               | reset_IBUF                                                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                        | U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg[3]_i_1_n_0         | reset_IBUF                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                        | U_Top_Module/U_FIFO_TX/U_FIFO_CU/E[0]                        | reset_IBUF                                                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                        | U_Top_Module/U_FIFO_TX/U_FIFO_CU/wptr_reg[3]_i_1__0_n_0      | reset_IBUF                                                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                        | U_Top_Module/U_Uart_FSM/U_UART_TX/tick_count_reg             | U_Top_Module/U_Uart_FSM/U_UART_TX/tick_count_reg[3]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                        | U_Top_StopWatch/U_Btn_Hour_DB/E[0]                           | reset_IBUF                                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                        | U_Top_Module/U_Uart_FSM/U_Uart_rx/tick_count_next            | reset_IBUF                                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                        | U_Top_StopWatch/U_Stopwatch/tick_reg_reg[0]                  | reset_IBUF                                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                        | U_Top_StopWatch/U_Btn_Min_DB/E[0]                            | reset_IBUF                                                     |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                        | U_Top_StopWatch/U_Btn_Sec_DB/E[0]                            | reset_IBUF                                                     |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                        | U_Uart_Cu/continue                                           | U_Top_Module/U_Uart_FSM/U_Uart_rx/rx_done_reg_reg_2            |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                        | U_Top_StopWatch/U_Stopwatch/tick_reg_reg_1[0]                | reset_IBUF                                                     |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                        | U_Top_StopWatch/U_Stopwatch/tick_reg_reg_0[0]                | reset_IBUF                                                     |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG                                        | U_Top_StopWatch/U_Stopwatch/E[0]                             | reset_IBUF                                                     |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                        | U_Top_StopWatch/U_clock_dp/U_CLK_Div/E[0]                    | reset_IBUF                                                     |                3 |              7 |         2.33 |
|  U_Top_StopWatch/U_Btn_Start_DB/r_1khz_reg_n_0        |                                                              | reset_IBUF                                                     |                2 |              8 |         4.00 |
|  U_Top_StopWatch/U_Btn_Min_DB/r_1khz_reg_n_0          |                                                              | reset_IBUF                                                     |                2 |              8 |         4.00 |
|  U_Top_StopWatch/U_Btn_Run_DB/r_1khz                  |                                                              | reset_IBUF                                                     |                3 |              8 |         2.67 |
|  U_Top_StopWatch/U_Btn_Sec_DB/r_1khz_reg_n_0          |                                                              | reset_IBUF                                                     |                2 |              8 |         4.00 |
|  U_Top_StopWatch/U_Btn_Clear_DB/r_1khz_reg_n_0        |                                                              | reset_IBUF                                                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                        | U_Top_Module/U_FIFO_RX/U_FIFO_CU/empty_reg_reg_inv_0         | reset_IBUF                                                     |                2 |              8 |         4.00 |
|  U_Top_StopWatch/U_Btn_Hour_DB/r_1khz_reg_n_0         |                                                              | reset_IBUF                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                        | U_Top_Module/U_Uart_FSM/U_Uart_rx/rx_done_reg_reg_1          |                                                                |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                        | U_Top_StopWatch/U_Stopwatch/FSM_sequential_state_reg[1]_1[0] | reset_IBUF                                                     |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG                                        | U_Top_StopWatch/U_clock_dp/U_Clock_Cu/E[0]                   | reset_IBUF                                                     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                        |                                                              | reset_IBUF                                                     |               61 |            180 |         2.95 |
+-------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


