============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 01 2020  09:18:36 pm
  Module:                 INTER_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type          Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)              launch                                          0 R 
reg_line_in_reg[7][3]/CP                                          0             0 R 
reg_line_in_reg[7][3]/Q         HS65_LS_DFPRQX18       15 89.0  148  +245     245 F 
gen_filter[2].U_S0/e0[3] 
  addinc_U_0_U_S0_add_18_16/A[5] 
    g351/A                                                             +0     245   
    g351/Z                      HS65_LS_NAND2AX14       2 12.5   42  +138     384 F 
    g374/A                                                             +0     384   
    g374/Z                      HS65_LS_NOR2AX13        1  4.8   22   +69     453 F 
    g299/A                                                             +0     453   
    g299/Z                      HS65_LS_XOR2X18         3 25.5   47  +112     565 F 
  addinc_U_0_U_S0_add_18_16/Z[3] 
  csa_tree_U_S13_add_18_10_groupi/in_0[3] 
    g625/A                                                             +0     565   
    g625/Z                      HS65_LS_OR2X18          2 16.1   34   +90     655 F 
    g566/A                                                             +0     655   
    g566/Z                      HS65_LS_AOI12X23        2 13.5   46   +44     700 R 
    g564/B                                                             +0     700   
    g564/Z                      HS65_LS_NOR2X13         2  7.7   27   +35     735 F 
    g2/A                                                               +0     735   
    g2/Z                        HS65_LS_NAND2AX14       1  9.2   33   +79     813 F 
    g556/B                                                             +0     813   
    g556/Z                      HS65_LSS_XNOR2X12       1 15.2   71   +77     890 R 
  csa_tree_U_S13_add_18_10_groupi/out_0[5] 
  csa_tree_U_S14_add_18_10_groupi/in_0[5] 
    g1122/B0                                                           +0     890   
    g1122/S0                    HS65_LS_FA1X27          2 15.3   35  +159    1049 F 
    g1105/B                                                            +0    1049   
    g1105/Z                     HS65_LS_NOR2X19         2 15.7   49   +45    1094 R 
    g1081/A                                                            +0    1094   
    g1081/Z                     HS65_LS_OA12X35         2 16.3   26   +75    1170 R 
    g1072/B                                                            +0    1170   
    g1072/Z                     HS65_LS_NAND2X21        2 10.9   27   +30    1200 F 
    g2/B                                                               +0    1200   
    g2/Z                        HS65_LS_AO12X18         1  7.8   25   +69    1270 F 
    g1063/B                                                            +0    1270   
    g1063/Z                     HS65_LS_XNOR2X18        1 12.8   33   +78    1348 F 
  csa_tree_U_S14_add_18_10_groupi/out_0[7] 
  csa_tree_U_S15_add_41_16_groupi/in_0[7] 
    g537/CI                                                            +0    1348   
    g537/S0                     HS65_LS_FA1X27          2 10.8   32  +132    1480 F 
    g449/B                                                             +0    1480   
    g449/Z                      HS65_LS_NOR2X13         4 15.7   66   +54    1535 R 
    g417/B                                                             +0    1535   
    g417/Z                      HS65_LS_OA12X9          1  7.6   40   +95    1630 R 
    g410/A                                                             +0    1630   
    g410/Z                      HS65_LS_NAND2X14        1  7.0   28   +40    1670 F 
    g405/B                                                             +0    1670   
    g405/Z                      HS65_LS_NOR2X13         2 14.4   61   +50    1720 R 
    g402/B                                                             +0    1720   
    g402/Z                      HS65_LS_NOR2X19         2 11.0   36   +39    1759 F 
    g398/B                                                             +0    1759   
    g398/Z                      HS65_LS_NAND2AX14       3 10.7   32   +33    1792 R 
    g396/A                                                             +0    1792   
    g396/Z                      HS65_LS_NAND2AX21       3 15.9   31   +65    1857 R 
    g395/A                                                             +0    1857   
    g395/Z                      HS65_LS_IVX18           2 10.7   21   +28    1884 F 
    g541/A                                                             +0    1884   
    g541/Z                      HS65_LS_CBI4I6X5        1  7.8  112   +94    1979 R 
    g382/B                                                             +0    1979   
    g382/Z                      HS65_LS_XNOR2X18        1  3.7   24  +104    2083 F 
  csa_tree_U_S15_add_41_16_groupi/out_0[13] 
gen_filter[2].U_S0/f2[7] 
reg_out_inter_reg[7][7]/D  <<<  HS65_LS_DFPRQX9                        +0    2083   
reg_out_inter_reg[7][7]/CP      setup                             0  +110    2193 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)              capture                                      2300 R 
                                adjustments                          -100    2200   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       7ps 
Start-point  : reg_line_in_reg[7][3]/CP
End-point    : reg_out_inter_reg[7][7]/D
