-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_gray_src_4221_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    img_gray_src_4221_empty_n : IN STD_LOGIC;
    img_gray_src_4221_read : OUT STD_LOGIC;
    img_rgb_src_4219_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    img_rgb_src_4219_empty_n : IN STD_LOGIC;
    img_rgb_src_4219_read : OUT STD_LOGIC;
    img_gray_dst_4222_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_gray_dst_4222_full_n : IN STD_LOGIC;
    img_gray_dst_4222_write : OUT STD_LOGIC;
    img_rgb_dst_4220_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    img_rgb_dst_4220_full_n : IN STD_LOGIC;
    img_rgb_dst_4220_write : OUT STD_LOGIC;
    p_threshold : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv11_780 : STD_LOGIC_VECTOR (10 downto 0) := "11110000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_43B : STD_LOGIC_VECTOR (10 downto 0) := "10000111011";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv11_437 : STD_LOGIC_VECTOR (10 downto 0) := "10000110111";
    constant ap_const_lv12_BC9 : STD_LOGIC_VECTOR (11 downto 0) := "101111001001";
    constant ap_const_lv11_43D : STD_LOGIC_VECTOR (10 downto 0) := "10000111101";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_6 : STD_LOGIC_VECTOR (10 downto 0) := "00000000110";
    constant ap_const_lv11_783 : STD_LOGIC_VECTOR (10 downto 0) := "11110000011";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_77F : STD_LOGIC_VECTOR (10 downto 0) := "11101111111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal img_gray_src_4221_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal icmp_ln271_reg_3811 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln277_reg_3833 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_rgb_src_4219_blk_n : STD_LOGIC;
    signal icmp_ln541_reg_3665 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_gray_dst_4222_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp3_iter6 : STD_LOGIC := '0';
    signal icmp_ln886_2_reg_3838 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_2_reg_3838_pp3_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal img_rgb_dst_4220_blk_n : STD_LOGIC;
    signal icmp_ln874_reg_3737 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_572 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_32_reg_684 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_32_reg_684_pp3_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state11_pp3_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op190_read_state12 : BOOLEAN;
    signal ap_predicate_op214_read_state12 : BOOLEAN;
    signal ap_block_state12_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_state13_pp3_stage0_iter2 : BOOLEAN;
    signal ap_block_state14_pp3_stage0_iter3 : BOOLEAN;
    signal ap_block_state15_pp3_stage0_iter4 : BOOLEAN;
    signal ap_block_state16_pp3_stage0_iter5 : BOOLEAN;
    signal ap_predicate_op582_write_state17 : BOOLEAN;
    signal ap_predicate_op585_write_state17 : BOOLEAN;
    signal ap_block_state17_pp3_stage0_iter6 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal src_buf_V_6_6_3_reg_696 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_3_reg_707 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_2_reg_718 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_6_3_reg_730 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_3_reg_741 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_2_reg_752 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_1_reg_763 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_6_3_reg_775 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_3_reg_786 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_2_reg_797 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_1_reg_808 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_0_reg_819 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_6_3_reg_831 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_3_reg_842 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_2_reg_853 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_1_reg_864 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_0_reg_875 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_6_3_reg_887 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_3_reg_898 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_2_reg_909 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_1_reg_920 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_0_reg_931 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_6_3_reg_943 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_3_reg_954 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_2_reg_965 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_1_reg_976 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_6_3_reg_988 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_3_reg_999 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_2_reg_1010 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_4_1_reg_1022 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_3_1_reg_1034 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_4_1_reg_1046 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_3_1_reg_1058 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_2_1_reg_1070 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_4_1_reg_1082 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_3_1_reg_1094 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_2_1_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_1_1_reg_1118 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_4_1_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_3_1_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_2_1_reg_1154 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_1_1_reg_1166 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_4_1_reg_1178 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_3_1_reg_1190 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_2_1_reg_1202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_1_1_reg_1214 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_4_1_reg_1226 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_3_1_reg_1238 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_2_1_reg_1250 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_4_1_reg_1262 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_3_1_reg_1274 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_2_0_reg_1286 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_1_0_reg_1297 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_0_0_reg_1308 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_0_0_reg_1319 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_0_0_reg_1330 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_1_0_reg_1341 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_2_0_reg_1352 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_2_1_reg_1363 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_1_1_reg_1375 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_0_1_reg_1387 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_0_1_reg_1399 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_0_1_reg_1411 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_1_1_reg_1423 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_2_1_reg_1435 : STD_LOGIC_VECTOR (7 downto 0);
    signal row_ind_V_0_0_load_reg_3602 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal row_ind_V_1_0_load_reg_3607 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_2_0_load_reg_3612 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_3_0_load_reg_3617 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_4_0_load_reg_3623 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_5_0_load_reg_3628 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_6_0_load_reg_3633 : STD_LOGIC_VECTOR (12 downto 0);
    signal init_row_ind_fu_1474_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln538_fu_1519_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal wide_trip_count_fu_1522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal wide_trip_count_reg_3652 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln882_1_fu_1525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln324_fu_1530_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_reg_3661 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln541_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal add_ln695_fu_1540_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln695_reg_3669 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal add_ln537_fu_1558_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add_ln695_1_fu_1570_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal zext_ln37_fu_1583_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln37_reg_3693 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal sub_i_i30_fu_1586_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_i_i30_reg_3713 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln568_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln874_fu_1598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i296_i_fu_1604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i296_i_reg_3741 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i285_i_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i285_i_reg_3746 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_31_fu_1632_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_31_reg_3751 : STD_LOGIC_VECTOR (2 downto 0);
    signal spec_select5220_fu_1652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select5220_reg_3756 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select5236_fu_1664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select5236_reg_3761 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select5252_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select5252_reg_3766 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i84_i_not_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i84_i_not_reg_3771 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_1_fu_1688_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_1_reg_3776 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_2_fu_1692_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_2_reg_3781 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_3_fu_1696_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_3_reg_3786 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_4_fu_1700_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_4_reg_3791 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_5_fu_1704_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_5_reg_3796 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_6_fu_1708_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_6_reg_3801 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_7_fu_1712_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln324_7_reg_3806 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln271_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_reg_3811_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_reg_3811_pp3_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_reg_3811_pp3_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_reg_3811_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_reg_3811_pp3_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_3_fu_1722_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln695_3_reg_3815 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal icmp_ln882_2_fu_1728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_2_reg_3820 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_2_reg_3820_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_2_reg_3820_pp3_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_2_reg_3820_pp3_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_2_reg_3820_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_2_reg_3820_pp3_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln277_fu_1734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln277_reg_3833_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln277_reg_3833_pp3_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln277_reg_3833_pp3_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln277_reg_3833_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln277_reg_3833_pp3_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_2_fu_1739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_2_reg_3838_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_2_reg_3838_pp3_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_2_reg_3838_pp3_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_2_reg_3838_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_i182_i_fu_1757_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i182_i_reg_3842 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i182_i_reg_3842_pp3_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i182_i_reg_3842_pp3_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln886_fu_1768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_reg_3883 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_reg_3883_pp3_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_reg_3883_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_reg_3883_pp3_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_1_fu_1774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_1_reg_3888 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_1_reg_3888_pp3_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_1_reg_3888_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_1_reg_3888_pp3_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_i_fu_1780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_i_reg_3893 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1351_fu_2023_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1351_reg_3897 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln163_fu_2135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln163_reg_3908 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_1_fu_2141_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln163_1_reg_3914 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln170_fu_2167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln170_reg_3919 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_1_fu_2173_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln170_1_reg_3924 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_fu_2405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_3929 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_1_fu_2417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_1_reg_3934 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_1_reg_3934_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_2_fu_2429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_2_reg_3941 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_2_reg_3941_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_3_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_3_reg_3948 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_3_reg_3948_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_3_reg_3948_pp3_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_4_fu_2453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_4_reg_3955 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_4_reg_3955_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_4_reg_3955_pp3_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_5_fu_2465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_5_reg_3962 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_5_reg_3962_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_5_reg_3962_pp3_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_6_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_6_reg_3969 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_6_reg_3969_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_6_reg_3969_pp3_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_7_fu_2489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_7_reg_3975 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_7_reg_3975_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_7_reg_3975_pp3_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal src_buf_V_6_4_fu_2495_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_4_reg_3982 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp3_iter3 : STD_LOGIC := '0';
    signal src_buf_V_5_5_fu_2504_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_5_reg_3988 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_5_fu_2514_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_5_reg_3994 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_5_fu_2525_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_5_reg_4000 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_5_fu_2536_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_5_reg_4006 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_5_fu_2547_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_5_reg_4012 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_5_fu_2557_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_5_reg_4018 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln193_fu_2853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_reg_4024 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_11_fu_3049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_11_reg_4030 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_4_fu_3055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_4_reg_4035 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln193_7_fu_3061_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln193_7_reg_4040 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln193_12_fu_3075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_12_reg_4045 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln198_2_fu_3081_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln198_2_reg_4051 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln193_13_fu_3093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_13_reg_4056 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_14_fu_3105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_14_reg_4062 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_15_fu_3116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_15_reg_4068 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_3_fu_3133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_3_reg_4074 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_12_fu_3313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_12_reg_4079 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln194_6_fu_3326_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln194_6_reg_4084 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln198_6_fu_3332_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln198_6_reg_4089 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln203_7_fu_3356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_7_reg_4094 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_10_fu_3373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_10_reg_4099 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_2_fu_3549_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state5 : STD_LOGIC;
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter5 : STD_LOGIC := '0';
    signal ap_condition_pp3_exit_iter4_state15 : STD_LOGIC;
    signal pixel_src2_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pixel_src2_V_ce0 : STD_LOGIC;
    signal pixel_src2_V_we0 : STD_LOGIC;
    signal pixel_src2_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pixel_src2_V_ce1 : STD_LOGIC;
    signal pixel_src2_V_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal pixel_src1_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pixel_src1_V_ce0 : STD_LOGIC;
    signal pixel_src1_V_we0 : STD_LOGIC;
    signal pixel_src1_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_0_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_0_V_ce0 : STD_LOGIC;
    signal buf_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_0_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_0_V_ce1 : STD_LOGIC;
    signal buf_0_V_we1 : STD_LOGIC;
    signal buf_0_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_1_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_1_V_ce0 : STD_LOGIC;
    signal buf_1_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_1_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_1_V_ce1 : STD_LOGIC;
    signal buf_1_V_we1 : STD_LOGIC;
    signal buf_1_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_2_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_2_V_ce0 : STD_LOGIC;
    signal buf_2_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_2_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_2_V_ce1 : STD_LOGIC;
    signal buf_2_V_we1 : STD_LOGIC;
    signal buf_2_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_3_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_3_V_ce0 : STD_LOGIC;
    signal buf_3_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_3_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_3_V_ce1 : STD_LOGIC;
    signal buf_3_V_we1 : STD_LOGIC;
    signal buf_4_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_4_V_ce0 : STD_LOGIC;
    signal buf_4_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_4_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_4_V_ce1 : STD_LOGIC;
    signal buf_4_V_we1 : STD_LOGIC;
    signal buf_5_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_5_V_ce0 : STD_LOGIC;
    signal buf_5_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_5_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_5_V_ce1 : STD_LOGIC;
    signal buf_5_V_we1 : STD_LOGIC;
    signal buf_6_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_6_V_ce0 : STD_LOGIC;
    signal buf_6_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_6_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_6_V_ce1 : STD_LOGIC;
    signal buf_6_V_we1 : STD_LOGIC;
    signal ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_ind_V_0_2_reg_551 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln882_fu_1468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal init_buf_reg_562 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_empty_phi_fu_576_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_29_reg_584 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln554_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_ind_V_5_1_reg_595 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_6_reg_660 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_4_reg_605 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_3_reg_616 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_2_reg_627 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_1_reg_638 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_0_reg_649 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_30_reg_672 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_empty_32_phi_fu_688_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_src_buf_V_6_6_3_phi_fu_700_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_6_3_phi_fu_711_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_6_2_phi_fu_722_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_5_3_phi_fu_745_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_5_2_phi_fu_756_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_5_1_phi_fu_767_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_4_6_3_phi_fu_779_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_4_3_phi_fu_790_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_4_2_phi_fu_801_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_4_1_phi_fu_812_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_4_0_phi_fu_823_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_3_6_3_phi_fu_835_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_3_3_phi_fu_846_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_3_2_phi_fu_857_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_3_1_phi_fu_868_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_3_0_phi_fu_879_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_2_6_3_phi_fu_891_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_2_3_phi_fu_902_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_2_2_phi_fu_913_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_2_1_phi_fu_924_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_2_0_phi_fu_935_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_1_3_phi_fu_958_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_1_2_phi_fu_969_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_1_1_phi_fu_980_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_0_6_3_phi_fu_992_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_0_3_phi_fu_1003_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_0_2_phi_fu_1014_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_6_4_1_reg_1022 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_6_3_1_reg_1034 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_5_4_1_reg_1046 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_5_3_1_reg_1058 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_5_2_1_reg_1070 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_4_4_1_reg_1082 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_4_3_1_reg_1094 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_4_2_1_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_4_1_1_reg_1118 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_3_4_1_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_3_3_1_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_3_2_1_reg_1154 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_3_1_1_reg_1166 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_2_4_1_reg_1178 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_2_3_1_reg_1190 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_2_2_1_reg_1202 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_2_1_1_reg_1214 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_1_4_1_reg_1226 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_1_3_1_reg_1238 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_1_2_1_reg_1250 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_0_4_1_reg_1262 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_0_3_1_reg_1274 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_6_2_0_phi_fu_1290_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_5_1_0_phi_fu_1301_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_4_0_0_phi_fu_1312_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_3_0_0_phi_fu_1323_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_2_0_0_phi_fu_1334_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_1_1_0_phi_fu_1345_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_src_buf_V_0_2_0_phi_fu_1356_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter0_src_buf_V_6_2_1_reg_1363 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter1_src_buf_V_6_2_1_reg_1363 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter2_src_buf_V_6_2_1_reg_1363 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_6_2_1_reg_1363 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_reg_1363 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter0_src_buf_V_5_1_1_reg_1375 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter1_src_buf_V_5_1_1_reg_1375 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter2_src_buf_V_5_1_1_reg_1375 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_5_1_1_reg_1375 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_reg_1375 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter0_src_buf_V_4_0_1_reg_1387 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter1_src_buf_V_4_0_1_reg_1387 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter2_src_buf_V_4_0_1_reg_1387 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_4_0_1_reg_1387 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1387 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter0_src_buf_V_3_0_1_reg_1399 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter1_src_buf_V_3_0_1_reg_1399 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter2_src_buf_V_3_0_1_reg_1399 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_3_0_1_reg_1399 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1399 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter0_src_buf_V_2_0_1_reg_1411 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter1_src_buf_V_2_0_1_reg_1411 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter2_src_buf_V_2_0_1_reg_1411 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_2_0_1_reg_1411 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1411 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter0_src_buf_V_1_1_1_reg_1423 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter1_src_buf_V_1_1_1_reg_1423 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter2_src_buf_V_1_1_1_reg_1423 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_1_1_1_reg_1423 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1423 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter0_src_buf_V_0_2_1_reg_1435 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter1_src_buf_V_0_2_1_reg_1435 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter2_src_buf_V_0_2_1_reg_1435 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter3_src_buf_V_0_2_1_reg_1435 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1435 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln538_1_fu_1546_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i116_fu_1576_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_2_fu_1745_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal row_ind_V_0_0_fu_164 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln304_fu_1480_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_1_0_fu_168 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_2_0_fu_172 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_3_0_fu_176 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_4_0_fu_180 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_5_0_fu_184 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_6_0_fu_188 : STD_LOGIC_VECTOR (12 downto 0);
    signal arraydecay88282_load_05397_fu_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln448_fu_3535_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal p_cast_fu_1616_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_i242_i_cast_fu_1626_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_1636_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i230_i_5_fu_1658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_i_i259_i_fu_1620_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal cmp_i_i230_i_6_fu_1670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_1862_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln324_8_fu_1881_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1885_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_1905_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_1931_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_1951_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_1977_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1997_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1351_1_fu_2027_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1351_2_fu_2037_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1351_3_fu_2047_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal src_buf_V_2_6_fu_1824_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1351_4_fu_2057_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal src_buf_V_3_6_fu_1843_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1351_5_fu_2067_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal src_buf_V_4_6_fu_1924_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1351_6_fu_2077_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1351_7_fu_2087_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1351_8_fu_2097_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1351_9_fu_2107_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1351_fu_2031_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln163_fu_2117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_fu_2122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_fu_2127_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_8_fu_2111_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln170_fu_2149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_fu_2154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_fu_2159_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_1_fu_2041_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln163_1_fu_2181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_1_fu_2186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln163_1_fu_2199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_2_fu_2191_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_2_fu_2051_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln163_2_fu_2213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_2_fu_2218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln163_2_fu_2231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_4_fu_2223_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_3_fu_2061_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln163_3_fu_2245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_3_fu_2250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln163_3_fu_2263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_6_fu_2255_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_4_fu_2071_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln163_4_fu_2277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_4_fu_2282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln163_4_fu_2295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_8_fu_2287_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_5_fu_2081_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln163_5_fu_2309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_5_fu_2314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln163_5_fu_2327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_10_fu_2319_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_6_fu_2091_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln163_6_fu_2341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_6_fu_2346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln163_6_fu_2359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_12_fu_2351_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_7_fu_2101_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln163_7_fu_2373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_7_fu_2378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln163_7_fu_2391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_14_fu_2383_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln163_3_fu_2205_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln163_5_fu_2237_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_1_fu_2411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_7_fu_2269_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_2_fu_2423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_9_fu_2301_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_3_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_11_fu_2333_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_4_fu_2447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_13_fu_2365_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_5_fu_2459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_15_fu_2397_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_6_fu_2471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_7_fu_2483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_buf_V_6_6_fu_2016_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_6_fu_1970_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_6_fu_1805_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_6_fu_1786_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1351_10_fu_2566_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1351_11_fu_2575_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1351_12_fu_2584_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1351_13_fu_2593_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1351_14_fu_2602_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1351_15_fu_2611_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1351_16_fu_2620_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1351_9_fu_2570_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln170_1_fu_2629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_1_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln170_1_fu_2647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_2_fu_2639_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_10_fu_2579_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln170_2_fu_2661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_2_fu_2666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln170_2_fu_2679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_4_fu_2671_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_11_fu_2588_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln170_3_fu_2693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_3_fu_2698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln170_3_fu_2711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_6_fu_2703_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_12_fu_2597_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln170_4_fu_2725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_4_fu_2730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln170_4_fu_2743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_8_fu_2735_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_13_fu_2606_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln170_5_fu_2757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_5_fu_2762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln170_5_fu_2775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_10_fu_2767_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_14_fu_2615_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln170_6_fu_2789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_6_fu_2794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln170_6_fu_2807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_12_fu_2799_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1351_15_fu_2624_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln170_7_fu_2821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_7_fu_2826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln170_7_fu_2839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_14_fu_2831_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln198_fu_2857_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln193_1_fu_2865_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln198_1_fu_2872_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln198_2_fu_2879_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln193_2_fu_2886_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln198_3_fu_2893_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln193_fu_2900_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln195_fu_2907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_3_fu_2653_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_8_fu_2925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln193_3_fu_2918_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln194_fu_2935_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln193_8_fu_2930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_1_fu_2941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln198_fu_2947_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln170_5_fu_2685_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_9_fu_2967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln193_4_fu_2959_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln193_9_fu_2973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_2_fu_2979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_7_fu_2717_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_10_fu_2999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln193_5_fu_2991_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln194_1_fu_3011_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln193_10_fu_3005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_3_fu_3017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln198_1_fu_3023_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln170_9_fu_2749_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_11_fu_3043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln193_6_fu_3035_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln170_11_fu_2781_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_12_fu_3069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_13_fu_2813_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_13_fu_3087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_15_fu_2845_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln193_14_fu_3099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_15_fu_3111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_16_fu_2913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_17_fu_2953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_18_fu_2985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_19_fu_3029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_2_fu_3127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_1_fu_3121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln194_2_fu_3143_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln195_5_fu_3148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln193_8_fu_3159_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln195_6_fu_3165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln193_9_fu_3176_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln193_fu_3183_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln194_3_fu_3187_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln195_7_fu_3193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln198_3_fu_3199_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln193_10_fu_3210_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln195_8_fu_3217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln193_11_fu_3228_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln194_4_fu_3235_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln195_9_fu_3241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln198_4_fu_3247_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln193_12_fu_3258_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln195_10_fu_3265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln193_13_fu_3276_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln194_5_fu_3283_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln195_11_fu_3289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln198_5_fu_3295_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln193_14_fu_3306_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln193_15_fu_3319_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln193_20_fu_3139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_21_fu_3154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_22_fu_3171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_23_fu_3205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_5_fu_3344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_4_fu_3338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_6_fu_3350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_24_fu_3223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_25_fu_3253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_26_fu_3271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_27_fu_3301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_9_fu_3367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_8_fu_3361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln443_fu_3382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln443_fu_3386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_13_fu_3401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln193_16_fu_3411_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln195_14_fu_3417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln193_17_fu_3428_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln194_7_fu_3435_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln198_7_fu_3447_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln198_fu_3453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_28_fu_3397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_29_fu_3406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_15_fu_3441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln203_fu_3459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_12_fu_3470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln203_1_fu_3476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_30_fu_3423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_13_fu_3481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_11_fu_3464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_14_fu_3487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_15_fu_3493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln203_fu_3498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_cast_33_fu_3503_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln443_fu_3392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln443_1_fu_3518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln882_fu_3511_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln448_fu_3531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln443_fu_3523_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_condition_819 : BOOLEAN;
    signal ap_condition_824 : BOOLEAN;

    component detectCorner_mux_73_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component detectCorner_mux_73_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        din3 : IN STD_LOGIC_VECTOR (12 downto 0);
        din4 : IN STD_LOGIC_VECTOR (12 downto 0);
        din5 : IN STD_LOGIC_VECTOR (12 downto 0);
        din6 : IN STD_LOGIC_VECTOR (12 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src2_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src1_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    pixel_src2_V_U : component detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src2_V
    generic map (
        DataWidth => 24,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pixel_src2_V_address0,
        ce0 => pixel_src2_V_ce0,
        we0 => pixel_src2_V_we0,
        d0 => img_rgb_src_4219_dout,
        address1 => pixel_src2_V_address1,
        ce1 => pixel_src2_V_ce1,
        q1 => pixel_src2_V_q1);

    pixel_src1_V_U : component detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src1_V
    generic map (
        DataWidth => 24,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pixel_src1_V_address0,
        ce0 => pixel_src1_V_ce0,
        we0 => pixel_src1_V_we0,
        d0 => img_rgb_src_4219_dout,
        q0 => pixel_src1_V_q0);

    buf_0_V_U : component detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_0_V_address0,
        ce0 => buf_0_V_ce0,
        q0 => buf_0_V_q0,
        address1 => buf_0_V_address1,
        ce1 => buf_0_V_ce1,
        we1 => buf_0_V_we1,
        d1 => buf_0_V_d1);

    buf_1_V_U : component detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_1_V_address0,
        ce0 => buf_1_V_ce0,
        q0 => buf_1_V_q0,
        address1 => buf_1_V_address1,
        ce1 => buf_1_V_ce1,
        we1 => buf_1_V_we1,
        d1 => buf_1_V_d1);

    buf_2_V_U : component detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2_V_address0,
        ce0 => buf_2_V_ce0,
        q0 => buf_2_V_q0,
        address1 => buf_2_V_address1,
        ce1 => buf_2_V_ce1,
        we1 => buf_2_V_we1,
        d1 => buf_2_V_d1);

    buf_3_V_U : component detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_3_V_address0,
        ce0 => buf_3_V_ce0,
        q0 => buf_3_V_q0,
        address1 => buf_3_V_address1,
        ce1 => buf_3_V_ce1,
        we1 => buf_3_V_we1,
        d1 => img_gray_src_4221_dout);

    buf_4_V_U : component detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_4_V_address0,
        ce0 => buf_4_V_ce0,
        q0 => buf_4_V_q0,
        address1 => buf_4_V_address1,
        ce1 => buf_4_V_ce1,
        we1 => buf_4_V_we1,
        d1 => img_gray_src_4221_dout);

    buf_5_V_U : component detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_5_V_address0,
        ce0 => buf_5_V_ce0,
        q0 => buf_5_V_q0,
        address1 => buf_5_V_address1,
        ce1 => buf_5_V_ce1,
        we1 => buf_5_V_we1,
        d1 => img_gray_src_4221_dout);

    buf_6_V_U : component detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_6_V_address0,
        ce0 => buf_6_V_ce0,
        q0 => buf_6_V_q0,
        address1 => buf_6_V_address1,
        ce1 => buf_6_V_ce1,
        we1 => buf_6_V_we1,
        d1 => img_gray_src_4221_dout);

    mux_73_8_1_1_U22 : component detectCorner_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_0_V_q0,
        din1 => buf_1_V_q0,
        din2 => buf_2_V_q0,
        din3 => buf_3_V_q0,
        din4 => buf_4_V_q0,
        din5 => buf_5_V_q0,
        din6 => buf_6_V_q0,
        din7 => trunc_ln324_1_reg_3776,
        dout => src_buf_V_0_6_fu_1786_p9);

    mux_73_8_1_1_U23 : component detectCorner_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_0_V_q0,
        din1 => buf_1_V_q0,
        din2 => buf_2_V_q0,
        din3 => buf_3_V_q0,
        din4 => buf_4_V_q0,
        din5 => buf_5_V_q0,
        din6 => buf_6_V_q0,
        din7 => trunc_ln324_2_reg_3781,
        dout => src_buf_V_1_6_fu_1805_p9);

    mux_73_8_1_1_U24 : component detectCorner_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_0_V_q0,
        din1 => buf_1_V_q0,
        din2 => buf_2_V_q0,
        din3 => buf_3_V_q0,
        din4 => buf_4_V_q0,
        din5 => buf_5_V_q0,
        din6 => buf_6_V_q0,
        din7 => trunc_ln324_3_reg_3786,
        dout => src_buf_V_2_6_fu_1824_p9);

    mux_73_8_1_1_U25 : component detectCorner_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_0_V_q0,
        din1 => buf_1_V_q0,
        din2 => buf_2_V_q0,
        din3 => buf_3_V_q0,
        din4 => buf_4_V_q0,
        din5 => buf_5_V_q0,
        din6 => buf_6_V_q0,
        din7 => trunc_ln324_4_reg_3791,
        dout => src_buf_V_3_6_fu_1843_p9);

    mux_73_13_1_1_U26 : component detectCorner_mux_73_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 13,
        din3_WIDTH => 13,
        din4_WIDTH => 13,
        din5_WIDTH => 13,
        din6_WIDTH => 13,
        din7_WIDTH => 3,
        dout_WIDTH => 13)
    port map (
        din0 => row_ind_V_6_reg_660,
        din1 => row_ind_V_0_reg_649,
        din2 => row_ind_V_1_reg_638,
        din3 => row_ind_V_2_reg_627,
        din4 => row_ind_V_3_reg_616,
        din5 => row_ind_V_4_reg_605,
        din6 => row_ind_V_5_1_reg_595,
        din7 => empty_31_reg_3751,
        dout => tmp_5_fu_1862_p9);

    mux_73_8_1_1_U27 : component detectCorner_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_0_V_q0,
        din1 => buf_1_V_q0,
        din2 => buf_2_V_q0,
        din3 => buf_3_V_q0,
        din4 => buf_4_V_q0,
        din5 => buf_5_V_q0,
        din6 => buf_6_V_q0,
        din7 => trunc_ln324_8_fu_1881_p1,
        dout => tmp_6_fu_1885_p9);

    mux_73_8_1_1_U28 : component detectCorner_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_0_V_q0,
        din1 => buf_1_V_q0,
        din2 => buf_2_V_q0,
        din3 => buf_3_V_q0,
        din4 => buf_4_V_q0,
        din5 => buf_5_V_q0,
        din6 => buf_6_V_q0,
        din7 => trunc_ln324_7_reg_3806,
        dout => tmp_7_fu_1905_p9);

    mux_73_8_1_1_U29 : component detectCorner_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_0_V_q0,
        din1 => buf_1_V_q0,
        din2 => buf_2_V_q0,
        din3 => buf_3_V_q0,
        din4 => buf_4_V_q0,
        din5 => buf_5_V_q0,
        din6 => buf_6_V_q0,
        din7 => trunc_ln324_8_fu_1881_p1,
        dout => tmp_8_fu_1931_p9);

    mux_73_8_1_1_U30 : component detectCorner_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_0_V_q0,
        din1 => buf_1_V_q0,
        din2 => buf_2_V_q0,
        din3 => buf_3_V_q0,
        din4 => buf_4_V_q0,
        din5 => buf_5_V_q0,
        din6 => buf_6_V_q0,
        din7 => trunc_ln324_6_reg_3801,
        dout => tmp_9_fu_1951_p9);

    mux_73_8_1_1_U31 : component detectCorner_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_0_V_q0,
        din1 => buf_1_V_q0,
        din2 => buf_2_V_q0,
        din3 => buf_3_V_q0,
        din4 => buf_4_V_q0,
        din5 => buf_5_V_q0,
        din6 => buf_6_V_q0,
        din7 => trunc_ln324_8_fu_1881_p1,
        dout => tmp_s_fu_1977_p9);

    mux_73_8_1_1_U32 : component detectCorner_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_0_V_q0,
        din1 => buf_1_V_q0,
        din2 => buf_2_V_q0,
        din3 => buf_3_V_q0,
        din4 => buf_4_V_q0,
        din5 => buf_5_V_q0,
        din6 => buf_6_V_q0,
        din7 => trunc_ln324_5_reg_3796,
        dout => tmp_1_fu_1997_p9);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln882_1_fu_1525_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state5);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((icmp_ln882_1_fu_1525_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp3_flush_enable)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp3_exit_iter4_state15)) then 
                        ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter3;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
                elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp3_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1435 <= src_buf_V_0_5_fu_2557_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1435 <= ap_phi_mux_src_buf_V_0_2_phi_fu_1014_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1435 <= ap_phi_reg_pp3_iter3_src_buf_V_0_2_1_reg_1435;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1423 <= src_buf_V_1_5_fu_2547_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1423 <= ap_phi_mux_src_buf_V_1_1_phi_fu_980_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1423 <= ap_phi_reg_pp3_iter3_src_buf_V_1_1_1_reg_1423;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1411_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1411 <= src_buf_V_2_5_fu_2536_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1411 <= ap_phi_mux_src_buf_V_2_0_phi_fu_935_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1411 <= ap_phi_reg_pp3_iter3_src_buf_V_2_0_1_reg_1411;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1399 <= src_buf_V_3_5_fu_2525_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1399 <= ap_phi_mux_src_buf_V_3_0_phi_fu_879_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1399 <= ap_phi_reg_pp3_iter3_src_buf_V_3_0_1_reg_1399;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1387 <= src_buf_V_4_5_fu_2514_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1387 <= ap_phi_mux_src_buf_V_4_0_phi_fu_823_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1387 <= ap_phi_reg_pp3_iter3_src_buf_V_4_0_1_reg_1387;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_reg_1375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_reg_1375 <= src_buf_V_5_5_fu_2504_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_reg_1375 <= ap_phi_mux_src_buf_V_5_1_phi_fu_767_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_reg_1375 <= ap_phi_reg_pp3_iter3_src_buf_V_5_1_1_reg_1375;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_reg_1363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_reg_1363 <= src_buf_V_6_4_fu_2495_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_reg_1363 <= ap_phi_mux_src_buf_V_6_2_phi_fu_722_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_reg_1363 <= ap_phi_reg_pp3_iter3_src_buf_V_6_2_1_reg_1363;
                end if;
            end if; 
        end if;
    end process;

    empty_29_reg_584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_1_fu_1525_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_29_reg_584 <= ap_const_lv11_0;
            elsif (((icmp_ln554_fu_1564_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                empty_29_reg_584 <= add_ln695_1_fu_1570_p2;
            end if; 
        end if;
    end process;

    empty_30_reg_672_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                empty_30_reg_672 <= add_ln695_2_fu_3549_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                empty_30_reg_672 <= ap_const_lv11_3;
            end if; 
        end if;
    end process;

    empty_32_reg_684_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln271_reg_3811 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                empty_32_reg_684 <= add_ln695_3_reg_3815;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                empty_32_reg_684 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    empty_reg_572_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln541_reg_3665 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                empty_reg_572 <= add_ln695_reg_3669;
            elsif (((icmp_ln882_1_fu_1525_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_reg_572 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    init_buf_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                init_buf_reg_562 <= zext_ln538_fu_1519_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                init_buf_reg_562 <= add_ln537_fu_1558_p2;
            end if; 
        end if;
    end process;

    row_ind_V_0_2_reg_551_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_fu_1468_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                row_ind_V_0_2_reg_551 <= init_row_ind_fu_1474_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_ind_V_0_2_reg_551 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    row_ind_V_0_reg_649_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                row_ind_V_0_reg_649 <= row_ind_V_1_reg_638;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                row_ind_V_0_reg_649 <= row_ind_V_1_0_load_reg_3607;
            end if; 
        end if;
    end process;

    row_ind_V_1_reg_638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                row_ind_V_1_reg_638 <= row_ind_V_2_reg_627;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                row_ind_V_1_reg_638 <= row_ind_V_2_0_load_reg_3612;
            end if; 
        end if;
    end process;

    row_ind_V_2_reg_627_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                row_ind_V_2_reg_627 <= row_ind_V_3_reg_616;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                row_ind_V_2_reg_627 <= row_ind_V_3_0_load_reg_3617;
            end if; 
        end if;
    end process;

    row_ind_V_3_reg_616_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                row_ind_V_3_reg_616 <= row_ind_V_4_reg_605;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                row_ind_V_3_reg_616 <= row_ind_V_4_0_load_reg_3623;
            end if; 
        end if;
    end process;

    row_ind_V_4_reg_605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                row_ind_V_4_reg_605 <= row_ind_V_5_1_reg_595;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                row_ind_V_4_reg_605 <= row_ind_V_5_0_load_reg_3628;
            end if; 
        end if;
    end process;

    row_ind_V_5_1_reg_595_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                row_ind_V_5_1_reg_595 <= row_ind_V_6_reg_660;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                row_ind_V_5_1_reg_595 <= row_ind_V_6_0_load_reg_3633;
            end if; 
        end if;
    end process;

    row_ind_V_6_reg_660_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                row_ind_V_6_reg_660 <= row_ind_V_0_reg_649;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                row_ind_V_6_reg_660 <= row_ind_V_0_0_load_reg_3602;
            end if; 
        end if;
    end process;

    src_buf_V_0_2_0_reg_1352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
                src_buf_V_0_2_0_reg_1352 <= src_buf_V_0_2_1_reg_1435;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_0_2_0_reg_1352 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_0_2_reg_1010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_0_2_reg_1010 <= src_buf_V_0_3_1_reg_1274;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_0_2_reg_1010 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_0_3_1_reg_1274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_0_3_1_reg_1274 <= src_buf_V_0_5_fu_2557_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_0_3_1_reg_1274 <= ap_phi_mux_src_buf_V_0_3_phi_fu_1003_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_0_3_1_reg_1274 <= ap_phi_reg_pp3_iter3_src_buf_V_0_3_1_reg_1274;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_0_3_reg_999_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_0_3_reg_999 <= src_buf_V_0_4_1_reg_1262;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_0_3_reg_999 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_0_4_1_reg_1262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_0_4_1_reg_1262 <= src_buf_V_0_5_fu_2557_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_0_4_1_reg_1262 <= ap_phi_mux_src_buf_V_0_6_3_phi_fu_992_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_0_4_1_reg_1262 <= ap_phi_reg_pp3_iter3_src_buf_V_0_4_1_reg_1262;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_0_6_3_reg_988_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_0_6_3_reg_988 <= src_buf_V_0_5_reg_4018;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_0_6_3_reg_988 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_1_0_reg_1341_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
                src_buf_V_1_1_0_reg_1341 <= src_buf_V_1_1_1_reg_1423;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_1_1_0_reg_1341 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_1_reg_976_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_1_1_reg_976 <= src_buf_V_1_2_1_reg_1250;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_1_1_reg_976 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_2_1_reg_1250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_1_2_1_reg_1250 <= src_buf_V_1_5_fu_2547_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_1_2_1_reg_1250 <= ap_phi_mux_src_buf_V_1_2_phi_fu_969_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_1_2_1_reg_1250 <= ap_phi_reg_pp3_iter3_src_buf_V_1_2_1_reg_1250;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_1_2_reg_965_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_1_2_reg_965 <= src_buf_V_1_3_1_reg_1238;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_1_2_reg_965 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_3_1_reg_1238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_1_3_1_reg_1238 <= src_buf_V_1_5_fu_2547_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_1_3_1_reg_1238 <= ap_phi_mux_src_buf_V_1_3_phi_fu_958_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_1_3_1_reg_1238 <= ap_phi_reg_pp3_iter3_src_buf_V_1_3_1_reg_1238;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_1_3_reg_954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_1_3_reg_954 <= src_buf_V_1_4_1_reg_1226;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_1_3_reg_954 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_1_4_1_reg_1226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_1_4_1_reg_1226 <= src_buf_V_1_5_fu_2547_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_1_4_1_reg_1226 <= ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_1_4_1_reg_1226 <= ap_phi_reg_pp3_iter3_src_buf_V_1_4_1_reg_1226;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_1_6_3_reg_943_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_1_6_3_reg_943 <= src_buf_V_1_5_reg_4012;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_1_6_3_reg_943 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_0_0_reg_1330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
                src_buf_V_2_0_0_reg_1330 <= src_buf_V_2_0_1_reg_1411;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_2_0_0_reg_1330 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_0_reg_931_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_2_0_reg_931 <= src_buf_V_2_1_1_reg_1214;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_2_0_reg_931 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_1_1_reg_1214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_2_1_1_reg_1214 <= src_buf_V_2_5_fu_2536_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_2_1_1_reg_1214 <= ap_phi_mux_src_buf_V_2_1_phi_fu_924_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_2_1_1_reg_1214 <= ap_phi_reg_pp3_iter3_src_buf_V_2_1_1_reg_1214;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_2_1_reg_920_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_2_1_reg_920 <= src_buf_V_2_2_1_reg_1202;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_2_1_reg_920 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_2_1_reg_1202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_2_2_1_reg_1202 <= src_buf_V_2_5_fu_2536_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_2_2_1_reg_1202 <= ap_phi_mux_src_buf_V_2_2_phi_fu_913_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_2_2_1_reg_1202 <= ap_phi_reg_pp3_iter3_src_buf_V_2_2_1_reg_1202;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_2_2_reg_909_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_2_2_reg_909 <= src_buf_V_2_3_1_reg_1190;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_2_2_reg_909 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_3_1_reg_1190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_2_3_1_reg_1190 <= src_buf_V_2_5_fu_2536_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_2_3_1_reg_1190 <= ap_phi_mux_src_buf_V_2_3_phi_fu_902_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_2_3_1_reg_1190 <= ap_phi_reg_pp3_iter3_src_buf_V_2_3_1_reg_1190;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_2_3_reg_898_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_2_3_reg_898 <= src_buf_V_2_4_1_reg_1178;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_2_3_reg_898 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_2_4_1_reg_1178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_2_4_1_reg_1178 <= src_buf_V_2_5_fu_2536_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_2_4_1_reg_1178 <= ap_phi_mux_src_buf_V_2_6_3_phi_fu_891_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_2_4_1_reg_1178 <= ap_phi_reg_pp3_iter3_src_buf_V_2_4_1_reg_1178;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_2_6_3_reg_887_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_2_6_3_reg_887 <= src_buf_V_2_5_reg_4006;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_2_6_3_reg_887 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_3_0_0_reg_1319_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
                src_buf_V_3_0_0_reg_1319 <= src_buf_V_3_0_1_reg_1399;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_3_0_0_reg_1319 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_3_0_reg_875_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_3_0_reg_875 <= src_buf_V_3_1_1_reg_1166;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_3_0_reg_875 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_3_1_1_reg_1166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_3_1_1_reg_1166 <= src_buf_V_3_5_fu_2525_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_3_1_1_reg_1166 <= ap_phi_mux_src_buf_V_3_1_phi_fu_868_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_3_1_1_reg_1166 <= ap_phi_reg_pp3_iter3_src_buf_V_3_1_1_reg_1166;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_3_1_reg_864_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_3_1_reg_864 <= src_buf_V_3_2_1_reg_1154;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_3_1_reg_864 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_3_2_1_reg_1154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_3_2_1_reg_1154 <= src_buf_V_3_5_fu_2525_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_3_2_1_reg_1154 <= ap_phi_mux_src_buf_V_3_2_phi_fu_857_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_3_2_1_reg_1154 <= ap_phi_reg_pp3_iter3_src_buf_V_3_2_1_reg_1154;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_3_2_reg_853_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_3_2_reg_853 <= src_buf_V_3_3_1_reg_1142;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_3_2_reg_853 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_3_3_1_reg_1142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_3_3_1_reg_1142 <= src_buf_V_3_5_fu_2525_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_3_3_1_reg_1142 <= ap_phi_mux_src_buf_V_3_3_phi_fu_846_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_3_3_1_reg_1142 <= ap_phi_reg_pp3_iter3_src_buf_V_3_3_1_reg_1142;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_3_3_reg_842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_3_3_reg_842 <= src_buf_V_3_4_1_reg_1130;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_3_3_reg_842 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_3_4_1_reg_1130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_3_4_1_reg_1130 <= src_buf_V_3_5_fu_2525_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_3_4_1_reg_1130 <= ap_phi_mux_src_buf_V_3_6_3_phi_fu_835_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_3_4_1_reg_1130 <= ap_phi_reg_pp3_iter3_src_buf_V_3_4_1_reg_1130;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_3_6_3_reg_831_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_3_6_3_reg_831 <= src_buf_V_3_5_reg_4000;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_3_6_3_reg_831 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_4_0_0_reg_1308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
                src_buf_V_4_0_0_reg_1308 <= src_buf_V_4_0_1_reg_1387;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_4_0_0_reg_1308 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_4_0_reg_819_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_4_0_reg_819 <= src_buf_V_4_1_1_reg_1118;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_4_0_reg_819 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_4_1_1_reg_1118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_4_1_1_reg_1118 <= src_buf_V_4_5_fu_2514_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_4_1_1_reg_1118 <= ap_phi_mux_src_buf_V_4_1_phi_fu_812_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_4_1_1_reg_1118 <= ap_phi_reg_pp3_iter3_src_buf_V_4_1_1_reg_1118;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_4_1_reg_808_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_4_1_reg_808 <= src_buf_V_4_2_1_reg_1106;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_4_1_reg_808 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_4_2_1_reg_1106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_4_2_1_reg_1106 <= src_buf_V_4_5_fu_2514_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_4_2_1_reg_1106 <= ap_phi_mux_src_buf_V_4_2_phi_fu_801_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_4_2_1_reg_1106 <= ap_phi_reg_pp3_iter3_src_buf_V_4_2_1_reg_1106;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_4_2_reg_797_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_4_2_reg_797 <= src_buf_V_4_3_1_reg_1094;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_4_2_reg_797 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_4_3_1_reg_1094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_4_3_1_reg_1094 <= src_buf_V_4_5_fu_2514_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_4_3_1_reg_1094 <= ap_phi_mux_src_buf_V_4_3_phi_fu_790_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_4_3_1_reg_1094 <= ap_phi_reg_pp3_iter3_src_buf_V_4_3_1_reg_1094;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_4_3_reg_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_4_3_reg_786 <= src_buf_V_4_4_1_reg_1082;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_4_3_reg_786 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_4_4_1_reg_1082_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_4_4_1_reg_1082 <= src_buf_V_4_5_fu_2514_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_4_4_1_reg_1082 <= ap_phi_mux_src_buf_V_4_6_3_phi_fu_779_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_4_4_1_reg_1082 <= ap_phi_reg_pp3_iter3_src_buf_V_4_4_1_reg_1082;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_4_6_3_reg_775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_4_6_3_reg_775 <= src_buf_V_4_5_reg_3994;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_4_6_3_reg_775 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_5_1_0_reg_1297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
                src_buf_V_5_1_0_reg_1297 <= src_buf_V_5_1_1_reg_1375;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_5_1_0_reg_1297 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_5_1_reg_763_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_5_1_reg_763 <= src_buf_V_5_2_1_reg_1070;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_5_1_reg_763 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_5_2_1_reg_1070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_5_2_1_reg_1070 <= src_buf_V_5_5_fu_2504_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_5_2_1_reg_1070 <= ap_phi_mux_src_buf_V_5_2_phi_fu_756_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_5_2_1_reg_1070 <= ap_phi_reg_pp3_iter3_src_buf_V_5_2_1_reg_1070;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_5_2_reg_752_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_5_2_reg_752 <= src_buf_V_5_3_1_reg_1058;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_5_2_reg_752 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_5_3_1_reg_1058_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_5_3_1_reg_1058 <= src_buf_V_5_5_fu_2504_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_5_3_1_reg_1058 <= ap_phi_mux_src_buf_V_5_3_phi_fu_745_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_5_3_1_reg_1058 <= ap_phi_reg_pp3_iter3_src_buf_V_5_3_1_reg_1058;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_5_3_reg_741_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_5_3_reg_741 <= src_buf_V_5_4_1_reg_1046;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_5_3_reg_741 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_5_4_1_reg_1046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_5_4_1_reg_1046 <= src_buf_V_5_5_fu_2504_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_5_4_1_reg_1046 <= ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_5_4_1_reg_1046 <= ap_phi_reg_pp3_iter3_src_buf_V_5_4_1_reg_1046;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_5_6_3_reg_730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_5_6_3_reg_730 <= src_buf_V_5_5_reg_3988;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_5_6_3_reg_730 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_6_2_0_reg_1286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
                src_buf_V_6_2_0_reg_1286 <= src_buf_V_6_2_1_reg_1363;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_6_2_0_reg_1286 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_6_2_reg_718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_6_2_reg_718 <= src_buf_V_6_3_1_reg_1034;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_6_2_reg_718 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_6_3_1_reg_1034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_6_3_1_reg_1034 <= src_buf_V_6_4_fu_2495_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_6_3_1_reg_1034 <= ap_phi_mux_src_buf_V_6_3_phi_fu_711_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_6_3_1_reg_1034 <= ap_phi_reg_pp3_iter3_src_buf_V_6_3_1_reg_1034;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_6_3_reg_707_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_6_3_reg_707 <= src_buf_V_6_4_1_reg_1022;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_6_3_reg_707 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    src_buf_V_6_4_1_reg_1022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_824)) then 
                    src_buf_V_6_4_1_reg_1022 <= src_buf_V_6_4_fu_2495_p3;
                elsif ((ap_const_boolean_1 = ap_condition_819)) then 
                    src_buf_V_6_4_1_reg_1022 <= ap_phi_mux_src_buf_V_6_6_3_phi_fu_700_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    src_buf_V_6_4_1_reg_1022 <= ap_phi_reg_pp3_iter3_src_buf_V_6_4_1_reg_1022;
                end if;
            end if; 
        end if;
    end process;

    src_buf_V_6_6_3_reg_696_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
                src_buf_V_6_6_3_reg_696 <= src_buf_V_6_4_reg_3982;
            elsif (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                src_buf_V_6_6_3_reg_696 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_2_reg_3820_pp3_iter4_reg = ap_const_lv1_1) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then
                add_ln194_6_reg_4084 <= add_ln194_6_fu_3326_p2;
                icmp_ln195_12_reg_4079 <= icmp_ln195_12_fu_3313_p2;
                or_ln203_10_reg_4099 <= or_ln203_10_fu_3373_p2;
                or_ln203_7_reg_4094 <= or_ln203_7_fu_3356_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_2_reg_3820_pp3_iter3_reg = ap_const_lv1_1) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then
                add_ln198_2_reg_4051 <= add_ln198_2_fu_3081_p2;
                and_ln193_11_reg_4030 <= and_ln193_11_fu_3049_p2;
                and_ln193_12_reg_4045 <= and_ln193_12_fu_3075_p2;
                and_ln193_13_reg_4056 <= and_ln193_13_fu_3093_p2;
                and_ln193_14_reg_4062 <= and_ln193_14_fu_3105_p2;
                and_ln193_15_reg_4068 <= and_ln193_15_fu_3116_p2;
                and_ln193_reg_4024 <= and_ln193_fu_2853_p2;
                icmp_ln195_4_reg_4035 <= icmp_ln195_4_fu_3055_p2;
                or_ln203_3_reg_4074 <= or_ln203_3_fu_3133_p2;
                select_ln193_7_reg_4040 <= select_ln193_7_fu_3061_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln193_4_reg_3955_pp3_iter4_reg) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_2_reg_3820_pp3_iter4_reg = ap_const_lv1_1) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then
                add_ln198_6_reg_4089 <= add_ln198_6_fu_3332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                add_ln695_3_reg_3815 <= add_ln695_3_fu_1722_p2;
                ap_phi_reg_pp3_iter1_src_buf_V_0_2_1_reg_1435 <= ap_phi_reg_pp3_iter0_src_buf_V_0_2_1_reg_1435;
                ap_phi_reg_pp3_iter1_src_buf_V_1_1_1_reg_1423 <= ap_phi_reg_pp3_iter0_src_buf_V_1_1_1_reg_1423;
                ap_phi_reg_pp3_iter1_src_buf_V_2_0_1_reg_1411 <= ap_phi_reg_pp3_iter0_src_buf_V_2_0_1_reg_1411;
                ap_phi_reg_pp3_iter1_src_buf_V_3_0_1_reg_1399 <= ap_phi_reg_pp3_iter0_src_buf_V_3_0_1_reg_1399;
                ap_phi_reg_pp3_iter1_src_buf_V_4_0_1_reg_1387 <= ap_phi_reg_pp3_iter0_src_buf_V_4_0_1_reg_1387;
                ap_phi_reg_pp3_iter1_src_buf_V_5_1_1_reg_1375 <= ap_phi_reg_pp3_iter0_src_buf_V_5_1_1_reg_1375;
                ap_phi_reg_pp3_iter1_src_buf_V_6_2_1_reg_1363 <= ap_phi_reg_pp3_iter0_src_buf_V_6_2_1_reg_1363;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                add_ln695_reg_3669 <= add_ln695_fu_1540_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln882_2_reg_3820_pp3_iter2_reg = ap_const_lv1_1) and (icmp_ln271_reg_3811_pp3_iter2_reg = ap_const_lv1_0))) then
                and_ln193_1_reg_3934 <= and_ln193_1_fu_2417_p2;
                and_ln193_2_reg_3941 <= and_ln193_2_fu_2429_p2;
                and_ln193_3_reg_3948 <= and_ln193_3_fu_2441_p2;
                and_ln193_4_reg_3955 <= and_ln193_4_fu_2453_p2;
                and_ln193_5_reg_3962 <= and_ln193_5_fu_2465_p2;
                and_ln193_6_reg_3969 <= and_ln193_6_fu_2477_p2;
                and_ln193_7_reg_3975 <= and_ln193_7_fu_2489_p2;
                icmp_ln193_reg_3929 <= icmp_ln193_fu_2405_p2;
                or_ln163_reg_3908 <= or_ln163_fu_2135_p2;
                or_ln170_reg_3919 <= or_ln170_fu_2167_p2;
                select_ln163_1_reg_3914 <= select_ln163_1_fu_2141_p3;
                select_ln170_1_reg_3924 <= select_ln170_1_fu_2173_p3;
                    zext_ln1351_reg_3897(7 downto 0) <= zext_ln1351_fu_2023_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp3_stage0_11001)) then
                and_ln193_1_reg_3934_pp3_iter4_reg <= and_ln193_1_reg_3934;
                and_ln193_2_reg_3941_pp3_iter4_reg <= and_ln193_2_reg_3941;
                and_ln193_3_reg_3948_pp3_iter4_reg <= and_ln193_3_reg_3948;
                and_ln193_3_reg_3948_pp3_iter5_reg <= and_ln193_3_reg_3948_pp3_iter4_reg;
                and_ln193_4_reg_3955_pp3_iter4_reg <= and_ln193_4_reg_3955;
                and_ln193_4_reg_3955_pp3_iter5_reg <= and_ln193_4_reg_3955_pp3_iter4_reg;
                and_ln193_5_reg_3962_pp3_iter4_reg <= and_ln193_5_reg_3962;
                and_ln193_5_reg_3962_pp3_iter5_reg <= and_ln193_5_reg_3962_pp3_iter4_reg;
                and_ln193_6_reg_3969_pp3_iter4_reg <= and_ln193_6_reg_3969;
                and_ln193_6_reg_3969_pp3_iter5_reg <= and_ln193_6_reg_3969_pp3_iter4_reg;
                and_ln193_7_reg_3975_pp3_iter4_reg <= and_ln193_7_reg_3975;
                and_ln193_7_reg_3975_pp3_iter5_reg <= and_ln193_7_reg_3975_pp3_iter4_reg;
                and_ln277_reg_3833_pp3_iter2_reg <= and_ln277_reg_3833_pp3_iter1_reg;
                and_ln277_reg_3833_pp3_iter3_reg <= and_ln277_reg_3833_pp3_iter2_reg;
                and_ln277_reg_3833_pp3_iter4_reg <= and_ln277_reg_3833_pp3_iter3_reg;
                and_ln277_reg_3833_pp3_iter5_reg <= and_ln277_reg_3833_pp3_iter4_reg;
                    conv_i182_i_reg_3842_pp3_iter3_reg(10 downto 0) <= conv_i182_i_reg_3842(10 downto 0);
                    conv_i182_i_reg_3842_pp3_iter4_reg(10 downto 0) <= conv_i182_i_reg_3842_pp3_iter3_reg(10 downto 0);
                icmp_ln271_reg_3811_pp3_iter2_reg <= icmp_ln271_reg_3811_pp3_iter1_reg;
                icmp_ln271_reg_3811_pp3_iter3_reg <= icmp_ln271_reg_3811_pp3_iter2_reg;
                icmp_ln271_reg_3811_pp3_iter4_reg <= icmp_ln271_reg_3811_pp3_iter3_reg;
                icmp_ln271_reg_3811_pp3_iter5_reg <= icmp_ln271_reg_3811_pp3_iter4_reg;
                icmp_ln882_2_reg_3820_pp3_iter2_reg <= icmp_ln882_2_reg_3820_pp3_iter1_reg;
                icmp_ln882_2_reg_3820_pp3_iter3_reg <= icmp_ln882_2_reg_3820_pp3_iter2_reg;
                icmp_ln882_2_reg_3820_pp3_iter4_reg <= icmp_ln882_2_reg_3820_pp3_iter3_reg;
                icmp_ln882_2_reg_3820_pp3_iter5_reg <= icmp_ln882_2_reg_3820_pp3_iter4_reg;
                icmp_ln886_1_reg_3888_pp3_iter3_reg <= icmp_ln886_1_reg_3888;
                icmp_ln886_1_reg_3888_pp3_iter4_reg <= icmp_ln886_1_reg_3888_pp3_iter3_reg;
                icmp_ln886_1_reg_3888_pp3_iter5_reg <= icmp_ln886_1_reg_3888_pp3_iter4_reg;
                icmp_ln886_2_reg_3838_pp3_iter2_reg <= icmp_ln886_2_reg_3838_pp3_iter1_reg;
                icmp_ln886_2_reg_3838_pp3_iter3_reg <= icmp_ln886_2_reg_3838_pp3_iter2_reg;
                icmp_ln886_2_reg_3838_pp3_iter4_reg <= icmp_ln886_2_reg_3838_pp3_iter3_reg;
                icmp_ln886_2_reg_3838_pp3_iter5_reg <= icmp_ln886_2_reg_3838_pp3_iter4_reg;
                icmp_ln886_reg_3883_pp3_iter3_reg <= icmp_ln886_reg_3883;
                icmp_ln886_reg_3883_pp3_iter4_reg <= icmp_ln886_reg_3883_pp3_iter3_reg;
                icmp_ln886_reg_3883_pp3_iter5_reg <= icmp_ln886_reg_3883_pp3_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_fu_1716_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                and_ln277_reg_3833 <= and_ln277_fu_1734_p2;
                icmp_ln882_2_reg_3820 <= icmp_ln882_2_fu_1728_p2;
                icmp_ln886_2_reg_3838 <= icmp_ln886_2_fu_1739_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                and_ln277_reg_3833_pp3_iter1_reg <= and_ln277_reg_3833;
                empty_32_reg_684_pp3_iter1_reg <= empty_32_reg_684;
                icmp_ln271_reg_3811 <= icmp_ln271_fu_1716_p2;
                icmp_ln271_reg_3811_pp3_iter1_reg <= icmp_ln271_reg_3811;
                icmp_ln882_2_reg_3820_pp3_iter1_reg <= icmp_ln882_2_reg_3820;
                icmp_ln886_2_reg_3838_pp3_iter1_reg <= icmp_ln886_2_reg_3838;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                ap_phi_reg_pp3_iter2_src_buf_V_0_2_1_reg_1435 <= ap_phi_reg_pp3_iter1_src_buf_V_0_2_1_reg_1435;
                ap_phi_reg_pp3_iter2_src_buf_V_1_1_1_reg_1423 <= ap_phi_reg_pp3_iter1_src_buf_V_1_1_1_reg_1423;
                ap_phi_reg_pp3_iter2_src_buf_V_2_0_1_reg_1411 <= ap_phi_reg_pp3_iter1_src_buf_V_2_0_1_reg_1411;
                ap_phi_reg_pp3_iter2_src_buf_V_3_0_1_reg_1399 <= ap_phi_reg_pp3_iter1_src_buf_V_3_0_1_reg_1399;
                ap_phi_reg_pp3_iter2_src_buf_V_4_0_1_reg_1387 <= ap_phi_reg_pp3_iter1_src_buf_V_4_0_1_reg_1387;
                ap_phi_reg_pp3_iter2_src_buf_V_5_1_1_reg_1375 <= ap_phi_reg_pp3_iter1_src_buf_V_5_1_1_reg_1375;
                ap_phi_reg_pp3_iter2_src_buf_V_6_2_1_reg_1363 <= ap_phi_reg_pp3_iter1_src_buf_V_6_2_1_reg_1363;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then
                ap_phi_reg_pp3_iter3_src_buf_V_0_2_1_reg_1435 <= ap_phi_reg_pp3_iter2_src_buf_V_0_2_1_reg_1435;
                ap_phi_reg_pp3_iter3_src_buf_V_1_1_1_reg_1423 <= ap_phi_reg_pp3_iter2_src_buf_V_1_1_1_reg_1423;
                ap_phi_reg_pp3_iter3_src_buf_V_2_0_1_reg_1411 <= ap_phi_reg_pp3_iter2_src_buf_V_2_0_1_reg_1411;
                ap_phi_reg_pp3_iter3_src_buf_V_3_0_1_reg_1399 <= ap_phi_reg_pp3_iter2_src_buf_V_3_0_1_reg_1399;
                ap_phi_reg_pp3_iter3_src_buf_V_4_0_1_reg_1387 <= ap_phi_reg_pp3_iter2_src_buf_V_4_0_1_reg_1387;
                ap_phi_reg_pp3_iter3_src_buf_V_5_1_1_reg_1375 <= ap_phi_reg_pp3_iter2_src_buf_V_5_1_1_reg_1375;
                ap_phi_reg_pp3_iter3_src_buf_V_6_2_1_reg_1363 <= ap_phi_reg_pp3_iter2_src_buf_V_6_2_1_reg_1363;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter5_reg = ap_const_lv1_0))) then
                arraydecay88282_load_05397_fu_228 <= select_ln448_fu_3535_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln568_fu_1592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                cmp_i_i285_i_reg_3746 <= cmp_i_i285_i_fu_1610_p2;
                cmp_i_i296_i_reg_3741 <= cmp_i_i296_i_fu_1604_p2;
                cmp_i_i84_i_not_reg_3771 <= cmp_i_i84_i_not_fu_1682_p2;
                empty_31_reg_3751 <= empty_31_fu_1632_p1;
                icmp_ln874_reg_3737 <= icmp_ln874_fu_1598_p2;
                spec_select5220_reg_3756 <= spec_select5220_fu_1652_p2;
                spec_select5236_reg_3761 <= spec_select5236_fu_1664_p2;
                spec_select5252_reg_3766 <= spec_select5252_fu_1676_p2;
                trunc_ln324_1_reg_3776 <= trunc_ln324_1_fu_1688_p1;
                trunc_ln324_2_reg_3781 <= trunc_ln324_2_fu_1692_p1;
                trunc_ln324_3_reg_3786 <= trunc_ln324_3_fu_1696_p1;
                trunc_ln324_4_reg_3791 <= trunc_ln324_4_fu_1700_p1;
                trunc_ln324_5_reg_3796 <= trunc_ln324_5_fu_1704_p1;
                trunc_ln324_6_reg_3801 <= trunc_ln324_6_fu_1708_p1;
                trunc_ln324_7_reg_3806 <= trunc_ln324_7_fu_1712_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln886_2_reg_3838_pp3_iter1_reg = ap_const_lv1_0) and (icmp_ln271_reg_3811_pp3_iter1_reg = ap_const_lv1_0))) then
                cmp_i_i_i_reg_3893 <= cmp_i_i_i_fu_1780_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln271_reg_3811_pp3_iter1_reg = ap_const_lv1_0))) then
                    conv_i182_i_reg_3842(10 downto 0) <= conv_i182_i_fu_1757_p1(10 downto 0);
                icmp_ln886_1_reg_3888 <= icmp_ln886_1_fu_1774_p2;
                icmp_ln886_reg_3883 <= icmp_ln886_fu_1768_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln541_reg_3665 <= icmp_ln541_fu_1534_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_fu_1468_p2 = ap_const_lv1_0) and (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_V_0_0_fu_164(2 downto 0) <= zext_ln304_fu_1480_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    row_ind_V_0_0_load_reg_3602(2 downto 0) <= row_ind_V_0_0_fu_164(2 downto 0);
                    row_ind_V_1_0_load_reg_3607(2 downto 0) <= row_ind_V_1_0_fu_168(2 downto 0);
                    row_ind_V_2_0_load_reg_3612(2 downto 0) <= row_ind_V_2_0_fu_172(2 downto 0);
                    row_ind_V_3_0_load_reg_3617(2 downto 0) <= row_ind_V_3_0_fu_176(2 downto 0);
                    row_ind_V_4_0_load_reg_3623(2 downto 0) <= row_ind_V_4_0_fu_180(2 downto 0);
                    row_ind_V_5_0_load_reg_3628(2 downto 0) <= row_ind_V_5_0_fu_184(2 downto 0);
                    row_ind_V_6_0_load_reg_3633(2 downto 0) <= row_ind_V_6_0_fu_188(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_fu_1468_p2 = ap_const_lv1_0) and (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_V_1_0_fu_168(2 downto 0) <= zext_ln304_fu_1480_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_fu_1468_p2 = ap_const_lv1_0) and (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_V_2_0_fu_172(2 downto 0) <= zext_ln304_fu_1480_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_fu_1468_p2 = ap_const_lv1_0) and (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_V_3_0_fu_176(2 downto 0) <= zext_ln304_fu_1480_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_fu_1468_p2 = ap_const_lv1_0) and (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_V_4_0_fu_180(2 downto 0) <= zext_ln304_fu_1480_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_fu_1468_p2 = ap_const_lv1_0) and (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    row_ind_V_5_0_fu_184(2 downto 0) <= zext_ln304_fu_1480_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (((icmp_ln882_fu_1468_p2 = ap_const_lv1_0) and (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 = ap_const_lv3_6)) or ((icmp_ln882_fu_1468_p2 = ap_const_lv1_0) and (ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 = ap_const_lv3_7))))) then
                    row_ind_V_6_0_fu_188(2 downto 0) <= zext_ln304_fu_1480_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then
                src_buf_V_0_2_1_reg_1435 <= ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1435;
                src_buf_V_1_1_1_reg_1423 <= ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1423;
                src_buf_V_2_0_1_reg_1411 <= ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1411;
                src_buf_V_3_0_1_reg_1399 <= ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1399;
                src_buf_V_4_0_1_reg_1387 <= ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1387;
                src_buf_V_5_1_1_reg_1375 <= ap_phi_reg_pp3_iter4_src_buf_V_5_1_1_reg_1375;
                src_buf_V_6_2_1_reg_1363 <= ap_phi_reg_pp3_iter4_src_buf_V_6_2_1_reg_1363;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter3 = ap_const_logic_1) and (icmp_ln271_reg_3811_pp3_iter2_reg = ap_const_lv1_0))) then
                src_buf_V_0_5_reg_4018 <= src_buf_V_0_5_fu_2557_p3;
                src_buf_V_1_5_reg_4012 <= src_buf_V_1_5_fu_2547_p3;
                src_buf_V_2_5_reg_4006 <= src_buf_V_2_5_fu_2536_p3;
                src_buf_V_3_5_reg_4000 <= src_buf_V_3_5_fu_2525_p3;
                src_buf_V_4_5_reg_3994 <= src_buf_V_4_5_fu_2514_p3;
                src_buf_V_5_5_reg_3988 <= src_buf_V_5_5_fu_2504_p3;
                src_buf_V_6_4_reg_3982 <= src_buf_V_6_4_fu_2495_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                sub_i_i30_reg_3713 <= sub_i_i30_fu_1586_p2;
                    zext_ln37_reg_3693(7 downto 0) <= zext_ln37_fu_1583_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_1_fu_1525_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                trunc_ln324_reg_3661 <= trunc_ln324_fu_1530_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    wide_trip_count_reg_3652(2 downto 0) <= wide_trip_count_fu_1522_p1(2 downto 0);
            end if;
        end if;
    end process;
    row_ind_V_0_0_load_reg_3602(12 downto 3) <= "0000000000";
    row_ind_V_1_0_load_reg_3607(12 downto 3) <= "0000000000";
    row_ind_V_2_0_load_reg_3612(12 downto 3) <= "0000000000";
    row_ind_V_3_0_load_reg_3617(12 downto 3) <= "0000000000";
    row_ind_V_4_0_load_reg_3623(12 downto 3) <= "0000000000";
    row_ind_V_5_0_load_reg_3628(12 downto 3) <= "0000000000";
    row_ind_V_6_0_load_reg_3633(12 downto 3) <= "0000000000";
    wide_trip_count_reg_3652(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    zext_ln37_reg_3693(8) <= '0';
    conv_i182_i_reg_3842(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    conv_i182_i_reg_3842_pp3_iter3_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    conv_i182_i_reg_3842_pp3_iter4_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln1351_reg_3897(8) <= '0';
    row_ind_V_0_0_fu_164(12 downto 3) <= "0000000000";
    row_ind_V_1_0_fu_168(12 downto 3) <= "0000000000";
    row_ind_V_2_0_fu_172(12 downto 3) <= "0000000000";
    row_ind_V_3_0_fu_176(12 downto 3) <= "0000000000";
    row_ind_V_4_0_fu_180(12 downto 3) <= "0000000000";
    row_ind_V_5_0_fu_184(12 downto 3) <= "0000000000";
    row_ind_V_6_0_fu_188(12 downto 3) <= "0000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp3_iter6, ap_CS_fsm_state2, icmp_ln882_1_fu_1525_p2, ap_CS_fsm_state4, icmp_ln541_fu_1534_p2, ap_enable_reg_pp1_iter0, ap_CS_fsm_state8, icmp_ln568_fu_1592_p2, ap_CS_fsm_state10, ap_enable_reg_pp3_iter3, ap_block_pp1_stage0_subdone, ap_block_pp3_stage0_subdone, ap_enable_reg_pp3_iter4, ap_enable_reg_pp3_iter5, icmp_ln882_fu_1468_p2, icmp_ln554_fu_1564_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln882_fu_1468_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln882_1_fu_1525_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln541_fu_1534_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln541_fu_1534_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln554_fu_1564_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln568_fu_1592_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_enable_reg_pp3_iter5 = ap_const_logic_0) and (ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter3 = ap_const_logic_0))) and not(((ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (ap_enable_reg_pp3_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (ap_enable_reg_pp3_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) or ((ap_enable_reg_pp3_iter5 = ap_const_logic_0) and (ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter3 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln194_1_fu_3011_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln193_5_fu_2991_p3));
    add_ln194_2_fu_3143_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln193_7_reg_4040));
    add_ln194_3_fu_3187_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(zext_ln193_fu_3183_p1));
    add_ln194_4_fu_3235_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln193_11_fu_3228_p3));
    add_ln194_5_fu_3283_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln193_13_fu_3276_p3));
    add_ln194_6_fu_3326_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln193_15_fu_3319_p3));
    add_ln194_7_fu_3435_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln193_17_fu_3428_p3));
    add_ln194_fu_2935_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln193_3_fu_2918_p3));
    add_ln198_1_fu_3023_p2 <= std_logic_vector(unsigned(ap_const_lv4_2) + unsigned(select_ln193_5_fu_2991_p3));
    add_ln198_2_fu_3081_p2 <= std_logic_vector(unsigned(ap_const_lv4_2) + unsigned(select_ln193_7_fu_3061_p3));
    add_ln198_3_fu_3199_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(zext_ln193_fu_3183_p1));
    add_ln198_4_fu_3247_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(select_ln193_11_fu_3228_p3));
    add_ln198_5_fu_3295_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(select_ln193_13_fu_3276_p3));
    add_ln198_6_fu_3332_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(select_ln193_15_fu_3319_p3));
    add_ln198_7_fu_3447_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(select_ln193_17_fu_3428_p3));
    add_ln198_fu_2947_p2 <= std_logic_vector(unsigned(ap_const_lv4_2) + unsigned(select_ln193_3_fu_2918_p3));
    add_ln537_fu_1558_p2 <= std_logic_vector(unsigned(init_buf_reg_562) + unsigned(ap_const_lv64_1));
    add_ln695_1_fu_1570_p2 <= std_logic_vector(unsigned(empty_29_reg_584) + unsigned(ap_const_lv11_1));
    add_ln695_2_fu_3549_p2 <= std_logic_vector(unsigned(empty_30_reg_672) + unsigned(ap_const_lv11_1));
    add_ln695_3_fu_1722_p2 <= std_logic_vector(unsigned(ap_phi_mux_empty_32_phi_fu_688_p4) + unsigned(ap_const_lv11_1));
    add_ln695_fu_1540_p2 <= std_logic_vector(unsigned(ap_phi_mux_empty_phi_fu_576_p4) + unsigned(ap_const_lv11_1));
    and_ln193_10_fu_3005_p2 <= (or_ln170_2_fu_2679_p2 and icmp_ln193_10_fu_2999_p2);
    and_ln193_11_fu_3049_p2 <= (or_ln170_3_fu_2711_p2 and icmp_ln193_11_fu_3043_p2);
    and_ln193_12_fu_3075_p2 <= (or_ln170_4_fu_2743_p2 and icmp_ln193_12_fu_3069_p2);
    and_ln193_13_fu_3093_p2 <= (or_ln170_5_fu_2775_p2 and icmp_ln193_13_fu_3087_p2);
    and_ln193_14_fu_3105_p2 <= (or_ln170_6_fu_2807_p2 and icmp_ln193_14_fu_3099_p2);
    and_ln193_15_fu_3116_p2 <= (or_ln163_reg_3908 and icmp_ln193_15_fu_3111_p2);
    and_ln193_16_fu_2913_p2 <= (icmp_ln195_fu_2907_p2 and and_ln193_7_reg_3975);
    and_ln193_17_fu_2953_p2 <= (icmp_ln195_1_fu_2941_p2 and and_ln193_8_fu_2930_p2);
    and_ln193_18_fu_2985_p2 <= (icmp_ln195_2_fu_2979_p2 and and_ln193_9_fu_2973_p2);
    and_ln193_19_fu_3029_p2 <= (icmp_ln195_3_fu_3017_p2 and and_ln193_10_fu_3005_p2);
    and_ln193_1_fu_2417_p2 <= (or_ln163_1_fu_2199_p2 and icmp_ln193_1_fu_2411_p2);
    and_ln193_20_fu_3139_p2 <= (icmp_ln195_4_reg_4035 and and_ln193_11_reg_4030);
    and_ln193_21_fu_3154_p2 <= (icmp_ln195_5_fu_3148_p2 and and_ln193_12_reg_4045);
    and_ln193_22_fu_3171_p2 <= (icmp_ln195_6_fu_3165_p2 and and_ln193_13_reg_4056);
    and_ln193_23_fu_3205_p2 <= (icmp_ln195_7_fu_3193_p2 and and_ln193_14_reg_4062);
    and_ln193_24_fu_3223_p2 <= (icmp_ln195_8_fu_3217_p2 and and_ln193_15_reg_4068);
    and_ln193_25_fu_3253_p2 <= (icmp_ln195_9_fu_3241_p2 and and_ln193_reg_4024);
    and_ln193_26_fu_3271_p2 <= (icmp_ln195_10_fu_3265_p2 and and_ln193_1_reg_3934_pp3_iter4_reg);
    and_ln193_27_fu_3301_p2 <= (icmp_ln195_11_fu_3289_p2 and and_ln193_2_reg_3941_pp3_iter4_reg);
    and_ln193_28_fu_3397_p2 <= (icmp_ln195_12_reg_4079 and and_ln193_3_reg_3948_pp3_iter5_reg);
    and_ln193_29_fu_3406_p2 <= (icmp_ln195_13_fu_3401_p2 and and_ln193_4_reg_3955_pp3_iter5_reg);
    and_ln193_2_fu_2429_p2 <= (or_ln163_2_fu_2231_p2 and icmp_ln193_2_fu_2423_p2);
    and_ln193_30_fu_3423_p2 <= (icmp_ln195_14_fu_3417_p2 and and_ln193_5_reg_3962_pp3_iter5_reg);
    and_ln193_3_fu_2441_p2 <= (or_ln163_3_fu_2263_p2 and icmp_ln193_3_fu_2435_p2);
    and_ln193_4_fu_2453_p2 <= (or_ln163_4_fu_2295_p2 and icmp_ln193_4_fu_2447_p2);
    and_ln193_5_fu_2465_p2 <= (or_ln163_5_fu_2327_p2 and icmp_ln193_5_fu_2459_p2);
    and_ln193_6_fu_2477_p2 <= (or_ln163_6_fu_2359_p2 and icmp_ln193_6_fu_2471_p2);
    and_ln193_7_fu_2489_p2 <= (or_ln163_7_fu_2391_p2 and icmp_ln193_7_fu_2483_p2);
    and_ln193_8_fu_2930_p2 <= (or_ln170_reg_3919 and icmp_ln193_8_fu_2925_p2);
    and_ln193_9_fu_2973_p2 <= (or_ln170_1_fu_2647_p2 and icmp_ln193_9_fu_2967_p2);
    and_ln193_fu_2853_p2 <= (or_ln163_reg_3908 and icmp_ln193_reg_3929);
    and_ln203_1_fu_3476_p2 <= (or_ln203_12_fu_3470_p2 and and_ln193_6_reg_3969_pp3_iter5_reg);
    and_ln203_fu_3459_p2 <= (icmp_ln198_fu_3453_p2 and and_ln193_7_reg_3975_pp3_iter5_reg);
    and_ln277_fu_1734_p2 <= (icmp_ln882_2_fu_1728_p2 and cmp_i_i296_i_reg_3741);
    and_ln443_1_fu_3518_p2 <= (or_ln443_fu_3392_p2 and icmp_ln882_2_reg_3820_pp3_iter5_reg);
    and_ln443_fu_3382_p2 <= (icmp_ln886_reg_3883_pp3_iter5_reg and and_ln277_reg_3833_pp3_iter5_reg);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(8);
    ap_CS_fsm_state18 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(6);
    ap_CS_fsm_state9 <= ap_CS_fsm(7);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(img_gray_src_4221_empty_n, img_rgb_src_4219_empty_n, ap_enable_reg_pp1_iter1, icmp_ln541_reg_3665)
    begin
                ap_block_pp1_stage0_11001 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and ((img_gray_src_4221_empty_n = ap_const_logic_0) or ((icmp_ln541_reg_3665 = ap_const_lv1_0) and (img_rgb_src_4219_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(img_gray_src_4221_empty_n, img_rgb_src_4219_empty_n, ap_enable_reg_pp1_iter1, icmp_ln541_reg_3665)
    begin
                ap_block_pp1_stage0_subdone <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and ((img_gray_src_4221_empty_n = ap_const_logic_0) or ((icmp_ln541_reg_3665 = ap_const_lv1_0) and (img_rgb_src_4219_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_01001_assign_proc : process(img_gray_src_4221_empty_n, img_rgb_src_4219_empty_n, img_gray_dst_4222_full_n, img_rgb_dst_4220_full_n, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, icmp_ln886_2_reg_3838_pp3_iter5_reg, ap_predicate_op190_read_state12, ap_predicate_op214_read_state12, ap_predicate_op582_write_state17, ap_predicate_op585_write_state17)
    begin
                ap_block_pp3_stage0_01001 <= (((ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (((icmp_ln886_2_reg_3838_pp3_iter5_reg = ap_const_lv1_1) and (img_gray_dst_4222_full_n = ap_const_logic_0)) or ((img_rgb_dst_4220_full_n = ap_const_logic_0) and (ap_predicate_op585_write_state17 = ap_const_boolean_1)) or ((img_rgb_dst_4220_full_n = ap_const_logic_0) and (ap_predicate_op582_write_state17 = ap_const_boolean_1)))) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (((img_rgb_src_4219_empty_n = ap_const_logic_0) and (ap_predicate_op214_read_state12 = ap_const_boolean_1)) or ((img_gray_src_4221_empty_n = ap_const_logic_0) and (ap_predicate_op190_read_state12 = ap_const_boolean_1)))));
    end process;


    ap_block_pp3_stage0_11001_assign_proc : process(img_gray_src_4221_empty_n, img_rgb_src_4219_empty_n, img_gray_dst_4222_full_n, img_rgb_dst_4220_full_n, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, icmp_ln886_2_reg_3838_pp3_iter5_reg, ap_predicate_op190_read_state12, ap_predicate_op214_read_state12, ap_predicate_op582_write_state17, ap_predicate_op585_write_state17)
    begin
                ap_block_pp3_stage0_11001 <= (((ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (((icmp_ln886_2_reg_3838_pp3_iter5_reg = ap_const_lv1_1) and (img_gray_dst_4222_full_n = ap_const_logic_0)) or ((img_rgb_dst_4220_full_n = ap_const_logic_0) and (ap_predicate_op585_write_state17 = ap_const_boolean_1)) or ((img_rgb_dst_4220_full_n = ap_const_logic_0) and (ap_predicate_op582_write_state17 = ap_const_boolean_1)))) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (((img_rgb_src_4219_empty_n = ap_const_logic_0) and (ap_predicate_op214_read_state12 = ap_const_boolean_1)) or ((img_gray_src_4221_empty_n = ap_const_logic_0) and (ap_predicate_op190_read_state12 = ap_const_boolean_1)))));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(img_gray_src_4221_empty_n, img_rgb_src_4219_empty_n, img_gray_dst_4222_full_n, img_rgb_dst_4220_full_n, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, icmp_ln886_2_reg_3838_pp3_iter5_reg, ap_predicate_op190_read_state12, ap_predicate_op214_read_state12, ap_predicate_op582_write_state17, ap_predicate_op585_write_state17)
    begin
                ap_block_pp3_stage0_subdone <= (((ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (((icmp_ln886_2_reg_3838_pp3_iter5_reg = ap_const_lv1_1) and (img_gray_dst_4222_full_n = ap_const_logic_0)) or ((img_rgb_dst_4220_full_n = ap_const_logic_0) and (ap_predicate_op585_write_state17 = ap_const_boolean_1)) or ((img_rgb_dst_4220_full_n = ap_const_logic_0) and (ap_predicate_op582_write_state17 = ap_const_boolean_1)))) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (((img_rgb_src_4219_empty_n = ap_const_logic_0) and (ap_predicate_op214_read_state12 = ap_const_boolean_1)) or ((img_gray_src_4221_empty_n = ap_const_logic_0) and (ap_predicate_op190_read_state12 = ap_const_boolean_1)))));
    end process;

        ap_block_state11_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp3_stage0_iter1_assign_proc : process(img_gray_src_4221_empty_n, img_rgb_src_4219_empty_n, ap_predicate_op190_read_state12, ap_predicate_op214_read_state12)
    begin
                ap_block_state12_pp3_stage0_iter1 <= (((img_rgb_src_4219_empty_n = ap_const_logic_0) and (ap_predicate_op214_read_state12 = ap_const_boolean_1)) or ((img_gray_src_4221_empty_n = ap_const_logic_0) and (ap_predicate_op190_read_state12 = ap_const_boolean_1)));
    end process;

        ap_block_state13_pp3_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp3_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp3_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp3_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state17_pp3_stage0_iter6_assign_proc : process(img_gray_dst_4222_full_n, img_rgb_dst_4220_full_n, icmp_ln886_2_reg_3838_pp3_iter5_reg, ap_predicate_op582_write_state17, ap_predicate_op585_write_state17)
    begin
                ap_block_state17_pp3_stage0_iter6 <= (((icmp_ln886_2_reg_3838_pp3_iter5_reg = ap_const_lv1_1) and (img_gray_dst_4222_full_n = ap_const_logic_0)) or ((img_rgb_dst_4220_full_n = ap_const_logic_0) and (ap_predicate_op585_write_state17 = ap_const_boolean_1)) or ((img_rgb_dst_4220_full_n = ap_const_logic_0) and (ap_predicate_op582_write_state17 = ap_const_boolean_1)));
    end process;

        ap_block_state5_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp1_stage0_iter1_assign_proc : process(img_gray_src_4221_empty_n, img_rgb_src_4219_empty_n, icmp_ln541_reg_3665)
    begin
                ap_block_state6_pp1_stage0_iter1 <= ((img_gray_src_4221_empty_n = ap_const_logic_0) or ((icmp_ln541_reg_3665 = ap_const_lv1_0) and (img_rgb_src_4219_empty_n = ap_const_logic_0)));
    end process;


    ap_condition_819_assign_proc : process(icmp_ln271_reg_3811_pp3_iter2_reg, icmp_ln886_2_reg_3838_pp3_iter2_reg, cmp_i_i_i_reg_3893)
    begin
                ap_condition_819 <= (((icmp_ln886_2_reg_3838_pp3_iter2_reg = ap_const_lv1_1) and (icmp_ln271_reg_3811_pp3_iter2_reg = ap_const_lv1_0)) or ((cmp_i_i_i_reg_3893 = ap_const_lv1_0) and (icmp_ln271_reg_3811_pp3_iter2_reg = ap_const_lv1_0)));
    end process;


    ap_condition_824_assign_proc : process(icmp_ln271_reg_3811_pp3_iter2_reg, icmp_ln886_2_reg_3838_pp3_iter2_reg, cmp_i_i_i_reg_3893)
    begin
                ap_condition_824 <= ((cmp_i_i_i_reg_3893 = ap_const_lv1_1) and (icmp_ln886_2_reg_3838_pp3_iter2_reg = ap_const_lv1_0) and (icmp_ln271_reg_3811_pp3_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp1_exit_iter0_state5_assign_proc : process(icmp_ln541_fu_1534_p2)
    begin
        if ((icmp_ln541_fu_1534_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter4_state15_assign_proc : process(ap_enable_reg_pp3_iter3, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_enable_reg_pp3_iter3 = ap_const_logic_0))) then 
            ap_condition_pp3_exit_iter4_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter4_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_flush_enable_assign_proc : process(ap_CS_fsm_pp3_stage0, icmp_ln271_fu_1716_p2, ap_block_pp3_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln271_fu_1716_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_condition_pp3_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp3_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln568_fu_1592_p2, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((icmp_ln568_fu_1592_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter3, ap_enable_reg_pp3_iter2, ap_enable_reg_pp3_iter4, ap_enable_reg_pp3_iter5)
    begin
        if (((ap_enable_reg_pp3_iter6 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter5 = ap_const_logic_0) and (ap_enable_reg_pp3_iter4 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_0) and (ap_enable_reg_pp3_iter3 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_empty_32_phi_fu_688_p4_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln271_reg_3811, empty_32_reg_684, add_ln695_3_reg_3815)
    begin
        if (((icmp_ln271_reg_3811 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_empty_32_phi_fu_688_p4 <= add_ln695_3_reg_3815;
        else 
            ap_phi_mux_empty_32_phi_fu_688_p4 <= empty_32_reg_684;
        end if; 
    end process;


    ap_phi_mux_empty_phi_fu_576_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln541_reg_3665, empty_reg_572, add_ln695_reg_3669)
    begin
        if (((icmp_ln541_reg_3665 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_empty_phi_fu_576_p4 <= add_ln695_reg_3669;
        else 
            ap_phi_mux_empty_phi_fu_576_p4 <= empty_reg_572;
        end if; 
    end process;

    ap_phi_mux_row_ind_V_0_2_phi_fu_555_p4 <= row_ind_V_0_2_reg_551;

    ap_phi_mux_src_buf_V_0_2_0_phi_fu_1356_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_0_2_0_reg_1352, src_buf_V_0_2_1_reg_1435, icmp_ln271_reg_3811_pp3_iter4_reg, ap_enable_reg_pp3_iter5)
    begin
        if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_0_2_0_phi_fu_1356_p4 <= src_buf_V_0_2_1_reg_1435;
        else 
            ap_phi_mux_src_buf_V_0_2_0_phi_fu_1356_p4 <= src_buf_V_0_2_0_reg_1352;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_0_2_phi_fu_1014_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_0_2_reg_1010, src_buf_V_0_3_1_reg_1274, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_0_2_phi_fu_1014_p4 <= src_buf_V_0_3_1_reg_1274;
        else 
            ap_phi_mux_src_buf_V_0_2_phi_fu_1014_p4 <= src_buf_V_0_2_reg_1010;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_0_3_phi_fu_1003_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_0_3_reg_999, src_buf_V_0_4_1_reg_1262, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_0_3_phi_fu_1003_p4 <= src_buf_V_0_4_1_reg_1262;
        else 
            ap_phi_mux_src_buf_V_0_3_phi_fu_1003_p4 <= src_buf_V_0_3_reg_999;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_0_6_3_phi_fu_992_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_0_6_3_reg_988, icmp_ln271_reg_3811_pp3_iter3_reg, src_buf_V_0_5_reg_4018, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_0_6_3_phi_fu_992_p4 <= src_buf_V_0_5_reg_4018;
        else 
            ap_phi_mux_src_buf_V_0_6_3_phi_fu_992_p4 <= src_buf_V_0_6_3_reg_988;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_1_1_0_phi_fu_1345_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_1_1_0_reg_1341, src_buf_V_1_1_1_reg_1423, icmp_ln271_reg_3811_pp3_iter4_reg, ap_enable_reg_pp3_iter5)
    begin
        if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_1_1_0_phi_fu_1345_p4 <= src_buf_V_1_1_1_reg_1423;
        else 
            ap_phi_mux_src_buf_V_1_1_0_phi_fu_1345_p4 <= src_buf_V_1_1_0_reg_1341;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_1_1_phi_fu_980_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_1_1_reg_976, src_buf_V_1_2_1_reg_1250, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_1_1_phi_fu_980_p4 <= src_buf_V_1_2_1_reg_1250;
        else 
            ap_phi_mux_src_buf_V_1_1_phi_fu_980_p4 <= src_buf_V_1_1_reg_976;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_1_2_phi_fu_969_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_1_2_reg_965, src_buf_V_1_3_1_reg_1238, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_1_2_phi_fu_969_p4 <= src_buf_V_1_3_1_reg_1238;
        else 
            ap_phi_mux_src_buf_V_1_2_phi_fu_969_p4 <= src_buf_V_1_2_reg_965;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_1_3_phi_fu_958_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_1_3_reg_954, src_buf_V_1_4_1_reg_1226, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_1_3_phi_fu_958_p4 <= src_buf_V_1_4_1_reg_1226;
        else 
            ap_phi_mux_src_buf_V_1_3_phi_fu_958_p4 <= src_buf_V_1_3_reg_954;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_1_6_3_reg_943, icmp_ln271_reg_3811_pp3_iter3_reg, src_buf_V_1_5_reg_4012, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4 <= src_buf_V_1_5_reg_4012;
        else 
            ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4 <= src_buf_V_1_6_3_reg_943;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_2_0_0_phi_fu_1334_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_2_0_0_reg_1330, src_buf_V_2_0_1_reg_1411, icmp_ln271_reg_3811_pp3_iter4_reg, ap_enable_reg_pp3_iter5)
    begin
        if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_2_0_0_phi_fu_1334_p4 <= src_buf_V_2_0_1_reg_1411;
        else 
            ap_phi_mux_src_buf_V_2_0_0_phi_fu_1334_p4 <= src_buf_V_2_0_0_reg_1330;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_2_0_phi_fu_935_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_2_0_reg_931, src_buf_V_2_1_1_reg_1214, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_2_0_phi_fu_935_p4 <= src_buf_V_2_1_1_reg_1214;
        else 
            ap_phi_mux_src_buf_V_2_0_phi_fu_935_p4 <= src_buf_V_2_0_reg_931;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_2_1_phi_fu_924_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_2_1_reg_920, src_buf_V_2_2_1_reg_1202, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_2_1_phi_fu_924_p4 <= src_buf_V_2_2_1_reg_1202;
        else 
            ap_phi_mux_src_buf_V_2_1_phi_fu_924_p4 <= src_buf_V_2_1_reg_920;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_2_2_phi_fu_913_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_2_2_reg_909, src_buf_V_2_3_1_reg_1190, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_2_2_phi_fu_913_p4 <= src_buf_V_2_3_1_reg_1190;
        else 
            ap_phi_mux_src_buf_V_2_2_phi_fu_913_p4 <= src_buf_V_2_2_reg_909;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_2_3_phi_fu_902_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_2_3_reg_898, src_buf_V_2_4_1_reg_1178, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_2_3_phi_fu_902_p4 <= src_buf_V_2_4_1_reg_1178;
        else 
            ap_phi_mux_src_buf_V_2_3_phi_fu_902_p4 <= src_buf_V_2_3_reg_898;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_2_6_3_phi_fu_891_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_2_6_3_reg_887, icmp_ln271_reg_3811_pp3_iter3_reg, src_buf_V_2_5_reg_4006, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_2_6_3_phi_fu_891_p4 <= src_buf_V_2_5_reg_4006;
        else 
            ap_phi_mux_src_buf_V_2_6_3_phi_fu_891_p4 <= src_buf_V_2_6_3_reg_887;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_3_0_0_phi_fu_1323_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_3_0_0_reg_1319, src_buf_V_3_0_1_reg_1399, icmp_ln271_reg_3811_pp3_iter4_reg, ap_enable_reg_pp3_iter5)
    begin
        if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_3_0_0_phi_fu_1323_p4 <= src_buf_V_3_0_1_reg_1399;
        else 
            ap_phi_mux_src_buf_V_3_0_0_phi_fu_1323_p4 <= src_buf_V_3_0_0_reg_1319;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_3_0_phi_fu_879_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_3_0_reg_875, src_buf_V_3_1_1_reg_1166, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_3_0_phi_fu_879_p4 <= src_buf_V_3_1_1_reg_1166;
        else 
            ap_phi_mux_src_buf_V_3_0_phi_fu_879_p4 <= src_buf_V_3_0_reg_875;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_3_1_phi_fu_868_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_3_1_reg_864, src_buf_V_3_2_1_reg_1154, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_3_1_phi_fu_868_p4 <= src_buf_V_3_2_1_reg_1154;
        else 
            ap_phi_mux_src_buf_V_3_1_phi_fu_868_p4 <= src_buf_V_3_1_reg_864;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_3_2_phi_fu_857_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_3_2_reg_853, src_buf_V_3_3_1_reg_1142, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_3_2_phi_fu_857_p4 <= src_buf_V_3_3_1_reg_1142;
        else 
            ap_phi_mux_src_buf_V_3_2_phi_fu_857_p4 <= src_buf_V_3_2_reg_853;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_3_3_phi_fu_846_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_3_3_reg_842, src_buf_V_3_4_1_reg_1130, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_3_3_phi_fu_846_p4 <= src_buf_V_3_4_1_reg_1130;
        else 
            ap_phi_mux_src_buf_V_3_3_phi_fu_846_p4 <= src_buf_V_3_3_reg_842;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_3_6_3_phi_fu_835_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_3_6_3_reg_831, icmp_ln271_reg_3811_pp3_iter3_reg, src_buf_V_3_5_reg_4000, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_3_6_3_phi_fu_835_p4 <= src_buf_V_3_5_reg_4000;
        else 
            ap_phi_mux_src_buf_V_3_6_3_phi_fu_835_p4 <= src_buf_V_3_6_3_reg_831;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_4_0_0_phi_fu_1312_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_4_0_0_reg_1308, src_buf_V_4_0_1_reg_1387, icmp_ln271_reg_3811_pp3_iter4_reg, ap_enable_reg_pp3_iter5)
    begin
        if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_4_0_0_phi_fu_1312_p4 <= src_buf_V_4_0_1_reg_1387;
        else 
            ap_phi_mux_src_buf_V_4_0_0_phi_fu_1312_p4 <= src_buf_V_4_0_0_reg_1308;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_4_0_phi_fu_823_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_4_0_reg_819, src_buf_V_4_1_1_reg_1118, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_4_0_phi_fu_823_p4 <= src_buf_V_4_1_1_reg_1118;
        else 
            ap_phi_mux_src_buf_V_4_0_phi_fu_823_p4 <= src_buf_V_4_0_reg_819;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_4_1_phi_fu_812_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_4_1_reg_808, src_buf_V_4_2_1_reg_1106, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_4_1_phi_fu_812_p4 <= src_buf_V_4_2_1_reg_1106;
        else 
            ap_phi_mux_src_buf_V_4_1_phi_fu_812_p4 <= src_buf_V_4_1_reg_808;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_4_2_phi_fu_801_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_4_2_reg_797, src_buf_V_4_3_1_reg_1094, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_4_2_phi_fu_801_p4 <= src_buf_V_4_3_1_reg_1094;
        else 
            ap_phi_mux_src_buf_V_4_2_phi_fu_801_p4 <= src_buf_V_4_2_reg_797;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_4_3_phi_fu_790_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_4_3_reg_786, src_buf_V_4_4_1_reg_1082, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_4_3_phi_fu_790_p4 <= src_buf_V_4_4_1_reg_1082;
        else 
            ap_phi_mux_src_buf_V_4_3_phi_fu_790_p4 <= src_buf_V_4_3_reg_786;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_4_6_3_phi_fu_779_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_4_6_3_reg_775, icmp_ln271_reg_3811_pp3_iter3_reg, src_buf_V_4_5_reg_3994, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_4_6_3_phi_fu_779_p4 <= src_buf_V_4_5_reg_3994;
        else 
            ap_phi_mux_src_buf_V_4_6_3_phi_fu_779_p4 <= src_buf_V_4_6_3_reg_775;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_5_1_0_phi_fu_1301_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_5_1_0_reg_1297, src_buf_V_5_1_1_reg_1375, icmp_ln271_reg_3811_pp3_iter4_reg, ap_enable_reg_pp3_iter5)
    begin
        if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_5_1_0_phi_fu_1301_p4 <= src_buf_V_5_1_1_reg_1375;
        else 
            ap_phi_mux_src_buf_V_5_1_0_phi_fu_1301_p4 <= src_buf_V_5_1_0_reg_1297;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_5_1_phi_fu_767_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_5_1_reg_763, src_buf_V_5_2_1_reg_1070, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_5_1_phi_fu_767_p4 <= src_buf_V_5_2_1_reg_1070;
        else 
            ap_phi_mux_src_buf_V_5_1_phi_fu_767_p4 <= src_buf_V_5_1_reg_763;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_5_2_phi_fu_756_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_5_2_reg_752, src_buf_V_5_3_1_reg_1058, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_5_2_phi_fu_756_p4 <= src_buf_V_5_3_1_reg_1058;
        else 
            ap_phi_mux_src_buf_V_5_2_phi_fu_756_p4 <= src_buf_V_5_2_reg_752;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_5_3_phi_fu_745_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_5_3_reg_741, src_buf_V_5_4_1_reg_1046, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_5_3_phi_fu_745_p4 <= src_buf_V_5_4_1_reg_1046;
        else 
            ap_phi_mux_src_buf_V_5_3_phi_fu_745_p4 <= src_buf_V_5_3_reg_741;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_5_6_3_reg_730, icmp_ln271_reg_3811_pp3_iter3_reg, src_buf_V_5_5_reg_3988, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4 <= src_buf_V_5_5_reg_3988;
        else 
            ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4 <= src_buf_V_5_6_3_reg_730;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_6_2_0_phi_fu_1290_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_6_2_0_reg_1286, src_buf_V_6_2_1_reg_1363, icmp_ln271_reg_3811_pp3_iter4_reg, ap_enable_reg_pp3_iter5)
    begin
        if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter4_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_6_2_0_phi_fu_1290_p4 <= src_buf_V_6_2_1_reg_1363;
        else 
            ap_phi_mux_src_buf_V_6_2_0_phi_fu_1290_p4 <= src_buf_V_6_2_0_reg_1286;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_6_2_phi_fu_722_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_6_2_reg_718, src_buf_V_6_3_1_reg_1034, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_6_2_phi_fu_722_p4 <= src_buf_V_6_3_1_reg_1034;
        else 
            ap_phi_mux_src_buf_V_6_2_phi_fu_722_p4 <= src_buf_V_6_2_reg_718;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_6_3_phi_fu_711_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_6_3_reg_707, src_buf_V_6_4_1_reg_1022, icmp_ln271_reg_3811_pp3_iter3_reg, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_6_3_phi_fu_711_p4 <= src_buf_V_6_4_1_reg_1022;
        else 
            ap_phi_mux_src_buf_V_6_3_phi_fu_711_p4 <= src_buf_V_6_3_reg_707;
        end if; 
    end process;


    ap_phi_mux_src_buf_V_6_6_3_phi_fu_700_p4_assign_proc : process(ap_block_pp3_stage0, src_buf_V_6_6_3_reg_696, icmp_ln271_reg_3811_pp3_iter3_reg, src_buf_V_6_4_reg_3982, ap_enable_reg_pp3_iter4)
    begin
        if (((ap_enable_reg_pp3_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln271_reg_3811_pp3_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_src_buf_V_6_6_3_phi_fu_700_p4 <= src_buf_V_6_4_reg_3982;
        else 
            ap_phi_mux_src_buf_V_6_6_3_phi_fu_700_p4 <= src_buf_V_6_6_3_reg_696;
        end if; 
    end process;

    ap_phi_reg_pp3_iter0_src_buf_V_0_2_1_reg_1435 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter0_src_buf_V_1_1_1_reg_1423 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter0_src_buf_V_2_0_1_reg_1411 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter0_src_buf_V_3_0_1_reg_1399 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter0_src_buf_V_4_0_1_reg_1387 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter0_src_buf_V_5_1_1_reg_1375 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter0_src_buf_V_6_2_1_reg_1363 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_0_3_1_reg_1274 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_0_4_1_reg_1262 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_1_2_1_reg_1250 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_1_3_1_reg_1238 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_1_4_1_reg_1226 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_2_1_1_reg_1214 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_2_2_1_reg_1202 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_2_3_1_reg_1190 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_2_4_1_reg_1178 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_3_1_1_reg_1166 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_3_2_1_reg_1154 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_3_3_1_reg_1142 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_3_4_1_reg_1130 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_4_1_1_reg_1118 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_4_2_1_reg_1106 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_4_3_1_reg_1094 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_4_4_1_reg_1082 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_5_2_1_reg_1070 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_5_3_1_reg_1058 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_5_4_1_reg_1046 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_6_3_1_reg_1034 <= "XXXXXXXX";
    ap_phi_reg_pp3_iter3_src_buf_V_6_4_1_reg_1022 <= "XXXXXXXX";

    ap_predicate_op190_read_state12_assign_proc : process(icmp_ln271_reg_3811, and_ln277_reg_3833)
    begin
                ap_predicate_op190_read_state12 <= ((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0));
    end process;


    ap_predicate_op214_read_state12_assign_proc : process(icmp_ln271_reg_3811, and_ln277_reg_3833)
    begin
                ap_predicate_op214_read_state12 <= ((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0));
    end process;


    ap_predicate_op582_write_state17_assign_proc : process(icmp_ln886_2_reg_3838_pp3_iter5_reg, icmp_ln874_reg_3737)
    begin
                ap_predicate_op582_write_state17 <= ((icmp_ln874_reg_3737 = ap_const_lv1_0) and (icmp_ln886_2_reg_3838_pp3_iter5_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op585_write_state17_assign_proc : process(icmp_ln886_2_reg_3838_pp3_iter5_reg, icmp_ln874_reg_3737)
    begin
                ap_predicate_op585_write_state17 <= ((icmp_ln874_reg_3737 = ap_const_lv1_1) and (icmp_ln886_2_reg_3838_pp3_iter5_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(icmp_ln568_fu_1592_p2, ap_CS_fsm_state10)
    begin
        if (((icmp_ln568_fu_1592_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buf_0_V_address0 <= conv_i182_i_fu_1757_p1(11 - 1 downto 0);

    buf_0_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_CS_fsm_state8, zext_ln538_1_fu_1546_p1, conv_i116_fu_1576_p1, zext_ln538_2_fu_1745_p1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_0_V_address1 <= zext_ln538_2_fu_1745_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_0_V_address1 <= conv_i116_fu_1576_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_0_V_address1 <= zext_ln538_1_fu_1546_p1(11 - 1 downto 0);
        else 
            buf_0_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_0_V_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            buf_0_V_ce0 <= ap_const_logic_1;
        else 
            buf_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_0_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_0_V_ce1 <= ap_const_logic_1;
        else 
            buf_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_0_V_d1_assign_proc : process(img_gray_src_4221_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_0_V_d1 <= ap_const_lv8_0;
        elsif ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_0_V_d1 <= img_gray_src_4221_dout;
        else 
            buf_0_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_0_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln271_reg_3811, and_ln277_reg_3833, ap_block_pp3_stage0_11001, trunc_ln324_reg_3661, ap_block_pp1_stage0_11001, ap_CS_fsm_state8, trunc_ln324_5_reg_3796, icmp_ln554_fu_1564_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_5_reg_3796 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((icmp_ln554_fu_1564_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln324_reg_3661 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_0_V_we1 <= ap_const_logic_1;
        else 
            buf_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_1_V_address0 <= conv_i182_i_fu_1757_p1(11 - 1 downto 0);

    buf_1_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_CS_fsm_state8, zext_ln538_1_fu_1546_p1, conv_i116_fu_1576_p1, zext_ln538_2_fu_1745_p1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_1_V_address1 <= zext_ln538_2_fu_1745_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_1_V_address1 <= conv_i116_fu_1576_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_1_V_address1 <= zext_ln538_1_fu_1546_p1(11 - 1 downto 0);
        else 
            buf_1_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_1_V_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            buf_1_V_ce0 <= ap_const_logic_1;
        else 
            buf_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_1_V_ce1 <= ap_const_logic_1;
        else 
            buf_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_V_d1_assign_proc : process(img_gray_src_4221_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_1_V_d1 <= ap_const_lv8_0;
        elsif ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_1_V_d1 <= img_gray_src_4221_dout;
        else 
            buf_1_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_1_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln271_reg_3811, and_ln277_reg_3833, ap_block_pp3_stage0_11001, trunc_ln324_reg_3661, ap_block_pp1_stage0_11001, ap_CS_fsm_state8, trunc_ln324_5_reg_3796, icmp_ln554_fu_1564_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_5_reg_3796 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((icmp_ln554_fu_1564_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln324_reg_3661 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_1_V_we1 <= ap_const_logic_1;
        else 
            buf_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2_V_address0 <= conv_i182_i_fu_1757_p1(11 - 1 downto 0);

    buf_2_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_CS_fsm_state8, zext_ln538_1_fu_1546_p1, conv_i116_fu_1576_p1, zext_ln538_2_fu_1745_p1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_2_V_address1 <= zext_ln538_2_fu_1745_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_2_V_address1 <= conv_i116_fu_1576_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_2_V_address1 <= zext_ln538_1_fu_1546_p1(11 - 1 downto 0);
        else 
            buf_2_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_2_V_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            buf_2_V_ce0 <= ap_const_logic_1;
        else 
            buf_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_2_V_ce1 <= ap_const_logic_1;
        else 
            buf_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_V_d1_assign_proc : process(img_gray_src_4221_dout, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_2_V_d1 <= ap_const_lv8_0;
        elsif ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_2_V_d1 <= img_gray_src_4221_dout;
        else 
            buf_2_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_2_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln271_reg_3811, and_ln277_reg_3833, ap_block_pp3_stage0_11001, trunc_ln324_reg_3661, ap_block_pp1_stage0_11001, ap_CS_fsm_state8, trunc_ln324_5_reg_3796, icmp_ln554_fu_1564_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_5_reg_3796 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((icmp_ln554_fu_1564_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln324_reg_3661 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_2_V_we1 <= ap_const_logic_1;
        else 
            buf_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_3_V_address0 <= conv_i182_i_fu_1757_p1(11 - 1 downto 0);

    buf_3_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, zext_ln538_1_fu_1546_p1, zext_ln538_2_fu_1745_p1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_3_V_address1 <= zext_ln538_2_fu_1745_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_3_V_address1 <= zext_ln538_1_fu_1546_p1(11 - 1 downto 0);
        else 
            buf_3_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_3_V_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            buf_3_V_ce0 <= ap_const_logic_1;
        else 
            buf_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_3_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_3_V_ce1 <= ap_const_logic_1;
        else 
            buf_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_3_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln271_reg_3811, and_ln277_reg_3833, ap_block_pp3_stage0_11001, trunc_ln324_reg_3661, ap_block_pp1_stage0_11001, trunc_ln324_5_reg_3796)
    begin
        if ((((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_5_reg_3796 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln324_reg_3661 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_3_V_we1 <= ap_const_logic_1;
        else 
            buf_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_4_V_address0 <= conv_i182_i_fu_1757_p1(11 - 1 downto 0);

    buf_4_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, zext_ln538_1_fu_1546_p1, zext_ln538_2_fu_1745_p1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_4_V_address1 <= zext_ln538_2_fu_1745_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_4_V_address1 <= zext_ln538_1_fu_1546_p1(11 - 1 downto 0);
        else 
            buf_4_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_4_V_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            buf_4_V_ce0 <= ap_const_logic_1;
        else 
            buf_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_4_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_4_V_ce1 <= ap_const_logic_1;
        else 
            buf_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_4_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln271_reg_3811, and_ln277_reg_3833, ap_block_pp3_stage0_11001, trunc_ln324_reg_3661, ap_block_pp1_stage0_11001, trunc_ln324_5_reg_3796)
    begin
        if ((((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_5_reg_3796 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln324_reg_3661 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_4_V_we1 <= ap_const_logic_1;
        else 
            buf_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_5_V_address0 <= conv_i182_i_fu_1757_p1(11 - 1 downto 0);

    buf_5_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, zext_ln538_1_fu_1546_p1, zext_ln538_2_fu_1745_p1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_5_V_address1 <= zext_ln538_2_fu_1745_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_5_V_address1 <= zext_ln538_1_fu_1546_p1(11 - 1 downto 0);
        else 
            buf_5_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_5_V_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            buf_5_V_ce0 <= ap_const_logic_1;
        else 
            buf_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_5_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_5_V_ce1 <= ap_const_logic_1;
        else 
            buf_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_5_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln271_reg_3811, and_ln277_reg_3833, ap_block_pp3_stage0_11001, trunc_ln324_reg_3661, ap_block_pp1_stage0_11001, trunc_ln324_5_reg_3796)
    begin
        if ((((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (trunc_ln324_5_reg_3796 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (trunc_ln324_reg_3661 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_5_V_we1 <= ap_const_logic_1;
        else 
            buf_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_6_V_address0 <= conv_i182_i_fu_1757_p1(11 - 1 downto 0);

    buf_6_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, zext_ln538_1_fu_1546_p1, zext_ln538_2_fu_1745_p1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            buf_6_V_address1 <= zext_ln538_2_fu_1745_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            buf_6_V_address1 <= zext_ln538_1_fu_1546_p1(11 - 1 downto 0);
        else 
            buf_6_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_6_V_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            buf_6_V_ce0 <= ap_const_logic_1;
        else 
            buf_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_6_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            buf_6_V_ce1 <= ap_const_logic_1;
        else 
            buf_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_6_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln271_reg_3811, and_ln277_reg_3833, ap_block_pp3_stage0_11001, trunc_ln324_reg_3661, ap_block_pp1_stage0_11001, trunc_ln324_5_reg_3796)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0) and (trunc_ln324_5_reg_3796 = ap_const_lv3_6)) or ((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0) and (trunc_ln324_5_reg_3796 = ap_const_lv3_7)))) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and ((trunc_ln324_reg_3661 = ap_const_lv3_6) or (trunc_ln324_reg_3661 = ap_const_lv3_7))))) then 
            buf_6_V_we1 <= ap_const_logic_1;
        else 
            buf_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i230_i_5_fu_1658_p2 <= "1" when (unsigned(sub_i242_i_cast_fu_1626_p2) < unsigned(ap_const_lv11_5)) else "0";
    cmp_i_i230_i_6_fu_1670_p2 <= "1" when (signed(sub_i_i259_i_fu_1620_p2) > signed(ap_const_lv12_0)) else "0";
    cmp_i_i285_i_fu_1610_p2 <= "1" when (unsigned(empty_30_reg_672) > unsigned(ap_const_lv11_437)) else "0";
    cmp_i_i296_i_fu_1604_p2 <= "1" when (unsigned(empty_30_reg_672) < unsigned(ap_const_lv11_438)) else "0";
    cmp_i_i84_i_not_fu_1682_p2 <= "1" when (unsigned(empty_30_reg_672) < unsigned(ap_const_lv11_6)) else "0";
    cmp_i_i_i_fu_1780_p2 <= "1" when (empty_32_reg_684_pp3_iter1_reg = ap_const_lv11_0) else "0";
    conv_i116_fu_1576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_29_reg_584),64));
    conv_i182_i_fu_1757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_32_reg_684_pp3_iter1_reg),64));
    empty_31_fu_1632_p1 <= sub_i242_i_cast_fu_1626_p2(3 - 1 downto 0);
    icmp_fu_1646_p2 <= "1" when (tmp_fu_1636_p4 = ap_const_lv9_0) else "0";
    icmp_ln163_1_fu_2181_p2 <= "1" when (signed(sub_ln1351_1_fu_2041_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln163_2_fu_2213_p2 <= "1" when (signed(sub_ln1351_2_fu_2051_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln163_3_fu_2245_p2 <= "1" when (signed(sub_ln1351_3_fu_2061_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln163_4_fu_2277_p2 <= "1" when (signed(sub_ln1351_4_fu_2071_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln163_5_fu_2309_p2 <= "1" when (signed(sub_ln1351_5_fu_2081_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln163_6_fu_2341_p2 <= "1" when (signed(sub_ln1351_6_fu_2091_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln163_7_fu_2373_p2 <= "1" when (signed(sub_ln1351_7_fu_2101_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln163_fu_2117_p2 <= "1" when (signed(sub_ln1351_fu_2031_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln165_1_fu_2186_p2 <= "1" when (signed(sub_ln1351_1_fu_2041_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln165_2_fu_2218_p2 <= "1" when (signed(sub_ln1351_2_fu_2051_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln165_3_fu_2250_p2 <= "1" when (signed(sub_ln1351_3_fu_2061_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln165_4_fu_2282_p2 <= "1" when (signed(sub_ln1351_4_fu_2071_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln165_5_fu_2314_p2 <= "1" when (signed(sub_ln1351_5_fu_2081_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln165_6_fu_2346_p2 <= "1" when (signed(sub_ln1351_6_fu_2091_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln165_7_fu_2378_p2 <= "1" when (signed(sub_ln1351_7_fu_2101_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln165_fu_2122_p2 <= "1" when (signed(sub_ln1351_fu_2031_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln170_1_fu_2629_p2 <= "1" when (signed(sub_ln1351_9_fu_2570_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln170_2_fu_2661_p2 <= "1" when (signed(sub_ln1351_10_fu_2579_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln170_3_fu_2693_p2 <= "1" when (signed(sub_ln1351_11_fu_2588_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln170_4_fu_2725_p2 <= "1" when (signed(sub_ln1351_12_fu_2597_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln170_5_fu_2757_p2 <= "1" when (signed(sub_ln1351_13_fu_2606_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln170_6_fu_2789_p2 <= "1" when (signed(sub_ln1351_14_fu_2615_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln170_7_fu_2821_p2 <= "1" when (signed(sub_ln1351_15_fu_2624_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln170_fu_2149_p2 <= "1" when (signed(sub_ln1351_8_fu_2111_p2) > signed(zext_ln37_reg_3693)) else "0";
    icmp_ln172_1_fu_2634_p2 <= "1" when (signed(sub_ln1351_9_fu_2570_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln172_2_fu_2666_p2 <= "1" when (signed(sub_ln1351_10_fu_2579_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln172_3_fu_2698_p2 <= "1" when (signed(sub_ln1351_11_fu_2588_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln172_4_fu_2730_p2 <= "1" when (signed(sub_ln1351_12_fu_2597_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln172_5_fu_2762_p2 <= "1" when (signed(sub_ln1351_13_fu_2606_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln172_6_fu_2794_p2 <= "1" when (signed(sub_ln1351_14_fu_2615_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln172_7_fu_2826_p2 <= "1" when (signed(sub_ln1351_15_fu_2624_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln172_fu_2154_p2 <= "1" when (signed(sub_ln1351_8_fu_2111_p2) < signed(sub_i_i30_reg_3713)) else "0";
    icmp_ln193_10_fu_2999_p2 <= "1" when (select_ln170_5_fu_2685_p3 = select_ln170_7_fu_2717_p3) else "0";
    icmp_ln193_11_fu_3043_p2 <= "1" when (select_ln170_7_fu_2717_p3 = select_ln170_9_fu_2749_p3) else "0";
    icmp_ln193_12_fu_3069_p2 <= "1" when (select_ln170_9_fu_2749_p3 = select_ln170_11_fu_2781_p3) else "0";
    icmp_ln193_13_fu_3087_p2 <= "1" when (select_ln170_11_fu_2781_p3 = select_ln170_13_fu_2813_p3) else "0";
    icmp_ln193_14_fu_3099_p2 <= "1" when (select_ln170_13_fu_2813_p3 = select_ln170_15_fu_2845_p3) else "0";
    icmp_ln193_15_fu_3111_p2 <= "1" when (select_ln170_15_fu_2845_p3 = select_ln163_1_reg_3914) else "0";
    icmp_ln193_1_fu_2411_p2 <= "1" when (select_ln163_3_fu_2205_p3 = select_ln163_5_fu_2237_p3) else "0";
    icmp_ln193_2_fu_2423_p2 <= "1" when (select_ln163_5_fu_2237_p3 = select_ln163_7_fu_2269_p3) else "0";
    icmp_ln193_3_fu_2435_p2 <= "1" when (select_ln163_7_fu_2269_p3 = select_ln163_9_fu_2301_p3) else "0";
    icmp_ln193_4_fu_2447_p2 <= "1" when (select_ln163_9_fu_2301_p3 = select_ln163_11_fu_2333_p3) else "0";
    icmp_ln193_5_fu_2459_p2 <= "1" when (select_ln163_11_fu_2333_p3 = select_ln163_13_fu_2365_p3) else "0";
    icmp_ln193_6_fu_2471_p2 <= "1" when (select_ln163_13_fu_2365_p3 = select_ln163_15_fu_2397_p3) else "0";
    icmp_ln193_7_fu_2483_p2 <= "1" when (select_ln163_15_fu_2397_p3 = select_ln170_1_fu_2173_p3) else "0";
    icmp_ln193_8_fu_2925_p2 <= "1" when (select_ln170_1_reg_3924 = select_ln170_3_fu_2653_p3) else "0";
    icmp_ln193_9_fu_2967_p2 <= "1" when (select_ln170_3_fu_2653_p3 = select_ln170_5_fu_2685_p3) else "0";
    icmp_ln193_fu_2405_p2 <= "1" when (select_ln163_1_fu_2141_p3 = select_ln163_3_fu_2205_p3) else "0";
    icmp_ln195_10_fu_3265_p2 <= "1" when (unsigned(select_ln193_12_fu_3258_p3) > unsigned(ap_const_lv5_8)) else "0";
    icmp_ln195_11_fu_3289_p2 <= "1" when (unsigned(add_ln194_5_fu_3283_p2) > unsigned(ap_const_lv5_8)) else "0";
    icmp_ln195_12_fu_3313_p2 <= "1" when (unsigned(select_ln193_14_fu_3306_p3) > unsigned(ap_const_lv5_8)) else "0";
    icmp_ln195_13_fu_3401_p2 <= "1" when (unsigned(add_ln194_6_reg_4084) > unsigned(ap_const_lv5_8)) else "0";
    icmp_ln195_14_fu_3417_p2 <= "1" when (unsigned(select_ln193_16_fu_3411_p3) > unsigned(ap_const_lv5_8)) else "0";
    icmp_ln195_15_fu_3441_p2 <= "1" when (unsigned(add_ln194_7_fu_3435_p2) > unsigned(ap_const_lv5_8)) else "0";
    icmp_ln195_1_fu_2941_p2 <= "1" when (unsigned(add_ln194_fu_2935_p2) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln195_2_fu_2979_p2 <= "1" when (unsigned(select_ln193_4_fu_2959_p3) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln195_3_fu_3017_p2 <= "1" when (unsigned(add_ln194_1_fu_3011_p2) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln195_4_fu_3055_p2 <= "1" when (unsigned(select_ln193_6_fu_3035_p3) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln195_5_fu_3148_p2 <= "1" when (unsigned(add_ln194_2_fu_3143_p2) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln195_6_fu_3165_p2 <= "1" when (unsigned(select_ln193_8_fu_3159_p3) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln195_7_fu_3193_p2 <= "1" when (unsigned(add_ln194_3_fu_3187_p2) > unsigned(ap_const_lv5_8)) else "0";
    icmp_ln195_8_fu_3217_p2 <= "1" when (unsigned(select_ln193_10_fu_3210_p3) > unsigned(ap_const_lv5_8)) else "0";
    icmp_ln195_9_fu_3241_p2 <= "1" when (unsigned(add_ln194_4_fu_3235_p2) > unsigned(ap_const_lv5_8)) else "0";
    icmp_ln195_fu_2907_p2 <= "1" when (unsigned(select_ln193_fu_2900_p3) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln198_fu_3453_p2 <= "1" when (unsigned(add_ln198_7_fu_3447_p2) > unsigned(ap_const_lv5_8)) else "0";
    icmp_ln271_fu_1716_p2 <= "1" when (ap_phi_mux_empty_32_phi_fu_688_p4 = ap_const_lv11_783) else "0";
    icmp_ln541_fu_1534_p2 <= "1" when (ap_phi_mux_empty_phi_fu_576_p4 = ap_const_lv11_780) else "0";
    icmp_ln554_fu_1564_p2 <= "1" when (empty_29_reg_584 = ap_const_lv11_780) else "0";
    icmp_ln568_fu_1592_p2 <= "1" when (empty_30_reg_672 = ap_const_lv11_43B) else "0";
    icmp_ln874_fu_1598_p2 <= "1" when (empty_30_reg_672 = ap_const_lv11_3) else "0";
    icmp_ln882_1_fu_1525_p2 <= "1" when (unsigned(init_buf_reg_562) < unsigned(wide_trip_count_reg_3652)) else "0";
    icmp_ln882_2_fu_1728_p2 <= "1" when (unsigned(ap_phi_mux_empty_32_phi_fu_688_p4) < unsigned(ap_const_lv11_780)) else "0";
    icmp_ln882_fu_1468_p2 <= "1" when (row_ind_V_0_2_reg_551 = ap_const_lv3_7) else "0";
    icmp_ln886_1_fu_1774_p2 <= "1" when (unsigned(empty_32_reg_684_pp3_iter1_reg) > unsigned(ap_const_lv11_77F)) else "0";
    icmp_ln886_2_fu_1739_p2 <= "1" when (unsigned(ap_phi_mux_empty_32_phi_fu_688_p4) > unsigned(ap_const_lv11_2)) else "0";
    icmp_ln886_fu_1768_p2 <= "1" when (unsigned(empty_32_reg_684_pp3_iter1_reg) > unsigned(ap_const_lv11_5)) else "0";

    img_gray_dst_4222_blk_n_assign_proc : process(img_gray_dst_4222_full_n, ap_block_pp3_stage0, ap_enable_reg_pp3_iter6, icmp_ln886_2_reg_3838_pp3_iter5_reg)
    begin
        if (((icmp_ln886_2_reg_3838_pp3_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            img_gray_dst_4222_blk_n <= img_gray_dst_4222_full_n;
        else 
            img_gray_dst_4222_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_gray_dst_4222_din <= 
        ap_const_lv8_0 when (or_ln448_fu_3531_p2(0) = '1') else 
        select_ln443_fu_3523_p3;

    img_gray_dst_4222_write_assign_proc : process(ap_enable_reg_pp3_iter6, icmp_ln886_2_reg_3838_pp3_iter5_reg, ap_block_pp3_stage0_11001)
    begin
        if (((icmp_ln886_2_reg_3838_pp3_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            img_gray_dst_4222_write <= ap_const_logic_1;
        else 
            img_gray_dst_4222_write <= ap_const_logic_0;
        end if; 
    end process;


    img_gray_src_4221_blk_n_assign_proc : process(img_gray_src_4221_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln271_reg_3811, and_ln277_reg_3833)
    begin
        if ((((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_gray_src_4221_blk_n <= img_gray_src_4221_empty_n;
        else 
            img_gray_src_4221_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_gray_src_4221_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_predicate_op190_read_state12, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_predicate_op190_read_state12 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            img_gray_src_4221_read <= ap_const_logic_1;
        else 
            img_gray_src_4221_read <= ap_const_logic_0;
        end if; 
    end process;


    img_rgb_dst_4220_blk_n_assign_proc : process(img_rgb_dst_4220_full_n, ap_block_pp3_stage0, ap_enable_reg_pp3_iter6, icmp_ln886_2_reg_3838_pp3_iter5_reg, icmp_ln874_reg_3737)
    begin
        if ((((icmp_ln874_reg_3737 = ap_const_lv1_1) and (icmp_ln886_2_reg_3838_pp3_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0)) or ((icmp_ln874_reg_3737 = ap_const_lv1_0) and (icmp_ln886_2_reg_3838_pp3_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0)))) then 
            img_rgb_dst_4220_blk_n <= img_rgb_dst_4220_full_n;
        else 
            img_rgb_dst_4220_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_rgb_dst_4220_din_assign_proc : process(ap_enable_reg_pp3_iter6, ap_predicate_op582_write_state17, ap_predicate_op585_write_state17, pixel_src2_V_q1, pixel_src1_V_q0, ap_block_pp3_stage0_01001)
    begin
        if (((ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001))) then
            if ((ap_predicate_op585_write_state17 = ap_const_boolean_1)) then 
                img_rgb_dst_4220_din <= pixel_src1_V_q0;
            elsif ((ap_predicate_op582_write_state17 = ap_const_boolean_1)) then 
                img_rgb_dst_4220_din <= pixel_src2_V_q1;
            else 
                img_rgb_dst_4220_din <= "XXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            img_rgb_dst_4220_din <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_rgb_dst_4220_write_assign_proc : process(ap_enable_reg_pp3_iter6, ap_predicate_op582_write_state17, ap_predicate_op585_write_state17, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_predicate_op585_write_state17 = ap_const_boolean_1)) or ((ap_enable_reg_pp3_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_predicate_op582_write_state17 = ap_const_boolean_1)))) then 
            img_rgb_dst_4220_write <= ap_const_logic_1;
        else 
            img_rgb_dst_4220_write <= ap_const_logic_0;
        end if; 
    end process;


    img_rgb_src_4219_blk_n_assign_proc : process(img_rgb_src_4219_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln271_reg_3811, and_ln277_reg_3833, icmp_ln541_reg_3665)
    begin
        if ((((icmp_ln541_reg_3665 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            img_rgb_src_4219_blk_n <= img_rgb_src_4219_empty_n;
        else 
            img_rgb_src_4219_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_rgb_src_4219_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln541_reg_3665, ap_predicate_op214_read_state12, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((icmp_ln541_reg_3665 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_predicate_op214_read_state12 = ap_const_boolean_1)))) then 
            img_rgb_src_4219_read <= ap_const_logic_1;
        else 
            img_rgb_src_4219_read <= ap_const_logic_0;
        end if; 
    end process;

    init_row_ind_fu_1474_p2 <= std_logic_vector(unsigned(row_ind_V_0_2_reg_551) + unsigned(ap_const_lv3_1));
    or_ln163_1_fu_2199_p2 <= (icmp_ln165_1_fu_2186_p2 or icmp_ln163_1_fu_2181_p2);
    or_ln163_2_fu_2231_p2 <= (icmp_ln165_2_fu_2218_p2 or icmp_ln163_2_fu_2213_p2);
    or_ln163_3_fu_2263_p2 <= (icmp_ln165_3_fu_2250_p2 or icmp_ln163_3_fu_2245_p2);
    or_ln163_4_fu_2295_p2 <= (icmp_ln165_4_fu_2282_p2 or icmp_ln163_4_fu_2277_p2);
    or_ln163_5_fu_2327_p2 <= (icmp_ln165_5_fu_2314_p2 or icmp_ln163_5_fu_2309_p2);
    or_ln163_6_fu_2359_p2 <= (icmp_ln165_6_fu_2346_p2 or icmp_ln163_6_fu_2341_p2);
    or_ln163_7_fu_2391_p2 <= (icmp_ln165_7_fu_2378_p2 or icmp_ln163_7_fu_2373_p2);
    or_ln163_fu_2135_p2 <= (icmp_ln165_fu_2122_p2 or icmp_ln163_fu_2117_p2);
    or_ln170_1_fu_2647_p2 <= (icmp_ln172_1_fu_2634_p2 or icmp_ln170_1_fu_2629_p2);
    or_ln170_2_fu_2679_p2 <= (icmp_ln172_2_fu_2666_p2 or icmp_ln170_2_fu_2661_p2);
    or_ln170_3_fu_2711_p2 <= (icmp_ln172_3_fu_2698_p2 or icmp_ln170_3_fu_2693_p2);
    or_ln170_4_fu_2743_p2 <= (icmp_ln172_4_fu_2730_p2 or icmp_ln170_4_fu_2725_p2);
    or_ln170_5_fu_2775_p2 <= (icmp_ln172_5_fu_2762_p2 or icmp_ln170_5_fu_2757_p2);
    or_ln170_6_fu_2807_p2 <= (icmp_ln172_6_fu_2794_p2 or icmp_ln170_6_fu_2789_p2);
    or_ln170_7_fu_2839_p2 <= (icmp_ln172_7_fu_2826_p2 or icmp_ln170_7_fu_2821_p2);
    or_ln170_fu_2167_p2 <= (icmp_ln172_fu_2154_p2 or icmp_ln170_fu_2149_p2);
    or_ln203_10_fu_3373_p2 <= (or_ln203_9_fu_3367_p2 or or_ln203_8_fu_3361_p2);
    or_ln203_11_fu_3464_p2 <= (and_ln193_29_fu_3406_p2 or and_ln193_28_fu_3397_p2);
    or_ln203_12_fu_3470_p2 <= (icmp_ln195_15_fu_3441_p2 or and_ln203_fu_3459_p2);
    or_ln203_13_fu_3481_p2 <= (and_ln203_1_fu_3476_p2 or and_ln193_30_fu_3423_p2);
    or_ln203_14_fu_3487_p2 <= (or_ln203_13_fu_3481_p2 or or_ln203_11_fu_3464_p2);
    or_ln203_15_fu_3493_p2 <= (or_ln203_14_fu_3487_p2 or or_ln203_10_reg_4099);
    or_ln203_1_fu_3121_p2 <= (and_ln193_17_fu_2953_p2 or and_ln193_16_fu_2913_p2);
    or_ln203_2_fu_3127_p2 <= (and_ln193_19_fu_3029_p2 or and_ln193_18_fu_2985_p2);
    or_ln203_3_fu_3133_p2 <= (or_ln203_2_fu_3127_p2 or or_ln203_1_fu_3121_p2);
    or_ln203_4_fu_3338_p2 <= (and_ln193_21_fu_3154_p2 or and_ln193_20_fu_3139_p2);
    or_ln203_5_fu_3344_p2 <= (and_ln193_23_fu_3205_p2 or and_ln193_22_fu_3171_p2);
    or_ln203_6_fu_3350_p2 <= (or_ln203_5_fu_3344_p2 or or_ln203_4_fu_3338_p2);
    or_ln203_7_fu_3356_p2 <= (or_ln203_6_fu_3350_p2 or or_ln203_3_reg_4074);
    or_ln203_8_fu_3361_p2 <= (and_ln193_25_fu_3253_p2 or and_ln193_24_fu_3223_p2);
    or_ln203_9_fu_3367_p2 <= (and_ln193_27_fu_3301_p2 or and_ln193_26_fu_3271_p2);
    or_ln203_fu_3498_p2 <= (or_ln203_7_reg_4094 or or_ln203_15_fu_3493_p2);
    or_ln443_fu_3392_p2 <= (xor_ln443_fu_3386_p2 or cmp_i_i84_i_not_reg_3771);
    or_ln448_fu_3531_p2 <= (icmp_ln886_1_reg_3888_pp3_iter5_reg or cmp_i_i285_i_reg_3746);
    p_cast_33_fu_3503_p3 <= 
        ap_const_lv8_FF when (or_ln203_fu_3498_p2(0) = '1') else 
        ap_const_lv8_0;
    p_cast_fu_1616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_30_reg_672),12));

    pixel_src1_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp3_stage0, conv_i182_i_reg_3842_pp3_iter4_reg, ap_enable_reg_pp3_iter5, zext_ln538_1_fu_1546_p1)
    begin
        if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            pixel_src1_V_address0 <= conv_i182_i_reg_3842_pp3_iter4_reg(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            pixel_src1_V_address0 <= zext_ln538_1_fu_1546_p1(11 - 1 downto 0);
        else 
            pixel_src1_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    pixel_src1_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp3_stage0_11001, ap_block_pp1_stage0_11001, ap_enable_reg_pp3_iter5)
    begin
        if ((((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            pixel_src1_V_ce0 <= ap_const_logic_1;
        else 
            pixel_src1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixel_src1_V_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln541_reg_3665, ap_block_pp1_stage0_11001)
    begin
        if (((icmp_ln541_reg_3665 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            pixel_src1_V_we0 <= ap_const_logic_1;
        else 
            pixel_src1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pixel_src2_V_address0 <= zext_ln538_2_fu_1745_p1(11 - 1 downto 0);
    pixel_src2_V_address1 <= conv_i182_i_reg_3842_pp3_iter4_reg(11 - 1 downto 0);

    pixel_src2_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            pixel_src2_V_ce0 <= ap_const_logic_1;
        else 
            pixel_src2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixel_src2_V_ce1_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter5)
    begin
        if (((ap_enable_reg_pp3_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            pixel_src2_V_ce1 <= ap_const_logic_1;
        else 
            pixel_src2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pixel_src2_V_we0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln271_reg_3811, and_ln277_reg_3833, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln277_reg_3833) and (icmp_ln271_reg_3811 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            pixel_src2_V_we0 <= ap_const_logic_1;
        else 
            pixel_src2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln163_10_fu_2319_p3 <= 
        ap_const_lv2_1 when (icmp_ln163_5_fu_2309_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln163_11_fu_2333_p3 <= 
        select_ln163_10_fu_2319_p3 when (or_ln163_5_fu_2327_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln163_12_fu_2351_p3 <= 
        ap_const_lv2_1 when (icmp_ln163_6_fu_2341_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln163_13_fu_2365_p3 <= 
        select_ln163_12_fu_2351_p3 when (or_ln163_6_fu_2359_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln163_14_fu_2383_p3 <= 
        ap_const_lv2_1 when (icmp_ln163_7_fu_2373_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln163_15_fu_2397_p3 <= 
        select_ln163_14_fu_2383_p3 when (or_ln163_7_fu_2391_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln163_1_fu_2141_p3 <= 
        select_ln163_fu_2127_p3 when (or_ln163_fu_2135_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln163_2_fu_2191_p3 <= 
        ap_const_lv2_1 when (icmp_ln163_1_fu_2181_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln163_3_fu_2205_p3 <= 
        select_ln163_2_fu_2191_p3 when (or_ln163_1_fu_2199_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln163_4_fu_2223_p3 <= 
        ap_const_lv2_1 when (icmp_ln163_2_fu_2213_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln163_5_fu_2237_p3 <= 
        select_ln163_4_fu_2223_p3 when (or_ln163_2_fu_2231_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln163_6_fu_2255_p3 <= 
        ap_const_lv2_1 when (icmp_ln163_3_fu_2245_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln163_7_fu_2269_p3 <= 
        select_ln163_6_fu_2255_p3 when (or_ln163_3_fu_2263_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln163_8_fu_2287_p3 <= 
        ap_const_lv2_1 when (icmp_ln163_4_fu_2277_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln163_9_fu_2301_p3 <= 
        select_ln163_8_fu_2287_p3 when (or_ln163_4_fu_2295_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln163_fu_2127_p3 <= 
        ap_const_lv2_1 when (icmp_ln163_fu_2117_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln170_10_fu_2767_p3 <= 
        ap_const_lv2_1 when (icmp_ln170_5_fu_2757_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln170_11_fu_2781_p3 <= 
        select_ln170_10_fu_2767_p3 when (or_ln170_5_fu_2775_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln170_12_fu_2799_p3 <= 
        ap_const_lv2_1 when (icmp_ln170_6_fu_2789_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln170_13_fu_2813_p3 <= 
        select_ln170_12_fu_2799_p3 when (or_ln170_6_fu_2807_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln170_14_fu_2831_p3 <= 
        ap_const_lv2_1 when (icmp_ln170_7_fu_2821_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln170_15_fu_2845_p3 <= 
        select_ln170_14_fu_2831_p3 when (or_ln170_7_fu_2839_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln170_1_fu_2173_p3 <= 
        select_ln170_fu_2159_p3 when (or_ln170_fu_2167_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln170_2_fu_2639_p3 <= 
        ap_const_lv2_1 when (icmp_ln170_1_fu_2629_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln170_3_fu_2653_p3 <= 
        select_ln170_2_fu_2639_p3 when (or_ln170_1_fu_2647_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln170_4_fu_2671_p3 <= 
        ap_const_lv2_1 when (icmp_ln170_2_fu_2661_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln170_5_fu_2685_p3 <= 
        select_ln170_4_fu_2671_p3 when (or_ln170_2_fu_2679_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln170_6_fu_2703_p3 <= 
        ap_const_lv2_1 when (icmp_ln170_3_fu_2693_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln170_7_fu_2717_p3 <= 
        select_ln170_6_fu_2703_p3 when (or_ln170_3_fu_2711_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln170_8_fu_2735_p3 <= 
        ap_const_lv2_1 when (icmp_ln170_4_fu_2725_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln170_9_fu_2749_p3 <= 
        select_ln170_8_fu_2735_p3 when (or_ln170_4_fu_2743_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln170_fu_2159_p3 <= 
        ap_const_lv2_1 when (icmp_ln170_fu_2149_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln193_10_fu_3210_p3 <= 
        add_ln198_3_fu_3199_p2 when (and_ln193_14_reg_4062(0) = '1') else 
        ap_const_lv5_2;
    select_ln193_11_fu_3228_p3 <= 
        select_ln193_10_fu_3210_p3 when (and_ln193_15_reg_4068(0) = '1') else 
        ap_const_lv5_1;
    select_ln193_12_fu_3258_p3 <= 
        add_ln198_4_fu_3247_p2 when (and_ln193_reg_4024(0) = '1') else 
        ap_const_lv5_2;
    select_ln193_13_fu_3276_p3 <= 
        select_ln193_12_fu_3258_p3 when (and_ln193_1_reg_3934_pp3_iter4_reg(0) = '1') else 
        ap_const_lv5_1;
    select_ln193_14_fu_3306_p3 <= 
        add_ln198_5_fu_3295_p2 when (and_ln193_2_reg_3941_pp3_iter4_reg(0) = '1') else 
        ap_const_lv5_2;
    select_ln193_15_fu_3319_p3 <= 
        select_ln193_14_fu_3306_p3 when (and_ln193_3_reg_3948_pp3_iter4_reg(0) = '1') else 
        ap_const_lv5_1;
    select_ln193_16_fu_3411_p3 <= 
        add_ln198_6_reg_4089 when (and_ln193_4_reg_3955_pp3_iter5_reg(0) = '1') else 
        ap_const_lv5_2;
    select_ln193_17_fu_3428_p3 <= 
        select_ln193_16_fu_3411_p3 when (and_ln193_5_reg_3962_pp3_iter5_reg(0) = '1') else 
        ap_const_lv5_1;
    select_ln193_1_fu_2865_p3 <= 
        select_ln198_fu_2857_p3 when (and_ln193_1_reg_3934(0) = '1') else 
        ap_const_lv4_7;
    select_ln193_2_fu_2886_p3 <= 
        select_ln198_2_fu_2879_p3 when (and_ln193_4_reg_3955(0) = '1') else 
        ap_const_lv4_4;
    select_ln193_3_fu_2918_p3 <= 
        select_ln193_fu_2900_p3 when (and_ln193_7_reg_3975(0) = '1') else 
        ap_const_lv4_1;
    select_ln193_4_fu_2959_p3 <= 
        add_ln198_fu_2947_p2 when (and_ln193_8_fu_2930_p2(0) = '1') else 
        ap_const_lv4_2;
    select_ln193_5_fu_2991_p3 <= 
        select_ln193_4_fu_2959_p3 when (and_ln193_9_fu_2973_p2(0) = '1') else 
        ap_const_lv4_1;
    select_ln193_6_fu_3035_p3 <= 
        add_ln198_1_fu_3023_p2 when (and_ln193_10_fu_3005_p2(0) = '1') else 
        ap_const_lv4_2;
    select_ln193_7_fu_3061_p3 <= 
        select_ln193_6_fu_3035_p3 when (and_ln193_11_fu_3049_p2(0) = '1') else 
        ap_const_lv4_1;
    select_ln193_8_fu_3159_p3 <= 
        add_ln198_2_reg_4051 when (and_ln193_12_reg_4045(0) = '1') else 
        ap_const_lv4_2;
    select_ln193_9_fu_3176_p3 <= 
        select_ln193_8_fu_3159_p3 when (and_ln193_13_reg_4056(0) = '1') else 
        ap_const_lv4_1;
    select_ln193_fu_2900_p3 <= 
        select_ln198_3_fu_2893_p3 when (and_ln193_6_reg_3969(0) = '1') else 
        ap_const_lv4_2;
    select_ln198_1_fu_2872_p3 <= 
        select_ln193_1_fu_2865_p3 when (and_ln193_2_reg_3941(0) = '1') else 
        ap_const_lv4_6;
    select_ln198_2_fu_2879_p3 <= 
        select_ln198_1_fu_2872_p3 when (and_ln193_3_reg_3948(0) = '1') else 
        ap_const_lv4_5;
    select_ln198_3_fu_2893_p3 <= 
        select_ln193_2_fu_2886_p3 when (and_ln193_5_reg_3962(0) = '1') else 
        ap_const_lv4_3;
    select_ln198_fu_2857_p3 <= 
        ap_const_lv4_9 when (and_ln193_fu_2853_p2(0) = '1') else 
        ap_const_lv4_8;
    select_ln443_fu_3523_p3 <= 
        arraydecay88282_load_05397_fu_228 when (and_ln443_1_fu_3518_p2(0) = '1') else 
        select_ln882_fu_3511_p3;
    select_ln448_fu_3535_p3 <= 
        ap_const_lv8_0 when (or_ln448_fu_3531_p2(0) = '1') else 
        select_ln443_fu_3523_p3;
    select_ln882_fu_3511_p3 <= 
        p_cast_33_fu_3503_p3 when (icmp_ln882_2_reg_3820_pp3_iter5_reg(0) = '1') else 
        arraydecay88282_load_05397_fu_228;
    spec_select5220_fu_1652_p2 <= (icmp_fu_1646_p2 and cmp_i_i285_i_fu_1610_p2);
    spec_select5236_fu_1664_p2 <= (cmp_i_i285_i_fu_1610_p2 and cmp_i_i230_i_5_fu_1658_p2);
    spec_select5252_fu_1676_p2 <= (cmp_i_i285_i_fu_1610_p2 and cmp_i_i230_i_6_fu_1670_p2);
    src_buf_V_0_5_fu_2557_p3 <= 
        src_buf_V_0_6_fu_1786_p9 when (icmp_ln882_2_reg_3820_pp3_iter2_reg(0) = '1') else 
        ap_phi_mux_src_buf_V_0_6_3_phi_fu_992_p4;
    src_buf_V_1_5_fu_2547_p3 <= 
        src_buf_V_1_6_fu_1805_p9 when (icmp_ln882_2_reg_3820_pp3_iter2_reg(0) = '1') else 
        ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4;
    src_buf_V_2_5_fu_2536_p3 <= 
        src_buf_V_2_6_fu_1824_p9 when (icmp_ln882_2_reg_3820_pp3_iter2_reg(0) = '1') else 
        ap_phi_mux_src_buf_V_2_6_3_phi_fu_891_p4;
    src_buf_V_3_5_fu_2525_p3 <= 
        src_buf_V_3_6_fu_1843_p9 when (icmp_ln882_2_reg_3820_pp3_iter2_reg(0) = '1') else 
        ap_phi_mux_src_buf_V_3_6_3_phi_fu_835_p4;
    src_buf_V_4_5_fu_2514_p3 <= 
        src_buf_V_4_6_fu_1924_p3 when (icmp_ln882_2_reg_3820_pp3_iter2_reg(0) = '1') else 
        ap_phi_mux_src_buf_V_4_6_3_phi_fu_779_p4;
    src_buf_V_4_6_fu_1924_p3 <= 
        tmp_6_fu_1885_p9 when (spec_select5220_reg_3756(0) = '1') else 
        tmp_7_fu_1905_p9;
    src_buf_V_5_5_fu_2504_p3 <= 
        src_buf_V_5_6_fu_1970_p3 when (icmp_ln882_2_reg_3820_pp3_iter2_reg(0) = '1') else 
        ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4;
    src_buf_V_5_6_fu_1970_p3 <= 
        tmp_8_fu_1931_p9 when (spec_select5236_reg_3761(0) = '1') else 
        tmp_9_fu_1951_p9;
    src_buf_V_6_4_fu_2495_p3 <= 
        src_buf_V_6_6_fu_2016_p3 when (icmp_ln882_2_reg_3820_pp3_iter2_reg(0) = '1') else 
        ap_phi_mux_src_buf_V_6_6_3_phi_fu_700_p4;
    src_buf_V_6_6_fu_2016_p3 <= 
        tmp_s_fu_1977_p9 when (spec_select5252_reg_3766(0) = '1') else 
        tmp_1_fu_1997_p9;
    sub_i242_i_cast_fu_1626_p2 <= std_logic_vector(signed(ap_const_lv11_43D) - signed(empty_30_reg_672));
    sub_i_i259_i_fu_1620_p2 <= std_logic_vector(signed(ap_const_lv12_BC9) + signed(p_cast_fu_1616_p1));
    sub_i_i30_fu_1586_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln37_fu_1583_p1));
    sub_ln1351_10_fu_2579_p2 <= std_logic_vector(unsigned(zext_ln1351_reg_3897) - unsigned(zext_ln1351_11_fu_2575_p1));
    sub_ln1351_11_fu_2588_p2 <= std_logic_vector(unsigned(zext_ln1351_reg_3897) - unsigned(zext_ln1351_12_fu_2584_p1));
    sub_ln1351_12_fu_2597_p2 <= std_logic_vector(unsigned(zext_ln1351_reg_3897) - unsigned(zext_ln1351_13_fu_2593_p1));
    sub_ln1351_13_fu_2606_p2 <= std_logic_vector(unsigned(zext_ln1351_reg_3897) - unsigned(zext_ln1351_14_fu_2602_p1));
    sub_ln1351_14_fu_2615_p2 <= std_logic_vector(unsigned(zext_ln1351_reg_3897) - unsigned(zext_ln1351_15_fu_2611_p1));
    sub_ln1351_15_fu_2624_p2 <= std_logic_vector(unsigned(zext_ln1351_reg_3897) - unsigned(zext_ln1351_16_fu_2620_p1));
    sub_ln1351_1_fu_2041_p2 <= std_logic_vector(unsigned(zext_ln1351_fu_2023_p1) - unsigned(zext_ln1351_2_fu_2037_p1));
    sub_ln1351_2_fu_2051_p2 <= std_logic_vector(unsigned(zext_ln1351_fu_2023_p1) - unsigned(zext_ln1351_3_fu_2047_p1));
    sub_ln1351_3_fu_2061_p2 <= std_logic_vector(unsigned(zext_ln1351_fu_2023_p1) - unsigned(zext_ln1351_4_fu_2057_p1));
    sub_ln1351_4_fu_2071_p2 <= std_logic_vector(unsigned(zext_ln1351_fu_2023_p1) - unsigned(zext_ln1351_5_fu_2067_p1));
    sub_ln1351_5_fu_2081_p2 <= std_logic_vector(unsigned(zext_ln1351_fu_2023_p1) - unsigned(zext_ln1351_6_fu_2077_p1));
    sub_ln1351_6_fu_2091_p2 <= std_logic_vector(unsigned(zext_ln1351_fu_2023_p1) - unsigned(zext_ln1351_7_fu_2087_p1));
    sub_ln1351_7_fu_2101_p2 <= std_logic_vector(unsigned(zext_ln1351_fu_2023_p1) - unsigned(zext_ln1351_8_fu_2097_p1));
    sub_ln1351_8_fu_2111_p2 <= std_logic_vector(unsigned(zext_ln1351_fu_2023_p1) - unsigned(zext_ln1351_9_fu_2107_p1));
    sub_ln1351_9_fu_2570_p2 <= std_logic_vector(unsigned(zext_ln1351_reg_3897) - unsigned(zext_ln1351_10_fu_2566_p1));
    sub_ln1351_fu_2031_p2 <= std_logic_vector(unsigned(zext_ln1351_fu_2023_p1) - unsigned(zext_ln1351_1_fu_2027_p1));
    tmp_fu_1636_p4 <= sub_i242_i_cast_fu_1626_p2(10 downto 2);
    trunc_ln324_1_fu_1688_p1 <= row_ind_V_6_reg_660(3 - 1 downto 0);
    trunc_ln324_2_fu_1692_p1 <= row_ind_V_0_reg_649(3 - 1 downto 0);
    trunc_ln324_3_fu_1696_p1 <= row_ind_V_1_reg_638(3 - 1 downto 0);
    trunc_ln324_4_fu_1700_p1 <= row_ind_V_2_reg_627(3 - 1 downto 0);
    trunc_ln324_5_fu_1704_p1 <= row_ind_V_5_1_reg_595(3 - 1 downto 0);
    trunc_ln324_6_fu_1708_p1 <= row_ind_V_4_reg_605(3 - 1 downto 0);
    trunc_ln324_7_fu_1712_p1 <= row_ind_V_3_reg_616(3 - 1 downto 0);
    trunc_ln324_8_fu_1881_p1 <= tmp_5_fu_1862_p9(3 - 1 downto 0);
    trunc_ln324_fu_1530_p1 <= init_buf_reg_562(3 - 1 downto 0);
    wide_trip_count_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_ind_V_6_0_load_reg_3633),64));
    xor_ln443_fu_3386_p2 <= (ap_const_lv1_1 xor and_ln443_fu_3382_p2);
    zext_ln1351_10_fu_2566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_6_2_0_phi_fu_1290_p4),9));
    zext_ln1351_11_fu_2575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_5_1_0_phi_fu_1301_p4),9));
    zext_ln1351_12_fu_2584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_4_0_0_phi_fu_1312_p4),9));
    zext_ln1351_13_fu_2593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_3_0_0_phi_fu_1323_p4),9));
    zext_ln1351_14_fu_2602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_2_0_0_phi_fu_1334_p4),9));
    zext_ln1351_15_fu_2611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_1_1_0_phi_fu_1345_p4),9));
    zext_ln1351_16_fu_2620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_0_2_0_phi_fu_1356_p4),9));
    zext_ln1351_1_fu_2027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_0_2_phi_fu_1014_p4),9));
    zext_ln1351_2_fu_2037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_0_3_phi_fu_1003_p4),9));
    zext_ln1351_3_fu_2047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_1_6_3_phi_fu_947_p4),9));
    zext_ln1351_4_fu_2057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_buf_V_2_6_fu_1824_p9),9));
    zext_ln1351_5_fu_2067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_buf_V_3_6_fu_1843_p9),9));
    zext_ln1351_6_fu_2077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_buf_V_4_6_fu_1924_p3),9));
    zext_ln1351_7_fu_2087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_5_6_3_phi_fu_734_p4),9));
    zext_ln1351_8_fu_2097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_6_3_phi_fu_711_p4),9));
    zext_ln1351_9_fu_2107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_6_2_phi_fu_722_p4),9));
    zext_ln1351_fu_2023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_src_buf_V_3_2_phi_fu_857_p4),9));
    zext_ln193_fu_3183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln193_9_fu_3176_p3),5));
    zext_ln304_fu_1480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_ind_V_0_2_reg_551),13));
    zext_ln37_fu_1583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_threshold),9));
    zext_ln538_1_fu_1546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_572),64));
    zext_ln538_2_fu_1745_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_32_reg_684),64));
    zext_ln538_fu_1519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_ind_V_3_0_load_reg_3617),64));
end behav;
