# Implementation of up-down counter using Test bench in Verilog
