{
    "num_row": 13,
    "num_colum": 14,
    "num_track_coarse": 2,
    "num_track_fine": 1,
    "connect_flexibility_coarse": {
        "num_otrack_per_opin": 4,
        "num_itrack_per_ipin": 4,
        "num_ipin_per_opin": 4
    },
    "connect_flexibility_fine": {
        "num_otrack_per_opin": 2,
        "num_itrack_per_ipin": 2,
        "num_ipin_per_opin": 4
    },
    "lut_n": 3,
    "has_3input": 1,
    "PEinputnum": [
        3,
        3
    ],
    "diag_iopin_connect": true,
    "track_reged_mode": 2,
    "data_width": 16,
    "cfg_data_width": 32,
    "cfg_addr_width": 32,
    "cfg_addr_width_Unit": 8,
    "cfg_blk_offset": 4,
    "functionSelect": 1,
    "interconnect_output_ports": 2,
    "mem_width": 64,
    "mem_depth": 512,
    "use_sram_stub": 0,
    "iterator_support": 6,
    "config_width": 16,
    "interconnect_input_ports": 2,
    "agg_addr_width": 4,
    "agg_iter_support": 6,
    "agg_range_width": 16,
    "tb_range_width": 16,
    "tb_addr_width": 4,
    "banks": 1,
    "tb_height": 2,
    "agg_height": 4,
    "agg_rd_addr_gen_width": 8,
    "operations": {
        "Add": 0,
        "Sub": 1,
        "Adc": 2,
        "Sbc": 3,
        "Abs": 4,
        "GTE_Max": 5,
        "LTE_Min": 6,
        "Sel": 7,
        "Mult0": 8,
        "Mult1": 9,
        "Mult2": 10,
        "SHR": 11,
        "SHL": 12,
        "Or": 13,
        "And": 14,
        "XOr": 15,
        "MULADD": 16,
        "MULSUB": 17,
        "TAA": 18,
        "TAS": 19,
        "TSA": 20,
        "TSS": 21,
        "CROP": 22,
        "MULSHR": 23
    }
}