Analysis & Synthesis report for Toplevel_C5G_HEX4_UART
Fri Dec  1 12:44:44 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|altsyncram_jvj2:altsyncram1
 15. Source assignments for uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|altsyncram_dre2:altsyncram1
 16. Parameter Settings for User Entity Instance: uc:uc_u0
 17. Parameter Settings for User Entity Instance: uc:uc_u0|cpu:cpu_u0
 18. Parameter Settings for User Entity Instance: uc:uc_u0|cpu:cpu_u0|alu:alu_u1
 19. Parameter Settings for User Entity Instance: uc:uc_u0|cpu:cpu_u0|dreg:a_u1
 20. Parameter Settings for User Entity Instance: uc:uc_u0|cpu:cpu_u0|dreg:d_u1
 21. Parameter Settings for User Entity Instance: uc:uc_u0|cpu:cpu_u0|pcount:pcount_u1
 22. Parameter Settings for User Entity Instance: uc:uc_u0|cpu:cpu_u0|instr_demux:instr_demux_u1
 23. Parameter Settings for User Entity Instance: uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: uc:uc_u0|data_mem:data_mem_u0
 25. Parameter Settings for User Entity Instance: uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: uc:uc_u0|data_mem:data_mem_u0|mem_slice:mem_slice_0x7000
 27. Parameter Settings for User Entity Instance: uc:uc_u0|data_mem:data_mem_u0|mem_slice:mem_slice_0x7001
 28. Parameter Settings for User Entity Instance: uc:uc_u0|data_mem:data_mem_u0|mem_slice:mem_slice_0x7002
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "sevenseg:sevenseg3"
 31. Port Connectivity Checks: "sevenseg:sevenseg2"
 32. Port Connectivity Checks: "sevenseg:sevenseg1"
 33. Port Connectivity Checks: "sevenseg:sevenseg0"
 34. Port Connectivity Checks: "uc:uc_u0"
 35. In-System Memory Content Editor Settings
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec  1 12:44:44 2023          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; Toplevel_C5G_HEX4_UART                         ;
; Top-level Entity Name           ; toplevel_c5g_hex4_uart                         ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 322                                            ;
; Total pins                      ; 68                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 786,432                                        ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                          ; Setting                ; Default Value          ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                          ; 5CGXFC5C6F27C7         ;                        ;
; Top-level entity name                                                           ; toplevel_c5g_hex4_uart ; Toplevel_C5G_HEX4_UART ;
; Family name                                                                     ; Cyclone V              ; Cyclone V              ;
; Use smart compilation                                                           ; Off                    ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                     ;
; Enable compact report table                                                     ; Off                    ; Off                    ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                    ;
; Preserve fewer node names                                                       ; On                     ; On                     ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable                 ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                        ; Auto                   ; Auto                   ;
; Safe State Machine                                                              ; Off                    ; Off                    ;
; Extract Verilog State Machines                                                  ; On                     ; On                     ;
; Extract VHDL State Machines                                                     ; On                     ; On                     ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                     ;
; Parallel Synthesis                                                              ; On                     ; On                     ;
; DSP Block Balancing                                                             ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                              ; On                     ; On                     ;
; Power-Up Don't Care                                                             ; On                     ; On                     ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                      ; On                     ; On                     ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                             ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                    ;
; Optimization Technique                                                          ; Balanced               ; Balanced               ;
; Carry Chain Length                                                              ; 70                     ; 70                     ;
; Auto Carry Chains                                                               ; On                     ; On                     ;
; Auto Open-Drain Pins                                                            ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                    ;
; Auto ROM Replacement                                                            ; On                     ; On                     ;
; Auto RAM Replacement                                                            ; On                     ; On                     ;
; Auto DSP Block Replacement                                                      ; On                     ; On                     ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                     ;
; Strict RAM Replacement                                                          ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                               ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                           ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                         ; On                     ; On                     ;
; Report Parameter Settings                                                       ; On                     ; On                     ;
; Report Source Assignments                                                       ; On                     ; On                     ;
; Report Connectivity Checks                                                      ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                      ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                               ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                    ;
; Clock MUX Protection                                                            ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                    ;
; Block Design Naming                                                             ; Auto                   ; Auto                   ;
; SDC constraint protection                                                       ; Off                    ; Off                    ;
; Synthesis Effort                                                                ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                     ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                     ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                    ;
+---------------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; toplevel_c5g_hex4_uart.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/toplevel_c5g_hex4_uart.sv                                          ;             ;
; ../src/uc.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/uc.sv                                                               ;             ;
; ../src/sevenseg.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/sevenseg.sv                                                         ;             ;
; ../src/pcount.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/pcount.sv                                                           ;             ;
; ../src/mem_slice.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/mem_slice.sv                                                        ;             ;
; ../src/jmp_ctrl.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/jmp_ctrl.sv                                                         ;             ;
; ../src/instr_demux.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/instr_demux.sv                                                      ;             ;
; ../src/dreg.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/dreg.sv                                                             ;             ;
; ../src/data_mem.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/data_mem.sv                                                         ;             ;
; ../src/cpu.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/cpu.sv                                                              ;             ;
; ../src/alu.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/alu.sv                                                              ;             ;
; ../ip/rom32k.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/ip/rom32k.v                                                             ;             ;
; ../ip/ram16k.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/ip/ram16k.v                                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                   ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                     ;             ;
; db/altsyncram_b9i1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_b9i1.tdf                                             ;             ;
; db/altsyncram_jvj2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_jvj2.tdf                                             ;             ;
; ../ip/rom32_init.mif                                               ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/ip/rom32_init.mif                                                       ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/decode_8la.tdf                                                  ;             ;
; db/decode_11a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/decode_11a.tdf                                                  ;             ;
; db/mux_7hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/mux_7hb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                   ;             ;
; db/altsyncram_aco1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_aco1.tdf                                             ;             ;
; db/altsyncram_dre2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_dre2.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/decode_5la.tdf                                                  ;             ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/decode_u0a.tdf                                                  ;             ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/mux_4hb.tdf                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                      ; altera_sld  ;
; db/ip/sldd0efc6d3/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 335                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 478                      ;
;     -- 7 input functions                    ; 5                        ;
;     -- 6 input functions                    ; 143                      ;
;     -- 5 input functions                    ; 123                      ;
;     -- 4 input functions                    ; 89                       ;
;     -- <=3 input functions                  ; 118                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 322                      ;
;                                             ;                          ;
; I/O pins                                    ; 68                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 786432                   ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 348                      ;
; Total fan-out                               ; 6757                     ;
; Average fan-out                             ; 6.49                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |toplevel_c5g_hex4_uart                                                                                                                 ; 478 (1)             ; 322 (0)                   ; 786432            ; 0          ; 68   ; 0            ; |toplevel_c5g_hex4_uart                                                                                                                                                                                                                                                                                                                                            ; toplevel_c5g_hex4_uart            ; work         ;
;    |sevenseg:sevenseg0|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|sevenseg:sevenseg0                                                                                                                                                                                                                                                                                                                         ; sevenseg                          ; work         ;
;    |sevenseg:sevenseg1|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|sevenseg:sevenseg1                                                                                                                                                                                                                                                                                                                         ; sevenseg                          ; work         ;
;    |sevenseg:sevenseg2|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|sevenseg:sevenseg2                                                                                                                                                                                                                                                                                                                         ; sevenseg                          ; work         ;
;    |sevenseg:sevenseg3|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|sevenseg:sevenseg3                                                                                                                                                                                                                                                                                                                         ; sevenseg                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 109 (1)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 108 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 108 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 108 (1)             ; 112 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 107 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 107 (74)            ; 106 (78)                  ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |uc:uc_u0|                                                                                                                           ; 340 (1)             ; 210 (1)                   ; 786432            ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0                                                                                                                                                                                                                                                                                                                                   ; uc                                ; work         ;
;       |cpu:cpu_u0|                                                                                                                      ; 177 (5)             ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0                                                                                                                                                                                                                                                                                                                        ; cpu                               ; work         ;
;          |alu:alu_u1|                                                                                                                   ; 138 (138)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|alu:alu_u1                                                                                                                                                                                                                                                                                                             ; alu                               ; work         ;
;          |dreg:a_u1|                                                                                                                    ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|dreg:a_u1                                                                                                                                                                                                                                                                                                              ; dreg                              ; work         ;
;          |dreg:d_u1|                                                                                                                    ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|dreg:d_u1                                                                                                                                                                                                                                                                                                              ; dreg                              ; work         ;
;          |instr_demux:instr_demux_u1|                                                                                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|instr_demux:instr_demux_u1                                                                                                                                                                                                                                                                                             ; instr_demux                       ; work         ;
;          |pcount:pcount_u1|                                                                                                             ; 25 (25)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|pcount:pcount_u1                                                                                                                                                                                                                                                                                                       ; pcount                            ; work         ;
;       |data_mem:data_mem_u0|                                                                                                            ; 73 (3)              ; 103 (0)                   ; 262144            ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0                                                                                                                                                                                                                                                                                                              ; data_mem                          ; work         ;
;          |mem_slice:mem_slice_0x7000|                                                                                                   ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|mem_slice:mem_slice_0x7000                                                                                                                                                                                                                                                                                   ; mem_slice                         ; work         ;
;          |mem_slice:mem_slice_0x7001|                                                                                                   ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|mem_slice:mem_slice_0x7001                                                                                                                                                                                                                                                                                   ; mem_slice                         ; work         ;
;          |mem_slice:mem_slice_0x7002|                                                                                                   ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|mem_slice:mem_slice_0x7002                                                                                                                                                                                                                                                                                   ; mem_slice                         ; work         ;
;          |ram16k:ram16k_u0|                                                                                                             ; 66 (0)              ; 55 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0                                                                                                                                                                                                                                                                                             ; ram16k                            ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 66 (0)              ; 55 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;                |altsyncram_aco1:auto_generated|                                                                                         ; 66 (0)              ; 55 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated                                                                                                                                                                                                                              ; altsyncram_aco1                   ; work         ;
;                   |altsyncram_dre2:altsyncram1|                                                                                         ; 4 (0)               ; 3 (3)                     ; 262144            ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|altsyncram_dre2:altsyncram1                                                                                                                                                                                                  ; altsyncram_dre2                   ; work         ;
;                      |decode_5la:decode4|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|altsyncram_dre2:altsyncram1|decode_5la:decode4                                                                                                                                                                               ; decode_5la                        ; work         ;
;                      |decode_5la:decode5|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|altsyncram_dre2:altsyncram1|decode_5la:decode5                                                                                                                                                                               ; decode_5la                        ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 62 (45)             ; 52 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |rom32k:rom32k_u0|                                                                                                                ; 89 (0)              ; 59 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0                                                                                                                                                                                                                                                                                                                  ; rom32k                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 89 (0)              ; 59 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_b9i1:auto_generated|                                                                                            ; 89 (0)              ; 59 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_b9i1                   ; work         ;
;                |altsyncram_jvj2:altsyncram1|                                                                                            ; 26 (0)              ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|altsyncram_jvj2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_jvj2                   ; work         ;
;                   |decode_11a:rden_decode_a|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|altsyncram_jvj2:altsyncram1|decode_11a:rden_decode_a                                                                                                                                                                                              ; decode_11a                        ; work         ;
;                   |decode_8la:decode5|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|altsyncram_jvj2:altsyncram1|decode_8la:decode5                                                                                                                                                                                                    ; decode_8la                        ; work         ;
;                   |mux_7hb:mux6|                                                                                                        ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|altsyncram_jvj2:altsyncram1|mux_7hb:mux6                                                                                                                                                                                                          ; mux_7hb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 63 (46)             ; 53 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------+
; Name                                                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------+
; uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|altsyncram_dre2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; None                 ;
; uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|altsyncram_jvj2:altsyncram1|ALTSYNCRAM                      ; AUTO ; True Dual Port ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; ../ip/rom32_init.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |toplevel_c5g_hex4_uart|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                          ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                      ; Stuck at GND due to stuck port data_in ;
; uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2                                                                                                                                  ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 322   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 114   ;
; Number of registers using Asynchronous Clear ; 210   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 271   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|pcount:pcount_u1|cnt[2]                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|dreg:a_u1|q[13]                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |toplevel_c5g_hex4_uart|uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |toplevel_c5g_hex4_uart|uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|altsyncram_jvj2:altsyncram1|mux_7hb:mux6|l2_w5_n0_mux_dataout                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|alu:alu_u1|x_stage[1][12]                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|alu:alu_u1|out[5]                                                                                                                                                                      ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|alu:alu_u1|y_stage[1][12]                                                                                                                                                              ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|alu:alu_u1|y_stage[1][4]                                                                                                                                                               ;
; 22:1               ; 2 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|alu:alu_u1|y_stage[1][2]                                                                                                                                                               ;
; 22:1               ; 2 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |toplevel_c5g_hex4_uart|uc:uc_u0|cpu:cpu_u0|alu:alu_u1|y_stage[1][1]                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|altsyncram_jvj2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|altsyncram_dre2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; DW             ; 16    ; Signed Integer               ;
; AW             ; 15    ; Signed Integer               ;
; PW             ; 15    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0|cpu:cpu_u0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DW             ; 16    ; Signed Integer                          ;
; AW             ; 15    ; Signed Integer                          ;
; PW             ; 15    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0|cpu:cpu_u0|alu:alu_u1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W              ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0|cpu:cpu_u0|dreg:a_u1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; W              ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0|cpu:cpu_u0|dreg:d_u1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; W              ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0|cpu:cpu_u0|pcount:pcount_u1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 15    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0|cpu:cpu_u0|instr_demux:instr_demux_u1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DW             ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../ip/rom32_init.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_b9i1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0|data_mem:data_mem_u0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; AW             ; 15    ; Signed Integer                                    ;
; DW             ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_aco1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0|data_mem:data_mem_u0|mem_slice:mem_slice_0x7000 ;
+----------------+-----------------+--------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                               ;
+----------------+-----------------+--------------------------------------------------------------------+
; ADDRESS        ; 111000000000000 ; Unsigned Binary                                                    ;
; AW             ; 15              ; Signed Integer                                                     ;
; DW             ; 16              ; Signed Integer                                                     ;
+----------------+-----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0|data_mem:data_mem_u0|mem_slice:mem_slice_0x7001 ;
+----------------+-----------------+--------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                               ;
+----------------+-----------------+--------------------------------------------------------------------+
; ADDRESS        ; 111000000000001 ; Unsigned Binary                                                    ;
; AW             ; 15              ; Signed Integer                                                     ;
; DW             ; 16              ; Signed Integer                                                     ;
+----------------+-----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:uc_u0|data_mem:data_mem_u0|mem_slice:mem_slice_0x7002 ;
+----------------+-----------------+--------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                               ;
+----------------+-----------------+--------------------------------------------------------------------+
; ADDRESS        ; 111000000000010 ; Unsigned Binary                                                    ;
; AW             ; 15              ; Signed Integer                                                     ;
; DW             ; 16              ; Signed Integer                                                     ;
+----------------+-----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                              ;
; Entity Instance                           ; uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 16                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 16                                                                             ;
;     -- NUMWORDS_A                         ; 16384                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "sevenseg:sevenseg3"     ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; hex_o ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "sevenseg:sevenseg2"     ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; hex_o ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "sevenseg:sevenseg1"     ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; hex_o ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "sevenseg:sevenseg0"     ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; hex_o ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uc:uc_u0"                                                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg0x7400[15..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg0x7401[15..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg0x7402[15..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg0x7001[15..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                            ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; 0              ; ROM         ; 16    ; 32768 ; Read/Write ; uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated                      ;
; 1              ; RAM         ; 16    ; 16384 ; Read/Write ; uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 210                         ;
;     CLR               ; 11                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 34                          ;
;     ENA CLR           ; 81                          ;
;     ENA CLR SLD       ; 57                          ;
;     ENA SLD           ; 16                          ;
;     plain             ; 9                           ;
; arriav_lcell_comb     ; 373                         ;
;     arith             ; 60                          ;
;         1 data inputs ; 44                          ;
;         5 data inputs ; 16                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 310                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 77                          ;
;         5 data inputs ; 77                          ;
;         6 data inputs ; 120                         ;
; boundary_port         ; 122                         ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 11.30                       ;
; Average LUT depth     ; 4.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Fri Dec  1 12:44:09 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Toplevel_C5G_HEX4_UART -c Toplevel_C5G_HEX4_UART
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_c5g_hex4_uart.sv
    Info (12023): Found entity 1: toplevel_c5g_hex4_uart File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/toplevel_c5g_hex4_uart.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/systemverilog/examples/11_hack_uc/src/uc.sv
    Info (12023): Found entity 1: uc File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/uc.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/systemverilog/examples/11_hack_uc/src/sevenseg.sv
    Info (12023): Found entity 1: sevenseg File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/sevenseg.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/systemverilog/examples/11_hack_uc/src/pcount.sv
    Info (12023): Found entity 1: pcount File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/pcount.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/systemverilog/examples/11_hack_uc/src/mem_slice.sv
    Info (12023): Found entity 1: mem_slice File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/mem_slice.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/systemverilog/examples/11_hack_uc/src/jmp_ctrl.sv
    Info (12023): Found entity 1: jmp_ctrl File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/jmp_ctrl.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/systemverilog/examples/11_hack_uc/src/instr_demux.sv
    Info (12023): Found entity 1: instr_demux File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/instr_demux.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/systemverilog/examples/11_hack_uc/src/dreg.sv
    Info (12023): Found entity 1: dreg File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/dreg.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/systemverilog/examples/11_hack_uc/src/data_mem.sv
    Info (12023): Found entity 1: data_mem File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/data_mem.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/systemverilog/examples/11_hack_uc/src/cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/cpu.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/systemverilog/examples/11_hack_uc/src/alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/alu.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/systemverilog/examples/11_hack_uc/ip/rom32k.v
    Info (12023): Found entity 1: rom32k File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/ip/rom32k.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/onedrive - fh vorarlberg/dokumente/semester 5/hdl/systemverilog/examples/11_hack_uc/ip/ram16k.v
    Info (12023): Found entity 1: ram16k File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/ip/ram16k.v Line: 40
Info (12127): Elaborating entity "toplevel_c5g_hex4_uart" for the top level hierarchy
Info (12128): Elaborating entity "uc" for hierarchy "uc:uc_u0" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/toplevel_c5g_hex4_uart.sv Line: 82
Info (12128): Elaborating entity "cpu" for hierarchy "uc:uc_u0|cpu:cpu_u0" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/uc.sv Line: 56
Info (12128): Elaborating entity "alu" for hierarchy "uc:uc_u0|cpu:cpu_u0|alu:alu_u1" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/cpu.sv Line: 85
Info (12128): Elaborating entity "dreg" for hierarchy "uc:uc_u0|cpu:cpu_u0|dreg:a_u1" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/cpu.sv Line: 96
Info (12128): Elaborating entity "pcount" for hierarchy "uc:uc_u0|cpu:cpu_u0|pcount:pcount_u1" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/cpu.sv Line: 119
Info (12128): Elaborating entity "instr_demux" for hierarchy "uc:uc_u0|cpu:cpu_u0|instr_demux:instr_demux_u1" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/cpu.sv Line: 141
Warning (10036): Verilog HDL or VHDL warning at instr_demux.sv(34): object "A_INSTR" assigned a value but never read File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/instr_demux.sv Line: 34
Info (12128): Elaborating entity "jmp_ctrl" for hierarchy "uc:uc_u0|cpu:cpu_u0|jmp_ctrl:jmp_ctrl_u1" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/cpu.sv Line: 153
Info (12128): Elaborating entity "rom32k" for hierarchy "uc:uc_u0|rom32k:rom32k_u0" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/uc.sv Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/ip/rom32k.v Line: 82
Info (12130): Elaborated megafunction instantiation "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/ip/rom32k.v Line: 82
Info (12133): Instantiated megafunction "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/ip/rom32k.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../ip/rom32_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b9i1.tdf
    Info (12023): Found entity 1: altsyncram_b9i1 File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_b9i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b9i1" for hierarchy "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jvj2.tdf
    Info (12023): Found entity 1: altsyncram_jvj2 File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_jvj2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_jvj2" for hierarchy "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|altsyncram_jvj2:altsyncram1" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_b9i1.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|altsyncram_jvj2:altsyncram1|decode_8la:decode4" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_jvj2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|altsyncram_jvj2:altsyncram1|decode_11a:rden_decode_a" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_jvj2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/mux_7hb.tdf Line: 23
Info (12128): Elaborating entity "mux_7hb" for hierarchy "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|altsyncram_jvj2:altsyncram1|mux_7hb:mux6" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_jvj2.tdf Line: 53
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_b9i1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_b9i1.tdf Line: 36
Info (12133): Instantiated megafunction "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_b9i1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "uc:uc_u0|rom32k:rom32k_u0|altsyncram:altsyncram_component|altsyncram_b9i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "data_mem" for hierarchy "uc:uc_u0|data_mem:data_mem_u0" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/uc.sv Line: 85
Info (12128): Elaborating entity "ram16k" for hierarchy "uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/data_mem.sv Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/ip/ram16k.v Line: 89
Info (12130): Elaborated megafunction instantiation "uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/ip/ram16k.v Line: 89
Info (12133): Instantiated megafunction "uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/ip/ram16k.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aco1.tdf
    Info (12023): Found entity 1: altsyncram_aco1 File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_aco1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_aco1" for hierarchy "uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dre2.tdf
    Info (12023): Found entity 1: altsyncram_dre2 File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_dre2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_dre2" for hierarchy "uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|altsyncram_dre2:altsyncram1" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_aco1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|altsyncram_dre2:altsyncram1|decode_5la:decode4" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_dre2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|altsyncram_dre2:altsyncram1|decode_u0a:rden_decode_a" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_dre2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/mux_4hb.tdf Line: 23
Info (12128): Elaborating entity "mux_4hb" for hierarchy "uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|altsyncram_dre2:altsyncram1|mux_4hb:mux6" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_dre2.tdf Line: 56
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_aco1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_aco1.tdf Line: 39
Info (12133): Instantiated megafunction "uc:uc_u0|data_mem:data_mem_u0|ram16k:ram16k_u0|altsyncram:altsyncram_component|altsyncram_aco1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/altsyncram_aco1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "mem_slice" for hierarchy "uc:uc_u0|data_mem:data_mem_u0|mem_slice:mem_slice_0x7000" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/data_mem.sv Line: 60
Info (12128): Elaborating entity "mem_slice" for hierarchy "uc:uc_u0|data_mem:data_mem_u0|mem_slice:mem_slice_0x7001" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/data_mem.sv Line: 70
Info (12128): Elaborating entity "mem_slice" for hierarchy "uc:uc_u0|data_mem:data_mem_u0|mem_slice:mem_slice_0x7002" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/src/data_mem.sv Line: 80
Info (12128): Elaborating entity "sevenseg" for hierarchy "sevenseg:sevenseg0" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/toplevel_c5g_hex4_uart.sv Line: 88
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.12.01.12:44:27 Progress: Loading sldd0efc6d3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0efc6d3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/db/ip/sldd0efc6d3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_TX" is stuck at VCC File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/toplevel_c5g_hex4_uart.sv Line: 35
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_125_p" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/toplevel_c5g_hex4_uart.sv Line: 9
    Warning (15610): No output dependent on input pin "CLOCK_50_B6A" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/toplevel_c5g_hex4_uart.sv Line: 11
    Warning (15610): No output dependent on input pin "CLOCK_50_B7A" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/toplevel_c5g_hex4_uart.sv Line: 12
    Warning (15610): No output dependent on input pin "CLOCK_50_B8A" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/toplevel_c5g_hex4_uart.sv Line: 13
    Warning (15610): No output dependent on input pin "UART_RX" File: C:/Users/admin/OneDrive - FH Vorarlberg/Dokumente/Semester 5/HDL/systemVerilog/Examples/11_hack_uc/fpga/toplevel_c5g_hex4_uart.sv Line: 33
Info (21057): Implemented 797 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 628 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4933 megabytes
    Info: Processing ended: Fri Dec  1 12:44:44 2023
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:42


