WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2501049 heartbeat IPC: 3.998 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5003945 heartbeat IPC: 3.995 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6394204 cumulative IPC: 3.91 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6394204 cumulative IPC: 3.91 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8462475 heartbeat IPC: 2.891 cumulative IPC: 2.417 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 15686290 heartbeat IPC: 1.384 cumulative IPC: 1.614 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 22582018 heartbeat IPC: 1.45 cumulative IPC: 1.544 (Simulation time: 00 hr 02 min 36 sec)
Simulation finished CPU 0 instructions: 25000003 cycles: 16187816 cumulative IPC: 1.544 (Simulation time: 00 hr 02 min 36 sec)
Simulation complete CPU 0 instructions: 25000003 cycles: 16187816 cumulative IPC: 1.544 (Simulation time: 00 hr 02 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ipc1_public/server_004.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.544 instructions: 25000003 cycles: 16187816
CPU 0 Branch Prediction Accuracy: 97.28% MPKI: 5.983 Average ROB Occupancy at Mispredict: 77.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.386
BRANCH_INDIRECT: 0.385
BRANCH_CONDITIONAL: 3.07
BRANCH_DIRECT_CALL: 0.677
BRANCH_INDIRECT_CALL: 0.158
BRANCH_RETURN: 1.31

LLC TOTAL        ACCESS:     583342 HIT:     517784 MISS:      65558
LLC LOAD         ACCESS:     354050 HIT:     327820 MISS:      26230
LLC RFO          ACCESS:      19648 HIT:      15171 MISS:       4477
LLC PREFETCH     ACCESS:     100013 HIT:      79758 MISS:      20255
LLC WRITE        ACCESS:      62734 HIT:      62701 MISS:         33
LLC TRANSLATION  ACCESS:      46897 HIT:      32334 MISS:      14563
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 191.3 cycles
cpu0_DTLB TOTAL        ACCESS:    6026635 HIT:    4579113 MISS:    1447522
cpu0_DTLB LOAD         ACCESS:    6026635 HIT:    4579113 MISS:    1447522
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.657 cycles
cpu0_ITLB TOTAL        ACCESS:    1632874 HIT:    1423359 MISS:     209515
cpu0_ITLB LOAD         ACCESS:    1632874 HIT:    1423359 MISS:     209515
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.082 cycles
cpu0_L1D TOTAL        ACCESS:   10062359 HIT:    8317055 MISS:    1745304
cpu0_L1D LOAD         ACCESS:    5013872 HIT:    3760844 MISS:    1253028
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:    2556623 HIT:    2249626 MISS:     306997
cpu0_L1D WRITE        ACCESS:    2429579 HIT:    2300996 MISS:     128583
cpu0_L1D TRANSLATION  ACCESS:      62285 HIT:       5589 MISS:      56696
cpu0_L1D PREFETCH REQUESTED:    5074462 ISSUED:    2556618 USEFUL:      44974 USELESS:     137203
cpu0_L1D AVERAGE MISS LATENCY: 17.2 cycles
cpu0_L1I TOTAL        ACCESS:    1872066 HIT:    1118987 MISS:     753079
cpu0_L1I LOAD         ACCESS:    1872066 HIT:    1118987 MISS:     753079
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 15.19 cycles
cpu0_L2C TOTAL        ACCESS:    2032421 HIT:    1511547 MISS:     520874
cpu0_L2C LOAD         ACCESS:    1632143 HIT:    1278092 MISS:     354051
cpu0_L2C RFO          ACCESS:      46736 HIT:      27088 MISS:      19648
cpu0_L2C PREFETCH     ACCESS:     182233 HIT:      82197 MISS:     100036
cpu0_L2C WRITE        ACCESS:     115191 HIT:     114949 MISS:        242
cpu0_L2C TRANSLATION  ACCESS:      56118 HIT:       9221 MISS:      46897
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 44.2 cycles
cpu0_STLB TOTAL        ACCESS:    1067778 HIT:    1018378 MISS:      49400
cpu0_STLB LOAD         ACCESS:    1067778 HIT:    1018378 MISS:      49400
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 103.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      12893
  ROW_BUFFER_MISS:      52626
 AVG DBUS CONGESTED CYCLE: 3.827
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4568
  FULL:      12033
