{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455797993777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455797993777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 09:19:53 2016 " "Processing started: Thu Feb 18 09:19:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455797993777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455797993777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off subtrator_32_bits -c subtrator_32_bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off subtrator_32_bits -c subtrator_32_bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455797993777 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455797994098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspaces/github/pbl-sd-2/components/somador_32_bits/somador_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspaces/github/pbl-sd-2/components/somador_32_bits/somador_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "../somador_32_bits/somador_completo.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_completo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455797994148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455797994148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspaces/github/pbl-sd-2/components/somador_32_bits/somador_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspaces/github/pbl-sd-2/components/somador_32_bits/somador_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_32_bits " "Found entity 1: somador_32_bits" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455797994148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455797994148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspaces/github/pbl-sd-2/components/somador_32_bits/meio_somador.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspaces/github/pbl-sd-2/components/somador_32_bits/meio_somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 meio_somador " "Found entity 1: meio_somador" {  } { { "../somador_32_bits/meio_somador.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/meio_somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455797994158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspaces/github/pbl-sd-2/components/not_32_bits/not_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspaces/github/pbl-sd-2/components/not_32_bits/not_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32_bits " "Found entity 1: not_32_bits" {  } { { "../not_32_bits/not_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/not_32_bits/not_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455797994158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file subtrator_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_32_bits " "Found entity 1: subtrator_32_bits" {  } { { "subtrator_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/subtrator_32_bits/subtrator_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455797994158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file subtrator_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_completo " "Found entity 1: subtrator_completo" {  } { { "subtrator_completo.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/subtrator_32_bits/subtrator_completo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455797994158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_2 somador_32_bits.v(17) " "Verilog HDL Implicit Net warning at somador_32_bits.v(17): created implicit net for \"carry_2\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_3 somador_32_bits.v(18) " "Verilog HDL Implicit Net warning at somador_32_bits.v(18): created implicit net for \"carry_3\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_4 somador_32_bits.v(19) " "Verilog HDL Implicit Net warning at somador_32_bits.v(19): created implicit net for \"carry_4\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_5 somador_32_bits.v(20) " "Verilog HDL Implicit Net warning at somador_32_bits.v(20): created implicit net for \"carry_5\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_6 somador_32_bits.v(21) " "Verilog HDL Implicit Net warning at somador_32_bits.v(21): created implicit net for \"carry_6\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_7 somador_32_bits.v(22) " "Verilog HDL Implicit Net warning at somador_32_bits.v(22): created implicit net for \"carry_7\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_8 somador_32_bits.v(23) " "Verilog HDL Implicit Net warning at somador_32_bits.v(23): created implicit net for \"carry_8\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_9 somador_32_bits.v(24) " "Verilog HDL Implicit Net warning at somador_32_bits.v(24): created implicit net for \"carry_9\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_10 somador_32_bits.v(25) " "Verilog HDL Implicit Net warning at somador_32_bits.v(25): created implicit net for \"carry_10\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_11 somador_32_bits.v(26) " "Verilog HDL Implicit Net warning at somador_32_bits.v(26): created implicit net for \"carry_11\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_12 somador_32_bits.v(27) " "Verilog HDL Implicit Net warning at somador_32_bits.v(27): created implicit net for \"carry_12\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_13 somador_32_bits.v(28) " "Verilog HDL Implicit Net warning at somador_32_bits.v(28): created implicit net for \"carry_13\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_14 somador_32_bits.v(29) " "Verilog HDL Implicit Net warning at somador_32_bits.v(29): created implicit net for \"carry_14\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_15 somador_32_bits.v(30) " "Verilog HDL Implicit Net warning at somador_32_bits.v(30): created implicit net for \"carry_15\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_16 somador_32_bits.v(31) " "Verilog HDL Implicit Net warning at somador_32_bits.v(31): created implicit net for \"carry_16\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_17 somador_32_bits.v(32) " "Verilog HDL Implicit Net warning at somador_32_bits.v(32): created implicit net for \"carry_17\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_18 somador_32_bits.v(33) " "Verilog HDL Implicit Net warning at somador_32_bits.v(33): created implicit net for \"carry_18\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_19 somador_32_bits.v(34) " "Verilog HDL Implicit Net warning at somador_32_bits.v(34): created implicit net for \"carry_19\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_20 somador_32_bits.v(35) " "Verilog HDL Implicit Net warning at somador_32_bits.v(35): created implicit net for \"carry_20\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_21 somador_32_bits.v(36) " "Verilog HDL Implicit Net warning at somador_32_bits.v(36): created implicit net for \"carry_21\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_22 somador_32_bits.v(37) " "Verilog HDL Implicit Net warning at somador_32_bits.v(37): created implicit net for \"carry_22\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_23 somador_32_bits.v(38) " "Verilog HDL Implicit Net warning at somador_32_bits.v(38): created implicit net for \"carry_23\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_24 somador_32_bits.v(39) " "Verilog HDL Implicit Net warning at somador_32_bits.v(39): created implicit net for \"carry_24\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_25 somador_32_bits.v(40) " "Verilog HDL Implicit Net warning at somador_32_bits.v(40): created implicit net for \"carry_25\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_26 somador_32_bits.v(41) " "Verilog HDL Implicit Net warning at somador_32_bits.v(41): created implicit net for \"carry_26\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_27 somador_32_bits.v(42) " "Verilog HDL Implicit Net warning at somador_32_bits.v(42): created implicit net for \"carry_27\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_28 somador_32_bits.v(43) " "Verilog HDL Implicit Net warning at somador_32_bits.v(43): created implicit net for \"carry_28\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_29 somador_32_bits.v(44) " "Verilog HDL Implicit Net warning at somador_32_bits.v(44): created implicit net for \"carry_29\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_30 somador_32_bits.v(45) " "Verilog HDL Implicit Net warning at somador_32_bits.v(45): created implicit net for \"carry_30\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_31 somador_32_bits.v(46) " "Verilog HDL Implicit Net warning at somador_32_bits.v(46): created implicit net for \"carry_31\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "Sub subtrator_32_bits.v(1) " "Verilog HDL Module Declaration error at subtrator_32_bits.v(1): port \"Sub\" is not declared as port" {  } { { "subtrator_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/subtrator_32_bits/subtrator_32_bits.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1455797994158 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "S subtrator_32_bits.v(87) " "Verilog HDL Module Declaration error at subtrator_32_bits.v(87): top module port \"S\" is not found in the port list" {  } { { "subtrator_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/subtrator_32_bits/subtrator_32_bits.v" 87 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1455797994208 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455797994268 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 18 09:19:54 2016 " "Processing ended: Thu Feb 18 09:19:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455797994268 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455797994268 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455797994268 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455797994268 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 31 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 31 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455797994868 ""}
