#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa5b5d188c0 .scope module, "alu_add" "alu_add" 2 3;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fa5b5d13e70_0 .net "rd", 31 0, L_0x7fa5b5d29e60;  1 drivers
o0x105682038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5b5d27d20_0 .net "rs1", 31 0, o0x105682038;  0 drivers
o0x105682068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5b5d27dc0_0 .net "rs2", 31 0, o0x105682068;  0 drivers
L_0x7fa5b5d29e60 .arith/sum 32, o0x105682038, o0x105682068;
S_0x7fa5b5d15210 .scope module, "alu_and" "alu_and" 2 90;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x105682158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x105682188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fa5b5d29f60 .functor AND 32, o0x105682158, o0x105682188, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x7fa5b5d27ec0_0 .net "rd", 31 0, L_0x7fa5b5d29f60;  1 drivers
v0x7fa5b5d27f80_0 .net "rs1", 31 0, o0x105682158;  0 drivers
v0x7fa5b5d28020_0 .net "rs2", 31 0, o0x105682188;  0 drivers
S_0x7fa5b5d19550 .scope module, "alu_or" "alu_or" 2 81;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x105682278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x1056822a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fa5b5d2a030 .functor OR 32, o0x105682278, o0x1056822a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa5b5d28120_0 .net "rd", 31 0, L_0x7fa5b5d2a030;  1 drivers
v0x7fa5b5d281e0_0 .net "rs1", 31 0, o0x105682278;  0 drivers
v0x7fa5b5d28280_0 .net "rs2", 31 0, o0x1056822a8;  0 drivers
S_0x7fa5b5d18d90 .scope module, "alu_sll" "alu_sll" 2 21;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fa5b5d28380_0 .net "amount", 4 0, L_0x7fa5b5d2a120;  1 drivers
v0x7fa5b5d28440_0 .net "rd", 31 0, L_0x7fa5b5d2a200;  1 drivers
o0x1056823c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5b5d284e0_0 .net "rs1", 31 0, o0x1056823c8;  0 drivers
o0x1056823f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5b5d28590_0 .net "rs2", 31 0, o0x1056823f8;  0 drivers
L_0x7fa5b5d2a120 .part o0x1056823f8, 0, 5;
L_0x7fa5b5d2a200 .shift/l 32, o0x1056823c8, L_0x7fa5b5d2a120;
S_0x7fa5b5d142e0 .scope module, "alu_slt_tb" "alu_slt_tb" 3 6;
 .timescale -8 -10;
v0x7fa5b5d28ce0_0 .var "clk", 0 0;
v0x7fa5b5d28d90_0 .net "rd", 31 0, L_0x7fa5b5d2a460;  1 drivers
v0x7fa5b5d28e30_0 .var "rs1", 31 0;
v0x7fa5b5d28f00_0 .var "rs2", 31 0;
E_0x7fa5b5d28690 .event negedge, v0x7fa5b5d28ce0_0;
S_0x7fa5b5d286e0 .scope module, "specimen" "alu_slt" 3 11, 2 32 0, S_0x7fa5b5d142e0;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x1056b3008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5b5d288f0_0 .net/2u *"_s0", 30 0, L_0x1056b3008;  1 drivers
v0x7fa5b5d289b0_0 .net *"_s2", 0 0, L_0x7fa5b5d2a320;  1 drivers
v0x7fa5b5d28a50_0 .net "rd", 31 0, L_0x7fa5b5d2a460;  alias, 1 drivers
v0x7fa5b5d28b10_0 .net "rs1", 31 0, v0x7fa5b5d28e30_0;  1 drivers
v0x7fa5b5d28bc0_0 .net "rs2", 31 0, v0x7fa5b5d28f00_0;  1 drivers
L_0x7fa5b5d2a320 .cmp/gt.s 32, v0x7fa5b5d28f00_0, v0x7fa5b5d28e30_0;
L_0x7fa5b5d2a460 .concat [ 1 31 0 0], L_0x7fa5b5d2a320, L_0x1056b3008;
S_0x7fa5b5d05110 .scope module, "alu_sltu" "alu_sltu" 2 41;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x1056b3050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5b5d28fb0_0 .net/2u *"_s0", 30 0, L_0x1056b3050;  1 drivers
v0x7fa5b5d29050_0 .net *"_s2", 0 0, L_0x7fa5b5d2a5c0;  1 drivers
v0x7fa5b5d290f0_0 .net "rd", 31 0, L_0x7fa5b5d2a660;  1 drivers
o0x1056826f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5b5d291b0_0 .net "rs1", 31 0, o0x1056826f8;  0 drivers
o0x105682728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5b5d29260_0 .net "rs2", 31 0, o0x105682728;  0 drivers
L_0x7fa5b5d2a5c0 .cmp/gt 32, o0x105682728, o0x1056826f8;
L_0x7fa5b5d2a660 .concat [ 1 31 0 0], L_0x7fa5b5d2a5c0, L_0x1056b3050;
S_0x7fa5b5d00f40 .scope module, "alu_sra" "alu_sra" 2 70;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fa5b5d29380_0 .net "amount", 4 0, L_0x7fa5b5d2a7c0;  1 drivers
v0x7fa5b5d29440_0 .net "rd", 31 0, L_0x7fa5b5d2a860;  1 drivers
o0x105682848 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5b5d294e0_0 .net "rs1", 31 0, o0x105682848;  0 drivers
o0x105682878 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5b5d29590_0 .net "rs2", 31 0, o0x105682878;  0 drivers
L_0x7fa5b5d2a7c0 .part o0x105682878, 0, 5;
L_0x7fa5b5d2a860 .shift/rs 32, o0x105682848, L_0x7fa5b5d2a7c0;
S_0x7fa5b5d05f50 .scope module, "alu_srl" "alu_srl" 2 59;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fa5b5d29690_0 .net "amount", 4 0, L_0x7fa5b5d2a980;  1 drivers
v0x7fa5b5d29750_0 .net "rd", 31 0, L_0x7fa5b5d2aa20;  1 drivers
o0x105682998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5b5d297f0_0 .net "rs1", 31 0, o0x105682998;  0 drivers
o0x1056829c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5b5d298a0_0 .net "rs2", 31 0, o0x1056829c8;  0 drivers
L_0x7fa5b5d2a980 .part o0x1056829c8, 0, 5;
L_0x7fa5b5d2aa20 .shift/r 32, o0x105682998, L_0x7fa5b5d2a980;
S_0x7fa5b5d07230 .scope module, "alu_sub" "alu_sub" 2 12;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fa5b5d299a0_0 .net "rd", 31 0, L_0x7fa5b5d2ab40;  1 drivers
o0x105682ab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5b5d29a60_0 .net "rs1", 31 0, o0x105682ab8;  0 drivers
o0x105682ae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5b5d29b00_0 .net "rs2", 31 0, o0x105682ae8;  0 drivers
L_0x7fa5b5d2ab40 .arith/sub 32, o0x105682ab8, o0x105682ae8;
S_0x7fa5b5d04180 .scope module, "alu_xor" "alu_xor" 2 50;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x105682bd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x105682c08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fa5b5d2ac40 .functor XOR 32, o0x105682bd8, o0x105682c08, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa5b5d29c00_0 .net "rd", 31 0, L_0x7fa5b5d2ac40;  1 drivers
v0x7fa5b5d29cc0_0 .net "rs1", 31 0, o0x105682bd8;  0 drivers
v0x7fa5b5d29d60_0 .net "rs2", 31 0, o0x105682c08;  0 drivers
    .scope S_0x7fa5b5d142e0;
T_0 ;
    %vpi_call 3 13 "$display", "--- alu_slt simulation..." {0 0 0};
    %vpi_call 3 14 "$dumpfile", "./testbench/alu_slt.dump" {0 0 0};
    %vpi_call 3 15 "$dumpvars" {0 0 0};
    %vpi_call 3 16 "$display", "--- clk = %-d", 32'sb00000000000000000000000000010100 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa5b5d28e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa5b5d28f00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa5b5d28ce0_0, 0, 1;
    %delay 100, 0;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fa5b5d28e30_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa5b5d28f00_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa5b5d28e30_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fa5b5d28f00_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa5b5d28e30_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa5b5d28f00_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa5b5d28e30_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa5b5d28f00_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa5b5d28e30_0, 0;
    %pushi/vec4 4294967294, 0, 32;
    %assign/vec4 v0x7fa5b5d28f00_0, 0;
    %delay 2000, 0;
    %vpi_call 3 24 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fa5b5d142e0;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v0x7fa5b5d28ce0_0;
    %inv;
    %store/vec4 v0x7fa5b5d28ce0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa5b5d142e0;
T_2 ;
    %wait E_0x7fa5b5d28690;
    %vpi_call 3 30 "$display", "time= %d: rs1=%d | rs2=%d | rd=%d", $time, v0x7fa5b5d28e30_0, v0x7fa5b5d28f00_0, v0x7fa5b5d28d90_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./alu_function.v";
    "./testbench/alu_slt_tb.v";
