#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Apr 17 10:40:28 2018
# Process ID: 2695
# Current directory: /home/martin.perman/workspace/project/vivado
# Command line: vivado
# Log file: /home/martin.perman/workspace/project/vivado/vivado.log
# Journal file: /home/martin.perman/workspace/project/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project . -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "project_design"
Wrote  : </home/martin.perman/workspace/project/vivado/project.srcs/sources_1/bd/project_design/project_design.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
make_wrapper -files [get_files /home/martin.perman/workspace/project/vivado/project.srcs/sources_1/bd/project_design/project_design.bd] -top
Wrote  : </home/martin.perman/workspace/project/vivado/project.srcs/sources_1/bd/project_design/project_design.bd> 
VHDL Output written to : /home/martin.perman/workspace/project/vivado/project.srcs/sources_1/bd/project_design/synth/project_design.vhd
VHDL Output written to : /home/martin.perman/workspace/project/vivado/project.srcs/sources_1/bd/project_design/sim/project_design.vhd
VHDL Output written to : /home/martin.perman/workspace/project/vivado/project.srcs/sources_1/bd/project_design/hdl/project_design_wrapper.vhd
add_files -norecurse /home/martin.perman/workspace/project/vivado/project.srcs/sources_1/bd/project_design/hdl/project_design_wrapper.vhd
ipx::infer_core -vendor ttu.ee -library user -taxonomy /UserIP /home/martin.perman/workspace/project/ip_repo/zedboard_audio
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
ipx::edit_ip_in_project -upgrade true -name audio_ip -directory /home/martin.perman/workspace/project/vivado/project.tmp /home/martin.perman/workspace/project/ip_repo/zedboard_audio/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::current_core /home/martin.perman/workspace/project/ip_repo/zedboard_audio/component.xml
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/martin.perman/workspace/project/ip_repo/zedboard_audio/hdl/audio_testbench.vhd] -no_script -reset -force -quiet
remove_files  /home/martin.perman/workspace/project/ip_repo/zedboard_audio/hdl/audio_testbench.vhd
update_compile_order -fileset sources_1
set_property name zed_audio [ipx::current_core]
set_property display_name zed_audio_v1_0 [ipx::current_core]
set_property description zed_audio_v1_0 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_anylanguagesynthesis (Synthesis)'': File 'hdl/audio_testbench.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)'': File 'hdl/audio_testbench.vhd' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [Ipptcl 7-560] Setting top module name 'audio_top' for file group 'xilinx_anylanguagebehavioralsimulation'.
INFO: [Ipptcl 7-560] Setting top module name 'audio_top' for file group 'xilinx_anylanguagesynthesis'.
set_property previous_version_for_upgrade ttu.ee:user:audio_testbench:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  /home/martin.perman/workspace/project/ip_repo/zedboard_audio [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martin.perman/workspace/project/ip_repo/zedboard_audio'.
startgroup
create_bd_cell -type ip -vlnv ttu.ee:user:zed_audio:1.0 zed_audio_0
endgroup
connect_bd_net [get_bd_pins zed_audio_0/clk_100] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zed_audio_0/clk_100(undef)
regenerate_bd_layout
startgroup
create_bd_port -dir O AC_ADR0
connect_bd_net [get_bd_pins /zed_audio_0/AC_ADR0] [get_bd_ports AC_ADR0]
endgroup
startgroup
create_bd_port -dir O AC_ADR1
connect_bd_net [get_bd_pins /zed_audio_0/AC_ADR1] [get_bd_ports AC_ADR1]
endgroup
startgroup
create_bd_port -dir O AC_GPIO0
connect_bd_net [get_bd_pins /zed_audio_0/AC_GPIO0] [get_bd_ports AC_GPIO0]
endgroup
startgroup
create_bd_port -dir I AC_GPIO1
connect_bd_net [get_bd_pins /zed_audio_0/AC_GPIO1] [get_bd_ports AC_GPIO1]
endgroup
startgroup
create_bd_port -dir I AC_GPIO2
connect_bd_net [get_bd_pins /zed_audio_0/AC_GPIO2] [get_bd_ports AC_GPIO2]
endgroup
startgroup
create_bd_port -dir I AC_GPIO3
connect_bd_net [get_bd_pins /zed_audio_0/AC_GPIO3] [get_bd_ports AC_GPIO3]
endgroup
startgroup
create_bd_port -dir O AC_MCLK
connect_bd_net [get_bd_pins /zed_audio_0/AC_MCLK] [get_bd_ports AC_MCLK]
endgroup
startgroup
create_bd_port -dir O AC_SCK
connect_bd_net [get_bd_pins /zed_audio_0/AC_SCK] [get_bd_ports AC_SCK]
endgroup
startgroup
create_bd_port -dir IO AC_SDA
connect_bd_net [get_bd_pins /zed_audio_0/AC_SDA] [get_bd_ports AC_SDA]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 80 454} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins zed_audio_0/hphone_l_valid]
connect_bd_net [get_bd_pins zed_audio_0/hphone_r_valid_dummy] [get_bd_pins xlconstant_0/dout]
regenerate_bd_layout
connect_bd_net [get_bd_pins zed_audio_0/line_in_l] [get_bd_pins zed_audio_0/hphone_l]
connect_bd_net [get_bd_pins zed_audio_0/hphone_r] [get_bd_pins zed_audio_0/line_in_r]
regenerate_bd_layout
add_files -fileset constrs_1 -norecurse /home/martin.perman/workspace/project/ip_repo/zedboard_audio/constraints/zed_audio.xdc
save_bd_design
Wrote  : </home/martin.perman/workspace/project/vivado/project.srcs/sources_1/bd/project_design/project_design.bd> 
Wrote  : </home/martin.perman/workspace/project/vivado/project.srcs/sources_1/bd/project_design/ui/bd_c3f28524.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 17 11:15:13 2018...
