// Seed: 1454697718
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    input tri id_8,
    input uwire id_9,
    input uwire id_10,
    output wor id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input uwire id_15,
    output uwire id_16,
    output tri id_17
);
  assign id_6 = 1 == 1'd0;
  wire id_19;
  wire id_20;
  wire id_21;
  wor  id_22 = (1);
  wire id_23;
  wire id_24;
  assign module_1.id_2 = 0;
  tri1 id_25, id_26;
  wire id_27;
  assign id_6 = 1 == 1;
  wire id_28;
endmodule
module module_1 (
    input  tri   id_0,
    output wor   id_1,
    output uwire id_2,
    input  tri0  id_3
);
  reg  id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1,
      id_2
  );
  initial begin : LABEL_0
    id_5 <= "";
  end
endmodule
