// Generated by CIRCT unknown git version
module pre_comp_bank(	// file.cleaned.mlir:2:3
  input  [15:0] I,	// file.cleaned.mlir:2:31
  output [18:0] I1,	// file.cleaned.mlir:2:45
                I3,	// file.cleaned.mlir:2:59
                I5,	// file.cleaned.mlir:2:73
                I7	// file.cleaned.mlir:2:87
);

  wire [18:0] _GEN = {3'h0, I};	// file.cleaned.mlir:5:14, :6:10
  wire [18:0] _GEN_0 = _GEN + {2'h0, I, 1'h0};	// file.cleaned.mlir:3:14, :4:14, :6:10, :7:10, :8:10
  wire [18:0] _GEN_1 = {1'h0, I, 2'h0};	// file.cleaned.mlir:3:14, :4:14, :9:10
  assign I1 = _GEN;	// file.cleaned.mlir:6:10, :12:5
  assign I3 = _GEN_0;	// file.cleaned.mlir:8:10, :12:5
  assign I5 = _GEN + _GEN_1;	// file.cleaned.mlir:6:10, :9:10, :10:10, :12:5
  assign I7 = _GEN_0 + _GEN_1;	// file.cleaned.mlir:8:10, :9:10, :11:10, :12:5
endmodule

