MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE_MASK,VAR_0
MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS__SHIFT,VAR_1
VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY_MASK,VAR_2
VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE__SHIFT,VAR_3
VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE__SHIFT,VAR_4
VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE__SHIFT,VAR_5
VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE_MASK,VAR_6
VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE_MASK,VAR_7
WREG32,FUNC_0
amdgpu_gart_table_vram_unpin,FUNC_1
mmMC_VM_MX_L1_TLB_CNTL,VAR_8
mmVM_CONTEXT0_CNTL,VAR_9
mmVM_CONTEXT1_CNTL,VAR_10
mmVM_L2_CNTL,VAR_11
mmVM_L2_CNTL2,VAR_12
mmVM_L2_CNTL3,VAR_13
gmc_v6_0_gart_disable,FUNC_2
adev,VAR_14
