|arm4usoc
brd_n_rst => brd_rst.IN1
brd_clk_p => brd_clk_p.IN1
sys_clk_o <= sys_clk.DB_MAX_OUTPUT_PORT_TYPE
mem_clk_o <= sdr_clk.DB_MAX_OUTPUT_PORT_TYPE
sdr_clk <= sdr_clk.DB_MAX_OUTPUT_PORT_TYPE
sdr_ras_n <= wb_sdram_ctrl:u_sdram.ras_pad_o
sdr_cas_n <= wb_sdram_ctrl:u_sdram.cas_pad_o
sdr_we_n <= wb_sdram_ctrl:u_sdram.we_pad_o
sdr_dqm[0] <= wb_sdram_ctrl:u_sdram.dqm_pad_o
sdr_dqm[1] <= wb_sdram_ctrl:u_sdram.dqm_pad_o
sdr_ba[0] <= wb_sdram_ctrl:u_sdram.ba_pad_o
sdr_ba[1] <= wb_sdram_ctrl:u_sdram.ba_pad_o
sdr_addr[0] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[1] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[2] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[3] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[4] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[5] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[6] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[7] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[8] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[9] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[10] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[11] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[12] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_dq[0] <> sdr_dq[0]
sdr_dq[1] <> sdr_dq[1]
sdr_dq[2] <> sdr_dq[2]
sdr_dq[3] <> sdr_dq[3]
sdr_dq[4] <> sdr_dq[4]
sdr_dq[5] <> sdr_dq[5]
sdr_dq[6] <> sdr_dq[6]
sdr_dq[7] <> sdr_dq[7]
sdr_dq[8] <> sdr_dq[8]
sdr_dq[9] <> sdr_dq[9]
sdr_dq[10] <> sdr_dq[10]
sdr_dq[11] <> sdr_dq[11]
sdr_dq[12] <> sdr_dq[12]
sdr_dq[13] <> sdr_dq[13]
sdr_dq[14] <> sdr_dq[14]
sdr_dq[15] <> sdr_dq[15]
sdr_cs_n <= wb_sdram_ctrl:u_sdram.cs_n_pad_o
sdr_cke <= wb_sdram_ctrl:u_sdram.cke_pad_o
i_uart0_rts => ~NO_FANOUT~
o_uart0_rx <= uart:u_uart0.o_uart_txd
o_uart0_cts <= uart:u_uart0.o_uart_rts_n
i_uart0_tx => i_uart0_tx.IN1
led <= brd_rst.DB_MAX_OUTPUT_PORT_TYPE
led2 <= my_clocks_resets:u_clk_r.o_system_ready


|arm4usoc|my_clocks_resets:u_clk_r
i_brd_rst => i_brd_rst.IN1
i_brd_clk => i_brd_clk.IN1
i_memory_initialized => o_system_ready.IN1
o_sys_rst <= o_sys_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sys_clk <= my_pll:my_pll_inst.c0
o_mem_clk <= my_pll:my_pll_inst.c1
o_sdr_rst <= o_sdr_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_system_ready <= o_system_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|arm4usoc|my_clocks_resets:u_clk_r|my_pll:my_pll_inst
areset => areset.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|arm4usoc|my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component
inclk[0] => my_pll_altpll:auto_generated.inclk[0]
inclk[1] => my_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => my_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= my_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|arm4usoc|my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|arm4usoc|arm4u_cpu:ARM4U
clk => cache:c.clk
clk => fetch:f.clk
clk => decode:d.clk
clk => execute:e.clk
clk => memory:m.clk
clk => writeback:w.clk
clk => register_file:rf.clk
reset => cache:c.reset
reset => fetch:f.n_reset
reset => decode:d.reset_n
reset => execute:e.n_reset
reset => memory:m.reset_n
avm_inst_waitrequest => cache:c.avm_waitrequest
avm_inst_readdatavalid => cache:c.avm_readdatavalid
avm_inst_readdata[0] => cache:c.avm_readdata[0]
avm_inst_readdata[1] => cache:c.avm_readdata[1]
avm_inst_readdata[2] => cache:c.avm_readdata[2]
avm_inst_readdata[3] => cache:c.avm_readdata[3]
avm_inst_readdata[4] => cache:c.avm_readdata[4]
avm_inst_readdata[5] => cache:c.avm_readdata[5]
avm_inst_readdata[6] => cache:c.avm_readdata[6]
avm_inst_readdata[7] => cache:c.avm_readdata[7]
avm_inst_readdata[8] => cache:c.avm_readdata[8]
avm_inst_readdata[9] => cache:c.avm_readdata[9]
avm_inst_readdata[10] => cache:c.avm_readdata[10]
avm_inst_readdata[11] => cache:c.avm_readdata[11]
avm_inst_readdata[12] => cache:c.avm_readdata[12]
avm_inst_readdata[13] => cache:c.avm_readdata[13]
avm_inst_readdata[14] => cache:c.avm_readdata[14]
avm_inst_readdata[15] => cache:c.avm_readdata[15]
avm_inst_readdata[16] => cache:c.avm_readdata[16]
avm_inst_readdata[17] => cache:c.avm_readdata[17]
avm_inst_readdata[18] => cache:c.avm_readdata[18]
avm_inst_readdata[19] => cache:c.avm_readdata[19]
avm_inst_readdata[20] => cache:c.avm_readdata[20]
avm_inst_readdata[21] => cache:c.avm_readdata[21]
avm_inst_readdata[22] => cache:c.avm_readdata[22]
avm_inst_readdata[23] => cache:c.avm_readdata[23]
avm_inst_readdata[24] => cache:c.avm_readdata[24]
avm_inst_readdata[25] => cache:c.avm_readdata[25]
avm_inst_readdata[26] => cache:c.avm_readdata[26]
avm_inst_readdata[27] => cache:c.avm_readdata[27]
avm_inst_readdata[28] => cache:c.avm_readdata[28]
avm_inst_readdata[29] => cache:c.avm_readdata[29]
avm_inst_readdata[30] => cache:c.avm_readdata[30]
avm_inst_readdata[31] => cache:c.avm_readdata[31]
avm_inst_read <= cache:c.avm_read
avm_inst_burstcount[0] <= cache:c.avm_burstcount[0]
avm_inst_burstcount[1] <= cache:c.avm_burstcount[1]
avm_inst_burstcount[2] <= cache:c.avm_burstcount[2]
avm_inst_burstcount[3] <= cache:c.avm_burstcount[3]
avm_inst_address[0] <= cache:c.avm_address[0]
avm_inst_address[1] <= cache:c.avm_address[1]
avm_inst_address[2] <= cache:c.avm_address[2]
avm_inst_address[3] <= cache:c.avm_address[3]
avm_inst_address[4] <= cache:c.avm_address[4]
avm_inst_address[5] <= cache:c.avm_address[5]
avm_inst_address[6] <= cache:c.avm_address[6]
avm_inst_address[7] <= cache:c.avm_address[7]
avm_inst_address[8] <= cache:c.avm_address[8]
avm_inst_address[9] <= cache:c.avm_address[9]
avm_inst_address[10] <= cache:c.avm_address[10]
avm_inst_address[11] <= cache:c.avm_address[11]
avm_inst_address[12] <= cache:c.avm_address[12]
avm_inst_address[13] <= cache:c.avm_address[13]
avm_inst_address[14] <= cache:c.avm_address[14]
avm_inst_address[15] <= cache:c.avm_address[15]
avm_inst_address[16] <= cache:c.avm_address[16]
avm_inst_address[17] <= cache:c.avm_address[17]
avm_inst_address[18] <= cache:c.avm_address[18]
avm_inst_address[19] <= cache:c.avm_address[19]
avm_inst_address[20] <= cache:c.avm_address[20]
avm_inst_address[21] <= cache:c.avm_address[21]
avm_inst_address[22] <= cache:c.avm_address[22]
avm_inst_address[23] <= cache:c.avm_address[23]
avm_inst_address[24] <= cache:c.avm_address[24]
avm_inst_address[25] <= cache:c.avm_address[25]
avm_inst_address[26] <= cache:c.avm_address[26]
avm_inst_address[27] <= cache:c.avm_address[27]
avm_inst_address[28] <= cache:c.avm_address[28]
avm_inst_address[29] <= cache:c.avm_address[29]
avm_inst_address[30] <= cache:c.avm_address[30]
avm_inst_address[31] <= cache:c.avm_address[31]
avm_data_waitrequest => memory:m.avm_data_waitrequest
avm_data_readdatavalid => writeback:w.avm_data_readdatavalid
avm_data_readdata[0] => writeback:w.avm_data_readdata[0]
avm_data_readdata[1] => writeback:w.avm_data_readdata[1]
avm_data_readdata[2] => writeback:w.avm_data_readdata[2]
avm_data_readdata[3] => writeback:w.avm_data_readdata[3]
avm_data_readdata[4] => writeback:w.avm_data_readdata[4]
avm_data_readdata[5] => writeback:w.avm_data_readdata[5]
avm_data_readdata[6] => writeback:w.avm_data_readdata[6]
avm_data_readdata[7] => writeback:w.avm_data_readdata[7]
avm_data_readdata[8] => writeback:w.avm_data_readdata[8]
avm_data_readdata[9] => writeback:w.avm_data_readdata[9]
avm_data_readdata[10] => writeback:w.avm_data_readdata[10]
avm_data_readdata[11] => writeback:w.avm_data_readdata[11]
avm_data_readdata[12] => writeback:w.avm_data_readdata[12]
avm_data_readdata[13] => writeback:w.avm_data_readdata[13]
avm_data_readdata[14] => writeback:w.avm_data_readdata[14]
avm_data_readdata[15] => writeback:w.avm_data_readdata[15]
avm_data_readdata[16] => writeback:w.avm_data_readdata[16]
avm_data_readdata[17] => writeback:w.avm_data_readdata[17]
avm_data_readdata[18] => writeback:w.avm_data_readdata[18]
avm_data_readdata[19] => writeback:w.avm_data_readdata[19]
avm_data_readdata[20] => writeback:w.avm_data_readdata[20]
avm_data_readdata[21] => writeback:w.avm_data_readdata[21]
avm_data_readdata[22] => writeback:w.avm_data_readdata[22]
avm_data_readdata[23] => writeback:w.avm_data_readdata[23]
avm_data_readdata[24] => writeback:w.avm_data_readdata[24]
avm_data_readdata[25] => writeback:w.avm_data_readdata[25]
avm_data_readdata[26] => writeback:w.avm_data_readdata[26]
avm_data_readdata[27] => writeback:w.avm_data_readdata[27]
avm_data_readdata[28] => writeback:w.avm_data_readdata[28]
avm_data_readdata[29] => writeback:w.avm_data_readdata[29]
avm_data_readdata[30] => writeback:w.avm_data_readdata[30]
avm_data_readdata[31] => writeback:w.avm_data_readdata[31]
avm_data_read <= memory:m.avm_data_read
avm_data_writedata[0] <= memory:m.avm_data_writedata[0]
avm_data_writedata[1] <= memory:m.avm_data_writedata[1]
avm_data_writedata[2] <= memory:m.avm_data_writedata[2]
avm_data_writedata[3] <= memory:m.avm_data_writedata[3]
avm_data_writedata[4] <= memory:m.avm_data_writedata[4]
avm_data_writedata[5] <= memory:m.avm_data_writedata[5]
avm_data_writedata[6] <= memory:m.avm_data_writedata[6]
avm_data_writedata[7] <= memory:m.avm_data_writedata[7]
avm_data_writedata[8] <= memory:m.avm_data_writedata[8]
avm_data_writedata[9] <= memory:m.avm_data_writedata[9]
avm_data_writedata[10] <= memory:m.avm_data_writedata[10]
avm_data_writedata[11] <= memory:m.avm_data_writedata[11]
avm_data_writedata[12] <= memory:m.avm_data_writedata[12]
avm_data_writedata[13] <= memory:m.avm_data_writedata[13]
avm_data_writedata[14] <= memory:m.avm_data_writedata[14]
avm_data_writedata[15] <= memory:m.avm_data_writedata[15]
avm_data_writedata[16] <= memory:m.avm_data_writedata[16]
avm_data_writedata[17] <= memory:m.avm_data_writedata[17]
avm_data_writedata[18] <= memory:m.avm_data_writedata[18]
avm_data_writedata[19] <= memory:m.avm_data_writedata[19]
avm_data_writedata[20] <= memory:m.avm_data_writedata[20]
avm_data_writedata[21] <= memory:m.avm_data_writedata[21]
avm_data_writedata[22] <= memory:m.avm_data_writedata[22]
avm_data_writedata[23] <= memory:m.avm_data_writedata[23]
avm_data_writedata[24] <= memory:m.avm_data_writedata[24]
avm_data_writedata[25] <= memory:m.avm_data_writedata[25]
avm_data_writedata[26] <= memory:m.avm_data_writedata[26]
avm_data_writedata[27] <= memory:m.avm_data_writedata[27]
avm_data_writedata[28] <= memory:m.avm_data_writedata[28]
avm_data_writedata[29] <= memory:m.avm_data_writedata[29]
avm_data_writedata[30] <= memory:m.avm_data_writedata[30]
avm_data_writedata[31] <= memory:m.avm_data_writedata[31]
avm_data_write <= memory:m.avm_data_write
avm_data_byteen[0] <= memory:m.avm_data_byteen[0]
avm_data_byteen[1] <= memory:m.avm_data_byteen[1]
avm_data_byteen[2] <= memory:m.avm_data_byteen[2]
avm_data_byteen[3] <= memory:m.avm_data_byteen[3]
avm_data_burstcount[0] <= memory:m.avm_data_burstcount[0]
avm_data_burstcount[1] <= memory:m.avm_data_burstcount[1]
avm_data_burstcount[2] <= memory:m.avm_data_burstcount[2]
avm_data_burstcount[3] <= memory:m.avm_data_burstcount[3]
avm_data_burstcount[4] <= memory:m.avm_data_burstcount[4]
avm_data_address[0] <= memory:m.avm_data_address[0]
avm_data_address[1] <= memory:m.avm_data_address[1]
avm_data_address[2] <= memory:m.avm_data_address[2]
avm_data_address[3] <= memory:m.avm_data_address[3]
avm_data_address[4] <= memory:m.avm_data_address[4]
avm_data_address[5] <= memory:m.avm_data_address[5]
avm_data_address[6] <= memory:m.avm_data_address[6]
avm_data_address[7] <= memory:m.avm_data_address[7]
avm_data_address[8] <= memory:m.avm_data_address[8]
avm_data_address[9] <= memory:m.avm_data_address[9]
avm_data_address[10] <= memory:m.avm_data_address[10]
avm_data_address[11] <= memory:m.avm_data_address[11]
avm_data_address[12] <= memory:m.avm_data_address[12]
avm_data_address[13] <= memory:m.avm_data_address[13]
avm_data_address[14] <= memory:m.avm_data_address[14]
avm_data_address[15] <= memory:m.avm_data_address[15]
avm_data_address[16] <= memory:m.avm_data_address[16]
avm_data_address[17] <= memory:m.avm_data_address[17]
avm_data_address[18] <= memory:m.avm_data_address[18]
avm_data_address[19] <= memory:m.avm_data_address[19]
avm_data_address[20] <= memory:m.avm_data_address[20]
avm_data_address[21] <= memory:m.avm_data_address[21]
avm_data_address[22] <= memory:m.avm_data_address[22]
avm_data_address[23] <= memory:m.avm_data_address[23]
avm_data_address[24] <= memory:m.avm_data_address[24]
avm_data_address[25] <= memory:m.avm_data_address[25]
avm_data_address[26] <= memory:m.avm_data_address[26]
avm_data_address[27] <= memory:m.avm_data_address[27]
avm_data_address[28] <= memory:m.avm_data_address[28]
avm_data_address[29] <= memory:m.avm_data_address[29]
avm_data_address[30] <= memory:m.avm_data_address[30]
avm_data_address[31] <= memory:m.avm_data_address[31]
inr_irq[0] => decode:d.fiq
inr_irq[1] => Equal0.IN30
inr_irq[2] => Equal0.IN29
inr_irq[3] => Equal0.IN28
inr_irq[4] => Equal0.IN27
inr_irq[5] => Equal0.IN26
inr_irq[6] => Equal0.IN25
inr_irq[7] => Equal0.IN24
inr_irq[8] => Equal0.IN23
inr_irq[9] => Equal0.IN22
inr_irq[10] => Equal0.IN21
inr_irq[11] => Equal0.IN20
inr_irq[12] => Equal0.IN19
inr_irq[13] => Equal0.IN18
inr_irq[14] => Equal0.IN17
inr_irq[15] => Equal0.IN16
inr_irq[16] => Equal0.IN15
inr_irq[17] => Equal0.IN14
inr_irq[18] => Equal0.IN13
inr_irq[19] => Equal0.IN12
inr_irq[20] => Equal0.IN11
inr_irq[21] => Equal0.IN10
inr_irq[22] => Equal0.IN9
inr_irq[23] => Equal0.IN8
inr_irq[24] => Equal0.IN7
inr_irq[25] => Equal0.IN6
inr_irq[26] => Equal0.IN5
inr_irq[27] => Equal0.IN4
inr_irq[28] => Equal0.IN3
inr_irq[29] => Equal0.IN2
inr_irq[30] => Equal0.IN1
inr_irq[31] => Equal0.IN0


|arm4usoc|arm4u_cpu:ARM4U|cache:c
clk => altsyncram:g_data_sram.clock0
clk => r_address[3].CLK
clk => r_address[4].CLK
clk => r_address[5].CLK
clk => r_address[6].CLK
clk => r_address[7].CLK
clk => r_address[8].CLK
clk => r_address[9].CLK
clk => r_address[10].CLK
clk => r_address[11].CLK
clk => r_address[12].CLK
clk => r_address[13].CLK
clk => r_address[14].CLK
clk => r_address[15].CLK
clk => r_address[16].CLK
clk => r_address[17].CLK
clk => r_address[18].CLK
clk => r_address[19].CLK
clk => r_address[20].CLK
clk => r_address[21].CLK
clk => r_address[22].CLK
clk => r_address[23].CLK
clk => r_address[24].CLK
clk => r_address[25].CLK
clk => r_address[26].CLK
clk => r_address[27].CLK
clk => r_address[28].CLK
clk => r_address[29].CLK
clk => r_read.CLK
clk => r_flush.CLK
clk => r_burstoffset[0].CLK
clk => r_burstoffset[1].CLK
clk => r_burstoffset[2].CLK
clk => altsyncram:g_data_sram.clock1
clk => altsyncram:g_tag_sram.clock0
clk => altsyncram:g_tag_sram.clock1
clk => state~5.DATAIN
reset => r_read.ACLR
reset => r_flush.ACLR
reset => r_burstoffset[0].ACLR
reset => r_burstoffset[1].ACLR
reset => r_burstoffset[2].ACLR
reset => state~7.DATAIN
reset => r_address[29].ENA
reset => r_address[28].ENA
reset => r_address[27].ENA
reset => r_address[26].ENA
reset => r_address[25].ENA
reset => r_address[24].ENA
reset => r_address[23].ENA
reset => r_address[22].ENA
reset => r_address[21].ENA
reset => r_address[20].ENA
reset => r_address[19].ENA
reset => r_address[18].ENA
reset => r_address[17].ENA
reset => r_address[16].ENA
reset => r_address[15].ENA
reset => r_address[14].ENA
reset => r_address[13].ENA
reset => r_address[12].ENA
reset => r_address[11].ENA
reset => r_address[10].ENA
reset => r_address[9].ENA
reset => r_address[8].ENA
reset => r_address[7].ENA
reset => r_address[6].ENA
reset => r_address[5].ENA
reset => r_address[4].ENA
reset => r_address[3].ENA
coe_cpu_enabled => r_read.IN1
coe_cpu_enabled => process_1.IN0
coe_cpu_enabled => s_addr_stall.IN1
coe_cpu_flush => s_miss.IN1
coe_cpu_flush => process_1.IN1
coe_cpu_flush => r_flush.DATAIN
coe_cpu_address[0] => ~NO_FANOUT~
coe_cpu_address[1] => ~NO_FANOUT~
coe_cpu_address[2] => altsyncram:g_data_sram.address_b[0]
coe_cpu_address[3] => altsyncram:g_data_sram.address_b[1]
coe_cpu_address[4] => altsyncram:g_data_sram.address_b[2]
coe_cpu_address[5] => r_address.DATAB
coe_cpu_address[5] => altsyncram:g_data_sram.address_b[3]
coe_cpu_address[5] => altsyncram:g_tag_sram.address_b[0]
coe_cpu_address[6] => r_address.DATAB
coe_cpu_address[6] => altsyncram:g_data_sram.address_b[4]
coe_cpu_address[6] => altsyncram:g_tag_sram.address_b[1]
coe_cpu_address[7] => r_address.DATAB
coe_cpu_address[7] => altsyncram:g_data_sram.address_b[5]
coe_cpu_address[7] => altsyncram:g_tag_sram.address_b[2]
coe_cpu_address[8] => r_address.DATAB
coe_cpu_address[8] => altsyncram:g_data_sram.address_b[6]
coe_cpu_address[8] => altsyncram:g_tag_sram.address_b[3]
coe_cpu_address[9] => r_address.DATAB
coe_cpu_address[9] => altsyncram:g_data_sram.address_b[7]
coe_cpu_address[9] => altsyncram:g_tag_sram.address_b[4]
coe_cpu_address[10] => r_address.DATAB
coe_cpu_address[10] => altsyncram:g_data_sram.address_b[8]
coe_cpu_address[10] => altsyncram:g_tag_sram.address_b[5]
coe_cpu_address[11] => r_address.DATAB
coe_cpu_address[11] => altsyncram:g_data_sram.address_b[9]
coe_cpu_address[11] => altsyncram:g_tag_sram.address_b[6]
coe_cpu_address[12] => r_address.DATAB
coe_cpu_address[13] => r_address.DATAB
coe_cpu_address[14] => r_address.DATAB
coe_cpu_address[15] => r_address.DATAB
coe_cpu_address[16] => r_address.DATAB
coe_cpu_address[17] => r_address.DATAB
coe_cpu_address[18] => r_address.DATAB
coe_cpu_address[19] => r_address.DATAB
coe_cpu_address[20] => r_address.DATAB
coe_cpu_address[21] => r_address.DATAB
coe_cpu_address[22] => r_address.DATAB
coe_cpu_address[23] => r_address.DATAB
coe_cpu_address[24] => r_address.DATAB
coe_cpu_address[25] => r_address.DATAB
coe_cpu_address[26] => r_address.DATAB
coe_cpu_address[27] => r_address.DATAB
coe_cpu_address[28] => r_address.DATAB
coe_cpu_address[29] => r_address.DATAB
coe_cpu_address[30] => r_address.DATAB
coe_cpu_address[31] => r_address.DATAB
coe_cpu_readdata[0] <= altsyncram:g_data_sram.q_b[0]
coe_cpu_readdata[1] <= altsyncram:g_data_sram.q_b[1]
coe_cpu_readdata[2] <= altsyncram:g_data_sram.q_b[2]
coe_cpu_readdata[3] <= altsyncram:g_data_sram.q_b[3]
coe_cpu_readdata[4] <= altsyncram:g_data_sram.q_b[4]
coe_cpu_readdata[5] <= altsyncram:g_data_sram.q_b[5]
coe_cpu_readdata[6] <= altsyncram:g_data_sram.q_b[6]
coe_cpu_readdata[7] <= altsyncram:g_data_sram.q_b[7]
coe_cpu_readdata[8] <= altsyncram:g_data_sram.q_b[8]
coe_cpu_readdata[9] <= altsyncram:g_data_sram.q_b[9]
coe_cpu_readdata[10] <= altsyncram:g_data_sram.q_b[10]
coe_cpu_readdata[11] <= altsyncram:g_data_sram.q_b[11]
coe_cpu_readdata[12] <= altsyncram:g_data_sram.q_b[12]
coe_cpu_readdata[13] <= altsyncram:g_data_sram.q_b[13]
coe_cpu_readdata[14] <= altsyncram:g_data_sram.q_b[14]
coe_cpu_readdata[15] <= altsyncram:g_data_sram.q_b[15]
coe_cpu_readdata[16] <= altsyncram:g_data_sram.q_b[16]
coe_cpu_readdata[17] <= altsyncram:g_data_sram.q_b[17]
coe_cpu_readdata[18] <= altsyncram:g_data_sram.q_b[18]
coe_cpu_readdata[19] <= altsyncram:g_data_sram.q_b[19]
coe_cpu_readdata[20] <= altsyncram:g_data_sram.q_b[20]
coe_cpu_readdata[21] <= altsyncram:g_data_sram.q_b[21]
coe_cpu_readdata[22] <= altsyncram:g_data_sram.q_b[22]
coe_cpu_readdata[23] <= altsyncram:g_data_sram.q_b[23]
coe_cpu_readdata[24] <= altsyncram:g_data_sram.q_b[24]
coe_cpu_readdata[25] <= altsyncram:g_data_sram.q_b[25]
coe_cpu_readdata[26] <= altsyncram:g_data_sram.q_b[26]
coe_cpu_readdata[27] <= altsyncram:g_data_sram.q_b[27]
coe_cpu_readdata[28] <= altsyncram:g_data_sram.q_b[28]
coe_cpu_readdata[29] <= altsyncram:g_data_sram.q_b[29]
coe_cpu_readdata[30] <= altsyncram:g_data_sram.q_b[30]
coe_cpu_readdata[31] <= altsyncram:g_data_sram.q_b[31]
coe_cpu_miss <= s_miss.DB_MAX_OUTPUT_PORT_TYPE
avm_waitrequest => state.DATAB
avm_waitrequest => state.OUTPUTSELECT
avm_waitrequest => state.OUTPUTSELECT
avm_waitrequest => state.OUTPUTSELECT
avm_waitrequest => state.OUTPUTSELECT
avm_waitrequest => state.DATAB
avm_readdatavalid => process_0.IN1
avm_readdatavalid => process_1.IN1
avm_readdatavalid => r_burstoffset.OUTPUTSELECT
avm_readdatavalid => r_burstoffset.OUTPUTSELECT
avm_readdatavalid => r_burstoffset.OUTPUTSELECT
avm_readdatavalid => altsyncram:g_data_sram.wren_a
avm_readdata[0] => altsyncram:g_data_sram.data_a[0]
avm_readdata[1] => altsyncram:g_data_sram.data_a[1]
avm_readdata[2] => altsyncram:g_data_sram.data_a[2]
avm_readdata[3] => altsyncram:g_data_sram.data_a[3]
avm_readdata[4] => altsyncram:g_data_sram.data_a[4]
avm_readdata[5] => altsyncram:g_data_sram.data_a[5]
avm_readdata[6] => altsyncram:g_data_sram.data_a[6]
avm_readdata[7] => altsyncram:g_data_sram.data_a[7]
avm_readdata[8] => altsyncram:g_data_sram.data_a[8]
avm_readdata[9] => altsyncram:g_data_sram.data_a[9]
avm_readdata[10] => altsyncram:g_data_sram.data_a[10]
avm_readdata[11] => altsyncram:g_data_sram.data_a[11]
avm_readdata[12] => altsyncram:g_data_sram.data_a[12]
avm_readdata[13] => altsyncram:g_data_sram.data_a[13]
avm_readdata[14] => altsyncram:g_data_sram.data_a[14]
avm_readdata[15] => altsyncram:g_data_sram.data_a[15]
avm_readdata[16] => altsyncram:g_data_sram.data_a[16]
avm_readdata[17] => altsyncram:g_data_sram.data_a[17]
avm_readdata[18] => altsyncram:g_data_sram.data_a[18]
avm_readdata[19] => altsyncram:g_data_sram.data_a[19]
avm_readdata[20] => altsyncram:g_data_sram.data_a[20]
avm_readdata[21] => altsyncram:g_data_sram.data_a[21]
avm_readdata[22] => altsyncram:g_data_sram.data_a[22]
avm_readdata[23] => altsyncram:g_data_sram.data_a[23]
avm_readdata[24] => altsyncram:g_data_sram.data_a[24]
avm_readdata[25] => altsyncram:g_data_sram.data_a[25]
avm_readdata[26] => altsyncram:g_data_sram.data_a[26]
avm_readdata[27] => altsyncram:g_data_sram.data_a[27]
avm_readdata[28] => altsyncram:g_data_sram.data_a[28]
avm_readdata[29] => altsyncram:g_data_sram.data_a[29]
avm_readdata[30] => altsyncram:g_data_sram.data_a[30]
avm_readdata[31] => altsyncram:g_data_sram.data_a[31]
avm_read <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
avm_burstcount[0] <= <GND>
avm_burstcount[1] <= <GND>
avm_burstcount[2] <= <GND>
avm_burstcount[3] <= <VCC>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= <GND>
avm_address[3] <= <GND>
avm_address[4] <= <GND>
avm_address[5] <= r_address[3].DB_MAX_OUTPUT_PORT_TYPE
avm_address[6] <= r_address[4].DB_MAX_OUTPUT_PORT_TYPE
avm_address[7] <= r_address[5].DB_MAX_OUTPUT_PORT_TYPE
avm_address[8] <= r_address[6].DB_MAX_OUTPUT_PORT_TYPE
avm_address[9] <= r_address[7].DB_MAX_OUTPUT_PORT_TYPE
avm_address[10] <= r_address[8].DB_MAX_OUTPUT_PORT_TYPE
avm_address[11] <= r_address[9].DB_MAX_OUTPUT_PORT_TYPE
avm_address[12] <= r_address[10].DB_MAX_OUTPUT_PORT_TYPE
avm_address[13] <= r_address[11].DB_MAX_OUTPUT_PORT_TYPE
avm_address[14] <= r_address[12].DB_MAX_OUTPUT_PORT_TYPE
avm_address[15] <= r_address[13].DB_MAX_OUTPUT_PORT_TYPE
avm_address[16] <= r_address[14].DB_MAX_OUTPUT_PORT_TYPE
avm_address[17] <= r_address[15].DB_MAX_OUTPUT_PORT_TYPE
avm_address[18] <= r_address[16].DB_MAX_OUTPUT_PORT_TYPE
avm_address[19] <= r_address[17].DB_MAX_OUTPUT_PORT_TYPE
avm_address[20] <= r_address[18].DB_MAX_OUTPUT_PORT_TYPE
avm_address[21] <= r_address[19].DB_MAX_OUTPUT_PORT_TYPE
avm_address[22] <= r_address[20].DB_MAX_OUTPUT_PORT_TYPE
avm_address[23] <= r_address[21].DB_MAX_OUTPUT_PORT_TYPE
avm_address[24] <= r_address[22].DB_MAX_OUTPUT_PORT_TYPE
avm_address[25] <= r_address[23].DB_MAX_OUTPUT_PORT_TYPE
avm_address[26] <= r_address[24].DB_MAX_OUTPUT_PORT_TYPE
avm_address[27] <= r_address[25].DB_MAX_OUTPUT_PORT_TYPE
avm_address[28] <= r_address[26].DB_MAX_OUTPUT_PORT_TYPE
avm_address[29] <= r_address[27].DB_MAX_OUTPUT_PORT_TYPE
avm_address[30] <= r_address[28].DB_MAX_OUTPUT_PORT_TYPE
avm_address[31] <= r_address[29].DB_MAX_OUTPUT_PORT_TYPE


|arm4usoc|arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram
wren_a => altsyncram_bfr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bfr1:auto_generated.data_a[0]
data_a[1] => altsyncram_bfr1:auto_generated.data_a[1]
data_a[2] => altsyncram_bfr1:auto_generated.data_a[2]
data_a[3] => altsyncram_bfr1:auto_generated.data_a[3]
data_a[4] => altsyncram_bfr1:auto_generated.data_a[4]
data_a[5] => altsyncram_bfr1:auto_generated.data_a[5]
data_a[6] => altsyncram_bfr1:auto_generated.data_a[6]
data_a[7] => altsyncram_bfr1:auto_generated.data_a[7]
data_a[8] => altsyncram_bfr1:auto_generated.data_a[8]
data_a[9] => altsyncram_bfr1:auto_generated.data_a[9]
data_a[10] => altsyncram_bfr1:auto_generated.data_a[10]
data_a[11] => altsyncram_bfr1:auto_generated.data_a[11]
data_a[12] => altsyncram_bfr1:auto_generated.data_a[12]
data_a[13] => altsyncram_bfr1:auto_generated.data_a[13]
data_a[14] => altsyncram_bfr1:auto_generated.data_a[14]
data_a[15] => altsyncram_bfr1:auto_generated.data_a[15]
data_a[16] => altsyncram_bfr1:auto_generated.data_a[16]
data_a[17] => altsyncram_bfr1:auto_generated.data_a[17]
data_a[18] => altsyncram_bfr1:auto_generated.data_a[18]
data_a[19] => altsyncram_bfr1:auto_generated.data_a[19]
data_a[20] => altsyncram_bfr1:auto_generated.data_a[20]
data_a[21] => altsyncram_bfr1:auto_generated.data_a[21]
data_a[22] => altsyncram_bfr1:auto_generated.data_a[22]
data_a[23] => altsyncram_bfr1:auto_generated.data_a[23]
data_a[24] => altsyncram_bfr1:auto_generated.data_a[24]
data_a[25] => altsyncram_bfr1:auto_generated.data_a[25]
data_a[26] => altsyncram_bfr1:auto_generated.data_a[26]
data_a[27] => altsyncram_bfr1:auto_generated.data_a[27]
data_a[28] => altsyncram_bfr1:auto_generated.data_a[28]
data_a[29] => altsyncram_bfr1:auto_generated.data_a[29]
data_a[30] => altsyncram_bfr1:auto_generated.data_a[30]
data_a[31] => altsyncram_bfr1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_bfr1:auto_generated.address_a[0]
address_a[1] => altsyncram_bfr1:auto_generated.address_a[1]
address_a[2] => altsyncram_bfr1:auto_generated.address_a[2]
address_a[3] => altsyncram_bfr1:auto_generated.address_a[3]
address_a[4] => altsyncram_bfr1:auto_generated.address_a[4]
address_a[5] => altsyncram_bfr1:auto_generated.address_a[5]
address_a[6] => altsyncram_bfr1:auto_generated.address_a[6]
address_a[7] => altsyncram_bfr1:auto_generated.address_a[7]
address_a[8] => altsyncram_bfr1:auto_generated.address_a[8]
address_a[9] => altsyncram_bfr1:auto_generated.address_a[9]
address_b[0] => altsyncram_bfr1:auto_generated.address_b[0]
address_b[1] => altsyncram_bfr1:auto_generated.address_b[1]
address_b[2] => altsyncram_bfr1:auto_generated.address_b[2]
address_b[3] => altsyncram_bfr1:auto_generated.address_b[3]
address_b[4] => altsyncram_bfr1:auto_generated.address_b[4]
address_b[5] => altsyncram_bfr1:auto_generated.address_b[5]
address_b[6] => altsyncram_bfr1:auto_generated.address_b[6]
address_b[7] => altsyncram_bfr1:auto_generated.address_b[7]
address_b[8] => altsyncram_bfr1:auto_generated.address_b[8]
address_b[9] => altsyncram_bfr1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => altsyncram_bfr1:auto_generated.addressstall_b
clock0 => altsyncram_bfr1:auto_generated.clock0
clock1 => altsyncram_bfr1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_bfr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_bfr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_bfr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_bfr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_bfr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_bfr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_bfr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_bfr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_bfr1:auto_generated.q_b[8]
q_b[9] <= altsyncram_bfr1:auto_generated.q_b[9]
q_b[10] <= altsyncram_bfr1:auto_generated.q_b[10]
q_b[11] <= altsyncram_bfr1:auto_generated.q_b[11]
q_b[12] <= altsyncram_bfr1:auto_generated.q_b[12]
q_b[13] <= altsyncram_bfr1:auto_generated.q_b[13]
q_b[14] <= altsyncram_bfr1:auto_generated.q_b[14]
q_b[15] <= altsyncram_bfr1:auto_generated.q_b[15]
q_b[16] <= altsyncram_bfr1:auto_generated.q_b[16]
q_b[17] <= altsyncram_bfr1:auto_generated.q_b[17]
q_b[18] <= altsyncram_bfr1:auto_generated.q_b[18]
q_b[19] <= altsyncram_bfr1:auto_generated.q_b[19]
q_b[20] <= altsyncram_bfr1:auto_generated.q_b[20]
q_b[21] <= altsyncram_bfr1:auto_generated.q_b[21]
q_b[22] <= altsyncram_bfr1:auto_generated.q_b[22]
q_b[23] <= altsyncram_bfr1:auto_generated.q_b[23]
q_b[24] <= altsyncram_bfr1:auto_generated.q_b[24]
q_b[25] <= altsyncram_bfr1:auto_generated.q_b[25]
q_b[26] <= altsyncram_bfr1:auto_generated.q_b[26]
q_b[27] <= altsyncram_bfr1:auto_generated.q_b[27]
q_b[28] <= altsyncram_bfr1:auto_generated.q_b[28]
q_b[29] <= altsyncram_bfr1:auto_generated.q_b[29]
q_b[30] <= altsyncram_bfr1:auto_generated.q_b[30]
q_b[31] <= altsyncram_bfr1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|arm4usoc|arm4u_cpu:ARM4U|cache:c|altsyncram:g_data_sram|altsyncram_bfr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
addressstall_b => ram_block1a0.PORTBADDRSTALL
addressstall_b => ram_block1a1.PORTBADDRSTALL
addressstall_b => ram_block1a2.PORTBADDRSTALL
addressstall_b => ram_block1a3.PORTBADDRSTALL
addressstall_b => ram_block1a4.PORTBADDRSTALL
addressstall_b => ram_block1a5.PORTBADDRSTALL
addressstall_b => ram_block1a6.PORTBADDRSTALL
addressstall_b => ram_block1a7.PORTBADDRSTALL
addressstall_b => ram_block1a8.PORTBADDRSTALL
addressstall_b => ram_block1a9.PORTBADDRSTALL
addressstall_b => ram_block1a10.PORTBADDRSTALL
addressstall_b => ram_block1a11.PORTBADDRSTALL
addressstall_b => ram_block1a12.PORTBADDRSTALL
addressstall_b => ram_block1a13.PORTBADDRSTALL
addressstall_b => ram_block1a14.PORTBADDRSTALL
addressstall_b => ram_block1a15.PORTBADDRSTALL
addressstall_b => ram_block1a16.PORTBADDRSTALL
addressstall_b => ram_block1a17.PORTBADDRSTALL
addressstall_b => ram_block1a18.PORTBADDRSTALL
addressstall_b => ram_block1a19.PORTBADDRSTALL
addressstall_b => ram_block1a20.PORTBADDRSTALL
addressstall_b => ram_block1a21.PORTBADDRSTALL
addressstall_b => ram_block1a22.PORTBADDRSTALL
addressstall_b => ram_block1a23.PORTBADDRSTALL
addressstall_b => ram_block1a24.PORTBADDRSTALL
addressstall_b => ram_block1a25.PORTBADDRSTALL
addressstall_b => ram_block1a26.PORTBADDRSTALL
addressstall_b => ram_block1a27.PORTBADDRSTALL
addressstall_b => ram_block1a28.PORTBADDRSTALL
addressstall_b => ram_block1a29.PORTBADDRSTALL
addressstall_b => ram_block1a30.PORTBADDRSTALL
addressstall_b => ram_block1a31.PORTBADDRSTALL
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|arm4usoc|arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram
wren_a => altsyncram_r9r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r9r1:auto_generated.data_a[0]
data_a[1] => altsyncram_r9r1:auto_generated.data_a[1]
data_a[2] => altsyncram_r9r1:auto_generated.data_a[2]
data_a[3] => altsyncram_r9r1:auto_generated.data_a[3]
data_a[4] => altsyncram_r9r1:auto_generated.data_a[4]
data_a[5] => altsyncram_r9r1:auto_generated.data_a[5]
data_a[6] => altsyncram_r9r1:auto_generated.data_a[6]
data_a[7] => altsyncram_r9r1:auto_generated.data_a[7]
data_a[8] => altsyncram_r9r1:auto_generated.data_a[8]
data_a[9] => altsyncram_r9r1:auto_generated.data_a[9]
data_a[10] => altsyncram_r9r1:auto_generated.data_a[10]
data_a[11] => altsyncram_r9r1:auto_generated.data_a[11]
data_a[12] => altsyncram_r9r1:auto_generated.data_a[12]
data_a[13] => altsyncram_r9r1:auto_generated.data_a[13]
data_a[14] => altsyncram_r9r1:auto_generated.data_a[14]
data_a[15] => altsyncram_r9r1:auto_generated.data_a[15]
data_a[16] => altsyncram_r9r1:auto_generated.data_a[16]
data_a[17] => altsyncram_r9r1:auto_generated.data_a[17]
data_a[18] => altsyncram_r9r1:auto_generated.data_a[18]
data_a[19] => altsyncram_r9r1:auto_generated.data_a[19]
data_a[20] => altsyncram_r9r1:auto_generated.data_a[20]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_r9r1:auto_generated.address_a[0]
address_a[1] => altsyncram_r9r1:auto_generated.address_a[1]
address_a[2] => altsyncram_r9r1:auto_generated.address_a[2]
address_a[3] => altsyncram_r9r1:auto_generated.address_a[3]
address_a[4] => altsyncram_r9r1:auto_generated.address_a[4]
address_a[5] => altsyncram_r9r1:auto_generated.address_a[5]
address_a[6] => altsyncram_r9r1:auto_generated.address_a[6]
address_b[0] => altsyncram_r9r1:auto_generated.address_b[0]
address_b[1] => altsyncram_r9r1:auto_generated.address_b[1]
address_b[2] => altsyncram_r9r1:auto_generated.address_b[2]
address_b[3] => altsyncram_r9r1:auto_generated.address_b[3]
address_b[4] => altsyncram_r9r1:auto_generated.address_b[4]
address_b[5] => altsyncram_r9r1:auto_generated.address_b[5]
address_b[6] => altsyncram_r9r1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altsyncram_r9r1:auto_generated.addressstall_b
clock0 => altsyncram_r9r1:auto_generated.clock0
clock1 => altsyncram_r9r1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_r9r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_r9r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_r9r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_r9r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_r9r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_r9r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_r9r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_r9r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_r9r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_r9r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_r9r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_r9r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_r9r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_r9r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_r9r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_r9r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_r9r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_r9r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_r9r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_r9r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_r9r1:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|arm4usoc|arm4u_cpu:ARM4U|cache:c|altsyncram:g_tag_sram|altsyncram_r9r1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
addressstall_b => ram_block1a0.PORTBADDRSTALL
addressstall_b => ram_block1a1.PORTBADDRSTALL
addressstall_b => ram_block1a2.PORTBADDRSTALL
addressstall_b => ram_block1a3.PORTBADDRSTALL
addressstall_b => ram_block1a4.PORTBADDRSTALL
addressstall_b => ram_block1a5.PORTBADDRSTALL
addressstall_b => ram_block1a6.PORTBADDRSTALL
addressstall_b => ram_block1a7.PORTBADDRSTALL
addressstall_b => ram_block1a8.PORTBADDRSTALL
addressstall_b => ram_block1a9.PORTBADDRSTALL
addressstall_b => ram_block1a10.PORTBADDRSTALL
addressstall_b => ram_block1a11.PORTBADDRSTALL
addressstall_b => ram_block1a12.PORTBADDRSTALL
addressstall_b => ram_block1a13.PORTBADDRSTALL
addressstall_b => ram_block1a14.PORTBADDRSTALL
addressstall_b => ram_block1a15.PORTBADDRSTALL
addressstall_b => ram_block1a16.PORTBADDRSTALL
addressstall_b => ram_block1a17.PORTBADDRSTALL
addressstall_b => ram_block1a18.PORTBADDRSTALL
addressstall_b => ram_block1a19.PORTBADDRSTALL
addressstall_b => ram_block1a20.PORTBADDRSTALL
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE


|arm4usoc|arm4u_cpu:ARM4U|fetch:f
clk => flush_r.CLK
clk => decode_stage_valid~reg0.CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => pc[16].CLK
clk => pc[17].CLK
clk => pc[18].CLK
clk => pc[19].CLK
clk => pc[20].CLK
clk => pc[21].CLK
clk => pc[22].CLK
clk => pc[23].CLK
clk => pc[24].CLK
clk => pc[25].CLK
clk => pc[26].CLK
clk => pc[27].CLK
clk => pc[28].CLK
clk => pc[29].CLK
clk => pc[30].CLK
clk => pc[31].CLK
n_reset => flush_r.ACLR
n_reset => decode_stage_valid~reg0.ACLR
n_reset => pc[0].ACLR
n_reset => pc[1].ACLR
n_reset => pc[2].ACLR
n_reset => pc[3].ACLR
n_reset => pc[4].ACLR
n_reset => pc[5].ACLR
n_reset => pc[6].ACLR
n_reset => pc[7].ACLR
n_reset => pc[8].ACLR
n_reset => pc[9].ACLR
n_reset => pc[10].ACLR
n_reset => pc[11].ACLR
n_reset => pc[12].ACLR
n_reset => pc[13].ACLR
n_reset => pc[14].ACLR
n_reset => pc[15].ACLR
n_reset => pc[16].ACLR
n_reset => pc[17].ACLR
n_reset => pc[18].ACLR
n_reset => pc[19].ACLR
n_reset => pc[20].ACLR
n_reset => pc[21].ACLR
n_reset => pc[22].ACLR
n_reset => pc[23].ACLR
n_reset => pc[24].ACLR
n_reset => pc[25].ACLR
n_reset => pc[26].ACLR
n_reset => pc[27].ACLR
n_reset => pc[28].ACLR
n_reset => pc[29].ACLR
n_reset => pc[30].ACLR
n_reset => pc[31].ACLR
pc_wr => flush_s.IN1
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wr => cur_pc.OUTPUTSELECT
pc_wrdata[0] => cur_pc.DATAB
pc_wrdata[1] => cur_pc.DATAB
pc_wrdata[2] => cur_pc.DATAB
pc_wrdata[3] => cur_pc.DATAB
pc_wrdata[4] => cur_pc.DATAB
pc_wrdata[5] => cur_pc.DATAB
pc_wrdata[6] => cur_pc.DATAB
pc_wrdata[7] => cur_pc.DATAB
pc_wrdata[8] => cur_pc.DATAB
pc_wrdata[9] => cur_pc.DATAB
pc_wrdata[10] => cur_pc.DATAB
pc_wrdata[11] => cur_pc.DATAB
pc_wrdata[12] => cur_pc.DATAB
pc_wrdata[13] => cur_pc.DATAB
pc_wrdata[14] => cur_pc.DATAB
pc_wrdata[15] => cur_pc.DATAB
pc_wrdata[16] => cur_pc.DATAB
pc_wrdata[17] => cur_pc.DATAB
pc_wrdata[18] => cur_pc.DATAB
pc_wrdata[19] => cur_pc.DATAB
pc_wrdata[20] => cur_pc.DATAB
pc_wrdata[21] => cur_pc.DATAB
pc_wrdata[22] => cur_pc.DATAB
pc_wrdata[23] => cur_pc.DATAB
pc_wrdata[24] => cur_pc.DATAB
pc_wrdata[25] => cur_pc.DATAB
pc_wrdata[26] => cur_pc.DATAB
pc_wrdata[27] => cur_pc.DATAB
pc_wrdata[28] => cur_pc.DATAB
pc_wrdata[29] => cur_pc.DATAB
pc_wrdata[30] => cur_pc.DATAB
pc_wrdata[31] => cur_pc.DATAB
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => pc.OUTPUTSELECT
fetch_stage_en => inst_cache_rd.DATAIN
fetch_stage_en => decode_stage_valid~reg0.DATAIN
flush <= flush_s.DB_MAX_OUTPUT_PORT_TYPE
decode_stage_valid <= decode_stage_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[0] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[1] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_8[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
dec_pc_plus_4[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[0] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[1] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[2] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[3] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[4] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[5] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[6] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[7] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[8] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[9] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[10] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[11] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[12] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[13] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[14] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[15] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[16] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[17] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[18] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[19] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[20] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[21] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[22] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[23] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[24] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[25] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[26] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[27] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[28] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[29] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[30] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_adr[31] <= cur_pc.DB_MAX_OUTPUT_PORT_TYPE
inst_cache_rd <= fetch_stage_en.DB_MAX_OUTPUT_PORT_TYPE
fetch_latch_enable => flush_r.OUTPUTSELECT
fetch_latch_enable => decode_stage_valid~reg0.ENA


|arm4usoc|arm4u_cpu:ARM4U|decode:d
clk => reset_l.CLK
clk => ldmstm_cur_bitmask[0].CLK
clk => ldmstm_cur_bitmask[1].CLK
clk => ldmstm_cur_bitmask[2].CLK
clk => ldmstm_cur_bitmask[3].CLK
clk => ldmstm_cur_bitmask[4].CLK
clk => ldmstm_cur_bitmask[5].CLK
clk => ldmstm_cur_bitmask[6].CLK
clk => ldmstm_cur_bitmask[7].CLK
clk => ldmstm_cur_bitmask[8].CLK
clk => ldmstm_cur_bitmask[9].CLK
clk => ldmstm_cur_bitmask[10].CLK
clk => ldmstm_cur_bitmask[11].CLK
clk => ldmstm_cur_bitmask[12].CLK
clk => ldmstm_cur_bitmask[13].CLK
clk => ldmstm_cur_bitmask[14].CLK
clk => exe_mem_burstcount[0]~reg0.CLK
clk => exe_mem_burstcount[1]~reg0.CLK
clk => exe_mem_burstcount[2]~reg0.CLK
clk => exe_mem_burstcount[3]~reg0.CLK
clk => exe_wb_sel~reg0.CLK
clk => exe_branch_en~reg0.CLK
clk => exe_rdest_adr[0]~reg0.CLK
clk => exe_rdest_adr[1]~reg0.CLK
clk => exe_rdest_adr[2]~reg0.CLK
clk => exe_rdest_adr[3]~reg0.CLK
clk => exe_rdest_adr[4]~reg0.CLK
clk => exe_rdest_wren~reg0.CLK
clk => exe_data_sel~reg0.CLK
clk => exe_affect_sflags~reg0.CLK
clk => exe_condition[0]~reg0.CLK
clk => exe_condition[1]~reg0.CLK
clk => exe_condition[2]~reg0.CLK
clk => exe_condition[3]~reg0.CLK
clk => exe_opb_sel~reg0.CLK
clk => exe_opb_is_literal~reg0.CLK
clk => exe_literal_data[0]~reg0.CLK
clk => exe_literal_data[1]~reg0.CLK
clk => exe_literal_data[2]~reg0.CLK
clk => exe_literal_data[3]~reg0.CLK
clk => exe_literal_data[4]~reg0.CLK
clk => exe_literal_data[5]~reg0.CLK
clk => exe_literal_data[6]~reg0.CLK
clk => exe_literal_data[7]~reg0.CLK
clk => exe_literal_data[8]~reg0.CLK
clk => exe_literal_data[9]~reg0.CLK
clk => exe_literal_data[10]~reg0.CLK
clk => exe_literal_data[11]~reg0.CLK
clk => exe_literal_data[12]~reg0.CLK
clk => exe_literal_data[13]~reg0.CLK
clk => exe_literal_data[14]~reg0.CLK
clk => exe_literal_data[15]~reg0.CLK
clk => exe_literal_data[16]~reg0.CLK
clk => exe_literal_data[17]~reg0.CLK
clk => exe_literal_data[18]~reg0.CLK
clk => exe_literal_data[19]~reg0.CLK
clk => exe_literal_data[20]~reg0.CLK
clk => exe_literal_data[21]~reg0.CLK
clk => exe_literal_data[22]~reg0.CLK
clk => exe_literal_data[23]~reg0.CLK
clk => exe_literal_shift_amnt[0]~reg0.CLK
clk => exe_literal_shift_amnt[1]~reg0.CLK
clk => exe_literal_shift_amnt[2]~reg0.CLK
clk => exe_literal_shift_amnt[3]~reg0.CLK
clk => exe_literal_shift_amnt[4]~reg0.CLK
clk => exe_barrelshift_type[0]~reg0.CLK
clk => exe_barrelshift_type[1]~reg0.CLK
clk => exe_barrelshift_operand~reg0.CLK
clk => exe_stage_valid~reg0.CLK
clk => exe_pc_plus_4[0]~reg0.CLK
clk => exe_pc_plus_4[1]~reg0.CLK
clk => exe_pc_plus_4[2]~reg0.CLK
clk => exe_pc_plus_4[3]~reg0.CLK
clk => exe_pc_plus_4[4]~reg0.CLK
clk => exe_pc_plus_4[5]~reg0.CLK
clk => exe_pc_plus_4[6]~reg0.CLK
clk => exe_pc_plus_4[7]~reg0.CLK
clk => exe_pc_plus_4[8]~reg0.CLK
clk => exe_pc_plus_4[9]~reg0.CLK
clk => exe_pc_plus_4[10]~reg0.CLK
clk => exe_pc_plus_4[11]~reg0.CLK
clk => exe_pc_plus_4[12]~reg0.CLK
clk => exe_pc_plus_4[13]~reg0.CLK
clk => exe_pc_plus_4[14]~reg0.CLK
clk => exe_pc_plus_4[15]~reg0.CLK
clk => exe_pc_plus_4[16]~reg0.CLK
clk => exe_pc_plus_4[17]~reg0.CLK
clk => exe_pc_plus_4[18]~reg0.CLK
clk => exe_pc_plus_4[19]~reg0.CLK
clk => exe_pc_plus_4[20]~reg0.CLK
clk => exe_pc_plus_4[21]~reg0.CLK
clk => exe_pc_plus_4[22]~reg0.CLK
clk => exe_pc_plus_4[23]~reg0.CLK
clk => exe_pc_plus_4[24]~reg0.CLK
clk => exe_pc_plus_4[25]~reg0.CLK
clk => exe_pc_plus_4[26]~reg0.CLK
clk => exe_pc_plus_4[27]~reg0.CLK
clk => exe_pc_plus_4[28]~reg0.CLK
clk => exe_pc_plus_4[29]~reg0.CLK
clk => exe_pc_plus_4[30]~reg0.CLK
clk => exe_pc_plus_4[31]~reg0.CLK
clk => exe_pc_plus_8[0]~reg0.CLK
clk => exe_pc_plus_8[1]~reg0.CLK
clk => exe_pc_plus_8[2]~reg0.CLK
clk => exe_pc_plus_8[3]~reg0.CLK
clk => exe_pc_plus_8[4]~reg0.CLK
clk => exe_pc_plus_8[5]~reg0.CLK
clk => exe_pc_plus_8[6]~reg0.CLK
clk => exe_pc_plus_8[7]~reg0.CLK
clk => exe_pc_plus_8[8]~reg0.CLK
clk => exe_pc_plus_8[9]~reg0.CLK
clk => exe_pc_plus_8[10]~reg0.CLK
clk => exe_pc_plus_8[11]~reg0.CLK
clk => exe_pc_plus_8[12]~reg0.CLK
clk => exe_pc_plus_8[13]~reg0.CLK
clk => exe_pc_plus_8[14]~reg0.CLK
clk => exe_pc_plus_8[15]~reg0.CLK
clk => exe_pc_plus_8[16]~reg0.CLK
clk => exe_pc_plus_8[17]~reg0.CLK
clk => exe_pc_plus_8[18]~reg0.CLK
clk => exe_pc_plus_8[19]~reg0.CLK
clk => exe_pc_plus_8[20]~reg0.CLK
clk => exe_pc_plus_8[21]~reg0.CLK
clk => exe_pc_plus_8[22]~reg0.CLK
clk => exe_pc_plus_8[23]~reg0.CLK
clk => exe_pc_plus_8[24]~reg0.CLK
clk => exe_pc_plus_8[25]~reg0.CLK
clk => exe_pc_plus_8[26]~reg0.CLK
clk => exe_pc_plus_8[27]~reg0.CLK
clk => exe_pc_plus_8[28]~reg0.CLK
clk => exe_pc_plus_8[29]~reg0.CLK
clk => exe_pc_plus_8[30]~reg0.CLK
clk => exe_pc_plus_8[31]~reg0.CLK
clk => exe_C_adr[0]~reg0.CLK
clk => exe_C_adr[1]~reg0.CLK
clk => exe_C_adr[2]~reg0.CLK
clk => exe_C_adr[3]~reg0.CLK
clk => exe_C_adr[4]~reg0.CLK
clk => exe_C_adr[5]~reg0.CLK
clk => exe_B_adr[0]~reg0.CLK
clk => exe_B_adr[1]~reg0.CLK
clk => exe_B_adr[2]~reg0.CLK
clk => exe_B_adr[3]~reg0.CLK
clk => exe_B_adr[4]~reg0.CLK
clk => exe_B_adr[5]~reg0.CLK
clk => exe_A_adr[0]~reg0.CLK
clk => exe_A_adr[1]~reg0.CLK
clk => exe_A_adr[2]~reg0.CLK
clk => exe_A_adr[3]~reg0.CLK
clk => exe_A_adr[4]~reg0.CLK
clk => exe_A_adr[5]~reg0.CLK
clk => current_inst_l[0].CLK
clk => current_inst_l[1].CLK
clk => current_inst_l[2].CLK
clk => current_inst_l[3].CLK
clk => current_inst_l[4].CLK
clk => current_inst_l[5].CLK
clk => current_inst_l[6].CLK
clk => current_inst_l[7].CLK
clk => current_inst_l[8].CLK
clk => current_inst_l[9].CLK
clk => current_inst_l[10].CLK
clk => current_inst_l[11].CLK
clk => current_inst_l[12].CLK
clk => current_inst_l[13].CLK
clk => current_inst_l[14].CLK
clk => current_inst_l[15].CLK
clk => current_inst_l[16].CLK
clk => current_inst_l[17].CLK
clk => current_inst_l[18].CLK
clk => current_inst_l[19].CLK
clk => current_inst_l[20].CLK
clk => current_inst_l[21].CLK
clk => current_inst_l[22].CLK
clk => current_inst_l[23].CLK
clk => current_inst_l[24].CLK
clk => current_inst_l[25].CLK
clk => current_inst_l[26].CLK
clk => current_inst_l[27].CLK
clk => current_inst_l[28].CLK
clk => current_inst_l[29].CLK
clk => current_inst_l[30].CLK
clk => current_inst_l[31].CLK
clk => state~13.DATAIN
clk => exe_mem_ctrl~1.DATAIN
clk => exe_alu_operation~1.DATAIN
reset_n => reset_l.PRESET
reset_n => state~15.DATAIN
fiq => decode.IN1
irq => decode.IN1
flush => exe_stage_valid.OUTPUTSELECT
flush => next_state.MAIN_STATE.OUTPUTSELECT
flush => next_state.RETURN_FROM_EXCEPTION.OUTPUTSELECT
flush => next_state.TWO_LATENCY_CYCLES.OUTPUTSELECT
flush => next_state.ONE_LATENCY_CYCLE.OUTPUTSELECT
flush => next_state.LOADSTORE_WRITEBACK.OUTPUTSELECT
flush => next_state.LDMSTM_TRANSFER.OUTPUTSELECT
flush => next_state.LDMSTM_RETURN_FROM_EXCEPTION.OUTPUTSELECT
flush => next_state.LDMSTM_WRITEBACK.OUTPUTSELECT
flush => next_state.RESET_CYCLE2.OUTPUTSELECT
flush => next_state.UNDEF_CYCLE2.OUTPUTSELECT
flush => next_state.SWI_CYCLE2.OUTPUTSELECT
flush => next_state.IRQ_CYCLE2.OUTPUTSELECT
flush => next_state.FIQ_CYCLE2.OUTPUTSELECT
flush => condition[3].OUTPUTSELECT
flush => condition[2].OUTPUTSELECT
flush => condition[1].OUTPUTSELECT
flush => condition[0].OUTPUTSELECT
flush => alu_operation.ALU_NOP.OUTPUTSELECT
flush => alu_operation.ALU_NOT.OUTPUTSELECT
flush => alu_operation.ALU_ORR.OUTPUTSELECT
flush => alu_operation.ALU_AND.OUTPUTSELECT
flush => alu_operation.ALU_EOR.OUTPUTSELECT
flush => alu_operation.ALU_BIC.OUTPUTSELECT
flush => alu_operation.ALU_RWF.OUTPUTSELECT
flush => alu_operation.ALU_ADD.OUTPUTSELECT
flush => alu_operation.ALU_ADC.OUTPUTSELECT
flush => alu_operation.ALU_SUB.OUTPUTSELECT
flush => alu_operation.ALU_SBC.OUTPUTSELECT
flush => alu_operation.ALU_RSB.OUTPUTSELECT
flush => alu_operation.ALU_RSC.OUTPUTSELECT
flush => mem_ctrl.NO_MEM_OP.OUTPUTSELECT
flush => mem_ctrl.LOAD_WORD.OUTPUTSELECT
flush => mem_ctrl.LOAD_BYTE.OUTPUTSELECT
flush => mem_ctrl.LOAD_BURST.OUTPUTSELECT
flush => mem_ctrl.STORE_WORD.OUTPUTSELECT
flush => mem_ctrl.STORE_BYTE.OUTPUTSELECT
flush => rfA_adr[5].OUTPUTSELECT
flush => rfB_adr[5].OUTPUTSELECT
flush => rfC_adr[5].OUTPUTSELECT
flush => ldmstm_next_bitmask[15].OUTPUTSELECT
flush => ldmstm_next_bitmask[14].OUTPUTSELECT
flush => ldmstm_next_bitmask[13].OUTPUTSELECT
flush => ldmstm_next_bitmask[12].OUTPUTSELECT
flush => ldmstm_next_bitmask[11].OUTPUTSELECT
flush => ldmstm_next_bitmask[10].OUTPUTSELECT
flush => ldmstm_next_bitmask[9].OUTPUTSELECT
flush => ldmstm_next_bitmask[8].OUTPUTSELECT
flush => ldmstm_next_bitmask[7].OUTPUTSELECT
flush => ldmstm_next_bitmask[6].OUTPUTSELECT
flush => ldmstm_next_bitmask[5].OUTPUTSELECT
flush => ldmstm_next_bitmask[4].OUTPUTSELECT
flush => ldmstm_next_bitmask[3].OUTPUTSELECT
flush => ldmstm_next_bitmask[2].OUTPUTSELECT
flush => ldmstm_next_bitmask[1].OUTPUTSELECT
flush => ldmstm_next_bitmask[0].OUTPUTSELECT
low_flags[0] => Mux12.IN10
low_flags[0] => Mux13.IN9
low_flags[0] => Mux14.IN9
low_flags[0] => Mux15.IN9
low_flags[0] => Mux16.IN9
low_flags[0] => Mux41.IN10
low_flags[0] => Mux42.IN9
low_flags[0] => Mux43.IN9
low_flags[0] => Mux44.IN9
low_flags[0] => Mux45.IN9
low_flags[0] => Mux46.IN5
low_flags[0] => Mux47.IN5
low_flags[0] => Mux48.IN5
low_flags[0] => Mux61.IN10
low_flags[0] => Mux62.IN9
low_flags[0] => Mux63.IN9
low_flags[0] => Mux64.IN9
low_flags[0] => Mux65.IN9
low_flags[0] => Mux95.IN10
low_flags[0] => Mux96.IN9
low_flags[0] => Mux97.IN9
low_flags[0] => Mux98.IN9
low_flags[0] => Mux99.IN9
low_flags[0] => Mux112.IN10
low_flags[0] => Mux113.IN9
low_flags[0] => Mux114.IN9
low_flags[0] => Mux115.IN9
low_flags[0] => Mux116.IN9
low_flags[0] => Mux117.IN5
low_flags[0] => Mux118.IN5
low_flags[1] => Mux12.IN9
low_flags[1] => Mux13.IN8
low_flags[1] => Mux14.IN8
low_flags[1] => Mux15.IN8
low_flags[1] => Mux16.IN8
low_flags[1] => Mux41.IN9
low_flags[1] => Mux42.IN8
low_flags[1] => Mux43.IN8
low_flags[1] => Mux44.IN8
low_flags[1] => Mux45.IN8
low_flags[1] => Mux46.IN4
low_flags[1] => Mux47.IN4
low_flags[1] => Mux48.IN4
low_flags[1] => Mux61.IN9
low_flags[1] => Mux62.IN8
low_flags[1] => Mux63.IN8
low_flags[1] => Mux64.IN8
low_flags[1] => Mux65.IN8
low_flags[1] => Mux95.IN9
low_flags[1] => Mux96.IN8
low_flags[1] => Mux97.IN8
low_flags[1] => Mux98.IN8
low_flags[1] => Mux99.IN8
low_flags[1] => Mux112.IN9
low_flags[1] => Mux113.IN8
low_flags[1] => Mux114.IN8
low_flags[1] => Mux115.IN8
low_flags[1] => Mux116.IN8
low_flags[1] => Mux118.IN4
low_flags[2] => ~NO_FANOUT~
low_flags[3] => Mux12.IN8
low_flags[3] => Mux13.IN7
low_flags[3] => Mux14.IN7
low_flags[3] => Mux15.IN7
low_flags[3] => Mux16.IN7
low_flags[3] => Mux41.IN8
low_flags[3] => Mux42.IN7
low_flags[3] => Mux43.IN7
low_flags[3] => Mux44.IN7
low_flags[3] => Mux45.IN7
low_flags[3] => Mux61.IN8
low_flags[3] => Mux62.IN7
low_flags[3] => Mux63.IN7
low_flags[3] => Mux64.IN7
low_flags[3] => Mux65.IN7
low_flags[3] => Mux95.IN8
low_flags[3] => Mux96.IN7
low_flags[3] => Mux97.IN7
low_flags[3] => Mux98.IN7
low_flags[3] => Mux99.IN7
low_flags[3] => Mux112.IN8
low_flags[3] => Mux113.IN7
low_flags[3] => Mux114.IN7
low_flags[3] => Mux115.IN7
low_flags[3] => Mux116.IN7
low_flags[3] => Mux117.IN4
low_flags[4] => decode.IN0
low_flags[5] => decode.IN0
decode_stage_valid => stage_active.IN0
inst_cache_miss => decode_blocked_n.IN1
inst_cache_miss => stage_active.IN1
dec_pc_plus_4[0] => exe_pc_plus_4[0]~reg0.DATAIN
dec_pc_plus_4[1] => exe_pc_plus_4[1]~reg0.DATAIN
dec_pc_plus_4[2] => exe_pc_plus_4[2]~reg0.DATAIN
dec_pc_plus_4[3] => exe_pc_plus_4[3]~reg0.DATAIN
dec_pc_plus_4[4] => exe_pc_plus_4[4]~reg0.DATAIN
dec_pc_plus_4[5] => exe_pc_plus_4[5]~reg0.DATAIN
dec_pc_plus_4[6] => exe_pc_plus_4[6]~reg0.DATAIN
dec_pc_plus_4[7] => exe_pc_plus_4[7]~reg0.DATAIN
dec_pc_plus_4[8] => exe_pc_plus_4[8]~reg0.DATAIN
dec_pc_plus_4[9] => exe_pc_plus_4[9]~reg0.DATAIN
dec_pc_plus_4[10] => exe_pc_plus_4[10]~reg0.DATAIN
dec_pc_plus_4[11] => exe_pc_plus_4[11]~reg0.DATAIN
dec_pc_plus_4[12] => exe_pc_plus_4[12]~reg0.DATAIN
dec_pc_plus_4[13] => exe_pc_plus_4[13]~reg0.DATAIN
dec_pc_plus_4[14] => exe_pc_plus_4[14]~reg0.DATAIN
dec_pc_plus_4[15] => exe_pc_plus_4[15]~reg0.DATAIN
dec_pc_plus_4[16] => exe_pc_plus_4[16]~reg0.DATAIN
dec_pc_plus_4[17] => exe_pc_plus_4[17]~reg0.DATAIN
dec_pc_plus_4[18] => exe_pc_plus_4[18]~reg0.DATAIN
dec_pc_plus_4[19] => exe_pc_plus_4[19]~reg0.DATAIN
dec_pc_plus_4[20] => exe_pc_plus_4[20]~reg0.DATAIN
dec_pc_plus_4[21] => exe_pc_plus_4[21]~reg0.DATAIN
dec_pc_plus_4[22] => exe_pc_plus_4[22]~reg0.DATAIN
dec_pc_plus_4[23] => exe_pc_plus_4[23]~reg0.DATAIN
dec_pc_plus_4[24] => exe_pc_plus_4[24]~reg0.DATAIN
dec_pc_plus_4[25] => exe_pc_plus_4[25]~reg0.DATAIN
dec_pc_plus_4[26] => exe_pc_plus_4[26]~reg0.DATAIN
dec_pc_plus_4[27] => exe_pc_plus_4[27]~reg0.DATAIN
dec_pc_plus_4[28] => exe_pc_plus_4[28]~reg0.DATAIN
dec_pc_plus_4[29] => exe_pc_plus_4[29]~reg0.DATAIN
dec_pc_plus_4[30] => exe_pc_plus_4[30]~reg0.DATAIN
dec_pc_plus_4[31] => exe_pc_plus_4[31]~reg0.DATAIN
dec_pc_plus_8[0] => exe_pc_plus_8[0]~reg0.DATAIN
dec_pc_plus_8[1] => exe_pc_plus_8[1]~reg0.DATAIN
dec_pc_plus_8[2] => exe_pc_plus_8[2]~reg0.DATAIN
dec_pc_plus_8[3] => exe_pc_plus_8[3]~reg0.DATAIN
dec_pc_plus_8[4] => exe_pc_plus_8[4]~reg0.DATAIN
dec_pc_plus_8[5] => exe_pc_plus_8[5]~reg0.DATAIN
dec_pc_plus_8[6] => exe_pc_plus_8[6]~reg0.DATAIN
dec_pc_plus_8[7] => exe_pc_plus_8[7]~reg0.DATAIN
dec_pc_plus_8[8] => exe_pc_plus_8[8]~reg0.DATAIN
dec_pc_plus_8[9] => exe_pc_plus_8[9]~reg0.DATAIN
dec_pc_plus_8[10] => exe_pc_plus_8[10]~reg0.DATAIN
dec_pc_plus_8[11] => exe_pc_plus_8[11]~reg0.DATAIN
dec_pc_plus_8[12] => exe_pc_plus_8[12]~reg0.DATAIN
dec_pc_plus_8[13] => exe_pc_plus_8[13]~reg0.DATAIN
dec_pc_plus_8[14] => exe_pc_plus_8[14]~reg0.DATAIN
dec_pc_plus_8[15] => exe_pc_plus_8[15]~reg0.DATAIN
dec_pc_plus_8[16] => exe_pc_plus_8[16]~reg0.DATAIN
dec_pc_plus_8[17] => exe_pc_plus_8[17]~reg0.DATAIN
dec_pc_plus_8[18] => exe_pc_plus_8[18]~reg0.DATAIN
dec_pc_plus_8[19] => exe_pc_plus_8[19]~reg0.DATAIN
dec_pc_plus_8[20] => exe_pc_plus_8[20]~reg0.DATAIN
dec_pc_plus_8[21] => exe_pc_plus_8[21]~reg0.DATAIN
dec_pc_plus_8[22] => exe_pc_plus_8[22]~reg0.DATAIN
dec_pc_plus_8[23] => exe_pc_plus_8[23]~reg0.DATAIN
dec_pc_plus_8[24] => exe_pc_plus_8[24]~reg0.DATAIN
dec_pc_plus_8[25] => exe_pc_plus_8[25]~reg0.DATAIN
dec_pc_plus_8[26] => exe_pc_plus_8[26]~reg0.DATAIN
dec_pc_plus_8[27] => exe_pc_plus_8[27]~reg0.DATAIN
dec_pc_plus_8[28] => exe_pc_plus_8[28]~reg0.DATAIN
dec_pc_plus_8[29] => exe_pc_plus_8[29]~reg0.DATAIN
dec_pc_plus_8[30] => exe_pc_plus_8[30]~reg0.DATAIN
dec_pc_plus_8[31] => exe_pc_plus_8[31]~reg0.DATAIN
inst_data[0] => current_inst[0].DATAB
inst_data[1] => current_inst[1].DATAB
inst_data[2] => current_inst[2].DATAB
inst_data[3] => current_inst[3].DATAB
inst_data[4] => current_inst[4].DATAB
inst_data[5] => current_inst[5].DATAB
inst_data[6] => current_inst[6].DATAB
inst_data[7] => current_inst[7].DATAB
inst_data[8] => current_inst[8].DATAB
inst_data[9] => current_inst[9].DATAB
inst_data[10] => current_inst[10].DATAB
inst_data[11] => current_inst[11].DATAB
inst_data[12] => current_inst[12].DATAB
inst_data[13] => current_inst[13].DATAB
inst_data[14] => current_inst[14].DATAB
inst_data[15] => current_inst[15].DATAB
inst_data[16] => current_inst[16].DATAB
inst_data[17] => current_inst[17].DATAB
inst_data[18] => current_inst[18].DATAB
inst_data[19] => current_inst[19].DATAB
inst_data[20] => current_inst[20].DATAB
inst_data[21] => current_inst[21].DATAB
inst_data[22] => current_inst[22].DATAB
inst_data[23] => current_inst[23].DATAB
inst_data[24] => current_inst[24].DATAB
inst_data[25] => current_inst[25].DATAB
inst_data[26] => current_inst[26].DATAB
inst_data[27] => current_inst[27].DATAB
inst_data[28] => current_inst[28].DATAB
inst_data[29] => current_inst[29].DATAB
inst_data[30] => current_inst[30].DATAB
inst_data[31] => current_inst[31].DATAB
rfile_A_adr[0] <= rfA_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_A_adr[1] <= rfA_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_A_adr[2] <= rfA_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_A_adr[3] <= rfA_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_A_adr[4] <= rfA_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_B_adr[0] <= rfB_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_B_adr[1] <= rfB_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_B_adr[2] <= rfB_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_B_adr[3] <= rfB_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_B_adr[4] <= rfB_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_C_adr[0] <= rfC_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_C_adr[1] <= rfC_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_C_adr[2] <= rfC_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_C_adr[3] <= rfC_adr.DB_MAX_OUTPUT_PORT_TYPE
rfile_C_adr[4] <= rfC_adr.DB_MAX_OUTPUT_PORT_TYPE
exe_A_adr[0] <= exe_A_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_A_adr[1] <= exe_A_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_A_adr[2] <= exe_A_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_A_adr[3] <= exe_A_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_A_adr[4] <= exe_A_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_A_adr[5] <= exe_A_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_B_adr[0] <= exe_B_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_B_adr[1] <= exe_B_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_B_adr[2] <= exe_B_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_B_adr[3] <= exe_B_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_B_adr[4] <= exe_B_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_B_adr[5] <= exe_B_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_C_adr[0] <= exe_C_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_C_adr[1] <= exe_C_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_C_adr[2] <= exe_C_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_C_adr[3] <= exe_C_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_C_adr[4] <= exe_C_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_C_adr[5] <= exe_C_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[0] <= exe_pc_plus_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[1] <= exe_pc_plus_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[2] <= exe_pc_plus_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[3] <= exe_pc_plus_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[4] <= exe_pc_plus_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[5] <= exe_pc_plus_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[6] <= exe_pc_plus_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[7] <= exe_pc_plus_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[8] <= exe_pc_plus_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[9] <= exe_pc_plus_4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[10] <= exe_pc_plus_4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[11] <= exe_pc_plus_4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[12] <= exe_pc_plus_4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[13] <= exe_pc_plus_4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[14] <= exe_pc_plus_4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[15] <= exe_pc_plus_4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[16] <= exe_pc_plus_4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[17] <= exe_pc_plus_4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[18] <= exe_pc_plus_4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[19] <= exe_pc_plus_4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[20] <= exe_pc_plus_4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[21] <= exe_pc_plus_4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[22] <= exe_pc_plus_4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[23] <= exe_pc_plus_4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[24] <= exe_pc_plus_4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[25] <= exe_pc_plus_4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[26] <= exe_pc_plus_4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[27] <= exe_pc_plus_4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[28] <= exe_pc_plus_4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[29] <= exe_pc_plus_4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[30] <= exe_pc_plus_4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_4[31] <= exe_pc_plus_4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[0] <= exe_pc_plus_8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[1] <= exe_pc_plus_8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[2] <= exe_pc_plus_8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[3] <= exe_pc_plus_8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[4] <= exe_pc_plus_8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[5] <= exe_pc_plus_8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[6] <= exe_pc_plus_8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[7] <= exe_pc_plus_8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[8] <= exe_pc_plus_8[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[9] <= exe_pc_plus_8[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[10] <= exe_pc_plus_8[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[11] <= exe_pc_plus_8[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[12] <= exe_pc_plus_8[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[13] <= exe_pc_plus_8[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[14] <= exe_pc_plus_8[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[15] <= exe_pc_plus_8[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[16] <= exe_pc_plus_8[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[17] <= exe_pc_plus_8[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[18] <= exe_pc_plus_8[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[19] <= exe_pc_plus_8[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[20] <= exe_pc_plus_8[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[21] <= exe_pc_plus_8[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[22] <= exe_pc_plus_8[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[23] <= exe_pc_plus_8[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[24] <= exe_pc_plus_8[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[25] <= exe_pc_plus_8[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[26] <= exe_pc_plus_8[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[27] <= exe_pc_plus_8[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[28] <= exe_pc_plus_8[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[29] <= exe_pc_plus_8[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[30] <= exe_pc_plus_8[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_pc_plus_8[31] <= exe_pc_plus_8[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_stage_valid <= exe_stage_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_barrelshift_operand <= exe_barrelshift_operand~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_barrelshift_type[0] <= exe_barrelshift_type[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_barrelshift_type[1] <= exe_barrelshift_type[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_shift_amnt[0] <= exe_literal_shift_amnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_shift_amnt[1] <= exe_literal_shift_amnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_shift_amnt[2] <= exe_literal_shift_amnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_shift_amnt[3] <= exe_literal_shift_amnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_shift_amnt[4] <= exe_literal_shift_amnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[0] <= exe_literal_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[1] <= exe_literal_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[2] <= exe_literal_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[3] <= exe_literal_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[4] <= exe_literal_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[5] <= exe_literal_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[6] <= exe_literal_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[7] <= exe_literal_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[8] <= exe_literal_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[9] <= exe_literal_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[10] <= exe_literal_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[11] <= exe_literal_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[12] <= exe_literal_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[13] <= exe_literal_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[14] <= exe_literal_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[15] <= exe_literal_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[16] <= exe_literal_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[17] <= exe_literal_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[18] <= exe_literal_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[19] <= exe_literal_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[20] <= exe_literal_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[21] <= exe_literal_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[22] <= exe_literal_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_literal_data[23] <= exe_literal_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_opb_is_literal <= exe_opb_is_literal~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_opb_sel <= exe_opb_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_NOP <= exe_alu_operation.ALU_NOP.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_NOT <= exe_alu_operation.ALU_NOT.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_ORR <= exe_alu_operation.ALU_ORR.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_AND <= exe_alu_operation.ALU_AND.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_EOR <= exe_alu_operation.ALU_EOR.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_BIC <= exe_alu_operation.ALU_BIC.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_RWF <= exe_alu_operation.ALU_RWF.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_ADD <= exe_alu_operation.ALU_ADD.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_ADC <= exe_alu_operation.ALU_ADC.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_SUB <= exe_alu_operation.ALU_SUB.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_SBC <= exe_alu_operation.ALU_SBC.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_RSB <= exe_alu_operation.ALU_RSB.DB_MAX_OUTPUT_PORT_TYPE
exe_alu_operation.ALU_RSC <= exe_alu_operation.ALU_RSC.DB_MAX_OUTPUT_PORT_TYPE
exe_condition[0] <= exe_condition[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_condition[1] <= exe_condition[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_condition[2] <= exe_condition[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_condition[3] <= exe_condition[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_affect_sflags <= exe_affect_sflags~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_data_sel <= exe_data_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_rdest_wren <= exe_rdest_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_rdest_adr[0] <= exe_rdest_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_rdest_adr[1] <= exe_rdest_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_rdest_adr[2] <= exe_rdest_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_rdest_adr[3] <= exe_rdest_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_rdest_adr[4] <= exe_rdest_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_branch_en <= exe_branch_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_wb_sel <= exe_wb_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_mem_ctrl.NO_MEM_OP <= exe_mem_ctrl.NO_MEM_OP.DB_MAX_OUTPUT_PORT_TYPE
exe_mem_ctrl.LOAD_WORD <= exe_mem_ctrl.LOAD_WORD.DB_MAX_OUTPUT_PORT_TYPE
exe_mem_ctrl.LOAD_BYTE <= exe_mem_ctrl.LOAD_BYTE.DB_MAX_OUTPUT_PORT_TYPE
exe_mem_ctrl.LOAD_BURST <= exe_mem_ctrl.LOAD_BURST.DB_MAX_OUTPUT_PORT_TYPE
exe_mem_ctrl.STORE_WORD <= exe_mem_ctrl.STORE_WORD.DB_MAX_OUTPUT_PORT_TYPE
exe_mem_ctrl.STORE_BYTE <= exe_mem_ctrl.STORE_BYTE.DB_MAX_OUTPUT_PORT_TYPE
exe_mem_burstcount[0] <= exe_mem_burstcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_mem_burstcount[1] <= exe_mem_burstcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_mem_burstcount[2] <= exe_mem_burstcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exe_mem_burstcount[3] <= exe_mem_burstcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_blocked_n <= decode_blocked_n.DB_MAX_OUTPUT_PORT_TYPE
decode_latch_enable => stage_active.IN1
decode_latch_enable => exe_stage_valid.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_alu_operation.OUTPUTSELECT
decode_latch_enable => exe_mem_ctrl.OUTPUTSELECT
decode_latch_enable => exe_mem_ctrl.OUTPUTSELECT
decode_latch_enable => exe_mem_ctrl.OUTPUTSELECT
decode_latch_enable => exe_mem_ctrl.OUTPUTSELECT
decode_latch_enable => exe_mem_ctrl.OUTPUTSELECT
decode_latch_enable => exe_mem_ctrl.OUTPUTSELECT
decode_latch_enable => exe_condition[2]~reg0.ENA
decode_latch_enable => exe_condition[1]~reg0.ENA
decode_latch_enable => ldmstm_cur_bitmask[0].ENA
decode_latch_enable => exe_condition[0]~reg0.ENA
decode_latch_enable => exe_affect_sflags~reg0.ENA
decode_latch_enable => exe_data_sel~reg0.ENA
decode_latch_enable => exe_rdest_wren~reg0.ENA
decode_latch_enable => exe_rdest_adr[4]~reg0.ENA
decode_latch_enable => exe_rdest_adr[3]~reg0.ENA
decode_latch_enable => exe_rdest_adr[2]~reg0.ENA
decode_latch_enable => exe_rdest_adr[1]~reg0.ENA
decode_latch_enable => exe_rdest_adr[0]~reg0.ENA
decode_latch_enable => exe_branch_en~reg0.ENA
decode_latch_enable => exe_wb_sel~reg0.ENA
decode_latch_enable => exe_mem_burstcount[3]~reg0.ENA
decode_latch_enable => exe_mem_burstcount[2]~reg0.ENA
decode_latch_enable => exe_mem_burstcount[1]~reg0.ENA
decode_latch_enable => exe_mem_burstcount[0]~reg0.ENA
decode_latch_enable => ldmstm_cur_bitmask[14].ENA
decode_latch_enable => ldmstm_cur_bitmask[13].ENA
decode_latch_enable => ldmstm_cur_bitmask[12].ENA
decode_latch_enable => ldmstm_cur_bitmask[11].ENA
decode_latch_enable => ldmstm_cur_bitmask[10].ENA
decode_latch_enable => ldmstm_cur_bitmask[9].ENA
decode_latch_enable => ldmstm_cur_bitmask[8].ENA
decode_latch_enable => ldmstm_cur_bitmask[7].ENA
decode_latch_enable => ldmstm_cur_bitmask[6].ENA
decode_latch_enable => ldmstm_cur_bitmask[5].ENA
decode_latch_enable => ldmstm_cur_bitmask[4].ENA
decode_latch_enable => ldmstm_cur_bitmask[3].ENA
decode_latch_enable => ldmstm_cur_bitmask[2].ENA
decode_latch_enable => ldmstm_cur_bitmask[1].ENA
decode_latch_enable => exe_condition[3]~reg0.ENA
decode_latch_enable => exe_opb_sel~reg0.ENA
decode_latch_enable => exe_opb_is_literal~reg0.ENA
decode_latch_enable => exe_literal_data[0]~reg0.ENA
decode_latch_enable => exe_literal_data[1]~reg0.ENA
decode_latch_enable => exe_literal_data[2]~reg0.ENA
decode_latch_enable => exe_literal_data[3]~reg0.ENA
decode_latch_enable => exe_literal_data[4]~reg0.ENA
decode_latch_enable => exe_literal_data[5]~reg0.ENA
decode_latch_enable => exe_literal_data[6]~reg0.ENA
decode_latch_enable => exe_literal_data[7]~reg0.ENA
decode_latch_enable => exe_literal_data[8]~reg0.ENA
decode_latch_enable => exe_literal_data[9]~reg0.ENA
decode_latch_enable => exe_literal_data[10]~reg0.ENA
decode_latch_enable => exe_literal_data[11]~reg0.ENA
decode_latch_enable => exe_literal_data[12]~reg0.ENA
decode_latch_enable => exe_literal_data[13]~reg0.ENA
decode_latch_enable => exe_literal_data[14]~reg0.ENA
decode_latch_enable => exe_literal_data[15]~reg0.ENA
decode_latch_enable => exe_literal_data[16]~reg0.ENA
decode_latch_enable => exe_literal_data[17]~reg0.ENA
decode_latch_enable => exe_literal_data[18]~reg0.ENA
decode_latch_enable => exe_literal_data[19]~reg0.ENA
decode_latch_enable => exe_literal_data[20]~reg0.ENA
decode_latch_enable => exe_literal_data[21]~reg0.ENA
decode_latch_enable => exe_literal_data[22]~reg0.ENA
decode_latch_enable => exe_literal_data[23]~reg0.ENA
decode_latch_enable => exe_literal_shift_amnt[0]~reg0.ENA
decode_latch_enable => exe_literal_shift_amnt[1]~reg0.ENA
decode_latch_enable => exe_literal_shift_amnt[2]~reg0.ENA
decode_latch_enable => exe_literal_shift_amnt[3]~reg0.ENA
decode_latch_enable => exe_literal_shift_amnt[4]~reg0.ENA
decode_latch_enable => exe_barrelshift_type[0]~reg0.ENA
decode_latch_enable => exe_barrelshift_type[1]~reg0.ENA
decode_latch_enable => exe_barrelshift_operand~reg0.ENA
decode_latch_enable => exe_pc_plus_4[0]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[1]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[2]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[3]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[4]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[5]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[6]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[7]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[8]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[9]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[10]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[11]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[12]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[13]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[14]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[15]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[16]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[17]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[18]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[19]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[20]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[21]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[22]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[23]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[24]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[25]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[26]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[27]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[28]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[29]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[30]~reg0.ENA
decode_latch_enable => exe_pc_plus_4[31]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[0]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[1]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[2]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[3]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[4]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[5]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[6]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[7]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[8]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[9]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[10]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[11]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[12]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[13]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[14]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[15]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[16]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[17]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[18]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[19]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[20]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[21]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[22]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[23]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[24]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[25]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[26]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[27]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[28]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[29]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[30]~reg0.ENA
decode_latch_enable => exe_pc_plus_8[31]~reg0.ENA
decode_latch_enable => exe_C_adr[0]~reg0.ENA
decode_latch_enable => exe_C_adr[1]~reg0.ENA
decode_latch_enable => exe_C_adr[2]~reg0.ENA
decode_latch_enable => exe_C_adr[3]~reg0.ENA
decode_latch_enable => exe_C_adr[4]~reg0.ENA
decode_latch_enable => exe_C_adr[5]~reg0.ENA
decode_latch_enable => exe_B_adr[0]~reg0.ENA
decode_latch_enable => exe_B_adr[1]~reg0.ENA
decode_latch_enable => exe_B_adr[2]~reg0.ENA
decode_latch_enable => exe_B_adr[3]~reg0.ENA
decode_latch_enable => exe_B_adr[4]~reg0.ENA
decode_latch_enable => exe_B_adr[5]~reg0.ENA
decode_latch_enable => exe_A_adr[0]~reg0.ENA
decode_latch_enable => exe_A_adr[1]~reg0.ENA
decode_latch_enable => exe_A_adr[2]~reg0.ENA
decode_latch_enable => exe_A_adr[3]~reg0.ENA
decode_latch_enable => exe_A_adr[4]~reg0.ENA
decode_latch_enable => exe_A_adr[5]~reg0.ENA


|arm4usoc|arm4u_cpu:ARM4U|execute:e
clk => lowflags[0].CLK
clk => lowflags[1].CLK
clk => lowflags[2].CLK
clk => lowflags[3].CLK
clk => lowflags[4].CLK
clk => lowflags[5].CLK
clk => c.CLK
clk => v.CLK
clk => z.CLK
clk => n.CLK
clk => mem_mem_burstcount[0]~reg0.CLK
clk => mem_mem_burstcount[1]~reg0.CLK
clk => mem_mem_burstcount[2]~reg0.CLK
clk => mem_mem_burstcount[3]~reg0.CLK
clk => mem_wrdata[0]~reg0.CLK
clk => mem_wrdata[1]~reg0.CLK
clk => mem_wrdata[2]~reg0.CLK
clk => mem_wrdata[3]~reg0.CLK
clk => mem_wrdata[4]~reg0.CLK
clk => mem_wrdata[5]~reg0.CLK
clk => mem_wrdata[6]~reg0.CLK
clk => mem_wrdata[7]~reg0.CLK
clk => mem_wrdata[8]~reg0.CLK
clk => mem_wrdata[9]~reg0.CLK
clk => mem_wrdata[10]~reg0.CLK
clk => mem_wrdata[11]~reg0.CLK
clk => mem_wrdata[12]~reg0.CLK
clk => mem_wrdata[13]~reg0.CLK
clk => mem_wrdata[14]~reg0.CLK
clk => mem_wrdata[15]~reg0.CLK
clk => mem_wrdata[16]~reg0.CLK
clk => mem_wrdata[17]~reg0.CLK
clk => mem_wrdata[18]~reg0.CLK
clk => mem_wrdata[19]~reg0.CLK
clk => mem_wrdata[20]~reg0.CLK
clk => mem_wrdata[21]~reg0.CLK
clk => mem_wrdata[22]~reg0.CLK
clk => mem_wrdata[23]~reg0.CLK
clk => mem_wrdata[24]~reg0.CLK
clk => mem_wrdata[25]~reg0.CLK
clk => mem_wrdata[26]~reg0.CLK
clk => mem_wrdata[27]~reg0.CLK
clk => mem_wrdata[28]~reg0.CLK
clk => mem_wrdata[29]~reg0.CLK
clk => mem_wrdata[30]~reg0.CLK
clk => mem_wrdata[31]~reg0.CLK
clk => mem_exe_data[0]~reg0.CLK
clk => mem_exe_data[1]~reg0.CLK
clk => mem_exe_data[2]~reg0.CLK
clk => mem_exe_data[3]~reg0.CLK
clk => mem_exe_data[4]~reg0.CLK
clk => mem_exe_data[5]~reg0.CLK
clk => mem_exe_data[6]~reg0.CLK
clk => mem_exe_data[7]~reg0.CLK
clk => mem_exe_data[8]~reg0.CLK
clk => mem_exe_data[9]~reg0.CLK
clk => mem_exe_data[10]~reg0.CLK
clk => mem_exe_data[11]~reg0.CLK
clk => mem_exe_data[12]~reg0.CLK
clk => mem_exe_data[13]~reg0.CLK
clk => mem_exe_data[14]~reg0.CLK
clk => mem_exe_data[15]~reg0.CLK
clk => mem_exe_data[16]~reg0.CLK
clk => mem_exe_data[17]~reg0.CLK
clk => mem_exe_data[18]~reg0.CLK
clk => mem_exe_data[19]~reg0.CLK
clk => mem_exe_data[20]~reg0.CLK
clk => mem_exe_data[21]~reg0.CLK
clk => mem_exe_data[22]~reg0.CLK
clk => mem_exe_data[23]~reg0.CLK
clk => mem_exe_data[24]~reg0.CLK
clk => mem_exe_data[25]~reg0.CLK
clk => mem_exe_data[26]~reg0.CLK
clk => mem_exe_data[27]~reg0.CLK
clk => mem_exe_data[28]~reg0.CLK
clk => mem_exe_data[29]~reg0.CLK
clk => mem_exe_data[30]~reg0.CLK
clk => mem_exe_data[31]~reg0.CLK
clk => mem_wb_sel~reg0.CLK
clk => mem_branch_en~reg0.CLK
clk => mem_rdest_adr[0]~reg0.CLK
clk => mem_rdest_adr[1]~reg0.CLK
clk => mem_rdest_adr[2]~reg0.CLK
clk => mem_rdest_adr[3]~reg0.CLK
clk => mem_rdest_adr[4]~reg0.CLK
clk => mem_rdest_wren~reg0.CLK
clk => mem_stage_valid~reg0.CLK
clk => mem_mem_ctrl~1.DATAIN
n_reset => mem_stage_valid~reg0.ACLR
exe_A_adr[0] => forwarding:fwa.reg[0]
exe_A_adr[1] => forwarding:fwa.reg[1]
exe_A_adr[2] => forwarding:fwa.reg[2]
exe_A_adr[3] => forwarding:fwa.reg[3]
exe_A_adr[4] => forwarding:fwa.reg[4]
exe_A_adr[5] => forwarding:fwa.reg[5]
exe_B_adr[0] => forwarding:fwb.reg[0]
exe_B_adr[1] => forwarding:fwb.reg[1]
exe_B_adr[2] => forwarding:fwb.reg[2]
exe_B_adr[3] => forwarding:fwb.reg[3]
exe_B_adr[4] => forwarding:fwb.reg[4]
exe_B_adr[5] => forwarding:fwb.reg[5]
exe_C_adr[0] => forwarding:fwc.reg[0]
exe_C_adr[1] => forwarding:fwc.reg[1]
exe_C_adr[2] => forwarding:fwc.reg[2]
exe_C_adr[3] => forwarding:fwc.reg[3]
exe_C_adr[4] => forwarding:fwc.reg[4]
exe_C_adr[5] => forwarding:fwc.reg[5]
exe_stage_valid => stage_active.IN1
exe_stage_valid => exe_blocked_n.IN1
exe_barrelshift_operand => barrelshift:bs.exe_barrelshift_operand
exe_barrelshift_type[0] => barrelshift:bs.exe_barrelshift_type[0]
exe_barrelshift_type[1] => barrelshift:bs.exe_barrelshift_type[1]
exe_literal_shift_amnt[0] => barrelshift:bs.exe_literal_shift_amnt[0]
exe_literal_shift_amnt[1] => barrelshift:bs.exe_literal_shift_amnt[1]
exe_literal_shift_amnt[2] => barrelshift:bs.exe_literal_shift_amnt[2]
exe_literal_shift_amnt[3] => barrelshift:bs.exe_literal_shift_amnt[3]
exe_literal_shift_amnt[4] => barrelshift:bs.exe_literal_shift_amnt[4]
exe_literal_data[0] => barrelshift:bs.exe_literal_data[0]
exe_literal_data[1] => barrelshift:bs.exe_literal_data[1]
exe_literal_data[2] => barrelshift:bs.exe_literal_data[2]
exe_literal_data[3] => barrelshift:bs.exe_literal_data[3]
exe_literal_data[4] => barrelshift:bs.exe_literal_data[4]
exe_literal_data[5] => barrelshift:bs.exe_literal_data[5]
exe_literal_data[6] => barrelshift:bs.exe_literal_data[6]
exe_literal_data[7] => barrelshift:bs.exe_literal_data[7]
exe_literal_data[8] => barrelshift:bs.exe_literal_data[8]
exe_literal_data[9] => barrelshift:bs.exe_literal_data[9]
exe_literal_data[10] => barrelshift:bs.exe_literal_data[10]
exe_literal_data[11] => barrelshift:bs.exe_literal_data[11]
exe_literal_data[12] => barrelshift:bs.exe_literal_data[12]
exe_literal_data[13] => barrelshift:bs.exe_literal_data[13]
exe_literal_data[14] => barrelshift:bs.exe_literal_data[14]
exe_literal_data[15] => barrelshift:bs.exe_literal_data[15]
exe_literal_data[16] => barrelshift:bs.exe_literal_data[16]
exe_literal_data[17] => barrelshift:bs.exe_literal_data[17]
exe_literal_data[18] => barrelshift:bs.exe_literal_data[18]
exe_literal_data[19] => barrelshift:bs.exe_literal_data[19]
exe_literal_data[20] => barrelshift:bs.exe_literal_data[20]
exe_literal_data[21] => barrelshift:bs.exe_literal_data[21]
exe_literal_data[22] => barrelshift:bs.exe_literal_data[22]
exe_literal_data[23] => barrelshift:bs.exe_literal_data[23]
exe_opb_is_literal => barrelshift:bs.exe_opb_is_literal
exe_opb_sel => alu_opb[31].OUTPUTSELECT
exe_opb_sel => alu_opb[30].OUTPUTSELECT
exe_opb_sel => alu_opb[29].OUTPUTSELECT
exe_opb_sel => alu_opb[28].OUTPUTSELECT
exe_opb_sel => alu_opb[27].OUTPUTSELECT
exe_opb_sel => alu_opb[26].OUTPUTSELECT
exe_opb_sel => alu_opb[25].OUTPUTSELECT
exe_opb_sel => alu_opb[24].OUTPUTSELECT
exe_opb_sel => alu_opb[23].OUTPUTSELECT
exe_opb_sel => alu_opb[22].OUTPUTSELECT
exe_opb_sel => alu_opb[21].OUTPUTSELECT
exe_opb_sel => alu_opb[20].OUTPUTSELECT
exe_opb_sel => alu_opb[19].OUTPUTSELECT
exe_opb_sel => alu_opb[18].OUTPUTSELECT
exe_opb_sel => alu_opb[17].OUTPUTSELECT
exe_opb_sel => alu_opb[16].OUTPUTSELECT
exe_opb_sel => alu_opb[15].OUTPUTSELECT
exe_opb_sel => alu_opb[14].OUTPUTSELECT
exe_opb_sel => alu_opb[13].OUTPUTSELECT
exe_opb_sel => alu_opb[12].OUTPUTSELECT
exe_opb_sel => alu_opb[11].OUTPUTSELECT
exe_opb_sel => alu_opb[10].OUTPUTSELECT
exe_opb_sel => alu_opb[9].OUTPUTSELECT
exe_opb_sel => alu_opb[8].OUTPUTSELECT
exe_opb_sel => alu_opb[7].OUTPUTSELECT
exe_opb_sel => alu_opb[6].OUTPUTSELECT
exe_opb_sel => alu_opb[5].OUTPUTSELECT
exe_opb_sel => alu_opb[4].OUTPUTSELECT
exe_opb_sel => alu_opb[3].OUTPUTSELECT
exe_opb_sel => alu_opb[2].OUTPUTSELECT
exe_opb_sel => alu_opb[1].OUTPUTSELECT
exe_opb_sel => alu_opb[0].OUTPUTSELECT
exe_alu_operation.ALU_NOP => alu:alu.exe_alu_operation.ALU_NOP
exe_alu_operation.ALU_NOT => alu:alu.exe_alu_operation.ALU_NOT
exe_alu_operation.ALU_ORR => alu:alu.exe_alu_operation.ALU_ORR
exe_alu_operation.ALU_AND => alu:alu.exe_alu_operation.ALU_AND
exe_alu_operation.ALU_EOR => alu:alu.exe_alu_operation.ALU_EOR
exe_alu_operation.ALU_BIC => alu:alu.exe_alu_operation.ALU_BIC
exe_alu_operation.ALU_RWF => alu:alu.exe_alu_operation.ALU_RWF
exe_alu_operation.ALU_ADD => alu:alu.exe_alu_operation.ALU_ADD
exe_alu_operation.ALU_ADC => alu:alu.exe_alu_operation.ALU_ADC
exe_alu_operation.ALU_SUB => alu:alu.exe_alu_operation.ALU_SUB
exe_alu_operation.ALU_SBC => alu:alu.exe_alu_operation.ALU_SBC
exe_alu_operation.ALU_RSB => alu:alu.exe_alu_operation.ALU_RSB
exe_alu_operation.ALU_RSC => alu:alu.exe_alu_operation.ALU_RSC
exe_condition[0] => Mux0.IN15
exe_condition[1] => Mux0.IN14
exe_condition[2] => Mux0.IN13
exe_condition[3] => Mux0.IN12
exe_affect_sflags => process_3.IN1
exe_data_sel => exe_data[31].OUTPUTSELECT
exe_data_sel => exe_data[30].OUTPUTSELECT
exe_data_sel => exe_data[29].OUTPUTSELECT
exe_data_sel => exe_data[28].OUTPUTSELECT
exe_data_sel => exe_data[27].OUTPUTSELECT
exe_data_sel => exe_data[26].OUTPUTSELECT
exe_data_sel => exe_data[25].OUTPUTSELECT
exe_data_sel => exe_data[24].OUTPUTSELECT
exe_data_sel => exe_data[23].OUTPUTSELECT
exe_data_sel => exe_data[22].OUTPUTSELECT
exe_data_sel => exe_data[21].OUTPUTSELECT
exe_data_sel => exe_data[20].OUTPUTSELECT
exe_data_sel => exe_data[19].OUTPUTSELECT
exe_data_sel => exe_data[18].OUTPUTSELECT
exe_data_sel => exe_data[17].OUTPUTSELECT
exe_data_sel => exe_data[16].OUTPUTSELECT
exe_data_sel => exe_data[15].OUTPUTSELECT
exe_data_sel => exe_data[14].OUTPUTSELECT
exe_data_sel => exe_data[13].OUTPUTSELECT
exe_data_sel => exe_data[12].OUTPUTSELECT
exe_data_sel => exe_data[11].OUTPUTSELECT
exe_data_sel => exe_data[10].OUTPUTSELECT
exe_data_sel => exe_data[9].OUTPUTSELECT
exe_data_sel => exe_data[8].OUTPUTSELECT
exe_data_sel => exe_data[7].OUTPUTSELECT
exe_data_sel => exe_data[6].OUTPUTSELECT
exe_data_sel => exe_data[5].OUTPUTSELECT
exe_data_sel => exe_data[4].OUTPUTSELECT
exe_data_sel => exe_data[3].OUTPUTSELECT
exe_data_sel => exe_data[2].OUTPUTSELECT
exe_data_sel => exe_data[1].OUTPUTSELECT
exe_data_sel => exe_data[0].OUTPUTSELECT
exe_rdest_wren => mem_rdest_wren~reg0.DATAIN
exe_rdest_adr[0] => mem_rdest_adr[0]~reg0.DATAIN
exe_rdest_adr[1] => mem_rdest_adr[1]~reg0.DATAIN
exe_rdest_adr[2] => mem_rdest_adr[2]~reg0.DATAIN
exe_rdest_adr[3] => mem_rdest_adr[3]~reg0.DATAIN
exe_rdest_adr[4] => mem_rdest_adr[4]~reg0.DATAIN
exe_branch_en => exe_PC_wr.IN0
exe_branch_en => mem_branch_en~reg0.DATAIN
exe_wb_sel => exe_PC_wr.IN1
exe_wb_sel => mem_wb_sel~reg0.DATAIN
exe_mem_ctrl.NO_MEM_OP => mem_mem_ctrl.DATAB
exe_mem_ctrl.LOAD_WORD => mem_mem_ctrl.DATAB
exe_mem_ctrl.LOAD_BYTE => mem_mem_ctrl.DATAB
exe_mem_ctrl.LOAD_BURST => mem_mem_ctrl.DATAB
exe_mem_ctrl.STORE_WORD => mem_mem_ctrl.DATAB
exe_mem_ctrl.STORE_BYTE => mem_mem_ctrl.DATAB
exe_mem_burstcount[0] => mem_mem_burstcount[0]~reg0.DATAIN
exe_mem_burstcount[1] => mem_mem_burstcount[1]~reg0.DATAIN
exe_mem_burstcount[2] => mem_mem_burstcount[2]~reg0.DATAIN
exe_mem_burstcount[3] => mem_mem_burstcount[3]~reg0.DATAIN
exe_pc_plus_4[0] => exe_data[0].DATAA
exe_pc_plus_4[1] => exe_data[1].DATAA
exe_pc_plus_4[2] => exe_data[2].DATAA
exe_pc_plus_4[3] => exe_data[3].DATAA
exe_pc_plus_4[4] => exe_data[4].DATAA
exe_pc_plus_4[5] => exe_data[5].DATAA
exe_pc_plus_4[6] => exe_data[6].DATAA
exe_pc_plus_4[7] => exe_data[7].DATAA
exe_pc_plus_4[8] => exe_data[8].DATAA
exe_pc_plus_4[9] => exe_data[9].DATAA
exe_pc_plus_4[10] => exe_data[10].DATAA
exe_pc_plus_4[11] => exe_data[11].DATAA
exe_pc_plus_4[12] => exe_data[12].DATAA
exe_pc_plus_4[13] => exe_data[13].DATAA
exe_pc_plus_4[14] => exe_data[14].DATAA
exe_pc_plus_4[15] => exe_data[15].DATAA
exe_pc_plus_4[16] => exe_data[16].DATAA
exe_pc_plus_4[17] => exe_data[17].DATAA
exe_pc_plus_4[18] => exe_data[18].DATAA
exe_pc_plus_4[19] => exe_data[19].DATAA
exe_pc_plus_4[20] => exe_data[20].DATAA
exe_pc_plus_4[21] => exe_data[21].DATAA
exe_pc_plus_4[22] => exe_data[22].DATAA
exe_pc_plus_4[23] => exe_data[23].DATAA
exe_pc_plus_4[24] => exe_data[24].DATAA
exe_pc_plus_4[25] => exe_data[25].DATAA
exe_pc_plus_4[26] => exe_data[26].DATAA
exe_pc_plus_4[27] => exe_data[27].DATAA
exe_pc_plus_4[28] => exe_data[28].DATAA
exe_pc_plus_4[29] => exe_data[29].DATAA
exe_pc_plus_4[30] => exe_data[30].DATAA
exe_pc_plus_4[31] => exe_data[31].DATAA
exe_pc_plus_8[0] => forwarding:fwa.exe_pc_plus_8[0]
exe_pc_plus_8[0] => forwarding:fwb.exe_pc_plus_8[0]
exe_pc_plus_8[0] => forwarding:fwc.exe_pc_plus_8[0]
exe_pc_plus_8[1] => forwarding:fwa.exe_pc_plus_8[1]
exe_pc_plus_8[1] => forwarding:fwb.exe_pc_plus_8[1]
exe_pc_plus_8[1] => forwarding:fwc.exe_pc_plus_8[1]
exe_pc_plus_8[2] => forwarding:fwa.exe_pc_plus_8[2]
exe_pc_plus_8[2] => forwarding:fwb.exe_pc_plus_8[2]
exe_pc_plus_8[2] => forwarding:fwc.exe_pc_plus_8[2]
exe_pc_plus_8[3] => forwarding:fwa.exe_pc_plus_8[3]
exe_pc_plus_8[3] => forwarding:fwb.exe_pc_plus_8[3]
exe_pc_plus_8[3] => forwarding:fwc.exe_pc_plus_8[3]
exe_pc_plus_8[4] => forwarding:fwa.exe_pc_plus_8[4]
exe_pc_plus_8[4] => forwarding:fwb.exe_pc_plus_8[4]
exe_pc_plus_8[4] => forwarding:fwc.exe_pc_plus_8[4]
exe_pc_plus_8[5] => forwarding:fwa.exe_pc_plus_8[5]
exe_pc_plus_8[5] => forwarding:fwb.exe_pc_plus_8[5]
exe_pc_plus_8[5] => forwarding:fwc.exe_pc_plus_8[5]
exe_pc_plus_8[6] => forwarding:fwa.exe_pc_plus_8[6]
exe_pc_plus_8[6] => forwarding:fwb.exe_pc_plus_8[6]
exe_pc_plus_8[6] => forwarding:fwc.exe_pc_plus_8[6]
exe_pc_plus_8[7] => forwarding:fwa.exe_pc_plus_8[7]
exe_pc_plus_8[7] => forwarding:fwb.exe_pc_plus_8[7]
exe_pc_plus_8[7] => forwarding:fwc.exe_pc_plus_8[7]
exe_pc_plus_8[8] => forwarding:fwa.exe_pc_plus_8[8]
exe_pc_plus_8[8] => forwarding:fwb.exe_pc_plus_8[8]
exe_pc_plus_8[8] => forwarding:fwc.exe_pc_plus_8[8]
exe_pc_plus_8[9] => forwarding:fwa.exe_pc_plus_8[9]
exe_pc_plus_8[9] => forwarding:fwb.exe_pc_plus_8[9]
exe_pc_plus_8[9] => forwarding:fwc.exe_pc_plus_8[9]
exe_pc_plus_8[10] => forwarding:fwa.exe_pc_plus_8[10]
exe_pc_plus_8[10] => forwarding:fwb.exe_pc_plus_8[10]
exe_pc_plus_8[10] => forwarding:fwc.exe_pc_plus_8[10]
exe_pc_plus_8[11] => forwarding:fwa.exe_pc_plus_8[11]
exe_pc_plus_8[11] => forwarding:fwb.exe_pc_plus_8[11]
exe_pc_plus_8[11] => forwarding:fwc.exe_pc_plus_8[11]
exe_pc_plus_8[12] => forwarding:fwa.exe_pc_plus_8[12]
exe_pc_plus_8[12] => forwarding:fwb.exe_pc_plus_8[12]
exe_pc_plus_8[12] => forwarding:fwc.exe_pc_plus_8[12]
exe_pc_plus_8[13] => forwarding:fwa.exe_pc_plus_8[13]
exe_pc_plus_8[13] => forwarding:fwb.exe_pc_plus_8[13]
exe_pc_plus_8[13] => forwarding:fwc.exe_pc_plus_8[13]
exe_pc_plus_8[14] => forwarding:fwa.exe_pc_plus_8[14]
exe_pc_plus_8[14] => forwarding:fwb.exe_pc_plus_8[14]
exe_pc_plus_8[14] => forwarding:fwc.exe_pc_plus_8[14]
exe_pc_plus_8[15] => forwarding:fwa.exe_pc_plus_8[15]
exe_pc_plus_8[15] => forwarding:fwb.exe_pc_plus_8[15]
exe_pc_plus_8[15] => forwarding:fwc.exe_pc_plus_8[15]
exe_pc_plus_8[16] => forwarding:fwa.exe_pc_plus_8[16]
exe_pc_plus_8[16] => forwarding:fwb.exe_pc_plus_8[16]
exe_pc_plus_8[16] => forwarding:fwc.exe_pc_plus_8[16]
exe_pc_plus_8[17] => forwarding:fwa.exe_pc_plus_8[17]
exe_pc_plus_8[17] => forwarding:fwb.exe_pc_plus_8[17]
exe_pc_plus_8[17] => forwarding:fwc.exe_pc_plus_8[17]
exe_pc_plus_8[18] => forwarding:fwa.exe_pc_plus_8[18]
exe_pc_plus_8[18] => forwarding:fwb.exe_pc_plus_8[18]
exe_pc_plus_8[18] => forwarding:fwc.exe_pc_plus_8[18]
exe_pc_plus_8[19] => forwarding:fwa.exe_pc_plus_8[19]
exe_pc_plus_8[19] => forwarding:fwb.exe_pc_plus_8[19]
exe_pc_plus_8[19] => forwarding:fwc.exe_pc_plus_8[19]
exe_pc_plus_8[20] => forwarding:fwa.exe_pc_plus_8[20]
exe_pc_plus_8[20] => forwarding:fwb.exe_pc_plus_8[20]
exe_pc_plus_8[20] => forwarding:fwc.exe_pc_plus_8[20]
exe_pc_plus_8[21] => forwarding:fwa.exe_pc_plus_8[21]
exe_pc_plus_8[21] => forwarding:fwb.exe_pc_plus_8[21]
exe_pc_plus_8[21] => forwarding:fwc.exe_pc_plus_8[21]
exe_pc_plus_8[22] => forwarding:fwa.exe_pc_plus_8[22]
exe_pc_plus_8[22] => forwarding:fwb.exe_pc_plus_8[22]
exe_pc_plus_8[22] => forwarding:fwc.exe_pc_plus_8[22]
exe_pc_plus_8[23] => forwarding:fwa.exe_pc_plus_8[23]
exe_pc_plus_8[23] => forwarding:fwb.exe_pc_plus_8[23]
exe_pc_plus_8[23] => forwarding:fwc.exe_pc_plus_8[23]
exe_pc_plus_8[24] => forwarding:fwa.exe_pc_plus_8[24]
exe_pc_plus_8[24] => forwarding:fwb.exe_pc_plus_8[24]
exe_pc_plus_8[24] => forwarding:fwc.exe_pc_plus_8[24]
exe_pc_plus_8[25] => forwarding:fwa.exe_pc_plus_8[25]
exe_pc_plus_8[25] => forwarding:fwb.exe_pc_plus_8[25]
exe_pc_plus_8[25] => forwarding:fwc.exe_pc_plus_8[25]
exe_pc_plus_8[26] => forwarding:fwa.exe_pc_plus_8[26]
exe_pc_plus_8[26] => forwarding:fwb.exe_pc_plus_8[26]
exe_pc_plus_8[26] => forwarding:fwc.exe_pc_plus_8[26]
exe_pc_plus_8[27] => forwarding:fwa.exe_pc_plus_8[27]
exe_pc_plus_8[27] => forwarding:fwb.exe_pc_plus_8[27]
exe_pc_plus_8[27] => forwarding:fwc.exe_pc_plus_8[27]
exe_pc_plus_8[28] => forwarding:fwa.exe_pc_plus_8[28]
exe_pc_plus_8[28] => forwarding:fwb.exe_pc_plus_8[28]
exe_pc_plus_8[28] => forwarding:fwc.exe_pc_plus_8[28]
exe_pc_plus_8[29] => forwarding:fwa.exe_pc_plus_8[29]
exe_pc_plus_8[29] => forwarding:fwb.exe_pc_plus_8[29]
exe_pc_plus_8[29] => forwarding:fwc.exe_pc_plus_8[29]
exe_pc_plus_8[30] => forwarding:fwa.exe_pc_plus_8[30]
exe_pc_plus_8[30] => forwarding:fwb.exe_pc_plus_8[30]
exe_pc_plus_8[30] => forwarding:fwc.exe_pc_plus_8[30]
exe_pc_plus_8[31] => forwarding:fwa.exe_pc_plus_8[31]
exe_pc_plus_8[31] => forwarding:fwb.exe_pc_plus_8[31]
exe_pc_plus_8[31] => forwarding:fwc.exe_pc_plus_8[31]
rfile_A_data[0] => forwarding:fwa.rfile_data[0]
rfile_A_data[1] => forwarding:fwa.rfile_data[1]
rfile_A_data[2] => forwarding:fwa.rfile_data[2]
rfile_A_data[3] => forwarding:fwa.rfile_data[3]
rfile_A_data[4] => forwarding:fwa.rfile_data[4]
rfile_A_data[5] => forwarding:fwa.rfile_data[5]
rfile_A_data[6] => forwarding:fwa.rfile_data[6]
rfile_A_data[7] => forwarding:fwa.rfile_data[7]
rfile_A_data[8] => forwarding:fwa.rfile_data[8]
rfile_A_data[9] => forwarding:fwa.rfile_data[9]
rfile_A_data[10] => forwarding:fwa.rfile_data[10]
rfile_A_data[11] => forwarding:fwa.rfile_data[11]
rfile_A_data[12] => forwarding:fwa.rfile_data[12]
rfile_A_data[13] => forwarding:fwa.rfile_data[13]
rfile_A_data[14] => forwarding:fwa.rfile_data[14]
rfile_A_data[15] => forwarding:fwa.rfile_data[15]
rfile_A_data[16] => forwarding:fwa.rfile_data[16]
rfile_A_data[17] => forwarding:fwa.rfile_data[17]
rfile_A_data[18] => forwarding:fwa.rfile_data[18]
rfile_A_data[19] => forwarding:fwa.rfile_data[19]
rfile_A_data[20] => forwarding:fwa.rfile_data[20]
rfile_A_data[21] => forwarding:fwa.rfile_data[21]
rfile_A_data[22] => forwarding:fwa.rfile_data[22]
rfile_A_data[23] => forwarding:fwa.rfile_data[23]
rfile_A_data[24] => forwarding:fwa.rfile_data[24]
rfile_A_data[25] => forwarding:fwa.rfile_data[25]
rfile_A_data[26] => forwarding:fwa.rfile_data[26]
rfile_A_data[27] => forwarding:fwa.rfile_data[27]
rfile_A_data[28] => forwarding:fwa.rfile_data[28]
rfile_A_data[29] => forwarding:fwa.rfile_data[29]
rfile_A_data[30] => forwarding:fwa.rfile_data[30]
rfile_A_data[31] => forwarding:fwa.rfile_data[31]
rfile_B_data[0] => forwarding:fwb.rfile_data[0]
rfile_B_data[1] => forwarding:fwb.rfile_data[1]
rfile_B_data[2] => forwarding:fwb.rfile_data[2]
rfile_B_data[3] => forwarding:fwb.rfile_data[3]
rfile_B_data[4] => forwarding:fwb.rfile_data[4]
rfile_B_data[5] => forwarding:fwb.rfile_data[5]
rfile_B_data[6] => forwarding:fwb.rfile_data[6]
rfile_B_data[7] => forwarding:fwb.rfile_data[7]
rfile_B_data[8] => forwarding:fwb.rfile_data[8]
rfile_B_data[9] => forwarding:fwb.rfile_data[9]
rfile_B_data[10] => forwarding:fwb.rfile_data[10]
rfile_B_data[11] => forwarding:fwb.rfile_data[11]
rfile_B_data[12] => forwarding:fwb.rfile_data[12]
rfile_B_data[13] => forwarding:fwb.rfile_data[13]
rfile_B_data[14] => forwarding:fwb.rfile_data[14]
rfile_B_data[15] => forwarding:fwb.rfile_data[15]
rfile_B_data[16] => forwarding:fwb.rfile_data[16]
rfile_B_data[17] => forwarding:fwb.rfile_data[17]
rfile_B_data[18] => forwarding:fwb.rfile_data[18]
rfile_B_data[19] => forwarding:fwb.rfile_data[19]
rfile_B_data[20] => forwarding:fwb.rfile_data[20]
rfile_B_data[21] => forwarding:fwb.rfile_data[21]
rfile_B_data[22] => forwarding:fwb.rfile_data[22]
rfile_B_data[23] => forwarding:fwb.rfile_data[23]
rfile_B_data[24] => forwarding:fwb.rfile_data[24]
rfile_B_data[25] => forwarding:fwb.rfile_data[25]
rfile_B_data[26] => forwarding:fwb.rfile_data[26]
rfile_B_data[27] => forwarding:fwb.rfile_data[27]
rfile_B_data[28] => forwarding:fwb.rfile_data[28]
rfile_B_data[29] => forwarding:fwb.rfile_data[29]
rfile_B_data[30] => forwarding:fwb.rfile_data[30]
rfile_B_data[31] => forwarding:fwb.rfile_data[31]
rfile_C_data[0] => forwarding:fwc.rfile_data[0]
rfile_C_data[1] => forwarding:fwc.rfile_data[1]
rfile_C_data[2] => forwarding:fwc.rfile_data[2]
rfile_C_data[3] => forwarding:fwc.rfile_data[3]
rfile_C_data[4] => forwarding:fwc.rfile_data[4]
rfile_C_data[5] => forwarding:fwc.rfile_data[5]
rfile_C_data[6] => forwarding:fwc.rfile_data[6]
rfile_C_data[7] => forwarding:fwc.rfile_data[7]
rfile_C_data[8] => forwarding:fwc.rfile_data[8]
rfile_C_data[9] => forwarding:fwc.rfile_data[9]
rfile_C_data[10] => forwarding:fwc.rfile_data[10]
rfile_C_data[11] => forwarding:fwc.rfile_data[11]
rfile_C_data[12] => forwarding:fwc.rfile_data[12]
rfile_C_data[13] => forwarding:fwc.rfile_data[13]
rfile_C_data[14] => forwarding:fwc.rfile_data[14]
rfile_C_data[15] => forwarding:fwc.rfile_data[15]
rfile_C_data[16] => forwarding:fwc.rfile_data[16]
rfile_C_data[17] => forwarding:fwc.rfile_data[17]
rfile_C_data[18] => forwarding:fwc.rfile_data[18]
rfile_C_data[19] => forwarding:fwc.rfile_data[19]
rfile_C_data[20] => forwarding:fwc.rfile_data[20]
rfile_C_data[21] => forwarding:fwc.rfile_data[21]
rfile_C_data[22] => forwarding:fwc.rfile_data[22]
rfile_C_data[23] => forwarding:fwc.rfile_data[23]
rfile_C_data[24] => forwarding:fwc.rfile_data[24]
rfile_C_data[25] => forwarding:fwc.rfile_data[25]
rfile_C_data[26] => forwarding:fwc.rfile_data[26]
rfile_C_data[27] => forwarding:fwc.rfile_data[27]
rfile_C_data[28] => forwarding:fwc.rfile_data[28]
rfile_C_data[29] => forwarding:fwc.rfile_data[29]
rfile_C_data[30] => forwarding:fwc.rfile_data[30]
rfile_C_data[31] => forwarding:fwc.rfile_data[31]
fwd_wb2_enable => forwarding:fwa.fwd_wb2_enable
fwd_wb2_enable => forwarding:fwb.fwd_wb2_enable
fwd_wb2_enable => forwarding:fwc.fwd_wb2_enable
fwd_wb2_address[0] => forwarding:fwa.fwd_wb2_address[0]
fwd_wb2_address[0] => forwarding:fwb.fwd_wb2_address[0]
fwd_wb2_address[0] => forwarding:fwc.fwd_wb2_address[0]
fwd_wb2_address[1] => forwarding:fwa.fwd_wb2_address[1]
fwd_wb2_address[1] => forwarding:fwb.fwd_wb2_address[1]
fwd_wb2_address[1] => forwarding:fwc.fwd_wb2_address[1]
fwd_wb2_address[2] => forwarding:fwa.fwd_wb2_address[2]
fwd_wb2_address[2] => forwarding:fwb.fwd_wb2_address[2]
fwd_wb2_address[2] => forwarding:fwc.fwd_wb2_address[2]
fwd_wb2_address[3] => forwarding:fwa.fwd_wb2_address[3]
fwd_wb2_address[3] => forwarding:fwb.fwd_wb2_address[3]
fwd_wb2_address[3] => forwarding:fwc.fwd_wb2_address[3]
fwd_wb2_address[4] => forwarding:fwa.fwd_wb2_address[4]
fwd_wb2_address[4] => forwarding:fwb.fwd_wb2_address[4]
fwd_wb2_address[4] => forwarding:fwc.fwd_wb2_address[4]
fwd_wb2_data[0] => forwarding:fwa.fwd_wb2_data[0]
fwd_wb2_data[0] => forwarding:fwb.fwd_wb2_data[0]
fwd_wb2_data[0] => forwarding:fwc.fwd_wb2_data[0]
fwd_wb2_data[1] => forwarding:fwa.fwd_wb2_data[1]
fwd_wb2_data[1] => forwarding:fwb.fwd_wb2_data[1]
fwd_wb2_data[1] => forwarding:fwc.fwd_wb2_data[1]
fwd_wb2_data[2] => forwarding:fwa.fwd_wb2_data[2]
fwd_wb2_data[2] => forwarding:fwb.fwd_wb2_data[2]
fwd_wb2_data[2] => forwarding:fwc.fwd_wb2_data[2]
fwd_wb2_data[3] => forwarding:fwa.fwd_wb2_data[3]
fwd_wb2_data[3] => forwarding:fwb.fwd_wb2_data[3]
fwd_wb2_data[3] => forwarding:fwc.fwd_wb2_data[3]
fwd_wb2_data[4] => forwarding:fwa.fwd_wb2_data[4]
fwd_wb2_data[4] => forwarding:fwb.fwd_wb2_data[4]
fwd_wb2_data[4] => forwarding:fwc.fwd_wb2_data[4]
fwd_wb2_data[5] => forwarding:fwa.fwd_wb2_data[5]
fwd_wb2_data[5] => forwarding:fwb.fwd_wb2_data[5]
fwd_wb2_data[5] => forwarding:fwc.fwd_wb2_data[5]
fwd_wb2_data[6] => forwarding:fwa.fwd_wb2_data[6]
fwd_wb2_data[6] => forwarding:fwb.fwd_wb2_data[6]
fwd_wb2_data[6] => forwarding:fwc.fwd_wb2_data[6]
fwd_wb2_data[7] => forwarding:fwa.fwd_wb2_data[7]
fwd_wb2_data[7] => forwarding:fwb.fwd_wb2_data[7]
fwd_wb2_data[7] => forwarding:fwc.fwd_wb2_data[7]
fwd_wb2_data[8] => forwarding:fwa.fwd_wb2_data[8]
fwd_wb2_data[8] => forwarding:fwb.fwd_wb2_data[8]
fwd_wb2_data[8] => forwarding:fwc.fwd_wb2_data[8]
fwd_wb2_data[9] => forwarding:fwa.fwd_wb2_data[9]
fwd_wb2_data[9] => forwarding:fwb.fwd_wb2_data[9]
fwd_wb2_data[9] => forwarding:fwc.fwd_wb2_data[9]
fwd_wb2_data[10] => forwarding:fwa.fwd_wb2_data[10]
fwd_wb2_data[10] => forwarding:fwb.fwd_wb2_data[10]
fwd_wb2_data[10] => forwarding:fwc.fwd_wb2_data[10]
fwd_wb2_data[11] => forwarding:fwa.fwd_wb2_data[11]
fwd_wb2_data[11] => forwarding:fwb.fwd_wb2_data[11]
fwd_wb2_data[11] => forwarding:fwc.fwd_wb2_data[11]
fwd_wb2_data[12] => forwarding:fwa.fwd_wb2_data[12]
fwd_wb2_data[12] => forwarding:fwb.fwd_wb2_data[12]
fwd_wb2_data[12] => forwarding:fwc.fwd_wb2_data[12]
fwd_wb2_data[13] => forwarding:fwa.fwd_wb2_data[13]
fwd_wb2_data[13] => forwarding:fwb.fwd_wb2_data[13]
fwd_wb2_data[13] => forwarding:fwc.fwd_wb2_data[13]
fwd_wb2_data[14] => forwarding:fwa.fwd_wb2_data[14]
fwd_wb2_data[14] => forwarding:fwb.fwd_wb2_data[14]
fwd_wb2_data[14] => forwarding:fwc.fwd_wb2_data[14]
fwd_wb2_data[15] => forwarding:fwa.fwd_wb2_data[15]
fwd_wb2_data[15] => forwarding:fwb.fwd_wb2_data[15]
fwd_wb2_data[15] => forwarding:fwc.fwd_wb2_data[15]
fwd_wb2_data[16] => forwarding:fwa.fwd_wb2_data[16]
fwd_wb2_data[16] => forwarding:fwb.fwd_wb2_data[16]
fwd_wb2_data[16] => forwarding:fwc.fwd_wb2_data[16]
fwd_wb2_data[17] => forwarding:fwa.fwd_wb2_data[17]
fwd_wb2_data[17] => forwarding:fwb.fwd_wb2_data[17]
fwd_wb2_data[17] => forwarding:fwc.fwd_wb2_data[17]
fwd_wb2_data[18] => forwarding:fwa.fwd_wb2_data[18]
fwd_wb2_data[18] => forwarding:fwb.fwd_wb2_data[18]
fwd_wb2_data[18] => forwarding:fwc.fwd_wb2_data[18]
fwd_wb2_data[19] => forwarding:fwa.fwd_wb2_data[19]
fwd_wb2_data[19] => forwarding:fwb.fwd_wb2_data[19]
fwd_wb2_data[19] => forwarding:fwc.fwd_wb2_data[19]
fwd_wb2_data[20] => forwarding:fwa.fwd_wb2_data[20]
fwd_wb2_data[20] => forwarding:fwb.fwd_wb2_data[20]
fwd_wb2_data[20] => forwarding:fwc.fwd_wb2_data[20]
fwd_wb2_data[21] => forwarding:fwa.fwd_wb2_data[21]
fwd_wb2_data[21] => forwarding:fwb.fwd_wb2_data[21]
fwd_wb2_data[21] => forwarding:fwc.fwd_wb2_data[21]
fwd_wb2_data[22] => forwarding:fwa.fwd_wb2_data[22]
fwd_wb2_data[22] => forwarding:fwb.fwd_wb2_data[22]
fwd_wb2_data[22] => forwarding:fwc.fwd_wb2_data[22]
fwd_wb2_data[23] => forwarding:fwa.fwd_wb2_data[23]
fwd_wb2_data[23] => forwarding:fwb.fwd_wb2_data[23]
fwd_wb2_data[23] => forwarding:fwc.fwd_wb2_data[23]
fwd_wb2_data[24] => forwarding:fwa.fwd_wb2_data[24]
fwd_wb2_data[24] => forwarding:fwb.fwd_wb2_data[24]
fwd_wb2_data[24] => forwarding:fwc.fwd_wb2_data[24]
fwd_wb2_data[25] => forwarding:fwa.fwd_wb2_data[25]
fwd_wb2_data[25] => forwarding:fwb.fwd_wb2_data[25]
fwd_wb2_data[25] => forwarding:fwc.fwd_wb2_data[25]
fwd_wb2_data[26] => forwarding:fwa.fwd_wb2_data[26]
fwd_wb2_data[26] => forwarding:fwb.fwd_wb2_data[26]
fwd_wb2_data[26] => forwarding:fwc.fwd_wb2_data[26]
fwd_wb2_data[27] => forwarding:fwa.fwd_wb2_data[27]
fwd_wb2_data[27] => forwarding:fwb.fwd_wb2_data[27]
fwd_wb2_data[27] => forwarding:fwc.fwd_wb2_data[27]
fwd_wb2_data[28] => forwarding:fwa.fwd_wb2_data[28]
fwd_wb2_data[28] => forwarding:fwb.fwd_wb2_data[28]
fwd_wb2_data[28] => forwarding:fwc.fwd_wb2_data[28]
fwd_wb2_data[29] => forwarding:fwa.fwd_wb2_data[29]
fwd_wb2_data[29] => forwarding:fwb.fwd_wb2_data[29]
fwd_wb2_data[29] => forwarding:fwc.fwd_wb2_data[29]
fwd_wb2_data[30] => forwarding:fwa.fwd_wb2_data[30]
fwd_wb2_data[30] => forwarding:fwb.fwd_wb2_data[30]
fwd_wb2_data[30] => forwarding:fwc.fwd_wb2_data[30]
fwd_wb2_data[31] => forwarding:fwa.fwd_wb2_data[31]
fwd_wb2_data[31] => forwarding:fwb.fwd_wb2_data[31]
fwd_wb2_data[31] => forwarding:fwc.fwd_wb2_data[31]
fwd_wb1_enable => forwarding:fwa.fwd_wb1_enable
fwd_wb1_enable => forwarding:fwb.fwd_wb1_enable
fwd_wb1_enable => forwarding:fwc.fwd_wb1_enable
fwd_wb1_address[0] => forwarding:fwa.fwd_wb1_address[0]
fwd_wb1_address[0] => forwarding:fwb.fwd_wb1_address[0]
fwd_wb1_address[0] => forwarding:fwc.fwd_wb1_address[0]
fwd_wb1_address[1] => forwarding:fwa.fwd_wb1_address[1]
fwd_wb1_address[1] => forwarding:fwb.fwd_wb1_address[1]
fwd_wb1_address[1] => forwarding:fwc.fwd_wb1_address[1]
fwd_wb1_address[2] => forwarding:fwa.fwd_wb1_address[2]
fwd_wb1_address[2] => forwarding:fwb.fwd_wb1_address[2]
fwd_wb1_address[2] => forwarding:fwc.fwd_wb1_address[2]
fwd_wb1_address[3] => forwarding:fwa.fwd_wb1_address[3]
fwd_wb1_address[3] => forwarding:fwb.fwd_wb1_address[3]
fwd_wb1_address[3] => forwarding:fwc.fwd_wb1_address[3]
fwd_wb1_address[4] => forwarding:fwa.fwd_wb1_address[4]
fwd_wb1_address[4] => forwarding:fwb.fwd_wb1_address[4]
fwd_wb1_address[4] => forwarding:fwc.fwd_wb1_address[4]
fwd_wb1_data[0] => forwarding:fwa.fwd_wb1_data[0]
fwd_wb1_data[0] => forwarding:fwb.fwd_wb1_data[0]
fwd_wb1_data[0] => forwarding:fwc.fwd_wb1_data[0]
fwd_wb1_data[1] => forwarding:fwa.fwd_wb1_data[1]
fwd_wb1_data[1] => forwarding:fwb.fwd_wb1_data[1]
fwd_wb1_data[1] => forwarding:fwc.fwd_wb1_data[1]
fwd_wb1_data[2] => forwarding:fwa.fwd_wb1_data[2]
fwd_wb1_data[2] => forwarding:fwb.fwd_wb1_data[2]
fwd_wb1_data[2] => forwarding:fwc.fwd_wb1_data[2]
fwd_wb1_data[3] => forwarding:fwa.fwd_wb1_data[3]
fwd_wb1_data[3] => forwarding:fwb.fwd_wb1_data[3]
fwd_wb1_data[3] => forwarding:fwc.fwd_wb1_data[3]
fwd_wb1_data[4] => forwarding:fwa.fwd_wb1_data[4]
fwd_wb1_data[4] => forwarding:fwb.fwd_wb1_data[4]
fwd_wb1_data[4] => forwarding:fwc.fwd_wb1_data[4]
fwd_wb1_data[5] => forwarding:fwa.fwd_wb1_data[5]
fwd_wb1_data[5] => forwarding:fwb.fwd_wb1_data[5]
fwd_wb1_data[5] => forwarding:fwc.fwd_wb1_data[5]
fwd_wb1_data[6] => forwarding:fwa.fwd_wb1_data[6]
fwd_wb1_data[6] => forwarding:fwb.fwd_wb1_data[6]
fwd_wb1_data[6] => forwarding:fwc.fwd_wb1_data[6]
fwd_wb1_data[7] => forwarding:fwa.fwd_wb1_data[7]
fwd_wb1_data[7] => forwarding:fwb.fwd_wb1_data[7]
fwd_wb1_data[7] => forwarding:fwc.fwd_wb1_data[7]
fwd_wb1_data[8] => forwarding:fwa.fwd_wb1_data[8]
fwd_wb1_data[8] => forwarding:fwb.fwd_wb1_data[8]
fwd_wb1_data[8] => forwarding:fwc.fwd_wb1_data[8]
fwd_wb1_data[9] => forwarding:fwa.fwd_wb1_data[9]
fwd_wb1_data[9] => forwarding:fwb.fwd_wb1_data[9]
fwd_wb1_data[9] => forwarding:fwc.fwd_wb1_data[9]
fwd_wb1_data[10] => forwarding:fwa.fwd_wb1_data[10]
fwd_wb1_data[10] => forwarding:fwb.fwd_wb1_data[10]
fwd_wb1_data[10] => forwarding:fwc.fwd_wb1_data[10]
fwd_wb1_data[11] => forwarding:fwa.fwd_wb1_data[11]
fwd_wb1_data[11] => forwarding:fwb.fwd_wb1_data[11]
fwd_wb1_data[11] => forwarding:fwc.fwd_wb1_data[11]
fwd_wb1_data[12] => forwarding:fwa.fwd_wb1_data[12]
fwd_wb1_data[12] => forwarding:fwb.fwd_wb1_data[12]
fwd_wb1_data[12] => forwarding:fwc.fwd_wb1_data[12]
fwd_wb1_data[13] => forwarding:fwa.fwd_wb1_data[13]
fwd_wb1_data[13] => forwarding:fwb.fwd_wb1_data[13]
fwd_wb1_data[13] => forwarding:fwc.fwd_wb1_data[13]
fwd_wb1_data[14] => forwarding:fwa.fwd_wb1_data[14]
fwd_wb1_data[14] => forwarding:fwb.fwd_wb1_data[14]
fwd_wb1_data[14] => forwarding:fwc.fwd_wb1_data[14]
fwd_wb1_data[15] => forwarding:fwa.fwd_wb1_data[15]
fwd_wb1_data[15] => forwarding:fwb.fwd_wb1_data[15]
fwd_wb1_data[15] => forwarding:fwc.fwd_wb1_data[15]
fwd_wb1_data[16] => forwarding:fwa.fwd_wb1_data[16]
fwd_wb1_data[16] => forwarding:fwb.fwd_wb1_data[16]
fwd_wb1_data[16] => forwarding:fwc.fwd_wb1_data[16]
fwd_wb1_data[17] => forwarding:fwa.fwd_wb1_data[17]
fwd_wb1_data[17] => forwarding:fwb.fwd_wb1_data[17]
fwd_wb1_data[17] => forwarding:fwc.fwd_wb1_data[17]
fwd_wb1_data[18] => forwarding:fwa.fwd_wb1_data[18]
fwd_wb1_data[18] => forwarding:fwb.fwd_wb1_data[18]
fwd_wb1_data[18] => forwarding:fwc.fwd_wb1_data[18]
fwd_wb1_data[19] => forwarding:fwa.fwd_wb1_data[19]
fwd_wb1_data[19] => forwarding:fwb.fwd_wb1_data[19]
fwd_wb1_data[19] => forwarding:fwc.fwd_wb1_data[19]
fwd_wb1_data[20] => forwarding:fwa.fwd_wb1_data[20]
fwd_wb1_data[20] => forwarding:fwb.fwd_wb1_data[20]
fwd_wb1_data[20] => forwarding:fwc.fwd_wb1_data[20]
fwd_wb1_data[21] => forwarding:fwa.fwd_wb1_data[21]
fwd_wb1_data[21] => forwarding:fwb.fwd_wb1_data[21]
fwd_wb1_data[21] => forwarding:fwc.fwd_wb1_data[21]
fwd_wb1_data[22] => forwarding:fwa.fwd_wb1_data[22]
fwd_wb1_data[22] => forwarding:fwb.fwd_wb1_data[22]
fwd_wb1_data[22] => forwarding:fwc.fwd_wb1_data[22]
fwd_wb1_data[23] => forwarding:fwa.fwd_wb1_data[23]
fwd_wb1_data[23] => forwarding:fwb.fwd_wb1_data[23]
fwd_wb1_data[23] => forwarding:fwc.fwd_wb1_data[23]
fwd_wb1_data[24] => forwarding:fwa.fwd_wb1_data[24]
fwd_wb1_data[24] => forwarding:fwb.fwd_wb1_data[24]
fwd_wb1_data[24] => forwarding:fwc.fwd_wb1_data[24]
fwd_wb1_data[25] => forwarding:fwa.fwd_wb1_data[25]
fwd_wb1_data[25] => forwarding:fwb.fwd_wb1_data[25]
fwd_wb1_data[25] => forwarding:fwc.fwd_wb1_data[25]
fwd_wb1_data[26] => forwarding:fwa.fwd_wb1_data[26]
fwd_wb1_data[26] => forwarding:fwb.fwd_wb1_data[26]
fwd_wb1_data[26] => forwarding:fwc.fwd_wb1_data[26]
fwd_wb1_data[27] => forwarding:fwa.fwd_wb1_data[27]
fwd_wb1_data[27] => forwarding:fwb.fwd_wb1_data[27]
fwd_wb1_data[27] => forwarding:fwc.fwd_wb1_data[27]
fwd_wb1_data[28] => forwarding:fwa.fwd_wb1_data[28]
fwd_wb1_data[28] => forwarding:fwb.fwd_wb1_data[28]
fwd_wb1_data[28] => forwarding:fwc.fwd_wb1_data[28]
fwd_wb1_data[29] => forwarding:fwa.fwd_wb1_data[29]
fwd_wb1_data[29] => forwarding:fwb.fwd_wb1_data[29]
fwd_wb1_data[29] => forwarding:fwc.fwd_wb1_data[29]
fwd_wb1_data[30] => forwarding:fwa.fwd_wb1_data[30]
fwd_wb1_data[30] => forwarding:fwb.fwd_wb1_data[30]
fwd_wb1_data[30] => forwarding:fwc.fwd_wb1_data[30]
fwd_wb1_data[31] => forwarding:fwa.fwd_wb1_data[31]
fwd_wb1_data[31] => forwarding:fwb.fwd_wb1_data[31]
fwd_wb1_data[31] => forwarding:fwc.fwd_wb1_data[31]
fwd_wb1_is_invalid => forwarding:fwa.fwd_wb1_is_invalid
fwd_wb1_is_invalid => forwarding:fwb.fwd_wb1_is_invalid
fwd_wb1_is_invalid => forwarding:fwc.fwd_wb1_is_invalid
fwd_mem_enable => forwarding:fwa.fwd_mem_enable
fwd_mem_enable => forwarding:fwb.fwd_mem_enable
fwd_mem_enable => forwarding:fwc.fwd_mem_enable
fwd_mem_address[0] => forwarding:fwa.fwd_mem_address[0]
fwd_mem_address[0] => forwarding:fwb.fwd_mem_address[0]
fwd_mem_address[0] => forwarding:fwc.fwd_mem_address[0]
fwd_mem_address[1] => forwarding:fwa.fwd_mem_address[1]
fwd_mem_address[1] => forwarding:fwb.fwd_mem_address[1]
fwd_mem_address[1] => forwarding:fwc.fwd_mem_address[1]
fwd_mem_address[2] => forwarding:fwa.fwd_mem_address[2]
fwd_mem_address[2] => forwarding:fwb.fwd_mem_address[2]
fwd_mem_address[2] => forwarding:fwc.fwd_mem_address[2]
fwd_mem_address[3] => forwarding:fwa.fwd_mem_address[3]
fwd_mem_address[3] => forwarding:fwb.fwd_mem_address[3]
fwd_mem_address[3] => forwarding:fwc.fwd_mem_address[3]
fwd_mem_address[4] => forwarding:fwa.fwd_mem_address[4]
fwd_mem_address[4] => forwarding:fwb.fwd_mem_address[4]
fwd_mem_address[4] => forwarding:fwc.fwd_mem_address[4]
fwd_mem_data[0] => forwarding:fwa.fwd_mem_data[0]
fwd_mem_data[0] => forwarding:fwb.fwd_mem_data[0]
fwd_mem_data[0] => forwarding:fwc.fwd_mem_data[0]
fwd_mem_data[1] => forwarding:fwa.fwd_mem_data[1]
fwd_mem_data[1] => forwarding:fwb.fwd_mem_data[1]
fwd_mem_data[1] => forwarding:fwc.fwd_mem_data[1]
fwd_mem_data[2] => forwarding:fwa.fwd_mem_data[2]
fwd_mem_data[2] => forwarding:fwb.fwd_mem_data[2]
fwd_mem_data[2] => forwarding:fwc.fwd_mem_data[2]
fwd_mem_data[3] => forwarding:fwa.fwd_mem_data[3]
fwd_mem_data[3] => forwarding:fwb.fwd_mem_data[3]
fwd_mem_data[3] => forwarding:fwc.fwd_mem_data[3]
fwd_mem_data[4] => forwarding:fwa.fwd_mem_data[4]
fwd_mem_data[4] => forwarding:fwb.fwd_mem_data[4]
fwd_mem_data[4] => forwarding:fwc.fwd_mem_data[4]
fwd_mem_data[5] => forwarding:fwa.fwd_mem_data[5]
fwd_mem_data[5] => forwarding:fwb.fwd_mem_data[5]
fwd_mem_data[5] => forwarding:fwc.fwd_mem_data[5]
fwd_mem_data[6] => forwarding:fwa.fwd_mem_data[6]
fwd_mem_data[6] => forwarding:fwb.fwd_mem_data[6]
fwd_mem_data[6] => forwarding:fwc.fwd_mem_data[6]
fwd_mem_data[7] => forwarding:fwa.fwd_mem_data[7]
fwd_mem_data[7] => forwarding:fwb.fwd_mem_data[7]
fwd_mem_data[7] => forwarding:fwc.fwd_mem_data[7]
fwd_mem_data[8] => forwarding:fwa.fwd_mem_data[8]
fwd_mem_data[8] => forwarding:fwb.fwd_mem_data[8]
fwd_mem_data[8] => forwarding:fwc.fwd_mem_data[8]
fwd_mem_data[9] => forwarding:fwa.fwd_mem_data[9]
fwd_mem_data[9] => forwarding:fwb.fwd_mem_data[9]
fwd_mem_data[9] => forwarding:fwc.fwd_mem_data[9]
fwd_mem_data[10] => forwarding:fwa.fwd_mem_data[10]
fwd_mem_data[10] => forwarding:fwb.fwd_mem_data[10]
fwd_mem_data[10] => forwarding:fwc.fwd_mem_data[10]
fwd_mem_data[11] => forwarding:fwa.fwd_mem_data[11]
fwd_mem_data[11] => forwarding:fwb.fwd_mem_data[11]
fwd_mem_data[11] => forwarding:fwc.fwd_mem_data[11]
fwd_mem_data[12] => forwarding:fwa.fwd_mem_data[12]
fwd_mem_data[12] => forwarding:fwb.fwd_mem_data[12]
fwd_mem_data[12] => forwarding:fwc.fwd_mem_data[12]
fwd_mem_data[13] => forwarding:fwa.fwd_mem_data[13]
fwd_mem_data[13] => forwarding:fwb.fwd_mem_data[13]
fwd_mem_data[13] => forwarding:fwc.fwd_mem_data[13]
fwd_mem_data[14] => forwarding:fwa.fwd_mem_data[14]
fwd_mem_data[14] => forwarding:fwb.fwd_mem_data[14]
fwd_mem_data[14] => forwarding:fwc.fwd_mem_data[14]
fwd_mem_data[15] => forwarding:fwa.fwd_mem_data[15]
fwd_mem_data[15] => forwarding:fwb.fwd_mem_data[15]
fwd_mem_data[15] => forwarding:fwc.fwd_mem_data[15]
fwd_mem_data[16] => forwarding:fwa.fwd_mem_data[16]
fwd_mem_data[16] => forwarding:fwb.fwd_mem_data[16]
fwd_mem_data[16] => forwarding:fwc.fwd_mem_data[16]
fwd_mem_data[17] => forwarding:fwa.fwd_mem_data[17]
fwd_mem_data[17] => forwarding:fwb.fwd_mem_data[17]
fwd_mem_data[17] => forwarding:fwc.fwd_mem_data[17]
fwd_mem_data[18] => forwarding:fwa.fwd_mem_data[18]
fwd_mem_data[18] => forwarding:fwb.fwd_mem_data[18]
fwd_mem_data[18] => forwarding:fwc.fwd_mem_data[18]
fwd_mem_data[19] => forwarding:fwa.fwd_mem_data[19]
fwd_mem_data[19] => forwarding:fwb.fwd_mem_data[19]
fwd_mem_data[19] => forwarding:fwc.fwd_mem_data[19]
fwd_mem_data[20] => forwarding:fwa.fwd_mem_data[20]
fwd_mem_data[20] => forwarding:fwb.fwd_mem_data[20]
fwd_mem_data[20] => forwarding:fwc.fwd_mem_data[20]
fwd_mem_data[21] => forwarding:fwa.fwd_mem_data[21]
fwd_mem_data[21] => forwarding:fwb.fwd_mem_data[21]
fwd_mem_data[21] => forwarding:fwc.fwd_mem_data[21]
fwd_mem_data[22] => forwarding:fwa.fwd_mem_data[22]
fwd_mem_data[22] => forwarding:fwb.fwd_mem_data[22]
fwd_mem_data[22] => forwarding:fwc.fwd_mem_data[22]
fwd_mem_data[23] => forwarding:fwa.fwd_mem_data[23]
fwd_mem_data[23] => forwarding:fwb.fwd_mem_data[23]
fwd_mem_data[23] => forwarding:fwc.fwd_mem_data[23]
fwd_mem_data[24] => forwarding:fwa.fwd_mem_data[24]
fwd_mem_data[24] => forwarding:fwb.fwd_mem_data[24]
fwd_mem_data[24] => forwarding:fwc.fwd_mem_data[24]
fwd_mem_data[25] => forwarding:fwa.fwd_mem_data[25]
fwd_mem_data[25] => forwarding:fwb.fwd_mem_data[25]
fwd_mem_data[25] => forwarding:fwc.fwd_mem_data[25]
fwd_mem_data[26] => forwarding:fwa.fwd_mem_data[26]
fwd_mem_data[26] => forwarding:fwb.fwd_mem_data[26]
fwd_mem_data[26] => forwarding:fwc.fwd_mem_data[26]
fwd_mem_data[27] => forwarding:fwa.fwd_mem_data[27]
fwd_mem_data[27] => forwarding:fwb.fwd_mem_data[27]
fwd_mem_data[27] => forwarding:fwc.fwd_mem_data[27]
fwd_mem_data[28] => forwarding:fwa.fwd_mem_data[28]
fwd_mem_data[28] => forwarding:fwb.fwd_mem_data[28]
fwd_mem_data[28] => forwarding:fwc.fwd_mem_data[28]
fwd_mem_data[29] => forwarding:fwa.fwd_mem_data[29]
fwd_mem_data[29] => forwarding:fwb.fwd_mem_data[29]
fwd_mem_data[29] => forwarding:fwc.fwd_mem_data[29]
fwd_mem_data[30] => forwarding:fwa.fwd_mem_data[30]
fwd_mem_data[30] => forwarding:fwb.fwd_mem_data[30]
fwd_mem_data[30] => forwarding:fwc.fwd_mem_data[30]
fwd_mem_data[31] => forwarding:fwa.fwd_mem_data[31]
fwd_mem_data[31] => forwarding:fwb.fwd_mem_data[31]
fwd_mem_data[31] => forwarding:fwc.fwd_mem_data[31]
fwd_mem_is_invalid => forwarding:fwa.fwd_mem_is_invalid
fwd_mem_is_invalid => forwarding:fwb.fwd_mem_is_invalid
fwd_mem_is_invalid => forwarding:fwc.fwd_mem_is_invalid
mem_stage_valid <= mem_stage_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdest_wren <= mem_rdest_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdest_adr[0] <= mem_rdest_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdest_adr[1] <= mem_rdest_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdest_adr[2] <= mem_rdest_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdest_adr[3] <= mem_rdest_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdest_adr[4] <= mem_rdest_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_branch_en <= mem_branch_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_sel <= mem_wb_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[0] <= mem_exe_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[1] <= mem_exe_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[2] <= mem_exe_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[3] <= mem_exe_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[4] <= mem_exe_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[5] <= mem_exe_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[6] <= mem_exe_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[7] <= mem_exe_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[8] <= mem_exe_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[9] <= mem_exe_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[10] <= mem_exe_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[11] <= mem_exe_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[12] <= mem_exe_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[13] <= mem_exe_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[14] <= mem_exe_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[15] <= mem_exe_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[16] <= mem_exe_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[17] <= mem_exe_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[18] <= mem_exe_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[19] <= mem_exe_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[20] <= mem_exe_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[21] <= mem_exe_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[22] <= mem_exe_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[23] <= mem_exe_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[24] <= mem_exe_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[25] <= mem_exe_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[26] <= mem_exe_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[27] <= mem_exe_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[28] <= mem_exe_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[29] <= mem_exe_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[30] <= mem_exe_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_exe_data[31] <= mem_exe_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[0] <= mem_wrdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[1] <= mem_wrdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[2] <= mem_wrdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[3] <= mem_wrdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[4] <= mem_wrdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[5] <= mem_wrdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[6] <= mem_wrdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[7] <= mem_wrdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[8] <= mem_wrdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[9] <= mem_wrdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[10] <= mem_wrdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[11] <= mem_wrdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[12] <= mem_wrdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[13] <= mem_wrdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[14] <= mem_wrdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[15] <= mem_wrdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[16] <= mem_wrdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[17] <= mem_wrdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[18] <= mem_wrdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[19] <= mem_wrdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[20] <= mem_wrdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[21] <= mem_wrdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[22] <= mem_wrdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[23] <= mem_wrdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[24] <= mem_wrdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[25] <= mem_wrdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[26] <= mem_wrdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[27] <= mem_wrdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[28] <= mem_wrdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[29] <= mem_wrdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[30] <= mem_wrdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wrdata[31] <= mem_wrdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_ctrl.NO_MEM_OP <= mem_mem_ctrl.NO_MEM_OP.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_ctrl.LOAD_WORD <= mem_mem_ctrl.LOAD_WORD.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_ctrl.LOAD_BYTE <= mem_mem_ctrl.LOAD_BYTE.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_ctrl.LOAD_BURST <= mem_mem_ctrl.LOAD_BURST.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_ctrl.STORE_WORD <= mem_mem_ctrl.STORE_WORD.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_ctrl.STORE_BYTE <= mem_mem_ctrl.STORE_BYTE.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_burstcount[0] <= mem_mem_burstcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_burstcount[1] <= mem_mem_burstcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_burstcount[2] <= mem_mem_burstcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_burstcount[3] <= mem_mem_burstcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
low_flags[0] <= lowflags[0].DB_MAX_OUTPUT_PORT_TYPE
low_flags[1] <= lowflags[1].DB_MAX_OUTPUT_PORT_TYPE
low_flags[2] <= lowflags[2].DB_MAX_OUTPUT_PORT_TYPE
low_flags[3] <= lowflags[3].DB_MAX_OUTPUT_PORT_TYPE
low_flags[4] <= lowflags[4].DB_MAX_OUTPUT_PORT_TYPE
low_flags[5] <= lowflags[5].DB_MAX_OUTPUT_PORT_TYPE
exe_PC_wrdata[0] <= alu:alu.alu_o[0]
exe_PC_wrdata[1] <= alu:alu.alu_o[1]
exe_PC_wrdata[2] <= alu:alu.alu_o[2]
exe_PC_wrdata[3] <= alu:alu.alu_o[3]
exe_PC_wrdata[4] <= alu:alu.alu_o[4]
exe_PC_wrdata[5] <= alu:alu.alu_o[5]
exe_PC_wrdata[6] <= alu:alu.alu_o[6]
exe_PC_wrdata[7] <= alu:alu.alu_o[7]
exe_PC_wrdata[8] <= alu:alu.alu_o[8]
exe_PC_wrdata[9] <= alu:alu.alu_o[9]
exe_PC_wrdata[10] <= alu:alu.alu_o[10]
exe_PC_wrdata[11] <= alu:alu.alu_o[11]
exe_PC_wrdata[12] <= alu:alu.alu_o[12]
exe_PC_wrdata[13] <= alu:alu.alu_o[13]
exe_PC_wrdata[14] <= alu:alu.alu_o[14]
exe_PC_wrdata[15] <= alu:alu.alu_o[15]
exe_PC_wrdata[16] <= alu:alu.alu_o[16]
exe_PC_wrdata[17] <= alu:alu.alu_o[17]
exe_PC_wrdata[18] <= alu:alu.alu_o[18]
exe_PC_wrdata[19] <= alu:alu.alu_o[19]
exe_PC_wrdata[20] <= alu:alu.alu_o[20]
exe_PC_wrdata[21] <= alu:alu.alu_o[21]
exe_PC_wrdata[22] <= alu:alu.alu_o[22]
exe_PC_wrdata[23] <= alu:alu.alu_o[23]
exe_PC_wrdata[24] <= alu:alu.alu_o[24]
exe_PC_wrdata[25] <= alu:alu.alu_o[25]
exe_PC_wrdata[26] <= alu:alu.alu_o[26]
exe_PC_wrdata[27] <= alu:alu.alu_o[27]
exe_PC_wrdata[28] <= alu:alu.alu_o[28]
exe_PC_wrdata[29] <= alu:alu.alu_o[29]
exe_PC_wrdata[30] <= alu:alu.alu_o[30]
exe_PC_wrdata[31] <= alu:alu.alu_o[31]
exe_blocked_n <= exe_blocked_n.DB_MAX_OUTPUT_PORT_TYPE
exe_PC_wr <= exe_PC_wr.DB_MAX_OUTPUT_PORT_TYPE
exe_latch_enable => mem_mem_ctrl.OUTPUTSELECT
exe_latch_enable => mem_mem_ctrl.OUTPUTSELECT
exe_latch_enable => mem_mem_ctrl.OUTPUTSELECT
exe_latch_enable => mem_mem_ctrl.OUTPUTSELECT
exe_latch_enable => mem_mem_ctrl.OUTPUTSELECT
exe_latch_enable => mem_mem_ctrl.OUTPUTSELECT
exe_latch_enable => process_3.IN1
exe_latch_enable => mem_stage_valid~reg0.ENA
exe_latch_enable => mem_mem_burstcount[0]~reg0.ENA
exe_latch_enable => mem_mem_burstcount[1]~reg0.ENA
exe_latch_enable => mem_mem_burstcount[2]~reg0.ENA
exe_latch_enable => mem_mem_burstcount[3]~reg0.ENA
exe_latch_enable => mem_wrdata[0]~reg0.ENA
exe_latch_enable => mem_wrdata[1]~reg0.ENA
exe_latch_enable => mem_wrdata[2]~reg0.ENA
exe_latch_enable => mem_wrdata[3]~reg0.ENA
exe_latch_enable => mem_wrdata[4]~reg0.ENA
exe_latch_enable => mem_wrdata[5]~reg0.ENA
exe_latch_enable => mem_wrdata[6]~reg0.ENA
exe_latch_enable => mem_wrdata[7]~reg0.ENA
exe_latch_enable => mem_wrdata[8]~reg0.ENA
exe_latch_enable => mem_wrdata[9]~reg0.ENA
exe_latch_enable => mem_wrdata[10]~reg0.ENA
exe_latch_enable => mem_wrdata[11]~reg0.ENA
exe_latch_enable => mem_wrdata[12]~reg0.ENA
exe_latch_enable => mem_wrdata[13]~reg0.ENA
exe_latch_enable => mem_wrdata[14]~reg0.ENA
exe_latch_enable => mem_wrdata[15]~reg0.ENA
exe_latch_enable => mem_wrdata[16]~reg0.ENA
exe_latch_enable => mem_wrdata[17]~reg0.ENA
exe_latch_enable => mem_wrdata[18]~reg0.ENA
exe_latch_enable => mem_wrdata[19]~reg0.ENA
exe_latch_enable => mem_wrdata[20]~reg0.ENA
exe_latch_enable => mem_wrdata[21]~reg0.ENA
exe_latch_enable => mem_wrdata[22]~reg0.ENA
exe_latch_enable => mem_wrdata[23]~reg0.ENA
exe_latch_enable => mem_wrdata[24]~reg0.ENA
exe_latch_enable => mem_wrdata[25]~reg0.ENA
exe_latch_enable => mem_wrdata[26]~reg0.ENA
exe_latch_enable => mem_wrdata[27]~reg0.ENA
exe_latch_enable => mem_wrdata[28]~reg0.ENA
exe_latch_enable => mem_wrdata[29]~reg0.ENA
exe_latch_enable => mem_wrdata[30]~reg0.ENA
exe_latch_enable => mem_wrdata[31]~reg0.ENA
exe_latch_enable => mem_exe_data[0]~reg0.ENA
exe_latch_enable => mem_exe_data[1]~reg0.ENA
exe_latch_enable => mem_exe_data[2]~reg0.ENA
exe_latch_enable => mem_exe_data[3]~reg0.ENA
exe_latch_enable => mem_exe_data[4]~reg0.ENA
exe_latch_enable => mem_exe_data[5]~reg0.ENA
exe_latch_enable => mem_exe_data[6]~reg0.ENA
exe_latch_enable => mem_exe_data[7]~reg0.ENA
exe_latch_enable => mem_exe_data[8]~reg0.ENA
exe_latch_enable => mem_exe_data[9]~reg0.ENA
exe_latch_enable => mem_exe_data[10]~reg0.ENA
exe_latch_enable => mem_exe_data[11]~reg0.ENA
exe_latch_enable => mem_exe_data[12]~reg0.ENA
exe_latch_enable => mem_exe_data[13]~reg0.ENA
exe_latch_enable => mem_exe_data[14]~reg0.ENA
exe_latch_enable => mem_exe_data[15]~reg0.ENA
exe_latch_enable => mem_exe_data[16]~reg0.ENA
exe_latch_enable => mem_exe_data[17]~reg0.ENA
exe_latch_enable => mem_exe_data[18]~reg0.ENA
exe_latch_enable => mem_exe_data[19]~reg0.ENA
exe_latch_enable => mem_exe_data[20]~reg0.ENA
exe_latch_enable => mem_exe_data[21]~reg0.ENA
exe_latch_enable => mem_exe_data[22]~reg0.ENA
exe_latch_enable => mem_exe_data[23]~reg0.ENA
exe_latch_enable => mem_exe_data[24]~reg0.ENA
exe_latch_enable => mem_exe_data[25]~reg0.ENA
exe_latch_enable => mem_exe_data[26]~reg0.ENA
exe_latch_enable => mem_exe_data[27]~reg0.ENA
exe_latch_enable => mem_exe_data[28]~reg0.ENA
exe_latch_enable => mem_exe_data[29]~reg0.ENA
exe_latch_enable => mem_exe_data[30]~reg0.ENA
exe_latch_enable => mem_exe_data[31]~reg0.ENA
exe_latch_enable => mem_wb_sel~reg0.ENA
exe_latch_enable => mem_branch_en~reg0.ENA
exe_latch_enable => mem_rdest_adr[0]~reg0.ENA
exe_latch_enable => mem_rdest_adr[1]~reg0.ENA
exe_latch_enable => mem_rdest_adr[2]~reg0.ENA
exe_latch_enable => mem_rdest_adr[3]~reg0.ENA
exe_latch_enable => mem_rdest_adr[4]~reg0.ENA
exe_latch_enable => mem_rdest_wren~reg0.ENA


|arm4usoc|arm4u_cpu:ARM4U|execute:e|forwarding:fwa
reg[0] => Equal0.IN4
reg[0] => Equal1.IN4
reg[0] => Equal2.IN4
reg[1] => Equal0.IN3
reg[1] => Equal1.IN3
reg[1] => Equal2.IN3
reg[2] => Equal0.IN2
reg[2] => Equal1.IN2
reg[2] => Equal2.IN2
reg[3] => Equal0.IN1
reg[3] => Equal1.IN1
reg[3] => Equal2.IN1
reg[4] => Equal0.IN0
reg[4] => Equal1.IN0
reg[4] => Equal2.IN0
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => forward_ok.OUTPUTSELECT
fwd_wb2_enable => forwarding.IN1
fwd_wb2_address[0] => Equal2.IN9
fwd_wb2_address[1] => Equal2.IN8
fwd_wb2_address[2] => Equal2.IN7
fwd_wb2_address[3] => Equal2.IN6
fwd_wb2_address[4] => Equal2.IN5
fwd_wb2_data[0] => op_data.DATAB
fwd_wb2_data[1] => op_data.DATAB
fwd_wb2_data[2] => op_data.DATAB
fwd_wb2_data[3] => op_data.DATAB
fwd_wb2_data[4] => op_data.DATAB
fwd_wb2_data[5] => op_data.DATAB
fwd_wb2_data[6] => op_data.DATAB
fwd_wb2_data[7] => op_data.DATAB
fwd_wb2_data[8] => op_data.DATAB
fwd_wb2_data[9] => op_data.DATAB
fwd_wb2_data[10] => op_data.DATAB
fwd_wb2_data[11] => op_data.DATAB
fwd_wb2_data[12] => op_data.DATAB
fwd_wb2_data[13] => op_data.DATAB
fwd_wb2_data[14] => op_data.DATAB
fwd_wb2_data[15] => op_data.DATAB
fwd_wb2_data[16] => op_data.DATAB
fwd_wb2_data[17] => op_data.DATAB
fwd_wb2_data[18] => op_data.DATAB
fwd_wb2_data[19] => op_data.DATAB
fwd_wb2_data[20] => op_data.DATAB
fwd_wb2_data[21] => op_data.DATAB
fwd_wb2_data[22] => op_data.DATAB
fwd_wb2_data[23] => op_data.DATAB
fwd_wb2_data[24] => op_data.DATAB
fwd_wb2_data[25] => op_data.DATAB
fwd_wb2_data[26] => op_data.DATAB
fwd_wb2_data[27] => op_data.DATAB
fwd_wb2_data[28] => op_data.DATAB
fwd_wb2_data[29] => op_data.DATAB
fwd_wb2_data[30] => op_data.DATAB
fwd_wb2_data[31] => op_data.DATAB
fwd_wb1_enable => forwarding.IN1
fwd_wb1_address[0] => Equal1.IN9
fwd_wb1_address[1] => Equal1.IN8
fwd_wb1_address[2] => Equal1.IN7
fwd_wb1_address[3] => Equal1.IN6
fwd_wb1_address[4] => Equal1.IN5
fwd_wb1_data[0] => op_data.DATAB
fwd_wb1_data[1] => op_data.DATAB
fwd_wb1_data[2] => op_data.DATAB
fwd_wb1_data[3] => op_data.DATAB
fwd_wb1_data[4] => op_data.DATAB
fwd_wb1_data[5] => op_data.DATAB
fwd_wb1_data[6] => op_data.DATAB
fwd_wb1_data[7] => op_data.DATAB
fwd_wb1_data[8] => op_data.DATAB
fwd_wb1_data[9] => op_data.DATAB
fwd_wb1_data[10] => op_data.DATAB
fwd_wb1_data[11] => op_data.DATAB
fwd_wb1_data[12] => op_data.DATAB
fwd_wb1_data[13] => op_data.DATAB
fwd_wb1_data[14] => op_data.DATAB
fwd_wb1_data[15] => op_data.DATAB
fwd_wb1_data[16] => op_data.DATAB
fwd_wb1_data[17] => op_data.DATAB
fwd_wb1_data[18] => op_data.DATAB
fwd_wb1_data[19] => op_data.DATAB
fwd_wb1_data[20] => op_data.DATAB
fwd_wb1_data[21] => op_data.DATAB
fwd_wb1_data[22] => op_data.DATAB
fwd_wb1_data[23] => op_data.DATAB
fwd_wb1_data[24] => op_data.DATAB
fwd_wb1_data[25] => op_data.DATAB
fwd_wb1_data[26] => op_data.DATAB
fwd_wb1_data[27] => op_data.DATAB
fwd_wb1_data[28] => op_data.DATAB
fwd_wb1_data[29] => op_data.DATAB
fwd_wb1_data[30] => op_data.DATAB
fwd_wb1_data[31] => op_data.DATAB
fwd_wb1_is_invalid => forward_ok.DATAB
fwd_mem_enable => forwarding.IN1
fwd_mem_address[0] => Equal0.IN9
fwd_mem_address[1] => Equal0.IN8
fwd_mem_address[2] => Equal0.IN7
fwd_mem_address[3] => Equal0.IN6
fwd_mem_address[4] => Equal0.IN5
fwd_mem_data[0] => op_data.DATAB
fwd_mem_data[1] => op_data.DATAB
fwd_mem_data[2] => op_data.DATAB
fwd_mem_data[3] => op_data.DATAB
fwd_mem_data[4] => op_data.DATAB
fwd_mem_data[5] => op_data.DATAB
fwd_mem_data[6] => op_data.DATAB
fwd_mem_data[7] => op_data.DATAB
fwd_mem_data[8] => op_data.DATAB
fwd_mem_data[9] => op_data.DATAB
fwd_mem_data[10] => op_data.DATAB
fwd_mem_data[11] => op_data.DATAB
fwd_mem_data[12] => op_data.DATAB
fwd_mem_data[13] => op_data.DATAB
fwd_mem_data[14] => op_data.DATAB
fwd_mem_data[15] => op_data.DATAB
fwd_mem_data[16] => op_data.DATAB
fwd_mem_data[17] => op_data.DATAB
fwd_mem_data[18] => op_data.DATAB
fwd_mem_data[19] => op_data.DATAB
fwd_mem_data[20] => op_data.DATAB
fwd_mem_data[21] => op_data.DATAB
fwd_mem_data[22] => op_data.DATAB
fwd_mem_data[23] => op_data.DATAB
fwd_mem_data[24] => op_data.DATAB
fwd_mem_data[25] => op_data.DATAB
fwd_mem_data[26] => op_data.DATAB
fwd_mem_data[27] => op_data.DATAB
fwd_mem_data[28] => op_data.DATAB
fwd_mem_data[29] => op_data.DATAB
fwd_mem_data[30] => op_data.DATAB
fwd_mem_data[31] => op_data.DATAB
fwd_mem_is_invalid => forward_ok.DATAB
exe_pc_plus_8[0] => op_data.DATAB
exe_pc_plus_8[1] => op_data.DATAB
exe_pc_plus_8[2] => op_data.DATAB
exe_pc_plus_8[3] => op_data.DATAB
exe_pc_plus_8[4] => op_data.DATAB
exe_pc_plus_8[5] => op_data.DATAB
exe_pc_plus_8[6] => op_data.DATAB
exe_pc_plus_8[7] => op_data.DATAB
exe_pc_plus_8[8] => op_data.DATAB
exe_pc_plus_8[9] => op_data.DATAB
exe_pc_plus_8[10] => op_data.DATAB
exe_pc_plus_8[11] => op_data.DATAB
exe_pc_plus_8[12] => op_data.DATAB
exe_pc_plus_8[13] => op_data.DATAB
exe_pc_plus_8[14] => op_data.DATAB
exe_pc_plus_8[15] => op_data.DATAB
exe_pc_plus_8[16] => op_data.DATAB
exe_pc_plus_8[17] => op_data.DATAB
exe_pc_plus_8[18] => op_data.DATAB
exe_pc_plus_8[19] => op_data.DATAB
exe_pc_plus_8[20] => op_data.DATAB
exe_pc_plus_8[21] => op_data.DATAB
exe_pc_plus_8[22] => op_data.DATAB
exe_pc_plus_8[23] => op_data.DATAB
exe_pc_plus_8[24] => op_data.DATAB
exe_pc_plus_8[25] => op_data.DATAB
exe_pc_plus_8[26] => op_data.DATAB
exe_pc_plus_8[27] => op_data.DATAB
exe_pc_plus_8[28] => op_data.DATAB
exe_pc_plus_8[29] => op_data.DATAB
exe_pc_plus_8[30] => op_data.DATAB
exe_pc_plus_8[31] => op_data.DATAB
rfile_data[0] => op_data.DATAA
rfile_data[1] => op_data.DATAA
rfile_data[2] => op_data.DATAA
rfile_data[3] => op_data.DATAA
rfile_data[4] => op_data.DATAA
rfile_data[5] => op_data.DATAA
rfile_data[6] => op_data.DATAA
rfile_data[7] => op_data.DATAA
rfile_data[8] => op_data.DATAA
rfile_data[9] => op_data.DATAA
rfile_data[10] => op_data.DATAA
rfile_data[11] => op_data.DATAA
rfile_data[12] => op_data.DATAA
rfile_data[13] => op_data.DATAA
rfile_data[14] => op_data.DATAA
rfile_data[15] => op_data.DATAA
rfile_data[16] => op_data.DATAA
rfile_data[17] => op_data.DATAA
rfile_data[18] => op_data.DATAA
rfile_data[19] => op_data.DATAA
rfile_data[20] => op_data.DATAA
rfile_data[21] => op_data.DATAA
rfile_data[22] => op_data.DATAA
rfile_data[23] => op_data.DATAA
rfile_data[24] => op_data.DATAA
rfile_data[25] => op_data.DATAA
rfile_data[26] => op_data.DATAA
rfile_data[27] => op_data.DATAA
rfile_data[28] => op_data.DATAA
rfile_data[29] => op_data.DATAA
rfile_data[30] => op_data.DATAA
rfile_data[31] => op_data.DATAA
op_data[0] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[1] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[2] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[3] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[4] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[5] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[6] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[7] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[8] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[9] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[10] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[11] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[12] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[13] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[14] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[15] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[16] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[17] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[18] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[19] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[20] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[21] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[22] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[23] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[24] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[25] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[26] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[27] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[28] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[29] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[30] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[31] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
forward_ok <= forward_ok.DB_MAX_OUTPUT_PORT_TYPE


|arm4usoc|arm4u_cpu:ARM4U|execute:e|forwarding:fwb
reg[0] => Equal0.IN4
reg[0] => Equal1.IN4
reg[0] => Equal2.IN4
reg[1] => Equal0.IN3
reg[1] => Equal1.IN3
reg[1] => Equal2.IN3
reg[2] => Equal0.IN2
reg[2] => Equal1.IN2
reg[2] => Equal2.IN2
reg[3] => Equal0.IN1
reg[3] => Equal1.IN1
reg[3] => Equal2.IN1
reg[4] => Equal0.IN0
reg[4] => Equal1.IN0
reg[4] => Equal2.IN0
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => forward_ok.OUTPUTSELECT
fwd_wb2_enable => forwarding.IN1
fwd_wb2_address[0] => Equal2.IN9
fwd_wb2_address[1] => Equal2.IN8
fwd_wb2_address[2] => Equal2.IN7
fwd_wb2_address[3] => Equal2.IN6
fwd_wb2_address[4] => Equal2.IN5
fwd_wb2_data[0] => op_data.DATAB
fwd_wb2_data[1] => op_data.DATAB
fwd_wb2_data[2] => op_data.DATAB
fwd_wb2_data[3] => op_data.DATAB
fwd_wb2_data[4] => op_data.DATAB
fwd_wb2_data[5] => op_data.DATAB
fwd_wb2_data[6] => op_data.DATAB
fwd_wb2_data[7] => op_data.DATAB
fwd_wb2_data[8] => op_data.DATAB
fwd_wb2_data[9] => op_data.DATAB
fwd_wb2_data[10] => op_data.DATAB
fwd_wb2_data[11] => op_data.DATAB
fwd_wb2_data[12] => op_data.DATAB
fwd_wb2_data[13] => op_data.DATAB
fwd_wb2_data[14] => op_data.DATAB
fwd_wb2_data[15] => op_data.DATAB
fwd_wb2_data[16] => op_data.DATAB
fwd_wb2_data[17] => op_data.DATAB
fwd_wb2_data[18] => op_data.DATAB
fwd_wb2_data[19] => op_data.DATAB
fwd_wb2_data[20] => op_data.DATAB
fwd_wb2_data[21] => op_data.DATAB
fwd_wb2_data[22] => op_data.DATAB
fwd_wb2_data[23] => op_data.DATAB
fwd_wb2_data[24] => op_data.DATAB
fwd_wb2_data[25] => op_data.DATAB
fwd_wb2_data[26] => op_data.DATAB
fwd_wb2_data[27] => op_data.DATAB
fwd_wb2_data[28] => op_data.DATAB
fwd_wb2_data[29] => op_data.DATAB
fwd_wb2_data[30] => op_data.DATAB
fwd_wb2_data[31] => op_data.DATAB
fwd_wb1_enable => forwarding.IN1
fwd_wb1_address[0] => Equal1.IN9
fwd_wb1_address[1] => Equal1.IN8
fwd_wb1_address[2] => Equal1.IN7
fwd_wb1_address[3] => Equal1.IN6
fwd_wb1_address[4] => Equal1.IN5
fwd_wb1_data[0] => op_data.DATAB
fwd_wb1_data[1] => op_data.DATAB
fwd_wb1_data[2] => op_data.DATAB
fwd_wb1_data[3] => op_data.DATAB
fwd_wb1_data[4] => op_data.DATAB
fwd_wb1_data[5] => op_data.DATAB
fwd_wb1_data[6] => op_data.DATAB
fwd_wb1_data[7] => op_data.DATAB
fwd_wb1_data[8] => op_data.DATAB
fwd_wb1_data[9] => op_data.DATAB
fwd_wb1_data[10] => op_data.DATAB
fwd_wb1_data[11] => op_data.DATAB
fwd_wb1_data[12] => op_data.DATAB
fwd_wb1_data[13] => op_data.DATAB
fwd_wb1_data[14] => op_data.DATAB
fwd_wb1_data[15] => op_data.DATAB
fwd_wb1_data[16] => op_data.DATAB
fwd_wb1_data[17] => op_data.DATAB
fwd_wb1_data[18] => op_data.DATAB
fwd_wb1_data[19] => op_data.DATAB
fwd_wb1_data[20] => op_data.DATAB
fwd_wb1_data[21] => op_data.DATAB
fwd_wb1_data[22] => op_data.DATAB
fwd_wb1_data[23] => op_data.DATAB
fwd_wb1_data[24] => op_data.DATAB
fwd_wb1_data[25] => op_data.DATAB
fwd_wb1_data[26] => op_data.DATAB
fwd_wb1_data[27] => op_data.DATAB
fwd_wb1_data[28] => op_data.DATAB
fwd_wb1_data[29] => op_data.DATAB
fwd_wb1_data[30] => op_data.DATAB
fwd_wb1_data[31] => op_data.DATAB
fwd_wb1_is_invalid => forward_ok.DATAB
fwd_mem_enable => forwarding.IN1
fwd_mem_address[0] => Equal0.IN9
fwd_mem_address[1] => Equal0.IN8
fwd_mem_address[2] => Equal0.IN7
fwd_mem_address[3] => Equal0.IN6
fwd_mem_address[4] => Equal0.IN5
fwd_mem_data[0] => op_data.DATAB
fwd_mem_data[1] => op_data.DATAB
fwd_mem_data[2] => op_data.DATAB
fwd_mem_data[3] => op_data.DATAB
fwd_mem_data[4] => op_data.DATAB
fwd_mem_data[5] => op_data.DATAB
fwd_mem_data[6] => op_data.DATAB
fwd_mem_data[7] => op_data.DATAB
fwd_mem_data[8] => op_data.DATAB
fwd_mem_data[9] => op_data.DATAB
fwd_mem_data[10] => op_data.DATAB
fwd_mem_data[11] => op_data.DATAB
fwd_mem_data[12] => op_data.DATAB
fwd_mem_data[13] => op_data.DATAB
fwd_mem_data[14] => op_data.DATAB
fwd_mem_data[15] => op_data.DATAB
fwd_mem_data[16] => op_data.DATAB
fwd_mem_data[17] => op_data.DATAB
fwd_mem_data[18] => op_data.DATAB
fwd_mem_data[19] => op_data.DATAB
fwd_mem_data[20] => op_data.DATAB
fwd_mem_data[21] => op_data.DATAB
fwd_mem_data[22] => op_data.DATAB
fwd_mem_data[23] => op_data.DATAB
fwd_mem_data[24] => op_data.DATAB
fwd_mem_data[25] => op_data.DATAB
fwd_mem_data[26] => op_data.DATAB
fwd_mem_data[27] => op_data.DATAB
fwd_mem_data[28] => op_data.DATAB
fwd_mem_data[29] => op_data.DATAB
fwd_mem_data[30] => op_data.DATAB
fwd_mem_data[31] => op_data.DATAB
fwd_mem_is_invalid => forward_ok.DATAB
exe_pc_plus_8[0] => op_data.DATAB
exe_pc_plus_8[1] => op_data.DATAB
exe_pc_plus_8[2] => op_data.DATAB
exe_pc_plus_8[3] => op_data.DATAB
exe_pc_plus_8[4] => op_data.DATAB
exe_pc_plus_8[5] => op_data.DATAB
exe_pc_plus_8[6] => op_data.DATAB
exe_pc_plus_8[7] => op_data.DATAB
exe_pc_plus_8[8] => op_data.DATAB
exe_pc_plus_8[9] => op_data.DATAB
exe_pc_plus_8[10] => op_data.DATAB
exe_pc_plus_8[11] => op_data.DATAB
exe_pc_plus_8[12] => op_data.DATAB
exe_pc_plus_8[13] => op_data.DATAB
exe_pc_plus_8[14] => op_data.DATAB
exe_pc_plus_8[15] => op_data.DATAB
exe_pc_plus_8[16] => op_data.DATAB
exe_pc_plus_8[17] => op_data.DATAB
exe_pc_plus_8[18] => op_data.DATAB
exe_pc_plus_8[19] => op_data.DATAB
exe_pc_plus_8[20] => op_data.DATAB
exe_pc_plus_8[21] => op_data.DATAB
exe_pc_plus_8[22] => op_data.DATAB
exe_pc_plus_8[23] => op_data.DATAB
exe_pc_plus_8[24] => op_data.DATAB
exe_pc_plus_8[25] => op_data.DATAB
exe_pc_plus_8[26] => op_data.DATAB
exe_pc_plus_8[27] => op_data.DATAB
exe_pc_plus_8[28] => op_data.DATAB
exe_pc_plus_8[29] => op_data.DATAB
exe_pc_plus_8[30] => op_data.DATAB
exe_pc_plus_8[31] => op_data.DATAB
rfile_data[0] => op_data.DATAA
rfile_data[1] => op_data.DATAA
rfile_data[2] => op_data.DATAA
rfile_data[3] => op_data.DATAA
rfile_data[4] => op_data.DATAA
rfile_data[5] => op_data.DATAA
rfile_data[6] => op_data.DATAA
rfile_data[7] => op_data.DATAA
rfile_data[8] => op_data.DATAA
rfile_data[9] => op_data.DATAA
rfile_data[10] => op_data.DATAA
rfile_data[11] => op_data.DATAA
rfile_data[12] => op_data.DATAA
rfile_data[13] => op_data.DATAA
rfile_data[14] => op_data.DATAA
rfile_data[15] => op_data.DATAA
rfile_data[16] => op_data.DATAA
rfile_data[17] => op_data.DATAA
rfile_data[18] => op_data.DATAA
rfile_data[19] => op_data.DATAA
rfile_data[20] => op_data.DATAA
rfile_data[21] => op_data.DATAA
rfile_data[22] => op_data.DATAA
rfile_data[23] => op_data.DATAA
rfile_data[24] => op_data.DATAA
rfile_data[25] => op_data.DATAA
rfile_data[26] => op_data.DATAA
rfile_data[27] => op_data.DATAA
rfile_data[28] => op_data.DATAA
rfile_data[29] => op_data.DATAA
rfile_data[30] => op_data.DATAA
rfile_data[31] => op_data.DATAA
op_data[0] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[1] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[2] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[3] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[4] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[5] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[6] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[7] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[8] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[9] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[10] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[11] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[12] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[13] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[14] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[15] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[16] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[17] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[18] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[19] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[20] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[21] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[22] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[23] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[24] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[25] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[26] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[27] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[28] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[29] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[30] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[31] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
forward_ok <= forward_ok.DB_MAX_OUTPUT_PORT_TYPE


|arm4usoc|arm4u_cpu:ARM4U|execute:e|forwarding:fwc
reg[0] => Equal0.IN4
reg[0] => Equal1.IN4
reg[0] => Equal2.IN4
reg[1] => Equal0.IN3
reg[1] => Equal1.IN3
reg[1] => Equal2.IN3
reg[2] => Equal0.IN2
reg[2] => Equal1.IN2
reg[2] => Equal2.IN2
reg[3] => Equal0.IN1
reg[3] => Equal1.IN1
reg[3] => Equal2.IN1
reg[4] => Equal0.IN0
reg[4] => Equal1.IN0
reg[4] => Equal2.IN0
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => op_data.OUTPUTSELECT
reg[5] => forward_ok.OUTPUTSELECT
fwd_wb2_enable => forwarding.IN1
fwd_wb2_address[0] => Equal2.IN9
fwd_wb2_address[1] => Equal2.IN8
fwd_wb2_address[2] => Equal2.IN7
fwd_wb2_address[3] => Equal2.IN6
fwd_wb2_address[4] => Equal2.IN5
fwd_wb2_data[0] => op_data.DATAB
fwd_wb2_data[1] => op_data.DATAB
fwd_wb2_data[2] => op_data.DATAB
fwd_wb2_data[3] => op_data.DATAB
fwd_wb2_data[4] => op_data.DATAB
fwd_wb2_data[5] => op_data.DATAB
fwd_wb2_data[6] => op_data.DATAB
fwd_wb2_data[7] => op_data.DATAB
fwd_wb2_data[8] => op_data.DATAB
fwd_wb2_data[9] => op_data.DATAB
fwd_wb2_data[10] => op_data.DATAB
fwd_wb2_data[11] => op_data.DATAB
fwd_wb2_data[12] => op_data.DATAB
fwd_wb2_data[13] => op_data.DATAB
fwd_wb2_data[14] => op_data.DATAB
fwd_wb2_data[15] => op_data.DATAB
fwd_wb2_data[16] => op_data.DATAB
fwd_wb2_data[17] => op_data.DATAB
fwd_wb2_data[18] => op_data.DATAB
fwd_wb2_data[19] => op_data.DATAB
fwd_wb2_data[20] => op_data.DATAB
fwd_wb2_data[21] => op_data.DATAB
fwd_wb2_data[22] => op_data.DATAB
fwd_wb2_data[23] => op_data.DATAB
fwd_wb2_data[24] => op_data.DATAB
fwd_wb2_data[25] => op_data.DATAB
fwd_wb2_data[26] => op_data.DATAB
fwd_wb2_data[27] => op_data.DATAB
fwd_wb2_data[28] => op_data.DATAB
fwd_wb2_data[29] => op_data.DATAB
fwd_wb2_data[30] => op_data.DATAB
fwd_wb2_data[31] => op_data.DATAB
fwd_wb1_enable => forwarding.IN1
fwd_wb1_address[0] => Equal1.IN9
fwd_wb1_address[1] => Equal1.IN8
fwd_wb1_address[2] => Equal1.IN7
fwd_wb1_address[3] => Equal1.IN6
fwd_wb1_address[4] => Equal1.IN5
fwd_wb1_data[0] => op_data.DATAB
fwd_wb1_data[1] => op_data.DATAB
fwd_wb1_data[2] => op_data.DATAB
fwd_wb1_data[3] => op_data.DATAB
fwd_wb1_data[4] => op_data.DATAB
fwd_wb1_data[5] => op_data.DATAB
fwd_wb1_data[6] => op_data.DATAB
fwd_wb1_data[7] => op_data.DATAB
fwd_wb1_data[8] => op_data.DATAB
fwd_wb1_data[9] => op_data.DATAB
fwd_wb1_data[10] => op_data.DATAB
fwd_wb1_data[11] => op_data.DATAB
fwd_wb1_data[12] => op_data.DATAB
fwd_wb1_data[13] => op_data.DATAB
fwd_wb1_data[14] => op_data.DATAB
fwd_wb1_data[15] => op_data.DATAB
fwd_wb1_data[16] => op_data.DATAB
fwd_wb1_data[17] => op_data.DATAB
fwd_wb1_data[18] => op_data.DATAB
fwd_wb1_data[19] => op_data.DATAB
fwd_wb1_data[20] => op_data.DATAB
fwd_wb1_data[21] => op_data.DATAB
fwd_wb1_data[22] => op_data.DATAB
fwd_wb1_data[23] => op_data.DATAB
fwd_wb1_data[24] => op_data.DATAB
fwd_wb1_data[25] => op_data.DATAB
fwd_wb1_data[26] => op_data.DATAB
fwd_wb1_data[27] => op_data.DATAB
fwd_wb1_data[28] => op_data.DATAB
fwd_wb1_data[29] => op_data.DATAB
fwd_wb1_data[30] => op_data.DATAB
fwd_wb1_data[31] => op_data.DATAB
fwd_wb1_is_invalid => forward_ok.DATAB
fwd_mem_enable => forwarding.IN1
fwd_mem_address[0] => Equal0.IN9
fwd_mem_address[1] => Equal0.IN8
fwd_mem_address[2] => Equal0.IN7
fwd_mem_address[3] => Equal0.IN6
fwd_mem_address[4] => Equal0.IN5
fwd_mem_data[0] => op_data.DATAB
fwd_mem_data[1] => op_data.DATAB
fwd_mem_data[2] => op_data.DATAB
fwd_mem_data[3] => op_data.DATAB
fwd_mem_data[4] => op_data.DATAB
fwd_mem_data[5] => op_data.DATAB
fwd_mem_data[6] => op_data.DATAB
fwd_mem_data[7] => op_data.DATAB
fwd_mem_data[8] => op_data.DATAB
fwd_mem_data[9] => op_data.DATAB
fwd_mem_data[10] => op_data.DATAB
fwd_mem_data[11] => op_data.DATAB
fwd_mem_data[12] => op_data.DATAB
fwd_mem_data[13] => op_data.DATAB
fwd_mem_data[14] => op_data.DATAB
fwd_mem_data[15] => op_data.DATAB
fwd_mem_data[16] => op_data.DATAB
fwd_mem_data[17] => op_data.DATAB
fwd_mem_data[18] => op_data.DATAB
fwd_mem_data[19] => op_data.DATAB
fwd_mem_data[20] => op_data.DATAB
fwd_mem_data[21] => op_data.DATAB
fwd_mem_data[22] => op_data.DATAB
fwd_mem_data[23] => op_data.DATAB
fwd_mem_data[24] => op_data.DATAB
fwd_mem_data[25] => op_data.DATAB
fwd_mem_data[26] => op_data.DATAB
fwd_mem_data[27] => op_data.DATAB
fwd_mem_data[28] => op_data.DATAB
fwd_mem_data[29] => op_data.DATAB
fwd_mem_data[30] => op_data.DATAB
fwd_mem_data[31] => op_data.DATAB
fwd_mem_is_invalid => forward_ok.DATAB
exe_pc_plus_8[0] => op_data.DATAB
exe_pc_plus_8[1] => op_data.DATAB
exe_pc_plus_8[2] => op_data.DATAB
exe_pc_plus_8[3] => op_data.DATAB
exe_pc_plus_8[4] => op_data.DATAB
exe_pc_plus_8[5] => op_data.DATAB
exe_pc_plus_8[6] => op_data.DATAB
exe_pc_plus_8[7] => op_data.DATAB
exe_pc_plus_8[8] => op_data.DATAB
exe_pc_plus_8[9] => op_data.DATAB
exe_pc_plus_8[10] => op_data.DATAB
exe_pc_plus_8[11] => op_data.DATAB
exe_pc_plus_8[12] => op_data.DATAB
exe_pc_plus_8[13] => op_data.DATAB
exe_pc_plus_8[14] => op_data.DATAB
exe_pc_plus_8[15] => op_data.DATAB
exe_pc_plus_8[16] => op_data.DATAB
exe_pc_plus_8[17] => op_data.DATAB
exe_pc_plus_8[18] => op_data.DATAB
exe_pc_plus_8[19] => op_data.DATAB
exe_pc_plus_8[20] => op_data.DATAB
exe_pc_plus_8[21] => op_data.DATAB
exe_pc_plus_8[22] => op_data.DATAB
exe_pc_plus_8[23] => op_data.DATAB
exe_pc_plus_8[24] => op_data.DATAB
exe_pc_plus_8[25] => op_data.DATAB
exe_pc_plus_8[26] => op_data.DATAB
exe_pc_plus_8[27] => op_data.DATAB
exe_pc_plus_8[28] => op_data.DATAB
exe_pc_plus_8[29] => op_data.DATAB
exe_pc_plus_8[30] => op_data.DATAB
exe_pc_plus_8[31] => op_data.DATAB
rfile_data[0] => op_data.DATAA
rfile_data[1] => op_data.DATAA
rfile_data[2] => op_data.DATAA
rfile_data[3] => op_data.DATAA
rfile_data[4] => op_data.DATAA
rfile_data[5] => op_data.DATAA
rfile_data[6] => op_data.DATAA
rfile_data[7] => op_data.DATAA
rfile_data[8] => op_data.DATAA
rfile_data[9] => op_data.DATAA
rfile_data[10] => op_data.DATAA
rfile_data[11] => op_data.DATAA
rfile_data[12] => op_data.DATAA
rfile_data[13] => op_data.DATAA
rfile_data[14] => op_data.DATAA
rfile_data[15] => op_data.DATAA
rfile_data[16] => op_data.DATAA
rfile_data[17] => op_data.DATAA
rfile_data[18] => op_data.DATAA
rfile_data[19] => op_data.DATAA
rfile_data[20] => op_data.DATAA
rfile_data[21] => op_data.DATAA
rfile_data[22] => op_data.DATAA
rfile_data[23] => op_data.DATAA
rfile_data[24] => op_data.DATAA
rfile_data[25] => op_data.DATAA
rfile_data[26] => op_data.DATAA
rfile_data[27] => op_data.DATAA
rfile_data[28] => op_data.DATAA
rfile_data[29] => op_data.DATAA
rfile_data[30] => op_data.DATAA
rfile_data[31] => op_data.DATAA
op_data[0] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[1] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[2] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[3] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[4] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[5] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[6] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[7] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[8] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[9] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[10] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[11] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[12] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[13] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[14] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[15] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[16] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[17] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[18] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[19] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[20] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[21] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[22] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[23] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[24] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[25] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[26] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[27] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[28] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[29] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[30] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[31] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
forward_ok <= forward_ok.DB_MAX_OUTPUT_PORT_TYPE


|arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs
c => stage1_cout.DATAA
c => barrelshift_out.DATAB
exe_barrelshift_operand => shift_amnt[4].OUTPUTSELECT
exe_barrelshift_operand => shift_amnt[3].OUTPUTSELECT
exe_barrelshift_operand => shift_amnt[2].OUTPUTSELECT
exe_barrelshift_operand => shift_amnt[1].OUTPUTSELECT
exe_barrelshift_operand => shift_amnt[0].OUTPUTSELECT
exe_barrelshift_operand => barrelshift.IN1
exe_barrelshift_operand => barrelshift.IN1
exe_barrelshift_operand => barrelshift.IN1
exe_barrelshift_operand => barrelshift.IN1
exe_barrelshift_operand => barrelshift.IN1
exe_barrelshift_type[0] => Mux0.IN2
exe_barrelshift_type[0] => Mux1.IN1
exe_barrelshift_type[0] => Mux2.IN1
exe_barrelshift_type[0] => Mux3.IN1
exe_barrelshift_type[0] => Mux4.IN1
exe_barrelshift_type[0] => Mux5.IN1
exe_barrelshift_type[0] => Mux6.IN1
exe_barrelshift_type[0] => Mux7.IN1
exe_barrelshift_type[0] => Mux8.IN1
exe_barrelshift_type[0] => Mux9.IN1
exe_barrelshift_type[0] => Mux10.IN1
exe_barrelshift_type[0] => Mux11.IN1
exe_barrelshift_type[0] => Mux12.IN1
exe_barrelshift_type[0] => Mux13.IN1
exe_barrelshift_type[0] => Mux14.IN1
exe_barrelshift_type[0] => Mux15.IN1
exe_barrelshift_type[0] => Mux16.IN1
exe_barrelshift_type[0] => Mux17.IN1
exe_barrelshift_type[0] => Mux18.IN1
exe_barrelshift_type[0] => Mux19.IN1
exe_barrelshift_type[0] => Mux20.IN1
exe_barrelshift_type[0] => Mux21.IN1
exe_barrelshift_type[0] => Mux22.IN1
exe_barrelshift_type[0] => Mux23.IN1
exe_barrelshift_type[0] => Mux24.IN1
exe_barrelshift_type[0] => Mux25.IN1
exe_barrelshift_type[0] => Mux26.IN1
exe_barrelshift_type[0] => Mux27.IN1
exe_barrelshift_type[0] => Mux28.IN1
exe_barrelshift_type[0] => Mux29.IN1
exe_barrelshift_type[0] => Mux30.IN1
exe_barrelshift_type[0] => Mux31.IN2
exe_barrelshift_type[0] => Mux32.IN1
exe_barrelshift_type[0] => Mux33.IN2
exe_barrelshift_type[0] => Mux34.IN2
exe_barrelshift_type[0] => Mux35.IN1
exe_barrelshift_type[0] => Mux36.IN1
exe_barrelshift_type[0] => Mux37.IN1
exe_barrelshift_type[0] => Mux38.IN1
exe_barrelshift_type[0] => Mux39.IN1
exe_barrelshift_type[0] => Mux40.IN1
exe_barrelshift_type[0] => Mux41.IN1
exe_barrelshift_type[0] => Mux42.IN1
exe_barrelshift_type[0] => Mux43.IN1
exe_barrelshift_type[0] => Mux44.IN1
exe_barrelshift_type[0] => Mux45.IN1
exe_barrelshift_type[0] => Mux46.IN1
exe_barrelshift_type[0] => Mux47.IN1
exe_barrelshift_type[0] => Mux48.IN1
exe_barrelshift_type[0] => Mux49.IN1
exe_barrelshift_type[0] => Mux50.IN1
exe_barrelshift_type[0] => Mux51.IN1
exe_barrelshift_type[0] => Mux52.IN1
exe_barrelshift_type[0] => Mux53.IN1
exe_barrelshift_type[0] => Mux54.IN1
exe_barrelshift_type[0] => Mux55.IN1
exe_barrelshift_type[0] => Mux56.IN1
exe_barrelshift_type[0] => Mux57.IN1
exe_barrelshift_type[0] => Mux58.IN1
exe_barrelshift_type[0] => Mux59.IN1
exe_barrelshift_type[0] => Mux60.IN1
exe_barrelshift_type[0] => Mux61.IN1
exe_barrelshift_type[0] => Mux62.IN1
exe_barrelshift_type[0] => Mux63.IN2
exe_barrelshift_type[0] => Mux64.IN2
exe_barrelshift_type[0] => Mux65.IN1
exe_barrelshift_type[0] => Mux66.IN2
exe_barrelshift_type[0] => Mux67.IN2
exe_barrelshift_type[0] => Mux68.IN2
exe_barrelshift_type[0] => Mux69.IN2
exe_barrelshift_type[0] => Mux70.IN1
exe_barrelshift_type[0] => Mux71.IN1
exe_barrelshift_type[0] => Mux72.IN1
exe_barrelshift_type[0] => Mux73.IN1
exe_barrelshift_type[0] => Mux74.IN1
exe_barrelshift_type[0] => Mux75.IN1
exe_barrelshift_type[0] => Mux76.IN1
exe_barrelshift_type[0] => Mux77.IN1
exe_barrelshift_type[0] => Mux78.IN1
exe_barrelshift_type[0] => Mux79.IN1
exe_barrelshift_type[0] => Mux80.IN1
exe_barrelshift_type[0] => Mux81.IN1
exe_barrelshift_type[0] => Mux82.IN1
exe_barrelshift_type[0] => Mux83.IN1
exe_barrelshift_type[0] => Mux84.IN1
exe_barrelshift_type[0] => Mux85.IN1
exe_barrelshift_type[0] => Mux86.IN1
exe_barrelshift_type[0] => Mux87.IN1
exe_barrelshift_type[0] => Mux88.IN1
exe_barrelshift_type[0] => Mux89.IN1
exe_barrelshift_type[0] => Mux90.IN1
exe_barrelshift_type[0] => Mux91.IN1
exe_barrelshift_type[0] => Mux92.IN1
exe_barrelshift_type[0] => Mux93.IN1
exe_barrelshift_type[0] => Mux94.IN2
exe_barrelshift_type[0] => Mux95.IN2
exe_barrelshift_type[0] => Mux96.IN2
exe_barrelshift_type[0] => Mux97.IN2
exe_barrelshift_type[0] => Mux98.IN1
exe_barrelshift_type[0] => Mux99.IN2
exe_barrelshift_type[0] => Mux100.IN2
exe_barrelshift_type[0] => Mux101.IN2
exe_barrelshift_type[0] => Mux102.IN2
exe_barrelshift_type[0] => Mux103.IN2
exe_barrelshift_type[0] => Mux104.IN2
exe_barrelshift_type[0] => Mux105.IN2
exe_barrelshift_type[0] => Mux106.IN2
exe_barrelshift_type[0] => Mux107.IN1
exe_barrelshift_type[0] => Mux108.IN1
exe_barrelshift_type[0] => Mux109.IN1
exe_barrelshift_type[0] => Mux110.IN1
exe_barrelshift_type[0] => Mux111.IN1
exe_barrelshift_type[0] => Mux112.IN1
exe_barrelshift_type[0] => Mux113.IN1
exe_barrelshift_type[0] => Mux114.IN1
exe_barrelshift_type[0] => Mux115.IN1
exe_barrelshift_type[0] => Mux116.IN1
exe_barrelshift_type[0] => Mux117.IN1
exe_barrelshift_type[0] => Mux118.IN1
exe_barrelshift_type[0] => Mux119.IN1
exe_barrelshift_type[0] => Mux120.IN1
exe_barrelshift_type[0] => Mux121.IN1
exe_barrelshift_type[0] => Mux122.IN1
exe_barrelshift_type[0] => Mux123.IN2
exe_barrelshift_type[0] => Mux124.IN2
exe_barrelshift_type[0] => Mux125.IN2
exe_barrelshift_type[0] => Mux126.IN2
exe_barrelshift_type[0] => Mux127.IN2
exe_barrelshift_type[0] => Mux128.IN2
exe_barrelshift_type[0] => Mux129.IN2
exe_barrelshift_type[0] => Mux130.IN2
exe_barrelshift_type[0] => Mux131.IN1
exe_barrelshift_type[0] => Mux132.IN2
exe_barrelshift_type[0] => Mux133.IN2
exe_barrelshift_type[0] => Mux134.IN2
exe_barrelshift_type[0] => Mux135.IN2
exe_barrelshift_type[0] => Mux136.IN2
exe_barrelshift_type[0] => Mux137.IN2
exe_barrelshift_type[0] => Mux138.IN2
exe_barrelshift_type[0] => Mux139.IN2
exe_barrelshift_type[0] => Mux140.IN2
exe_barrelshift_type[0] => Mux141.IN2
exe_barrelshift_type[0] => Mux142.IN2
exe_barrelshift_type[0] => Mux143.IN2
exe_barrelshift_type[0] => Mux144.IN2
exe_barrelshift_type[0] => Mux145.IN2
exe_barrelshift_type[0] => Mux146.IN2
exe_barrelshift_type[0] => Mux147.IN2
exe_barrelshift_type[0] => Mux148.IN2
exe_barrelshift_type[0] => Mux149.IN2
exe_barrelshift_type[0] => Mux150.IN2
exe_barrelshift_type[0] => Mux151.IN2
exe_barrelshift_type[0] => Mux152.IN2
exe_barrelshift_type[0] => Mux153.IN2
exe_barrelshift_type[0] => Mux154.IN2
exe_barrelshift_type[0] => Mux155.IN2
exe_barrelshift_type[0] => Mux156.IN2
exe_barrelshift_type[0] => Mux157.IN2
exe_barrelshift_type[0] => Mux158.IN2
exe_barrelshift_type[0] => Mux159.IN2
exe_barrelshift_type[0] => Mux160.IN2
exe_barrelshift_type[0] => Mux161.IN2
exe_barrelshift_type[0] => Mux162.IN2
exe_barrelshift_type[0] => Mux163.IN2
exe_barrelshift_type[0] => Mux164.IN5
exe_barrelshift_type[0] => Mux165.IN5
exe_barrelshift_type[0] => Mux166.IN5
exe_barrelshift_type[0] => Mux167.IN5
exe_barrelshift_type[0] => Mux168.IN5
exe_barrelshift_type[0] => Mux169.IN5
exe_barrelshift_type[0] => Mux170.IN5
exe_barrelshift_type[0] => Mux171.IN5
exe_barrelshift_type[0] => Mux172.IN5
exe_barrelshift_type[0] => Mux173.IN5
exe_barrelshift_type[0] => Mux174.IN5
exe_barrelshift_type[0] => Mux175.IN5
exe_barrelshift_type[0] => Mux176.IN5
exe_barrelshift_type[0] => Mux177.IN5
exe_barrelshift_type[0] => Mux178.IN5
exe_barrelshift_type[0] => Mux179.IN5
exe_barrelshift_type[0] => Mux180.IN5
exe_barrelshift_type[0] => Mux181.IN5
exe_barrelshift_type[0] => Mux182.IN5
exe_barrelshift_type[0] => Mux183.IN5
exe_barrelshift_type[0] => Mux184.IN5
exe_barrelshift_type[0] => Mux185.IN5
exe_barrelshift_type[0] => Mux186.IN5
exe_barrelshift_type[0] => Mux187.IN5
exe_barrelshift_type[0] => Mux188.IN5
exe_barrelshift_type[0] => Mux189.IN5
exe_barrelshift_type[0] => Mux190.IN5
exe_barrelshift_type[0] => Mux191.IN5
exe_barrelshift_type[0] => Mux192.IN5
exe_barrelshift_type[0] => Mux193.IN5
exe_barrelshift_type[0] => Mux194.IN5
exe_barrelshift_type[0] => Mux195.IN5
exe_barrelshift_type[0] => Mux196.IN5
exe_barrelshift_type[1] => Mux0.IN1
exe_barrelshift_type[1] => Mux1.IN0
exe_barrelshift_type[1] => Mux2.IN0
exe_barrelshift_type[1] => Mux3.IN0
exe_barrelshift_type[1] => Mux4.IN0
exe_barrelshift_type[1] => Mux5.IN0
exe_barrelshift_type[1] => Mux6.IN0
exe_barrelshift_type[1] => Mux7.IN0
exe_barrelshift_type[1] => Mux8.IN0
exe_barrelshift_type[1] => Mux9.IN0
exe_barrelshift_type[1] => Mux10.IN0
exe_barrelshift_type[1] => Mux11.IN0
exe_barrelshift_type[1] => Mux12.IN0
exe_barrelshift_type[1] => Mux13.IN0
exe_barrelshift_type[1] => Mux14.IN0
exe_barrelshift_type[1] => Mux15.IN0
exe_barrelshift_type[1] => Mux16.IN0
exe_barrelshift_type[1] => Mux17.IN0
exe_barrelshift_type[1] => Mux18.IN0
exe_barrelshift_type[1] => Mux19.IN0
exe_barrelshift_type[1] => Mux20.IN0
exe_barrelshift_type[1] => Mux21.IN0
exe_barrelshift_type[1] => Mux22.IN0
exe_barrelshift_type[1] => Mux23.IN0
exe_barrelshift_type[1] => Mux24.IN0
exe_barrelshift_type[1] => Mux25.IN0
exe_barrelshift_type[1] => Mux26.IN0
exe_barrelshift_type[1] => Mux27.IN0
exe_barrelshift_type[1] => Mux28.IN0
exe_barrelshift_type[1] => Mux29.IN0
exe_barrelshift_type[1] => Mux30.IN0
exe_barrelshift_type[1] => Mux31.IN1
exe_barrelshift_type[1] => Mux32.IN0
exe_barrelshift_type[1] => Mux33.IN1
exe_barrelshift_type[1] => Mux34.IN1
exe_barrelshift_type[1] => Mux35.IN0
exe_barrelshift_type[1] => Mux36.IN0
exe_barrelshift_type[1] => Mux37.IN0
exe_barrelshift_type[1] => Mux38.IN0
exe_barrelshift_type[1] => Mux39.IN0
exe_barrelshift_type[1] => Mux40.IN0
exe_barrelshift_type[1] => Mux41.IN0
exe_barrelshift_type[1] => Mux42.IN0
exe_barrelshift_type[1] => Mux43.IN0
exe_barrelshift_type[1] => Mux44.IN0
exe_barrelshift_type[1] => Mux45.IN0
exe_barrelshift_type[1] => Mux46.IN0
exe_barrelshift_type[1] => Mux47.IN0
exe_barrelshift_type[1] => Mux48.IN0
exe_barrelshift_type[1] => Mux49.IN0
exe_barrelshift_type[1] => Mux50.IN0
exe_barrelshift_type[1] => Mux51.IN0
exe_barrelshift_type[1] => Mux52.IN0
exe_barrelshift_type[1] => Mux53.IN0
exe_barrelshift_type[1] => Mux54.IN0
exe_barrelshift_type[1] => Mux55.IN0
exe_barrelshift_type[1] => Mux56.IN0
exe_barrelshift_type[1] => Mux57.IN0
exe_barrelshift_type[1] => Mux58.IN0
exe_barrelshift_type[1] => Mux59.IN0
exe_barrelshift_type[1] => Mux60.IN0
exe_barrelshift_type[1] => Mux61.IN0
exe_barrelshift_type[1] => Mux62.IN0
exe_barrelshift_type[1] => Mux63.IN1
exe_barrelshift_type[1] => Mux64.IN1
exe_barrelshift_type[1] => Mux65.IN0
exe_barrelshift_type[1] => Mux66.IN1
exe_barrelshift_type[1] => Mux67.IN1
exe_barrelshift_type[1] => Mux68.IN1
exe_barrelshift_type[1] => Mux69.IN1
exe_barrelshift_type[1] => Mux70.IN0
exe_barrelshift_type[1] => Mux71.IN0
exe_barrelshift_type[1] => Mux72.IN0
exe_barrelshift_type[1] => Mux73.IN0
exe_barrelshift_type[1] => Mux74.IN0
exe_barrelshift_type[1] => Mux75.IN0
exe_barrelshift_type[1] => Mux76.IN0
exe_barrelshift_type[1] => Mux77.IN0
exe_barrelshift_type[1] => Mux78.IN0
exe_barrelshift_type[1] => Mux79.IN0
exe_barrelshift_type[1] => Mux80.IN0
exe_barrelshift_type[1] => Mux81.IN0
exe_barrelshift_type[1] => Mux82.IN0
exe_barrelshift_type[1] => Mux83.IN0
exe_barrelshift_type[1] => Mux84.IN0
exe_barrelshift_type[1] => Mux85.IN0
exe_barrelshift_type[1] => Mux86.IN0
exe_barrelshift_type[1] => Mux87.IN0
exe_barrelshift_type[1] => Mux88.IN0
exe_barrelshift_type[1] => Mux89.IN0
exe_barrelshift_type[1] => Mux90.IN0
exe_barrelshift_type[1] => Mux91.IN0
exe_barrelshift_type[1] => Mux92.IN0
exe_barrelshift_type[1] => Mux93.IN0
exe_barrelshift_type[1] => Mux94.IN1
exe_barrelshift_type[1] => Mux95.IN1
exe_barrelshift_type[1] => Mux96.IN1
exe_barrelshift_type[1] => Mux97.IN1
exe_barrelshift_type[1] => Mux98.IN0
exe_barrelshift_type[1] => Mux99.IN1
exe_barrelshift_type[1] => Mux100.IN1
exe_barrelshift_type[1] => Mux101.IN1
exe_barrelshift_type[1] => Mux102.IN1
exe_barrelshift_type[1] => Mux103.IN1
exe_barrelshift_type[1] => Mux104.IN1
exe_barrelshift_type[1] => Mux105.IN1
exe_barrelshift_type[1] => Mux106.IN1
exe_barrelshift_type[1] => Mux107.IN0
exe_barrelshift_type[1] => Mux108.IN0
exe_barrelshift_type[1] => Mux109.IN0
exe_barrelshift_type[1] => Mux110.IN0
exe_barrelshift_type[1] => Mux111.IN0
exe_barrelshift_type[1] => Mux112.IN0
exe_barrelshift_type[1] => Mux113.IN0
exe_barrelshift_type[1] => Mux114.IN0
exe_barrelshift_type[1] => Mux115.IN0
exe_barrelshift_type[1] => Mux116.IN0
exe_barrelshift_type[1] => Mux117.IN0
exe_barrelshift_type[1] => Mux118.IN0
exe_barrelshift_type[1] => Mux119.IN0
exe_barrelshift_type[1] => Mux120.IN0
exe_barrelshift_type[1] => Mux121.IN0
exe_barrelshift_type[1] => Mux122.IN0
exe_barrelshift_type[1] => Mux123.IN1
exe_barrelshift_type[1] => Mux124.IN1
exe_barrelshift_type[1] => Mux125.IN1
exe_barrelshift_type[1] => Mux126.IN1
exe_barrelshift_type[1] => Mux127.IN1
exe_barrelshift_type[1] => Mux128.IN1
exe_barrelshift_type[1] => Mux129.IN1
exe_barrelshift_type[1] => Mux130.IN1
exe_barrelshift_type[1] => Mux131.IN0
exe_barrelshift_type[1] => Mux132.IN1
exe_barrelshift_type[1] => Mux133.IN1
exe_barrelshift_type[1] => Mux134.IN1
exe_barrelshift_type[1] => Mux135.IN1
exe_barrelshift_type[1] => Mux136.IN1
exe_barrelshift_type[1] => Mux137.IN1
exe_barrelshift_type[1] => Mux138.IN1
exe_barrelshift_type[1] => Mux139.IN1
exe_barrelshift_type[1] => Mux140.IN1
exe_barrelshift_type[1] => Mux141.IN1
exe_barrelshift_type[1] => Mux142.IN1
exe_barrelshift_type[1] => Mux143.IN1
exe_barrelshift_type[1] => Mux144.IN1
exe_barrelshift_type[1] => Mux145.IN1
exe_barrelshift_type[1] => Mux146.IN1
exe_barrelshift_type[1] => Mux147.IN1
exe_barrelshift_type[1] => Mux148.IN1
exe_barrelshift_type[1] => Mux149.IN1
exe_barrelshift_type[1] => Mux150.IN1
exe_barrelshift_type[1] => Mux151.IN1
exe_barrelshift_type[1] => Mux152.IN1
exe_barrelshift_type[1] => Mux153.IN1
exe_barrelshift_type[1] => Mux154.IN1
exe_barrelshift_type[1] => Mux155.IN1
exe_barrelshift_type[1] => Mux156.IN1
exe_barrelshift_type[1] => Mux157.IN1
exe_barrelshift_type[1] => Mux158.IN1
exe_barrelshift_type[1] => Mux159.IN1
exe_barrelshift_type[1] => Mux160.IN1
exe_barrelshift_type[1] => Mux161.IN1
exe_barrelshift_type[1] => Mux162.IN1
exe_barrelshift_type[1] => Mux163.IN1
exe_barrelshift_type[1] => Mux164.IN4
exe_barrelshift_type[1] => Mux165.IN4
exe_barrelshift_type[1] => Mux166.IN4
exe_barrelshift_type[1] => Mux167.IN4
exe_barrelshift_type[1] => Mux168.IN4
exe_barrelshift_type[1] => Mux169.IN4
exe_barrelshift_type[1] => Mux170.IN4
exe_barrelshift_type[1] => Mux171.IN4
exe_barrelshift_type[1] => Mux172.IN4
exe_barrelshift_type[1] => Mux173.IN4
exe_barrelshift_type[1] => Mux174.IN4
exe_barrelshift_type[1] => Mux175.IN4
exe_barrelshift_type[1] => Mux176.IN4
exe_barrelshift_type[1] => Mux177.IN4
exe_barrelshift_type[1] => Mux178.IN4
exe_barrelshift_type[1] => Mux179.IN4
exe_barrelshift_type[1] => Mux180.IN4
exe_barrelshift_type[1] => Mux181.IN4
exe_barrelshift_type[1] => Mux182.IN4
exe_barrelshift_type[1] => Mux183.IN4
exe_barrelshift_type[1] => Mux184.IN4
exe_barrelshift_type[1] => Mux185.IN4
exe_barrelshift_type[1] => Mux186.IN4
exe_barrelshift_type[1] => Mux187.IN4
exe_barrelshift_type[1] => Mux188.IN4
exe_barrelshift_type[1] => Mux189.IN4
exe_barrelshift_type[1] => Mux190.IN4
exe_barrelshift_type[1] => Mux191.IN4
exe_barrelshift_type[1] => Mux192.IN4
exe_barrelshift_type[1] => Mux193.IN4
exe_barrelshift_type[1] => Mux194.IN4
exe_barrelshift_type[1] => Mux195.IN4
exe_barrelshift_type[1] => Mux196.IN4
exe_literal_shift_amnt[0] => shift_amnt[0].DATAA
exe_literal_shift_amnt[0] => Equal1.IN4
exe_literal_shift_amnt[1] => shift_amnt[1].DATAA
exe_literal_shift_amnt[1] => Equal1.IN3
exe_literal_shift_amnt[2] => shift_amnt[2].DATAA
exe_literal_shift_amnt[2] => Equal1.IN2
exe_literal_shift_amnt[3] => shift_amnt[3].DATAA
exe_literal_shift_amnt[3] => Equal1.IN1
exe_literal_shift_amnt[4] => shift_amnt[4].DATAA
exe_literal_shift_amnt[4] => Equal1.IN0
exe_literal_data[0] => shift_in[0].DATAB
exe_literal_data[1] => shift_in[1].DATAB
exe_literal_data[2] => shift_in[2].DATAB
exe_literal_data[3] => shift_in[3].DATAB
exe_literal_data[4] => shift_in[4].DATAB
exe_literal_data[5] => shift_in[5].DATAB
exe_literal_data[6] => shift_in[6].DATAB
exe_literal_data[7] => shift_in[7].DATAB
exe_literal_data[8] => shift_in[8].DATAB
exe_literal_data[9] => shift_in[9].DATAB
exe_literal_data[10] => shift_in[10].DATAB
exe_literal_data[11] => shift_in[11].DATAB
exe_literal_data[12] => shift_in[12].DATAB
exe_literal_data[13] => shift_in[13].DATAB
exe_literal_data[14] => shift_in[14].DATAB
exe_literal_data[15] => shift_in[15].DATAB
exe_literal_data[16] => shift_in[16].DATAB
exe_literal_data[17] => shift_in[17].DATAB
exe_literal_data[18] => shift_in[18].DATAB
exe_literal_data[19] => shift_in[19].DATAB
exe_literal_data[20] => shift_in[20].DATAB
exe_literal_data[21] => shift_in[21].DATAB
exe_literal_data[22] => shift_in[22].DATAB
exe_literal_data[23] => shift_in[31].DATAB
exe_literal_data[23] => shift_in[30].DATAB
exe_literal_data[23] => shift_in[29].DATAB
exe_literal_data[23] => shift_in[28].DATAB
exe_literal_data[23] => shift_in[27].DATAB
exe_literal_data[23] => shift_in[26].DATAB
exe_literal_data[23] => shift_in[25].DATAB
exe_literal_data[23] => shift_in[24].DATAB
exe_literal_data[23] => shift_in[23].DATAB
exe_opb_is_literal => shift_in[31].OUTPUTSELECT
exe_opb_is_literal => shift_in[30].OUTPUTSELECT
exe_opb_is_literal => shift_in[29].OUTPUTSELECT
exe_opb_is_literal => shift_in[28].OUTPUTSELECT
exe_opb_is_literal => shift_in[27].OUTPUTSELECT
exe_opb_is_literal => shift_in[26].OUTPUTSELECT
exe_opb_is_literal => shift_in[25].OUTPUTSELECT
exe_opb_is_literal => shift_in[24].OUTPUTSELECT
exe_opb_is_literal => shift_in[23].OUTPUTSELECT
exe_opb_is_literal => shift_in[22].OUTPUTSELECT
exe_opb_is_literal => shift_in[21].OUTPUTSELECT
exe_opb_is_literal => shift_in[20].OUTPUTSELECT
exe_opb_is_literal => shift_in[19].OUTPUTSELECT
exe_opb_is_literal => shift_in[18].OUTPUTSELECT
exe_opb_is_literal => shift_in[17].OUTPUTSELECT
exe_opb_is_literal => shift_in[16].OUTPUTSELECT
exe_opb_is_literal => shift_in[15].OUTPUTSELECT
exe_opb_is_literal => shift_in[14].OUTPUTSELECT
exe_opb_is_literal => shift_in[13].OUTPUTSELECT
exe_opb_is_literal => shift_in[12].OUTPUTSELECT
exe_opb_is_literal => shift_in[11].OUTPUTSELECT
exe_opb_is_literal => shift_in[10].OUTPUTSELECT
exe_opb_is_literal => shift_in[9].OUTPUTSELECT
exe_opb_is_literal => shift_in[8].OUTPUTSELECT
exe_opb_is_literal => shift_in[7].OUTPUTSELECT
exe_opb_is_literal => shift_in[6].OUTPUTSELECT
exe_opb_is_literal => shift_in[5].OUTPUTSELECT
exe_opb_is_literal => shift_in[4].OUTPUTSELECT
exe_opb_is_literal => shift_in[3].OUTPUTSELECT
exe_opb_is_literal => shift_in[2].OUTPUTSELECT
exe_opb_is_literal => shift_in[1].OUTPUTSELECT
exe_opb_is_literal => shift_in[0].OUTPUTSELECT
op_b_data[0] => shift_in[0].DATAA
op_b_data[1] => shift_in[1].DATAA
op_b_data[1] => barrelshift_out.DATAB
op_b_data[2] => shift_in[2].DATAA
op_b_data[2] => barrelshift_out.DATAB
op_b_data[3] => shift_in[3].DATAA
op_b_data[3] => barrelshift_out.DATAB
op_b_data[4] => shift_in[4].DATAA
op_b_data[4] => barrelshift_out.DATAB
op_b_data[5] => shift_in[5].DATAA
op_b_data[5] => barrelshift_out.DATAB
op_b_data[6] => shift_in[6].DATAA
op_b_data[6] => barrelshift_out.DATAB
op_b_data[7] => shift_in[7].DATAA
op_b_data[7] => barrelshift_out.DATAB
op_b_data[8] => shift_in[8].DATAA
op_b_data[8] => barrelshift_out.DATAB
op_b_data[9] => shift_in[9].DATAA
op_b_data[9] => barrelshift_out.DATAB
op_b_data[10] => shift_in[10].DATAA
op_b_data[10] => barrelshift_out.DATAB
op_b_data[11] => shift_in[11].DATAA
op_b_data[11] => barrelshift_out.DATAB
op_b_data[12] => shift_in[12].DATAA
op_b_data[12] => barrelshift_out.DATAB
op_b_data[13] => shift_in[13].DATAA
op_b_data[13] => barrelshift_out.DATAB
op_b_data[14] => shift_in[14].DATAA
op_b_data[14] => barrelshift_out.DATAB
op_b_data[15] => shift_in[15].DATAA
op_b_data[15] => barrelshift_out.DATAB
op_b_data[16] => shift_in[16].DATAA
op_b_data[16] => barrelshift_out.DATAB
op_b_data[17] => shift_in[17].DATAA
op_b_data[17] => barrelshift_out.DATAB
op_b_data[18] => shift_in[18].DATAA
op_b_data[18] => barrelshift_out.DATAB
op_b_data[19] => shift_in[19].DATAA
op_b_data[19] => barrelshift_out.DATAB
op_b_data[20] => shift_in[20].DATAA
op_b_data[20] => barrelshift_out.DATAB
op_b_data[21] => shift_in[21].DATAA
op_b_data[21] => barrelshift_out.DATAB
op_b_data[22] => shift_in[22].DATAA
op_b_data[22] => barrelshift_out.DATAB
op_b_data[23] => shift_in[23].DATAA
op_b_data[23] => barrelshift_out.DATAB
op_b_data[24] => shift_in[24].DATAA
op_b_data[24] => barrelshift_out.DATAB
op_b_data[25] => shift_in[25].DATAA
op_b_data[25] => barrelshift_out.DATAB
op_b_data[26] => shift_in[26].DATAA
op_b_data[26] => barrelshift_out.DATAB
op_b_data[27] => shift_in[27].DATAA
op_b_data[27] => barrelshift_out.DATAB
op_b_data[28] => shift_in[28].DATAA
op_b_data[28] => barrelshift_out.DATAB
op_b_data[29] => shift_in[29].DATAA
op_b_data[29] => barrelshift_out.DATAB
op_b_data[30] => shift_in[30].DATAA
op_b_data[30] => barrelshift_out.DATAB
op_b_data[31] => shift_in[31].DATAA
op_b_data[31] => barrelshift_out.DATAB
op_c_data[0] => shift_amnt[0].DATAB
op_c_data[0] => LessThan0.IN16
op_c_data[0] => Equal0.IN15
op_c_data[0] => LessThan1.IN16
op_c_data[0] => Equal2.IN9
op_c_data[1] => shift_amnt[1].DATAB
op_c_data[1] => LessThan0.IN15
op_c_data[1] => Equal0.IN14
op_c_data[1] => LessThan1.IN15
op_c_data[1] => Equal2.IN8
op_c_data[2] => shift_amnt[2].DATAB
op_c_data[2] => LessThan0.IN14
op_c_data[2] => Equal0.IN13
op_c_data[2] => LessThan1.IN14
op_c_data[2] => Equal2.IN7
op_c_data[3] => shift_amnt[3].DATAB
op_c_data[3] => LessThan0.IN13
op_c_data[3] => Equal0.IN12
op_c_data[3] => LessThan1.IN13
op_c_data[3] => Equal2.IN6
op_c_data[4] => shift_amnt[4].DATAB
op_c_data[4] => LessThan0.IN12
op_c_data[4] => Equal0.IN11
op_c_data[4] => LessThan1.IN12
op_c_data[4] => Equal2.IN5
op_c_data[5] => LessThan0.IN11
op_c_data[5] => Equal0.IN10
op_c_data[5] => LessThan1.IN11
op_c_data[6] => LessThan0.IN10
op_c_data[6] => Equal0.IN9
op_c_data[6] => LessThan1.IN10
op_c_data[7] => LessThan0.IN9
op_c_data[7] => Equal0.IN8
op_c_data[7] => LessThan1.IN9
op_c_data[8] => ~NO_FANOUT~
op_c_data[9] => ~NO_FANOUT~
op_c_data[10] => ~NO_FANOUT~
op_c_data[11] => ~NO_FANOUT~
op_c_data[12] => ~NO_FANOUT~
op_c_data[13] => ~NO_FANOUT~
op_c_data[14] => ~NO_FANOUT~
op_c_data[15] => ~NO_FANOUT~
op_c_data[16] => ~NO_FANOUT~
op_c_data[17] => ~NO_FANOUT~
op_c_data[18] => ~NO_FANOUT~
op_c_data[19] => ~NO_FANOUT~
op_c_data[20] => ~NO_FANOUT~
op_c_data[21] => ~NO_FANOUT~
op_c_data[22] => ~NO_FANOUT~
op_c_data[23] => ~NO_FANOUT~
op_c_data[24] => ~NO_FANOUT~
op_c_data[25] => ~NO_FANOUT~
op_c_data[26] => ~NO_FANOUT~
op_c_data[27] => ~NO_FANOUT~
op_c_data[28] => ~NO_FANOUT~
op_c_data[29] => ~NO_FANOUT~
op_c_data[30] => ~NO_FANOUT~
op_c_data[31] => ~NO_FANOUT~
barrelshift_c <= Mux196.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[0] <= Mux195.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[1] <= Mux194.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[2] <= Mux193.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[3] <= Mux192.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[4] <= Mux191.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[5] <= Mux190.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[6] <= Mux189.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[7] <= Mux188.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[8] <= Mux187.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[9] <= Mux186.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[10] <= Mux185.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[11] <= Mux184.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[12] <= Mux183.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[13] <= Mux182.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[14] <= Mux181.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[15] <= Mux180.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[16] <= Mux179.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[17] <= Mux178.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[18] <= Mux177.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[19] <= Mux176.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[20] <= Mux175.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[21] <= Mux174.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[22] <= Mux173.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[23] <= Mux172.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[24] <= Mux171.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[25] <= Mux170.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[26] <= Mux169.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[27] <= Mux168.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[28] <= Mux167.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[29] <= Mux166.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[30] <= Mux165.DB_MAX_OUTPUT_PORT_TYPE
barrelshift_out[31] <= Mux164.DB_MAX_OUTPUT_PORT_TYPE


|arm4usoc|arm4u_cpu:ARM4U|execute:e|alu:alu
exe_alu_operation.ALU_NOP => Selector0.IN6
exe_alu_operation.ALU_NOP => Selector1.IN6
exe_alu_operation.ALU_NOP => Selector2.IN6
exe_alu_operation.ALU_NOP => Selector3.IN6
exe_alu_operation.ALU_NOP => Selector4.IN7
exe_alu_operation.ALU_NOP => Selector5.IN7
exe_alu_operation.ALU_NOP => Selector6.IN7
exe_alu_operation.ALU_NOP => Selector7.IN7
exe_alu_operation.ALU_NOP => Selector8.IN7
exe_alu_operation.ALU_NOP => Selector9.IN7
exe_alu_operation.ALU_NOP => Selector10.IN7
exe_alu_operation.ALU_NOP => Selector11.IN7
exe_alu_operation.ALU_NOP => Selector12.IN7
exe_alu_operation.ALU_NOP => Selector13.IN7
exe_alu_operation.ALU_NOP => Selector14.IN7
exe_alu_operation.ALU_NOP => Selector15.IN7
exe_alu_operation.ALU_NOP => Selector16.IN7
exe_alu_operation.ALU_NOP => Selector17.IN7
exe_alu_operation.ALU_NOP => Selector18.IN7
exe_alu_operation.ALU_NOP => Selector19.IN7
exe_alu_operation.ALU_NOP => Selector20.IN7
exe_alu_operation.ALU_NOP => Selector21.IN7
exe_alu_operation.ALU_NOP => Selector22.IN7
exe_alu_operation.ALU_NOP => Selector23.IN7
exe_alu_operation.ALU_NOP => Selector24.IN6
exe_alu_operation.ALU_NOP => Selector25.IN6
exe_alu_operation.ALU_NOP => Selector26.IN7
exe_alu_operation.ALU_NOP => Selector27.IN7
exe_alu_operation.ALU_NOP => Selector28.IN6
exe_alu_operation.ALU_NOP => Selector29.IN6
exe_alu_operation.ALU_NOP => Selector30.IN6
exe_alu_operation.ALU_NOP => Selector31.IN6
exe_alu_operation.ALU_NOP => WideOr1.IN0
exe_alu_operation.ALU_NOP => Selector98.IN11
exe_alu_operation.ALU_NOT => Selector0.IN7
exe_alu_operation.ALU_NOT => Selector1.IN7
exe_alu_operation.ALU_NOT => Selector2.IN7
exe_alu_operation.ALU_NOT => Selector3.IN7
exe_alu_operation.ALU_NOT => Selector4.IN8
exe_alu_operation.ALU_NOT => Selector5.IN8
exe_alu_operation.ALU_NOT => Selector6.IN8
exe_alu_operation.ALU_NOT => Selector7.IN8
exe_alu_operation.ALU_NOT => Selector8.IN8
exe_alu_operation.ALU_NOT => Selector9.IN8
exe_alu_operation.ALU_NOT => Selector10.IN8
exe_alu_operation.ALU_NOT => Selector11.IN8
exe_alu_operation.ALU_NOT => Selector12.IN8
exe_alu_operation.ALU_NOT => Selector13.IN8
exe_alu_operation.ALU_NOT => Selector14.IN8
exe_alu_operation.ALU_NOT => Selector15.IN8
exe_alu_operation.ALU_NOT => Selector16.IN8
exe_alu_operation.ALU_NOT => Selector17.IN8
exe_alu_operation.ALU_NOT => Selector18.IN8
exe_alu_operation.ALU_NOT => Selector19.IN8
exe_alu_operation.ALU_NOT => Selector20.IN8
exe_alu_operation.ALU_NOT => Selector21.IN8
exe_alu_operation.ALU_NOT => Selector22.IN8
exe_alu_operation.ALU_NOT => Selector23.IN8
exe_alu_operation.ALU_NOT => Selector24.IN7
exe_alu_operation.ALU_NOT => Selector25.IN7
exe_alu_operation.ALU_NOT => Selector26.IN8
exe_alu_operation.ALU_NOT => Selector27.IN8
exe_alu_operation.ALU_NOT => Selector28.IN7
exe_alu_operation.ALU_NOT => Selector29.IN7
exe_alu_operation.ALU_NOT => Selector30.IN7
exe_alu_operation.ALU_NOT => Selector31.IN7
exe_alu_operation.ALU_NOT => WideOr1.IN1
exe_alu_operation.ALU_NOT => Selector98.IN12
exe_alu_operation.ALU_ORR => Selector0.IN8
exe_alu_operation.ALU_ORR => Selector1.IN8
exe_alu_operation.ALU_ORR => Selector2.IN8
exe_alu_operation.ALU_ORR => Selector3.IN8
exe_alu_operation.ALU_ORR => Selector4.IN9
exe_alu_operation.ALU_ORR => Selector5.IN9
exe_alu_operation.ALU_ORR => Selector6.IN9
exe_alu_operation.ALU_ORR => Selector7.IN9
exe_alu_operation.ALU_ORR => Selector8.IN9
exe_alu_operation.ALU_ORR => Selector9.IN9
exe_alu_operation.ALU_ORR => Selector10.IN9
exe_alu_operation.ALU_ORR => Selector11.IN9
exe_alu_operation.ALU_ORR => Selector12.IN9
exe_alu_operation.ALU_ORR => Selector13.IN9
exe_alu_operation.ALU_ORR => Selector14.IN9
exe_alu_operation.ALU_ORR => Selector15.IN9
exe_alu_operation.ALU_ORR => Selector16.IN9
exe_alu_operation.ALU_ORR => Selector17.IN9
exe_alu_operation.ALU_ORR => Selector18.IN9
exe_alu_operation.ALU_ORR => Selector19.IN9
exe_alu_operation.ALU_ORR => Selector20.IN9
exe_alu_operation.ALU_ORR => Selector21.IN9
exe_alu_operation.ALU_ORR => Selector22.IN9
exe_alu_operation.ALU_ORR => Selector23.IN9
exe_alu_operation.ALU_ORR => Selector24.IN8
exe_alu_operation.ALU_ORR => Selector25.IN8
exe_alu_operation.ALU_ORR => Selector26.IN9
exe_alu_operation.ALU_ORR => Selector27.IN9
exe_alu_operation.ALU_ORR => Selector28.IN8
exe_alu_operation.ALU_ORR => Selector29.IN8
exe_alu_operation.ALU_ORR => Selector30.IN8
exe_alu_operation.ALU_ORR => Selector31.IN8
exe_alu_operation.ALU_ORR => WideOr1.IN2
exe_alu_operation.ALU_ORR => Selector98.IN13
exe_alu_operation.ALU_AND => Selector0.IN9
exe_alu_operation.ALU_AND => Selector1.IN9
exe_alu_operation.ALU_AND => Selector2.IN9
exe_alu_operation.ALU_AND => Selector3.IN9
exe_alu_operation.ALU_AND => Selector4.IN10
exe_alu_operation.ALU_AND => Selector5.IN10
exe_alu_operation.ALU_AND => Selector6.IN10
exe_alu_operation.ALU_AND => Selector7.IN10
exe_alu_operation.ALU_AND => Selector8.IN10
exe_alu_operation.ALU_AND => Selector9.IN10
exe_alu_operation.ALU_AND => Selector10.IN10
exe_alu_operation.ALU_AND => Selector11.IN10
exe_alu_operation.ALU_AND => Selector12.IN10
exe_alu_operation.ALU_AND => Selector13.IN10
exe_alu_operation.ALU_AND => Selector14.IN10
exe_alu_operation.ALU_AND => Selector15.IN10
exe_alu_operation.ALU_AND => Selector16.IN10
exe_alu_operation.ALU_AND => Selector17.IN10
exe_alu_operation.ALU_AND => Selector18.IN10
exe_alu_operation.ALU_AND => Selector19.IN10
exe_alu_operation.ALU_AND => Selector20.IN10
exe_alu_operation.ALU_AND => Selector21.IN10
exe_alu_operation.ALU_AND => Selector22.IN10
exe_alu_operation.ALU_AND => Selector23.IN10
exe_alu_operation.ALU_AND => Selector24.IN9
exe_alu_operation.ALU_AND => Selector25.IN9
exe_alu_operation.ALU_AND => Selector26.IN10
exe_alu_operation.ALU_AND => Selector27.IN10
exe_alu_operation.ALU_AND => Selector28.IN9
exe_alu_operation.ALU_AND => Selector29.IN9
exe_alu_operation.ALU_AND => Selector30.IN9
exe_alu_operation.ALU_AND => Selector31.IN9
exe_alu_operation.ALU_AND => WideOr1.IN3
exe_alu_operation.ALU_AND => Selector98.IN14
exe_alu_operation.ALU_EOR => Selector0.IN10
exe_alu_operation.ALU_EOR => Selector1.IN10
exe_alu_operation.ALU_EOR => Selector2.IN10
exe_alu_operation.ALU_EOR => Selector3.IN10
exe_alu_operation.ALU_EOR => Selector4.IN11
exe_alu_operation.ALU_EOR => Selector5.IN11
exe_alu_operation.ALU_EOR => Selector6.IN11
exe_alu_operation.ALU_EOR => Selector7.IN11
exe_alu_operation.ALU_EOR => Selector8.IN11
exe_alu_operation.ALU_EOR => Selector9.IN11
exe_alu_operation.ALU_EOR => Selector10.IN11
exe_alu_operation.ALU_EOR => Selector11.IN11
exe_alu_operation.ALU_EOR => Selector12.IN11
exe_alu_operation.ALU_EOR => Selector13.IN11
exe_alu_operation.ALU_EOR => Selector14.IN11
exe_alu_operation.ALU_EOR => Selector15.IN11
exe_alu_operation.ALU_EOR => Selector16.IN11
exe_alu_operation.ALU_EOR => Selector17.IN11
exe_alu_operation.ALU_EOR => Selector18.IN11
exe_alu_operation.ALU_EOR => Selector19.IN11
exe_alu_operation.ALU_EOR => Selector20.IN11
exe_alu_operation.ALU_EOR => Selector21.IN11
exe_alu_operation.ALU_EOR => Selector22.IN11
exe_alu_operation.ALU_EOR => Selector23.IN11
exe_alu_operation.ALU_EOR => Selector24.IN10
exe_alu_operation.ALU_EOR => Selector25.IN10
exe_alu_operation.ALU_EOR => Selector26.IN11
exe_alu_operation.ALU_EOR => Selector27.IN11
exe_alu_operation.ALU_EOR => Selector28.IN10
exe_alu_operation.ALU_EOR => Selector29.IN10
exe_alu_operation.ALU_EOR => Selector30.IN10
exe_alu_operation.ALU_EOR => Selector31.IN10
exe_alu_operation.ALU_EOR => WideOr1.IN4
exe_alu_operation.ALU_EOR => Selector98.IN15
exe_alu_operation.ALU_BIC => Selector0.IN11
exe_alu_operation.ALU_BIC => Selector1.IN11
exe_alu_operation.ALU_BIC => Selector2.IN11
exe_alu_operation.ALU_BIC => Selector3.IN11
exe_alu_operation.ALU_BIC => Selector4.IN12
exe_alu_operation.ALU_BIC => Selector5.IN12
exe_alu_operation.ALU_BIC => Selector6.IN12
exe_alu_operation.ALU_BIC => Selector7.IN12
exe_alu_operation.ALU_BIC => Selector8.IN12
exe_alu_operation.ALU_BIC => Selector9.IN12
exe_alu_operation.ALU_BIC => Selector10.IN12
exe_alu_operation.ALU_BIC => Selector11.IN12
exe_alu_operation.ALU_BIC => Selector12.IN12
exe_alu_operation.ALU_BIC => Selector13.IN12
exe_alu_operation.ALU_BIC => Selector14.IN12
exe_alu_operation.ALU_BIC => Selector15.IN12
exe_alu_operation.ALU_BIC => Selector16.IN12
exe_alu_operation.ALU_BIC => Selector17.IN12
exe_alu_operation.ALU_BIC => Selector18.IN12
exe_alu_operation.ALU_BIC => Selector19.IN12
exe_alu_operation.ALU_BIC => Selector20.IN12
exe_alu_operation.ALU_BIC => Selector21.IN12
exe_alu_operation.ALU_BIC => Selector22.IN12
exe_alu_operation.ALU_BIC => Selector23.IN12
exe_alu_operation.ALU_BIC => Selector24.IN11
exe_alu_operation.ALU_BIC => Selector25.IN11
exe_alu_operation.ALU_BIC => Selector26.IN12
exe_alu_operation.ALU_BIC => Selector27.IN12
exe_alu_operation.ALU_BIC => Selector28.IN11
exe_alu_operation.ALU_BIC => Selector29.IN11
exe_alu_operation.ALU_BIC => Selector30.IN11
exe_alu_operation.ALU_BIC => Selector31.IN11
exe_alu_operation.ALU_BIC => WideOr1.IN5
exe_alu_operation.ALU_BIC => Selector98.IN16
exe_alu_operation.ALU_RWF => Selector0.IN12
exe_alu_operation.ALU_RWF => Selector1.IN12
exe_alu_operation.ALU_RWF => Selector2.IN12
exe_alu_operation.ALU_RWF => Selector3.IN12
exe_alu_operation.ALU_RWF => Selector4.IN13
exe_alu_operation.ALU_RWF => Selector5.IN13
exe_alu_operation.ALU_RWF => Selector6.IN13
exe_alu_operation.ALU_RWF => Selector7.IN13
exe_alu_operation.ALU_RWF => Selector8.IN13
exe_alu_operation.ALU_RWF => Selector9.IN13
exe_alu_operation.ALU_RWF => Selector10.IN13
exe_alu_operation.ALU_RWF => Selector11.IN13
exe_alu_operation.ALU_RWF => Selector12.IN13
exe_alu_operation.ALU_RWF => Selector13.IN13
exe_alu_operation.ALU_RWF => Selector14.IN13
exe_alu_operation.ALU_RWF => Selector15.IN13
exe_alu_operation.ALU_RWF => Selector16.IN13
exe_alu_operation.ALU_RWF => Selector17.IN13
exe_alu_operation.ALU_RWF => Selector18.IN13
exe_alu_operation.ALU_RWF => Selector19.IN13
exe_alu_operation.ALU_RWF => Selector20.IN13
exe_alu_operation.ALU_RWF => Selector21.IN13
exe_alu_operation.ALU_RWF => Selector22.IN13
exe_alu_operation.ALU_RWF => Selector23.IN13
exe_alu_operation.ALU_RWF => Selector24.IN12
exe_alu_operation.ALU_RWF => Selector25.IN12
exe_alu_operation.ALU_RWF => Selector26.IN13
exe_alu_operation.ALU_RWF => Selector27.IN13
exe_alu_operation.ALU_RWF => Selector28.IN12
exe_alu_operation.ALU_RWF => Selector29.IN12
exe_alu_operation.ALU_RWF => Selector30.IN12
exe_alu_operation.ALU_RWF => Selector31.IN12
exe_alu_operation.ALU_RWF => next_n.OUTPUTSELECT
exe_alu_operation.ALU_RWF => next_z.OUTPUTSELECT
exe_alu_operation.ALU_RWF => Selector32.IN2
exe_alu_operation.ALU_RWF => Selector33.IN2
exe_alu_operation.ALU_RWF => next_lowflags.OUTPUTSELECT
exe_alu_operation.ALU_RWF => next_lowflags.OUTPUTSELECT
exe_alu_operation.ALU_RWF => next_lowflags.OUTPUTSELECT
exe_alu_operation.ALU_RWF => next_lowflags.OUTPUTSELECT
exe_alu_operation.ALU_RWF => next_lowflags.OUTPUTSELECT
exe_alu_operation.ALU_RWF => next_lowflags.OUTPUTSELECT
exe_alu_operation.ALU_RWF => Selector98.IN17
exe_alu_operation.ALU_ADD => WideOr0.IN0
exe_alu_operation.ALU_ADD => WideOr2.IN0
exe_alu_operation.ALU_ADD => WideOr3.IN0
exe_alu_operation.ALU_ADD => Selector98.IN18
exe_alu_operation.ALU_ADC => WideOr0.IN1
exe_alu_operation.ALU_ADC => WideOr2.IN1
exe_alu_operation.ALU_ADC => WideOr3.IN1
exe_alu_operation.ALU_ADC => WideOr4.IN0
exe_alu_operation.ALU_SUB => WideOr0.IN2
exe_alu_operation.ALU_SUB => WideOr2.IN2
exe_alu_operation.ALU_SUB => adder_cin.IN0
exe_alu_operation.ALU_SBC => WideOr0.IN3
exe_alu_operation.ALU_SBC => WideOr2.IN3
exe_alu_operation.ALU_SBC => WideOr4.IN1
exe_alu_operation.ALU_RSB => WideOr0.IN4
exe_alu_operation.ALU_RSB => WideOr3.IN2
exe_alu_operation.ALU_RSB => adder_cin.IN1
exe_alu_operation.ALU_RSC => WideOr0.IN5
exe_alu_operation.ALU_RSC => WideOr3.IN3
exe_alu_operation.ALU_RSC => WideOr4.IN2
alu_o[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
alu_o[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
alu_o[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
alu_o[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
alu_o[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
alu_o[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
alu_o[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
alu_o[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
alu_o[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
alu_o[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
alu_o[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
alu_o[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
alu_o[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
alu_o[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
alu_o[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
alu_o[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
alu_o[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
alu_o[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
alu_o[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
alu_o[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
alu_o[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
alu_o[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
alu_o[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
alu_o[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
alu_o[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
alu_o[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
alu_o[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
alu_o[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
alu_o[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
alu_o[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
alu_o[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
alu_o[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
alu_opb[0] => RESULT.IN0
alu_opb[0] => RESULT.IN0
alu_opb[0] => RESULT.IN0
alu_opb[0] => Selector31.IN13
alu_opb[0] => next_lowflags.DATAB
alu_opb[0] => Selector97.IN1
alu_opb[0] => Selector31.IN4
alu_opb[0] => RESULT.IN0
alu_opb[0] => Selector97.IN0
alu_opb[1] => RESULT.IN0
alu_opb[1] => RESULT.IN0
alu_opb[1] => RESULT.IN0
alu_opb[1] => Selector30.IN13
alu_opb[1] => next_lowflags.DATAB
alu_opb[1] => Selector96.IN1
alu_opb[1] => Selector30.IN4
alu_opb[1] => RESULT.IN0
alu_opb[1] => Selector96.IN0
alu_opb[2] => RESULT.IN0
alu_opb[2] => RESULT.IN0
alu_opb[2] => RESULT.IN0
alu_opb[2] => Selector29.IN13
alu_opb[2] => next_lowflags.DATAB
alu_opb[2] => Selector95.IN1
alu_opb[2] => Selector29.IN4
alu_opb[2] => RESULT.IN0
alu_opb[2] => Selector95.IN0
alu_opb[3] => RESULT.IN0
alu_opb[3] => RESULT.IN0
alu_opb[3] => RESULT.IN0
alu_opb[3] => Selector28.IN13
alu_opb[3] => next_lowflags.DATAB
alu_opb[3] => Selector94.IN1
alu_opb[3] => Selector28.IN4
alu_opb[3] => RESULT.IN0
alu_opb[3] => Selector94.IN0
alu_opb[4] => RESULT.IN0
alu_opb[4] => RESULT.IN0
alu_opb[4] => RESULT.IN0
alu_opb[4] => Selector27.IN14
alu_opb[4] => Selector93.IN1
alu_opb[4] => Selector27.IN5
alu_opb[4] => RESULT.IN0
alu_opb[4] => Selector93.IN0
alu_opb[5] => RESULT.IN0
alu_opb[5] => RESULT.IN0
alu_opb[5] => RESULT.IN0
alu_opb[5] => Selector26.IN14
alu_opb[5] => Selector92.IN1
alu_opb[5] => Selector26.IN5
alu_opb[5] => RESULT.IN0
alu_opb[5] => Selector92.IN0
alu_opb[6] => RESULT.IN0
alu_opb[6] => RESULT.IN0
alu_opb[6] => RESULT.IN0
alu_opb[6] => Selector25.IN13
alu_opb[6] => next_lowflags.DATAB
alu_opb[6] => Selector91.IN1
alu_opb[6] => Selector25.IN4
alu_opb[6] => RESULT.IN0
alu_opb[6] => Selector91.IN0
alu_opb[7] => RESULT.IN0
alu_opb[7] => RESULT.IN0
alu_opb[7] => RESULT.IN0
alu_opb[7] => Selector24.IN13
alu_opb[7] => next_lowflags.DATAB
alu_opb[7] => Selector90.IN1
alu_opb[7] => Selector24.IN4
alu_opb[7] => RESULT.IN0
alu_opb[7] => Selector90.IN0
alu_opb[8] => RESULT.IN0
alu_opb[8] => RESULT.IN0
alu_opb[8] => RESULT.IN0
alu_opb[8] => Selector23.IN14
alu_opb[8] => Selector89.IN1
alu_opb[8] => Selector23.IN5
alu_opb[8] => RESULT.IN0
alu_opb[8] => Selector89.IN0
alu_opb[9] => RESULT.IN0
alu_opb[9] => RESULT.IN0
alu_opb[9] => RESULT.IN0
alu_opb[9] => Selector22.IN14
alu_opb[9] => Selector88.IN1
alu_opb[9] => Selector22.IN5
alu_opb[9] => RESULT.IN0
alu_opb[9] => Selector88.IN0
alu_opb[10] => RESULT.IN0
alu_opb[10] => RESULT.IN0
alu_opb[10] => RESULT.IN0
alu_opb[10] => Selector21.IN14
alu_opb[10] => Selector87.IN1
alu_opb[10] => Selector21.IN5
alu_opb[10] => RESULT.IN0
alu_opb[10] => Selector87.IN0
alu_opb[11] => RESULT.IN0
alu_opb[11] => RESULT.IN0
alu_opb[11] => RESULT.IN0
alu_opb[11] => Selector20.IN14
alu_opb[11] => Selector86.IN1
alu_opb[11] => Selector20.IN5
alu_opb[11] => RESULT.IN0
alu_opb[11] => Selector86.IN0
alu_opb[12] => RESULT.IN0
alu_opb[12] => RESULT.IN0
alu_opb[12] => RESULT.IN0
alu_opb[12] => Selector19.IN14
alu_opb[12] => Selector85.IN1
alu_opb[12] => Selector19.IN5
alu_opb[12] => RESULT.IN0
alu_opb[12] => Selector85.IN0
alu_opb[13] => RESULT.IN0
alu_opb[13] => RESULT.IN0
alu_opb[13] => RESULT.IN0
alu_opb[13] => Selector18.IN14
alu_opb[13] => Selector84.IN1
alu_opb[13] => Selector18.IN5
alu_opb[13] => RESULT.IN0
alu_opb[13] => Selector84.IN0
alu_opb[14] => RESULT.IN0
alu_opb[14] => RESULT.IN0
alu_opb[14] => RESULT.IN0
alu_opb[14] => Selector17.IN14
alu_opb[14] => Selector83.IN1
alu_opb[14] => Selector17.IN5
alu_opb[14] => RESULT.IN0
alu_opb[14] => Selector83.IN0
alu_opb[15] => RESULT.IN0
alu_opb[15] => RESULT.IN0
alu_opb[15] => RESULT.IN0
alu_opb[15] => Selector16.IN14
alu_opb[15] => Selector82.IN1
alu_opb[15] => Selector16.IN5
alu_opb[15] => RESULT.IN0
alu_opb[15] => Selector82.IN0
alu_opb[16] => RESULT.IN0
alu_opb[16] => RESULT.IN0
alu_opb[16] => RESULT.IN0
alu_opb[16] => Selector15.IN14
alu_opb[16] => Selector81.IN1
alu_opb[16] => Selector15.IN5
alu_opb[16] => RESULT.IN0
alu_opb[16] => Selector81.IN0
alu_opb[17] => RESULT.IN0
alu_opb[17] => RESULT.IN0
alu_opb[17] => RESULT.IN0
alu_opb[17] => Selector14.IN14
alu_opb[17] => Selector80.IN1
alu_opb[17] => Selector14.IN5
alu_opb[17] => RESULT.IN0
alu_opb[17] => Selector80.IN0
alu_opb[18] => RESULT.IN0
alu_opb[18] => RESULT.IN0
alu_opb[18] => RESULT.IN0
alu_opb[18] => Selector13.IN14
alu_opb[18] => Selector79.IN1
alu_opb[18] => Selector13.IN5
alu_opb[18] => RESULT.IN0
alu_opb[18] => Selector79.IN0
alu_opb[19] => RESULT.IN0
alu_opb[19] => RESULT.IN0
alu_opb[19] => RESULT.IN0
alu_opb[19] => Selector12.IN14
alu_opb[19] => Selector78.IN1
alu_opb[19] => Selector12.IN5
alu_opb[19] => RESULT.IN0
alu_opb[19] => Selector78.IN0
alu_opb[20] => RESULT.IN0
alu_opb[20] => RESULT.IN0
alu_opb[20] => RESULT.IN0
alu_opb[20] => Selector11.IN14
alu_opb[20] => Selector77.IN1
alu_opb[20] => Selector11.IN5
alu_opb[20] => RESULT.IN0
alu_opb[20] => Selector77.IN0
alu_opb[21] => RESULT.IN0
alu_opb[21] => RESULT.IN0
alu_opb[21] => RESULT.IN0
alu_opb[21] => Selector10.IN14
alu_opb[21] => Selector76.IN1
alu_opb[21] => Selector10.IN5
alu_opb[21] => RESULT.IN0
alu_opb[21] => Selector76.IN0
alu_opb[22] => RESULT.IN0
alu_opb[22] => RESULT.IN0
alu_opb[22] => RESULT.IN0
alu_opb[22] => Selector9.IN14
alu_opb[22] => Selector75.IN1
alu_opb[22] => Selector9.IN5
alu_opb[22] => RESULT.IN0
alu_opb[22] => Selector75.IN0
alu_opb[23] => RESULT.IN0
alu_opb[23] => RESULT.IN0
alu_opb[23] => RESULT.IN0
alu_opb[23] => Selector8.IN14
alu_opb[23] => Selector74.IN1
alu_opb[23] => Selector8.IN5
alu_opb[23] => RESULT.IN0
alu_opb[23] => Selector74.IN0
alu_opb[24] => RESULT.IN0
alu_opb[24] => RESULT.IN0
alu_opb[24] => RESULT.IN0
alu_opb[24] => Selector7.IN14
alu_opb[24] => Selector73.IN1
alu_opb[24] => Selector7.IN5
alu_opb[24] => RESULT.IN0
alu_opb[24] => Selector73.IN0
alu_opb[25] => RESULT.IN0
alu_opb[25] => RESULT.IN0
alu_opb[25] => RESULT.IN0
alu_opb[25] => Selector6.IN14
alu_opb[25] => Selector72.IN1
alu_opb[25] => Selector6.IN5
alu_opb[25] => RESULT.IN0
alu_opb[25] => Selector72.IN0
alu_opb[26] => RESULT.IN0
alu_opb[26] => RESULT.IN0
alu_opb[26] => RESULT.IN0
alu_opb[26] => Selector5.IN14
alu_opb[26] => Selector71.IN1
alu_opb[26] => Selector5.IN5
alu_opb[26] => RESULT.IN0
alu_opb[26] => Selector71.IN0
alu_opb[27] => RESULT.IN0
alu_opb[27] => RESULT.IN0
alu_opb[27] => RESULT.IN0
alu_opb[27] => Selector4.IN14
alu_opb[27] => Selector70.IN1
alu_opb[27] => Selector4.IN5
alu_opb[27] => RESULT.IN0
alu_opb[27] => Selector70.IN0
alu_opb[28] => RESULT.IN0
alu_opb[28] => RESULT.IN0
alu_opb[28] => RESULT.IN0
alu_opb[28] => Selector3.IN13
alu_opb[28] => Selector33.IN3
alu_opb[28] => Selector69.IN1
alu_opb[28] => Selector3.IN4
alu_opb[28] => RESULT.IN0
alu_opb[28] => Selector69.IN0
alu_opb[29] => RESULT.IN0
alu_opb[29] => RESULT.IN0
alu_opb[29] => RESULT.IN0
alu_opb[29] => Selector2.IN13
alu_opb[29] => Selector32.IN3
alu_opb[29] => Selector68.IN1
alu_opb[29] => Selector2.IN4
alu_opb[29] => RESULT.IN0
alu_opb[29] => Selector68.IN0
alu_opb[30] => RESULT.IN0
alu_opb[30] => RESULT.IN0
alu_opb[30] => RESULT.IN0
alu_opb[30] => Selector1.IN13
alu_opb[30] => next_z.DATAB
alu_opb[30] => Selector67.IN1
alu_opb[30] => Selector1.IN4
alu_opb[30] => RESULT.IN0
alu_opb[30] => Selector67.IN0
alu_opb[31] => RESULT.IN0
alu_opb[31] => RESULT.IN0
alu_opb[31] => RESULT.IN0
alu_opb[31] => Selector0.IN13
alu_opb[31] => next_n.DATAB
alu_opb[31] => Selector0.IN0
alu_opb[31] => RESULT.IN0
alu_opb[31] => Selector66.IN1
alu_opb[31] => Selector66.IN0
alu_opa[0] => RESULT.IN1
alu_opa[0] => RESULT.IN1
alu_opa[0] => RESULT.IN1
alu_opa[0] => RESULT.IN1
alu_opa[0] => Selector65.IN1
alu_opa[0] => Selector65.IN0
alu_opa[1] => RESULT.IN1
alu_opa[1] => RESULT.IN1
alu_opa[1] => RESULT.IN1
alu_opa[1] => RESULT.IN1
alu_opa[1] => Selector64.IN1
alu_opa[1] => Selector64.IN0
alu_opa[2] => RESULT.IN1
alu_opa[2] => RESULT.IN1
alu_opa[2] => RESULT.IN1
alu_opa[2] => RESULT.IN1
alu_opa[2] => Selector63.IN1
alu_opa[2] => Selector63.IN0
alu_opa[3] => RESULT.IN1
alu_opa[3] => RESULT.IN1
alu_opa[3] => RESULT.IN1
alu_opa[3] => RESULT.IN1
alu_opa[3] => Selector62.IN1
alu_opa[3] => Selector62.IN0
alu_opa[4] => RESULT.IN1
alu_opa[4] => RESULT.IN1
alu_opa[4] => RESULT.IN1
alu_opa[4] => RESULT.IN1
alu_opa[4] => Selector61.IN1
alu_opa[4] => Selector61.IN0
alu_opa[5] => RESULT.IN1
alu_opa[5] => RESULT.IN1
alu_opa[5] => RESULT.IN1
alu_opa[5] => RESULT.IN1
alu_opa[5] => Selector60.IN1
alu_opa[5] => Selector60.IN0
alu_opa[6] => RESULT.IN1
alu_opa[6] => RESULT.IN1
alu_opa[6] => RESULT.IN1
alu_opa[6] => RESULT.IN1
alu_opa[6] => Selector59.IN1
alu_opa[6] => Selector59.IN0
alu_opa[7] => RESULT.IN1
alu_opa[7] => RESULT.IN1
alu_opa[7] => RESULT.IN1
alu_opa[7] => RESULT.IN1
alu_opa[7] => Selector58.IN1
alu_opa[7] => Selector58.IN0
alu_opa[8] => RESULT.IN1
alu_opa[8] => RESULT.IN1
alu_opa[8] => RESULT.IN1
alu_opa[8] => RESULT.IN1
alu_opa[8] => Selector57.IN1
alu_opa[8] => Selector57.IN0
alu_opa[9] => RESULT.IN1
alu_opa[9] => RESULT.IN1
alu_opa[9] => RESULT.IN1
alu_opa[9] => RESULT.IN1
alu_opa[9] => Selector56.IN1
alu_opa[9] => Selector56.IN0
alu_opa[10] => RESULT.IN1
alu_opa[10] => RESULT.IN1
alu_opa[10] => RESULT.IN1
alu_opa[10] => RESULT.IN1
alu_opa[10] => Selector55.IN1
alu_opa[10] => Selector55.IN0
alu_opa[11] => RESULT.IN1
alu_opa[11] => RESULT.IN1
alu_opa[11] => RESULT.IN1
alu_opa[11] => RESULT.IN1
alu_opa[11] => Selector54.IN1
alu_opa[11] => Selector54.IN0
alu_opa[12] => RESULT.IN1
alu_opa[12] => RESULT.IN1
alu_opa[12] => RESULT.IN1
alu_opa[12] => RESULT.IN1
alu_opa[12] => Selector53.IN1
alu_opa[12] => Selector53.IN0
alu_opa[13] => RESULT.IN1
alu_opa[13] => RESULT.IN1
alu_opa[13] => RESULT.IN1
alu_opa[13] => RESULT.IN1
alu_opa[13] => Selector52.IN1
alu_opa[13] => Selector52.IN0
alu_opa[14] => RESULT.IN1
alu_opa[14] => RESULT.IN1
alu_opa[14] => RESULT.IN1
alu_opa[14] => RESULT.IN1
alu_opa[14] => Selector51.IN1
alu_opa[14] => Selector51.IN0
alu_opa[15] => RESULT.IN1
alu_opa[15] => RESULT.IN1
alu_opa[15] => RESULT.IN1
alu_opa[15] => RESULT.IN1
alu_opa[15] => Selector50.IN1
alu_opa[15] => Selector50.IN0
alu_opa[16] => RESULT.IN1
alu_opa[16] => RESULT.IN1
alu_opa[16] => RESULT.IN1
alu_opa[16] => RESULT.IN1
alu_opa[16] => Selector49.IN1
alu_opa[16] => Selector49.IN0
alu_opa[17] => RESULT.IN1
alu_opa[17] => RESULT.IN1
alu_opa[17] => RESULT.IN1
alu_opa[17] => RESULT.IN1
alu_opa[17] => Selector48.IN1
alu_opa[17] => Selector48.IN0
alu_opa[18] => RESULT.IN1
alu_opa[18] => RESULT.IN1
alu_opa[18] => RESULT.IN1
alu_opa[18] => RESULT.IN1
alu_opa[18] => Selector47.IN1
alu_opa[18] => Selector47.IN0
alu_opa[19] => RESULT.IN1
alu_opa[19] => RESULT.IN1
alu_opa[19] => RESULT.IN1
alu_opa[19] => RESULT.IN1
alu_opa[19] => Selector46.IN1
alu_opa[19] => Selector46.IN0
alu_opa[20] => RESULT.IN1
alu_opa[20] => RESULT.IN1
alu_opa[20] => RESULT.IN1
alu_opa[20] => RESULT.IN1
alu_opa[20] => Selector45.IN1
alu_opa[20] => Selector45.IN0
alu_opa[21] => RESULT.IN1
alu_opa[21] => RESULT.IN1
alu_opa[21] => RESULT.IN1
alu_opa[21] => RESULT.IN1
alu_opa[21] => Selector44.IN1
alu_opa[21] => Selector44.IN0
alu_opa[22] => RESULT.IN1
alu_opa[22] => RESULT.IN1
alu_opa[22] => RESULT.IN1
alu_opa[22] => RESULT.IN1
alu_opa[22] => Selector43.IN1
alu_opa[22] => Selector43.IN0
alu_opa[23] => RESULT.IN1
alu_opa[23] => RESULT.IN1
alu_opa[23] => RESULT.IN1
alu_opa[23] => RESULT.IN1
alu_opa[23] => Selector42.IN1
alu_opa[23] => Selector42.IN0
alu_opa[24] => RESULT.IN1
alu_opa[24] => RESULT.IN1
alu_opa[24] => RESULT.IN1
alu_opa[24] => RESULT.IN1
alu_opa[24] => Selector41.IN1
alu_opa[24] => Selector41.IN0
alu_opa[25] => RESULT.IN1
alu_opa[25] => RESULT.IN1
alu_opa[25] => RESULT.IN1
alu_opa[25] => RESULT.IN1
alu_opa[25] => Selector40.IN1
alu_opa[25] => Selector40.IN0
alu_opa[26] => RESULT.IN1
alu_opa[26] => RESULT.IN1
alu_opa[26] => RESULT.IN1
alu_opa[26] => RESULT.IN1
alu_opa[26] => Selector39.IN1
alu_opa[26] => Selector39.IN0
alu_opa[27] => RESULT.IN1
alu_opa[27] => RESULT.IN1
alu_opa[27] => RESULT.IN1
alu_opa[27] => RESULT.IN1
alu_opa[27] => Selector38.IN1
alu_opa[27] => Selector38.IN0
alu_opa[28] => RESULT.IN1
alu_opa[28] => RESULT.IN1
alu_opa[28] => RESULT.IN1
alu_opa[28] => RESULT.IN1
alu_opa[28] => Selector37.IN1
alu_opa[28] => Selector37.IN0
alu_opa[29] => RESULT.IN1
alu_opa[29] => RESULT.IN1
alu_opa[29] => RESULT.IN1
alu_opa[29] => RESULT.IN1
alu_opa[29] => Selector36.IN1
alu_opa[29] => Selector36.IN0
alu_opa[30] => RESULT.IN1
alu_opa[30] => RESULT.IN1
alu_opa[30] => RESULT.IN1
alu_opa[30] => RESULT.IN1
alu_opa[30] => Selector35.IN1
alu_opa[30] => Selector35.IN0
alu_opa[31] => RESULT.IN1
alu_opa[31] => RESULT.IN1
alu_opa[31] => RESULT.IN1
alu_opa[31] => RESULT.IN1
alu_opa[31] => Selector34.IN1
alu_opa[31] => Selector34.IN0
n => Selector0.IN14
z => Selector1.IN14
c => Selector2.IN14
c => Selector98.IN19
v => Selector3.IN14
v => Selector33.IN4
barrelshift_c => Selector32.IN4
lowflags[0] => Selector31.IN14
lowflags[0] => next_lowflags.DATAA
lowflags[1] => Selector30.IN14
lowflags[1] => next_lowflags.DATAA
lowflags[2] => Selector29.IN14
lowflags[2] => next_lowflags.DATAA
lowflags[3] => Selector28.IN14
lowflags[3] => next_lowflags.DATAA
lowflags[4] => Selector25.IN14
lowflags[4] => next_lowflags.DATAA
lowflags[5] => Selector24.IN14
lowflags[5] => next_lowflags.DATAA
next_n <= next_n.DB_MAX_OUTPUT_PORT_TYPE
next_z <= next_z.DB_MAX_OUTPUT_PORT_TYPE
next_c <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
next_v <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
next_lowflags[0] <= next_lowflags.DB_MAX_OUTPUT_PORT_TYPE
next_lowflags[1] <= next_lowflags.DB_MAX_OUTPUT_PORT_TYPE
next_lowflags[2] <= next_lowflags.DB_MAX_OUTPUT_PORT_TYPE
next_lowflags[3] <= next_lowflags.DB_MAX_OUTPUT_PORT_TYPE
next_lowflags[4] <= next_lowflags.DB_MAX_OUTPUT_PORT_TYPE
next_lowflags[5] <= next_lowflags.DB_MAX_OUTPUT_PORT_TYPE


|arm4usoc|arm4u_cpu:ARM4U|memory:m
clk => avalon_acknowledge.CLK
clk => wb_exe_data[0]~reg0.CLK
clk => wb_exe_data[1]~reg0.CLK
clk => wb_exe_data[2]~reg0.CLK
clk => wb_exe_data[3]~reg0.CLK
clk => wb_exe_data[4]~reg0.CLK
clk => wb_exe_data[5]~reg0.CLK
clk => wb_exe_data[6]~reg0.CLK
clk => wb_exe_data[7]~reg0.CLK
clk => wb_exe_data[8]~reg0.CLK
clk => wb_exe_data[9]~reg0.CLK
clk => wb_exe_data[10]~reg0.CLK
clk => wb_exe_data[11]~reg0.CLK
clk => wb_exe_data[12]~reg0.CLK
clk => wb_exe_data[13]~reg0.CLK
clk => wb_exe_data[14]~reg0.CLK
clk => wb_exe_data[15]~reg0.CLK
clk => wb_exe_data[16]~reg0.CLK
clk => wb_exe_data[17]~reg0.CLK
clk => wb_exe_data[18]~reg0.CLK
clk => wb_exe_data[19]~reg0.CLK
clk => wb_exe_data[20]~reg0.CLK
clk => wb_exe_data[21]~reg0.CLK
clk => wb_exe_data[22]~reg0.CLK
clk => wb_exe_data[23]~reg0.CLK
clk => wb_exe_data[24]~reg0.CLK
clk => wb_exe_data[25]~reg0.CLK
clk => wb_exe_data[26]~reg0.CLK
clk => wb_exe_data[27]~reg0.CLK
clk => wb_exe_data[28]~reg0.CLK
clk => wb_exe_data[29]~reg0.CLK
clk => wb_exe_data[30]~reg0.CLK
clk => wb_exe_data[31]~reg0.CLK
clk => wb_wb_sel~reg0.CLK
clk => wb_branch_en~reg0.CLK
clk => wb_rdest_adr[0]~reg0.CLK
clk => wb_rdest_adr[1]~reg0.CLK
clk => wb_rdest_adr[2]~reg0.CLK
clk => wb_rdest_adr[3]~reg0.CLK
clk => wb_rdest_adr[4]~reg0.CLK
clk => wb_rdest_wren~reg0.CLK
clk => wb_stage_valid~reg0.CLK
clk => wb_mem_ctrl~1.DATAIN
reset_n => wb_stage_valid~reg0.ACLR
mem_stage_valid => wb_stage_valid.IN1
mem_stage_valid => wb_stage_valid.DATAB
mem_stage_valid => fwd_mem_enable.IN0
mem_stage_valid => avm_data_read.DATAB
mem_stage_valid => avm_data_write.DATAB
mem_stage_valid => mem_blocked_n.IN0
mem_rdest_wren => fwd_mem_enable.IN1
mem_rdest_wren => wb_rdest_wren~reg0.DATAIN
mem_rdest_adr[0] => fwd_mem_address[0].DATAIN
mem_rdest_adr[0] => wb_rdest_adr[0]~reg0.DATAIN
mem_rdest_adr[1] => fwd_mem_address[1].DATAIN
mem_rdest_adr[1] => wb_rdest_adr[1]~reg0.DATAIN
mem_rdest_adr[2] => fwd_mem_address[2].DATAIN
mem_rdest_adr[2] => wb_rdest_adr[2]~reg0.DATAIN
mem_rdest_adr[3] => fwd_mem_address[3].DATAIN
mem_rdest_adr[3] => wb_rdest_adr[3]~reg0.DATAIN
mem_rdest_adr[4] => fwd_mem_address[4].DATAIN
mem_rdest_adr[4] => wb_rdest_adr[4]~reg0.DATAIN
mem_branch_en => wb_branch_en~reg0.DATAIN
mem_wb_sel => wb_wb_sel~reg0.DATAIN
mem_exe_data[0] => Mux0.IN5
mem_exe_data[0] => Mux1.IN5
mem_exe_data[0] => Mux2.IN5
mem_exe_data[0] => Mux3.IN5
mem_exe_data[0] => fwd_mem_data[0].DATAIN
mem_exe_data[0] => avm_data_address[0].DATAIN
mem_exe_data[0] => wb_exe_data[0]~reg0.DATAIN
mem_exe_data[1] => Mux0.IN4
mem_exe_data[1] => Mux1.IN4
mem_exe_data[1] => Mux2.IN4
mem_exe_data[1] => Mux3.IN4
mem_exe_data[1] => fwd_mem_data[1].DATAIN
mem_exe_data[1] => avm_data_address[1].DATAIN
mem_exe_data[1] => wb_exe_data[1]~reg0.DATAIN
mem_exe_data[2] => fwd_mem_data[2].DATAIN
mem_exe_data[2] => avm_data_address[2].DATAIN
mem_exe_data[2] => wb_exe_data[2]~reg0.DATAIN
mem_exe_data[3] => fwd_mem_data[3].DATAIN
mem_exe_data[3] => avm_data_address[3].DATAIN
mem_exe_data[3] => wb_exe_data[3]~reg0.DATAIN
mem_exe_data[4] => fwd_mem_data[4].DATAIN
mem_exe_data[4] => avm_data_address[4].DATAIN
mem_exe_data[4] => wb_exe_data[4]~reg0.DATAIN
mem_exe_data[5] => fwd_mem_data[5].DATAIN
mem_exe_data[5] => avm_data_address[5].DATAIN
mem_exe_data[5] => wb_exe_data[5]~reg0.DATAIN
mem_exe_data[6] => fwd_mem_data[6].DATAIN
mem_exe_data[6] => avm_data_address[6].DATAIN
mem_exe_data[6] => wb_exe_data[6]~reg0.DATAIN
mem_exe_data[7] => fwd_mem_data[7].DATAIN
mem_exe_data[7] => avm_data_address[7].DATAIN
mem_exe_data[7] => wb_exe_data[7]~reg0.DATAIN
mem_exe_data[8] => fwd_mem_data[8].DATAIN
mem_exe_data[8] => avm_data_address[8].DATAIN
mem_exe_data[8] => wb_exe_data[8]~reg0.DATAIN
mem_exe_data[9] => fwd_mem_data[9].DATAIN
mem_exe_data[9] => avm_data_address[9].DATAIN
mem_exe_data[9] => wb_exe_data[9]~reg0.DATAIN
mem_exe_data[10] => fwd_mem_data[10].DATAIN
mem_exe_data[10] => avm_data_address[10].DATAIN
mem_exe_data[10] => wb_exe_data[10]~reg0.DATAIN
mem_exe_data[11] => fwd_mem_data[11].DATAIN
mem_exe_data[11] => avm_data_address[11].DATAIN
mem_exe_data[11] => wb_exe_data[11]~reg0.DATAIN
mem_exe_data[12] => fwd_mem_data[12].DATAIN
mem_exe_data[12] => avm_data_address[12].DATAIN
mem_exe_data[12] => wb_exe_data[12]~reg0.DATAIN
mem_exe_data[13] => fwd_mem_data[13].DATAIN
mem_exe_data[13] => avm_data_address[13].DATAIN
mem_exe_data[13] => wb_exe_data[13]~reg0.DATAIN
mem_exe_data[14] => fwd_mem_data[14].DATAIN
mem_exe_data[14] => avm_data_address[14].DATAIN
mem_exe_data[14] => wb_exe_data[14]~reg0.DATAIN
mem_exe_data[15] => fwd_mem_data[15].DATAIN
mem_exe_data[15] => avm_data_address[15].DATAIN
mem_exe_data[15] => wb_exe_data[15]~reg0.DATAIN
mem_exe_data[16] => fwd_mem_data[16].DATAIN
mem_exe_data[16] => avm_data_address[16].DATAIN
mem_exe_data[16] => wb_exe_data[16]~reg0.DATAIN
mem_exe_data[17] => fwd_mem_data[17].DATAIN
mem_exe_data[17] => avm_data_address[17].DATAIN
mem_exe_data[17] => wb_exe_data[17]~reg0.DATAIN
mem_exe_data[18] => fwd_mem_data[18].DATAIN
mem_exe_data[18] => avm_data_address[18].DATAIN
mem_exe_data[18] => wb_exe_data[18]~reg0.DATAIN
mem_exe_data[19] => fwd_mem_data[19].DATAIN
mem_exe_data[19] => avm_data_address[19].DATAIN
mem_exe_data[19] => wb_exe_data[19]~reg0.DATAIN
mem_exe_data[20] => fwd_mem_data[20].DATAIN
mem_exe_data[20] => avm_data_address[20].DATAIN
mem_exe_data[20] => wb_exe_data[20]~reg0.DATAIN
mem_exe_data[21] => fwd_mem_data[21].DATAIN
mem_exe_data[21] => avm_data_address[21].DATAIN
mem_exe_data[21] => wb_exe_data[21]~reg0.DATAIN
mem_exe_data[22] => fwd_mem_data[22].DATAIN
mem_exe_data[22] => avm_data_address[22].DATAIN
mem_exe_data[22] => wb_exe_data[22]~reg0.DATAIN
mem_exe_data[23] => fwd_mem_data[23].DATAIN
mem_exe_data[23] => avm_data_address[23].DATAIN
mem_exe_data[23] => wb_exe_data[23]~reg0.DATAIN
mem_exe_data[24] => fwd_mem_data[24].DATAIN
mem_exe_data[24] => avm_data_address[24].DATAIN
mem_exe_data[24] => wb_exe_data[24]~reg0.DATAIN
mem_exe_data[25] => fwd_mem_data[25].DATAIN
mem_exe_data[25] => avm_data_address[25].DATAIN
mem_exe_data[25] => wb_exe_data[25]~reg0.DATAIN
mem_exe_data[26] => fwd_mem_data[26].DATAIN
mem_exe_data[26] => avm_data_address[26].DATAIN
mem_exe_data[26] => wb_exe_data[26]~reg0.DATAIN
mem_exe_data[27] => fwd_mem_data[27].DATAIN
mem_exe_data[27] => avm_data_address[27].DATAIN
mem_exe_data[27] => wb_exe_data[27]~reg0.DATAIN
mem_exe_data[28] => fwd_mem_data[28].DATAIN
mem_exe_data[28] => avm_data_address[28].DATAIN
mem_exe_data[28] => wb_exe_data[28]~reg0.DATAIN
mem_exe_data[29] => fwd_mem_data[29].DATAIN
mem_exe_data[29] => avm_data_address[29].DATAIN
mem_exe_data[29] => wb_exe_data[29]~reg0.DATAIN
mem_exe_data[30] => fwd_mem_data[30].DATAIN
mem_exe_data[30] => avm_data_address[30].DATAIN
mem_exe_data[30] => wb_exe_data[30]~reg0.DATAIN
mem_exe_data[31] => fwd_mem_data[31].DATAIN
mem_exe_data[31] => avm_data_address[31].DATAIN
mem_exe_data[31] => wb_exe_data[31]~reg0.DATAIN
mem_wrdata[0] => Selector12.IN1
mem_wrdata[0] => Selector20.IN1
mem_wrdata[0] => Selector28.IN1
mem_wrdata[0] => avm_data_writedata[0].DATAIN
mem_wrdata[1] => Selector11.IN1
mem_wrdata[1] => Selector19.IN1
mem_wrdata[1] => Selector27.IN1
mem_wrdata[1] => avm_data_writedata[1].DATAIN
mem_wrdata[2] => Selector10.IN1
mem_wrdata[2] => Selector18.IN1
mem_wrdata[2] => Selector26.IN1
mem_wrdata[2] => avm_data_writedata[2].DATAIN
mem_wrdata[3] => Selector9.IN1
mem_wrdata[3] => Selector17.IN1
mem_wrdata[3] => Selector25.IN1
mem_wrdata[3] => avm_data_writedata[3].DATAIN
mem_wrdata[4] => Selector8.IN1
mem_wrdata[4] => Selector16.IN1
mem_wrdata[4] => Selector24.IN1
mem_wrdata[4] => avm_data_writedata[4].DATAIN
mem_wrdata[5] => Selector7.IN1
mem_wrdata[5] => Selector15.IN1
mem_wrdata[5] => Selector23.IN1
mem_wrdata[5] => avm_data_writedata[5].DATAIN
mem_wrdata[6] => Selector6.IN1
mem_wrdata[6] => Selector14.IN1
mem_wrdata[6] => Selector22.IN1
mem_wrdata[6] => avm_data_writedata[6].DATAIN
mem_wrdata[7] => Selector5.IN1
mem_wrdata[7] => Selector13.IN1
mem_wrdata[7] => Selector21.IN1
mem_wrdata[7] => avm_data_writedata[7].DATAIN
mem_wrdata[8] => Selector28.IN0
mem_wrdata[9] => Selector27.IN0
mem_wrdata[10] => Selector26.IN0
mem_wrdata[11] => Selector25.IN0
mem_wrdata[12] => Selector24.IN0
mem_wrdata[13] => Selector23.IN0
mem_wrdata[14] => Selector22.IN0
mem_wrdata[15] => Selector21.IN0
mem_wrdata[16] => Selector20.IN0
mem_wrdata[17] => Selector19.IN0
mem_wrdata[18] => Selector18.IN0
mem_wrdata[19] => Selector17.IN0
mem_wrdata[20] => Selector16.IN0
mem_wrdata[21] => Selector15.IN0
mem_wrdata[22] => Selector14.IN0
mem_wrdata[23] => Selector13.IN0
mem_wrdata[24] => Selector12.IN0
mem_wrdata[25] => Selector11.IN0
mem_wrdata[26] => Selector10.IN0
mem_wrdata[27] => Selector9.IN0
mem_wrdata[28] => Selector8.IN0
mem_wrdata[29] => Selector7.IN0
mem_wrdata[30] => Selector6.IN0
mem_wrdata[31] => Selector5.IN0
mem_mem_ctrl.NO_MEM_OP => process_0.IN0
mem_mem_ctrl.NO_MEM_OP => wb_mem_ctrl.DATAB
mem_mem_ctrl.LOAD_WORD => wb_mem_ctrl.DATAB
mem_mem_ctrl.LOAD_WORD => avm_data_read.IN0
mem_mem_ctrl.LOAD_WORD => avm_data_byteen.IN0
mem_mem_ctrl.LOAD_BYTE => wb_mem_ctrl.DATAB
mem_mem_ctrl.LOAD_BYTE => avm_data_read.IN1
mem_mem_ctrl.LOAD_BURST => process_0.IN1
mem_mem_ctrl.LOAD_BURST => wb_mem_ctrl.DATAB
mem_mem_ctrl.STORE_WORD => wb_mem_ctrl.DATAB
mem_mem_ctrl.STORE_WORD => avm_data_byteen.IN1
mem_mem_ctrl.STORE_WORD => avm_data_writedata.IN0
mem_mem_ctrl.STORE_BYTE => wb_mem_ctrl.DATAB
mem_mem_ctrl.STORE_BYTE => Selector5.IN3
mem_mem_ctrl.STORE_BYTE => Selector6.IN3
mem_mem_ctrl.STORE_BYTE => Selector7.IN3
mem_mem_ctrl.STORE_BYTE => Selector8.IN3
mem_mem_ctrl.STORE_BYTE => Selector9.IN3
mem_mem_ctrl.STORE_BYTE => Selector10.IN3
mem_mem_ctrl.STORE_BYTE => Selector11.IN3
mem_mem_ctrl.STORE_BYTE => Selector12.IN3
mem_mem_ctrl.STORE_BYTE => Selector13.IN3
mem_mem_ctrl.STORE_BYTE => Selector14.IN3
mem_mem_ctrl.STORE_BYTE => Selector15.IN3
mem_mem_ctrl.STORE_BYTE => Selector16.IN3
mem_mem_ctrl.STORE_BYTE => Selector17.IN3
mem_mem_ctrl.STORE_BYTE => Selector18.IN3
mem_mem_ctrl.STORE_BYTE => Selector19.IN3
mem_mem_ctrl.STORE_BYTE => Selector20.IN3
mem_mem_ctrl.STORE_BYTE => Selector21.IN3
mem_mem_ctrl.STORE_BYTE => Selector22.IN3
mem_mem_ctrl.STORE_BYTE => Selector23.IN3
mem_mem_ctrl.STORE_BYTE => Selector24.IN3
mem_mem_ctrl.STORE_BYTE => Selector25.IN3
mem_mem_ctrl.STORE_BYTE => Selector26.IN3
mem_mem_ctrl.STORE_BYTE => Selector27.IN3
mem_mem_ctrl.STORE_BYTE => Selector28.IN3
mem_mem_ctrl.STORE_BYTE => avm_data_writedata.IN1
mem_mem_ctrl.STORE_BYTE => Selector5.IN2
mem_mem_ctrl.STORE_BYTE => Selector6.IN2
mem_mem_ctrl.STORE_BYTE => Selector7.IN2
mem_mem_ctrl.STORE_BYTE => Selector8.IN2
mem_mem_ctrl.STORE_BYTE => Selector9.IN2
mem_mem_ctrl.STORE_BYTE => Selector10.IN2
mem_mem_ctrl.STORE_BYTE => Selector11.IN2
mem_mem_ctrl.STORE_BYTE => Selector12.IN2
mem_mem_ctrl.STORE_BYTE => Selector13.IN2
mem_mem_ctrl.STORE_BYTE => Selector14.IN2
mem_mem_ctrl.STORE_BYTE => Selector15.IN2
mem_mem_ctrl.STORE_BYTE => Selector16.IN2
mem_mem_ctrl.STORE_BYTE => Selector17.IN2
mem_mem_ctrl.STORE_BYTE => Selector18.IN2
mem_mem_ctrl.STORE_BYTE => Selector19.IN2
mem_mem_ctrl.STORE_BYTE => Selector20.IN2
mem_mem_ctrl.STORE_BYTE => Selector21.IN2
mem_mem_ctrl.STORE_BYTE => Selector22.IN2
mem_mem_ctrl.STORE_BYTE => Selector23.IN2
mem_mem_ctrl.STORE_BYTE => Selector24.IN2
mem_mem_ctrl.STORE_BYTE => Selector25.IN2
mem_mem_ctrl.STORE_BYTE => Selector26.IN2
mem_mem_ctrl.STORE_BYTE => Selector27.IN2
mem_mem_ctrl.STORE_BYTE => Selector28.IN2
mem_mem_burstcount[0] => avm_data_burstcount.DATAA
mem_mem_burstcount[0] => Equal0.IN3
mem_mem_burstcount[1] => avm_data_burstcount.DATAA
mem_mem_burstcount[1] => Equal0.IN2
mem_mem_burstcount[2] => avm_data_burstcount.DATAA
mem_mem_burstcount[2] => Equal0.IN1
mem_mem_burstcount[3] => avm_data_burstcount.DATAA
mem_mem_burstcount[3] => Equal0.IN0
wb_stage_valid <= wb_stage_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdest_wren <= wb_rdest_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdest_adr[0] <= wb_rdest_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdest_adr[1] <= wb_rdest_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdest_adr[2] <= wb_rdest_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdest_adr[3] <= wb_rdest_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdest_adr[4] <= wb_rdest_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_branch_en <= wb_branch_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wb_sel <= wb_wb_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[0] <= wb_exe_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[1] <= wb_exe_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[2] <= wb_exe_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[3] <= wb_exe_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[4] <= wb_exe_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[5] <= wb_exe_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[6] <= wb_exe_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[7] <= wb_exe_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[8] <= wb_exe_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[9] <= wb_exe_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[10] <= wb_exe_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[11] <= wb_exe_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[12] <= wb_exe_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[13] <= wb_exe_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[14] <= wb_exe_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[15] <= wb_exe_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[16] <= wb_exe_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[17] <= wb_exe_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[18] <= wb_exe_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[19] <= wb_exe_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[20] <= wb_exe_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[21] <= wb_exe_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[22] <= wb_exe_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[23] <= wb_exe_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[24] <= wb_exe_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[25] <= wb_exe_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[26] <= wb_exe_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[27] <= wb_exe_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[28] <= wb_exe_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[29] <= wb_exe_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[30] <= wb_exe_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_exe_data[31] <= wb_exe_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_mem_ctrl.NO_MEM_OP <= wb_mem_ctrl.NO_MEM_OP.DB_MAX_OUTPUT_PORT_TYPE
wb_mem_ctrl.LOAD_WORD <= wb_mem_ctrl.LOAD_WORD.DB_MAX_OUTPUT_PORT_TYPE
wb_mem_ctrl.LOAD_BYTE <= wb_mem_ctrl.LOAD_BYTE.DB_MAX_OUTPUT_PORT_TYPE
wb_mem_ctrl.LOAD_BURST <= wb_mem_ctrl.LOAD_BURST.DB_MAX_OUTPUT_PORT_TYPE
wb_mem_ctrl.STORE_WORD <= wb_mem_ctrl.STORE_WORD.DB_MAX_OUTPUT_PORT_TYPE
wb_mem_ctrl.STORE_BYTE <= wb_mem_ctrl.STORE_BYTE.DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_enable <= fwd_mem_enable.DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_address[0] <= mem_rdest_adr[0].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_address[1] <= mem_rdest_adr[1].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_address[2] <= mem_rdest_adr[2].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_address[3] <= mem_rdest_adr[3].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_address[4] <= mem_rdest_adr[4].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[0] <= mem_exe_data[0].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[1] <= mem_exe_data[1].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[2] <= mem_exe_data[2].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[3] <= mem_exe_data[3].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[4] <= mem_exe_data[4].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[5] <= mem_exe_data[5].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[6] <= mem_exe_data[6].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[7] <= mem_exe_data[7].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[8] <= mem_exe_data[8].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[9] <= mem_exe_data[9].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[10] <= mem_exe_data[10].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[11] <= mem_exe_data[11].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[12] <= mem_exe_data[12].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[13] <= mem_exe_data[13].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[14] <= mem_exe_data[14].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[15] <= mem_exe_data[15].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[16] <= mem_exe_data[16].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[17] <= mem_exe_data[17].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[18] <= mem_exe_data[18].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[19] <= mem_exe_data[19].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[20] <= mem_exe_data[20].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[21] <= mem_exe_data[21].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[22] <= mem_exe_data[22].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[23] <= mem_exe_data[23].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[24] <= mem_exe_data[24].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[25] <= mem_exe_data[25].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[26] <= mem_exe_data[26].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[27] <= mem_exe_data[27].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[28] <= mem_exe_data[28].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[29] <= mem_exe_data[29].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[30] <= mem_exe_data[30].DB_MAX_OUTPUT_PORT_TYPE
fwd_mem_data[31] <= mem_exe_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_data_waitrequest => wb_stage_valid.IN1
avm_data_waitrequest => mem_blocked_n.IN1
avm_data_read <= avm_data_read.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[0] <= mem_wrdata[0].DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[1] <= mem_wrdata[1].DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[2] <= mem_wrdata[2].DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[3] <= mem_wrdata[3].DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[4] <= mem_wrdata[4].DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[5] <= mem_wrdata[5].DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[6] <= mem_wrdata[6].DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[7] <= mem_wrdata[7].DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[8] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[9] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[10] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[11] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[12] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[13] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[14] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[15] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[16] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[17] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[18] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[19] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[20] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[21] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[22] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[23] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[24] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[25] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[26] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[27] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[28] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[29] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[30] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
avm_data_writedata[31] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
avm_data_write <= avm_data_write.DB_MAX_OUTPUT_PORT_TYPE
avm_data_byteen[0] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
avm_data_byteen[1] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
avm_data_byteen[2] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
avm_data_byteen[3] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
avm_data_burstcount[0] <= avm_data_burstcount.DB_MAX_OUTPUT_PORT_TYPE
avm_data_burstcount[1] <= avm_data_burstcount.DB_MAX_OUTPUT_PORT_TYPE
avm_data_burstcount[2] <= avm_data_burstcount.DB_MAX_OUTPUT_PORT_TYPE
avm_data_burstcount[3] <= avm_data_burstcount.DB_MAX_OUTPUT_PORT_TYPE
avm_data_burstcount[4] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[0] <= mem_exe_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[1] <= mem_exe_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[2] <= mem_exe_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[3] <= mem_exe_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[4] <= mem_exe_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[5] <= mem_exe_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[6] <= mem_exe_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[7] <= mem_exe_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[8] <= mem_exe_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[9] <= mem_exe_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[10] <= mem_exe_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[11] <= mem_exe_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[12] <= mem_exe_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[13] <= mem_exe_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[14] <= mem_exe_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[15] <= mem_exe_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[16] <= mem_exe_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[17] <= mem_exe_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[18] <= mem_exe_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[19] <= mem_exe_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[20] <= mem_exe_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[21] <= mem_exe_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[22] <= mem_exe_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[23] <= mem_exe_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[24] <= mem_exe_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[25] <= mem_exe_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[26] <= mem_exe_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[27] <= mem_exe_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[28] <= mem_exe_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[29] <= mem_exe_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[30] <= mem_exe_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_data_address[31] <= mem_exe_data[31].DB_MAX_OUTPUT_PORT_TYPE
mem_blocked_n <= mem_blocked_n.DB_MAX_OUTPUT_PORT_TYPE
mem_latch_enable => wb_mem_ctrl.OUTPUTSELECT
mem_latch_enable => wb_mem_ctrl.OUTPUTSELECT
mem_latch_enable => wb_mem_ctrl.OUTPUTSELECT
mem_latch_enable => wb_mem_ctrl.OUTPUTSELECT
mem_latch_enable => wb_mem_ctrl.OUTPUTSELECT
mem_latch_enable => wb_mem_ctrl.OUTPUTSELECT
mem_latch_enable => avalon_acknowledge.OUTPUTSELECT
mem_latch_enable => wb_stage_valid~reg0.ENA
mem_latch_enable => wb_exe_data[0]~reg0.ENA
mem_latch_enable => wb_exe_data[1]~reg0.ENA
mem_latch_enable => wb_exe_data[2]~reg0.ENA
mem_latch_enable => wb_exe_data[3]~reg0.ENA
mem_latch_enable => wb_exe_data[4]~reg0.ENA
mem_latch_enable => wb_exe_data[5]~reg0.ENA
mem_latch_enable => wb_exe_data[6]~reg0.ENA
mem_latch_enable => wb_exe_data[7]~reg0.ENA
mem_latch_enable => wb_exe_data[8]~reg0.ENA
mem_latch_enable => wb_exe_data[9]~reg0.ENA
mem_latch_enable => wb_exe_data[10]~reg0.ENA
mem_latch_enable => wb_exe_data[11]~reg0.ENA
mem_latch_enable => wb_exe_data[12]~reg0.ENA
mem_latch_enable => wb_exe_data[13]~reg0.ENA
mem_latch_enable => wb_exe_data[14]~reg0.ENA
mem_latch_enable => wb_exe_data[15]~reg0.ENA
mem_latch_enable => wb_exe_data[16]~reg0.ENA
mem_latch_enable => wb_exe_data[17]~reg0.ENA
mem_latch_enable => wb_exe_data[18]~reg0.ENA
mem_latch_enable => wb_exe_data[19]~reg0.ENA
mem_latch_enable => wb_exe_data[20]~reg0.ENA
mem_latch_enable => wb_exe_data[21]~reg0.ENA
mem_latch_enable => wb_exe_data[22]~reg0.ENA
mem_latch_enable => wb_exe_data[23]~reg0.ENA
mem_latch_enable => wb_exe_data[24]~reg0.ENA
mem_latch_enable => wb_exe_data[25]~reg0.ENA
mem_latch_enable => wb_exe_data[26]~reg0.ENA
mem_latch_enable => wb_exe_data[27]~reg0.ENA
mem_latch_enable => wb_exe_data[28]~reg0.ENA
mem_latch_enable => wb_exe_data[29]~reg0.ENA
mem_latch_enable => wb_exe_data[30]~reg0.ENA
mem_latch_enable => wb_exe_data[31]~reg0.ENA
mem_latch_enable => wb_wb_sel~reg0.ENA
mem_latch_enable => wb_branch_en~reg0.ENA
mem_latch_enable => wb_rdest_adr[0]~reg0.ENA
mem_latch_enable => wb_rdest_adr[1]~reg0.ENA
mem_latch_enable => wb_rdest_adr[2]~reg0.ENA
mem_latch_enable => wb_rdest_adr[3]~reg0.ENA
mem_latch_enable => wb_rdest_adr[4]~reg0.ENA
mem_latch_enable => wb_rdest_wren~reg0.ENA


|arm4usoc|arm4u_cpu:ARM4U|writeback:w
clk => fwd_wb2_data[0]~reg0.CLK
clk => fwd_wb2_data[1]~reg0.CLK
clk => fwd_wb2_data[2]~reg0.CLK
clk => fwd_wb2_data[3]~reg0.CLK
clk => fwd_wb2_data[4]~reg0.CLK
clk => fwd_wb2_data[5]~reg0.CLK
clk => fwd_wb2_data[6]~reg0.CLK
clk => fwd_wb2_data[7]~reg0.CLK
clk => fwd_wb2_data[8]~reg0.CLK
clk => fwd_wb2_data[9]~reg0.CLK
clk => fwd_wb2_data[10]~reg0.CLK
clk => fwd_wb2_data[11]~reg0.CLK
clk => fwd_wb2_data[12]~reg0.CLK
clk => fwd_wb2_data[13]~reg0.CLK
clk => fwd_wb2_data[14]~reg0.CLK
clk => fwd_wb2_data[15]~reg0.CLK
clk => fwd_wb2_data[16]~reg0.CLK
clk => fwd_wb2_data[17]~reg0.CLK
clk => fwd_wb2_data[18]~reg0.CLK
clk => fwd_wb2_data[19]~reg0.CLK
clk => fwd_wb2_data[20]~reg0.CLK
clk => fwd_wb2_data[21]~reg0.CLK
clk => fwd_wb2_data[22]~reg0.CLK
clk => fwd_wb2_data[23]~reg0.CLK
clk => fwd_wb2_data[24]~reg0.CLK
clk => fwd_wb2_data[25]~reg0.CLK
clk => fwd_wb2_data[26]~reg0.CLK
clk => fwd_wb2_data[27]~reg0.CLK
clk => fwd_wb2_data[28]~reg0.CLK
clk => fwd_wb2_data[29]~reg0.CLK
clk => fwd_wb2_data[30]~reg0.CLK
clk => fwd_wb2_data[31]~reg0.CLK
clk => fwd_wb2_address[0]~reg0.CLK
clk => fwd_wb2_address[1]~reg0.CLK
clk => fwd_wb2_address[2]~reg0.CLK
clk => fwd_wb2_address[3]~reg0.CLK
clk => fwd_wb2_address[4]~reg0.CLK
clk => fwd_wb2_enable~reg0.CLK
wb_stage_valid => wb_pc_wr.IN1
wb_stage_valid => rfile_wr_enable.IN0
wb_stage_valid => wb_blocked_n.IN1
wb_rdest_wren => rfile_wr_enable.IN1
wb_rdest_adr[0] => fwd_wb2_address[0]~reg0.DATAIN
wb_rdest_adr[0] => rfile_address[0].DATAIN
wb_rdest_adr[1] => fwd_wb2_address[1]~reg0.DATAIN
wb_rdest_adr[1] => rfile_address[1].DATAIN
wb_rdest_adr[2] => fwd_wb2_address[2]~reg0.DATAIN
wb_rdest_adr[2] => rfile_address[2].DATAIN
wb_rdest_adr[3] => fwd_wb2_address[3]~reg0.DATAIN
wb_rdest_adr[3] => rfile_address[3].DATAIN
wb_rdest_adr[4] => fwd_wb2_address[4]~reg0.DATAIN
wb_rdest_adr[4] => rfile_address[4].DATAIN
wb_branch_en => wb_pc_wr.IN0
wb_wb_sel => wb_pc_wr.IN1
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_wb_sel => outdata.OUTPUTSELECT
wb_exe_data[0] => outdata.DATAB
wb_exe_data[0] => Mux0.IN1
wb_exe_data[0] => Mux1.IN1
wb_exe_data[0] => Mux2.IN1
wb_exe_data[0] => Mux3.IN1
wb_exe_data[0] => Mux4.IN1
wb_exe_data[0] => Mux5.IN1
wb_exe_data[0] => Mux6.IN1
wb_exe_data[0] => Mux7.IN1
wb_exe_data[1] => outdata.DATAB
wb_exe_data[1] => Mux0.IN0
wb_exe_data[1] => Mux1.IN0
wb_exe_data[1] => Mux2.IN0
wb_exe_data[1] => Mux3.IN0
wb_exe_data[1] => Mux4.IN0
wb_exe_data[1] => Mux5.IN0
wb_exe_data[1] => Mux6.IN0
wb_exe_data[1] => Mux7.IN0
wb_exe_data[2] => outdata.DATAB
wb_exe_data[3] => outdata.DATAB
wb_exe_data[4] => outdata.DATAB
wb_exe_data[5] => outdata.DATAB
wb_exe_data[6] => outdata.DATAB
wb_exe_data[7] => outdata.DATAB
wb_exe_data[8] => outdata.DATAB
wb_exe_data[9] => outdata.DATAB
wb_exe_data[10] => outdata.DATAB
wb_exe_data[11] => outdata.DATAB
wb_exe_data[12] => outdata.DATAB
wb_exe_data[13] => outdata.DATAB
wb_exe_data[14] => outdata.DATAB
wb_exe_data[15] => outdata.DATAB
wb_exe_data[16] => outdata.DATAB
wb_exe_data[17] => outdata.DATAB
wb_exe_data[18] => outdata.DATAB
wb_exe_data[19] => outdata.DATAB
wb_exe_data[20] => outdata.DATAB
wb_exe_data[21] => outdata.DATAB
wb_exe_data[22] => outdata.DATAB
wb_exe_data[23] => outdata.DATAB
wb_exe_data[24] => outdata.DATAB
wb_exe_data[25] => outdata.DATAB
wb_exe_data[26] => outdata.DATAB
wb_exe_data[27] => outdata.DATAB
wb_exe_data[28] => outdata.DATAB
wb_exe_data[29] => outdata.DATAB
wb_exe_data[30] => outdata.DATAB
wb_exe_data[31] => outdata.DATAB
wb_mem_ctrl.NO_MEM_OP => ~NO_FANOUT~
wb_mem_ctrl.LOAD_WORD => rd_ok.IN0
wb_mem_ctrl.LOAD_BYTE => rd_ok.IN1
wb_mem_ctrl.LOAD_BYTE => avalon_data[31].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[30].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[29].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[28].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[27].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[26].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[25].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[24].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[23].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[22].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[21].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[20].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[19].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[18].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[17].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[16].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[15].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[14].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[13].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[12].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[11].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[10].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[9].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[8].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[7].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[6].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[5].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[4].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[3].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[2].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[1].OUTPUTSELECT
wb_mem_ctrl.LOAD_BYTE => avalon_data[0].OUTPUTSELECT
wb_mem_ctrl.LOAD_BURST => rd_ok.IN1
wb_mem_ctrl.STORE_WORD => ~NO_FANOUT~
wb_mem_ctrl.STORE_BYTE => ~NO_FANOUT~
rfile_wr_enable <= rfile_wr_enable.DB_MAX_OUTPUT_PORT_TYPE
rfile_address[0] <= wb_rdest_adr[0].DB_MAX_OUTPUT_PORT_TYPE
rfile_address[1] <= wb_rdest_adr[1].DB_MAX_OUTPUT_PORT_TYPE
rfile_address[2] <= wb_rdest_adr[2].DB_MAX_OUTPUT_PORT_TYPE
rfile_address[3] <= wb_rdest_adr[3].DB_MAX_OUTPUT_PORT_TYPE
rfile_address[4] <= wb_rdest_adr[4].DB_MAX_OUTPUT_PORT_TYPE
wb_data[0] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[1] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[2] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[3] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[4] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[5] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[6] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[7] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[8] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[9] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[10] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[11] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[12] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[13] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[14] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[15] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[16] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[17] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[18] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[19] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[20] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[21] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[22] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[23] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[24] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[25] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[26] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[27] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[28] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[29] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[30] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
wb_data[31] <= outdata.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_enable <= fwd_wb2_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_address[0] <= fwd_wb2_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_address[1] <= fwd_wb2_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_address[2] <= fwd_wb2_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_address[3] <= fwd_wb2_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_address[4] <= fwd_wb2_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[0] <= fwd_wb2_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[1] <= fwd_wb2_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[2] <= fwd_wb2_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[3] <= fwd_wb2_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[4] <= fwd_wb2_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[5] <= fwd_wb2_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[6] <= fwd_wb2_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[7] <= fwd_wb2_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[8] <= fwd_wb2_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[9] <= fwd_wb2_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[10] <= fwd_wb2_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[11] <= fwd_wb2_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[12] <= fwd_wb2_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[13] <= fwd_wb2_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[14] <= fwd_wb2_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[15] <= fwd_wb2_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[16] <= fwd_wb2_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[17] <= fwd_wb2_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[18] <= fwd_wb2_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[19] <= fwd_wb2_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[20] <= fwd_wb2_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[21] <= fwd_wb2_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[22] <= fwd_wb2_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[23] <= fwd_wb2_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[24] <= fwd_wb2_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[25] <= fwd_wb2_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[26] <= fwd_wb2_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[27] <= fwd_wb2_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[28] <= fwd_wb2_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[29] <= fwd_wb2_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[30] <= fwd_wb2_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fwd_wb2_data[31] <= fwd_wb2_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avm_data_readdatavalid => rd_ok.DATAB
avm_data_readdata[0] => Mux7.IN5
avm_data_readdata[0] => avalon_data[0].DATAA
avm_data_readdata[1] => Mux6.IN5
avm_data_readdata[1] => avalon_data[1].DATAA
avm_data_readdata[2] => Mux5.IN5
avm_data_readdata[2] => avalon_data[2].DATAA
avm_data_readdata[3] => Mux4.IN5
avm_data_readdata[3] => avalon_data[3].DATAA
avm_data_readdata[4] => Mux3.IN5
avm_data_readdata[4] => avalon_data[4].DATAA
avm_data_readdata[5] => Mux2.IN5
avm_data_readdata[5] => avalon_data[5].DATAA
avm_data_readdata[6] => Mux1.IN5
avm_data_readdata[6] => avalon_data[6].DATAA
avm_data_readdata[7] => Mux0.IN5
avm_data_readdata[7] => avalon_data[7].DATAA
avm_data_readdata[8] => Mux7.IN4
avm_data_readdata[8] => avalon_data[8].DATAA
avm_data_readdata[9] => Mux6.IN4
avm_data_readdata[9] => avalon_data[9].DATAA
avm_data_readdata[10] => Mux5.IN4
avm_data_readdata[10] => avalon_data[10].DATAA
avm_data_readdata[11] => Mux4.IN4
avm_data_readdata[11] => avalon_data[11].DATAA
avm_data_readdata[12] => Mux3.IN4
avm_data_readdata[12] => avalon_data[12].DATAA
avm_data_readdata[13] => Mux2.IN4
avm_data_readdata[13] => avalon_data[13].DATAA
avm_data_readdata[14] => Mux1.IN4
avm_data_readdata[14] => avalon_data[14].DATAA
avm_data_readdata[15] => Mux0.IN4
avm_data_readdata[15] => avalon_data[15].DATAA
avm_data_readdata[16] => Mux7.IN3
avm_data_readdata[16] => avalon_data[16].DATAA
avm_data_readdata[17] => Mux6.IN3
avm_data_readdata[17] => avalon_data[17].DATAA
avm_data_readdata[18] => Mux5.IN3
avm_data_readdata[18] => avalon_data[18].DATAA
avm_data_readdata[19] => Mux4.IN3
avm_data_readdata[19] => avalon_data[19].DATAA
avm_data_readdata[20] => Mux3.IN3
avm_data_readdata[20] => avalon_data[20].DATAA
avm_data_readdata[21] => Mux2.IN3
avm_data_readdata[21] => avalon_data[21].DATAA
avm_data_readdata[22] => Mux1.IN3
avm_data_readdata[22] => avalon_data[22].DATAA
avm_data_readdata[23] => Mux0.IN3
avm_data_readdata[23] => avalon_data[23].DATAA
avm_data_readdata[24] => Mux7.IN2
avm_data_readdata[24] => avalon_data[24].DATAA
avm_data_readdata[25] => Mux6.IN2
avm_data_readdata[25] => avalon_data[25].DATAA
avm_data_readdata[26] => Mux5.IN2
avm_data_readdata[26] => avalon_data[26].DATAA
avm_data_readdata[27] => Mux4.IN2
avm_data_readdata[27] => avalon_data[27].DATAA
avm_data_readdata[28] => Mux3.IN2
avm_data_readdata[28] => avalon_data[28].DATAA
avm_data_readdata[29] => Mux2.IN2
avm_data_readdata[29] => avalon_data[29].DATAA
avm_data_readdata[30] => Mux1.IN2
avm_data_readdata[30] => avalon_data[30].DATAA
avm_data_readdata[31] => Mux0.IN2
avm_data_readdata[31] => avalon_data[31].DATAA
wb_pc_wr <= wb_pc_wr.DB_MAX_OUTPUT_PORT_TYPE
wb_blocked_n <= wb_blocked_n.DB_MAX_OUTPUT_PORT_TYPE


|arm4usoc|arm4u_cpu:ARM4U|register_file:rf
clk => reg_array[31][0].CLK
clk => reg_array[31][1].CLK
clk => reg_array[31][2].CLK
clk => reg_array[31][3].CLK
clk => reg_array[31][4].CLK
clk => reg_array[31][5].CLK
clk => reg_array[31][6].CLK
clk => reg_array[31][7].CLK
clk => reg_array[31][8].CLK
clk => reg_array[31][9].CLK
clk => reg_array[31][10].CLK
clk => reg_array[31][11].CLK
clk => reg_array[31][12].CLK
clk => reg_array[31][13].CLK
clk => reg_array[31][14].CLK
clk => reg_array[31][15].CLK
clk => reg_array[31][16].CLK
clk => reg_array[31][17].CLK
clk => reg_array[31][18].CLK
clk => reg_array[31][19].CLK
clk => reg_array[31][20].CLK
clk => reg_array[31][21].CLK
clk => reg_array[31][22].CLK
clk => reg_array[31][23].CLK
clk => reg_array[31][24].CLK
clk => reg_array[31][25].CLK
clk => reg_array[31][26].CLK
clk => reg_array[31][27].CLK
clk => reg_array[31][28].CLK
clk => reg_array[31][29].CLK
clk => reg_array[31][30].CLK
clk => reg_array[31][31].CLK
clk => reg_array[30][0].CLK
clk => reg_array[30][1].CLK
clk => reg_array[30][2].CLK
clk => reg_array[30][3].CLK
clk => reg_array[30][4].CLK
clk => reg_array[30][5].CLK
clk => reg_array[30][6].CLK
clk => reg_array[30][7].CLK
clk => reg_array[30][8].CLK
clk => reg_array[30][9].CLK
clk => reg_array[30][10].CLK
clk => reg_array[30][11].CLK
clk => reg_array[30][12].CLK
clk => reg_array[30][13].CLK
clk => reg_array[30][14].CLK
clk => reg_array[30][15].CLK
clk => reg_array[30][16].CLK
clk => reg_array[30][17].CLK
clk => reg_array[30][18].CLK
clk => reg_array[30][19].CLK
clk => reg_array[30][20].CLK
clk => reg_array[30][21].CLK
clk => reg_array[30][22].CLK
clk => reg_array[30][23].CLK
clk => reg_array[30][24].CLK
clk => reg_array[30][25].CLK
clk => reg_array[30][26].CLK
clk => reg_array[30][27].CLK
clk => reg_array[30][28].CLK
clk => reg_array[30][29].CLK
clk => reg_array[30][30].CLK
clk => reg_array[30][31].CLK
clk => reg_array[29][0].CLK
clk => reg_array[29][1].CLK
clk => reg_array[29][2].CLK
clk => reg_array[29][3].CLK
clk => reg_array[29][4].CLK
clk => reg_array[29][5].CLK
clk => reg_array[29][6].CLK
clk => reg_array[29][7].CLK
clk => reg_array[29][8].CLK
clk => reg_array[29][9].CLK
clk => reg_array[29][10].CLK
clk => reg_array[29][11].CLK
clk => reg_array[29][12].CLK
clk => reg_array[29][13].CLK
clk => reg_array[29][14].CLK
clk => reg_array[29][15].CLK
clk => reg_array[29][16].CLK
clk => reg_array[29][17].CLK
clk => reg_array[29][18].CLK
clk => reg_array[29][19].CLK
clk => reg_array[29][20].CLK
clk => reg_array[29][21].CLK
clk => reg_array[29][22].CLK
clk => reg_array[29][23].CLK
clk => reg_array[29][24].CLK
clk => reg_array[29][25].CLK
clk => reg_array[29][26].CLK
clk => reg_array[29][27].CLK
clk => reg_array[29][28].CLK
clk => reg_array[29][29].CLK
clk => reg_array[29][30].CLK
clk => reg_array[29][31].CLK
clk => reg_array[28][0].CLK
clk => reg_array[28][1].CLK
clk => reg_array[28][2].CLK
clk => reg_array[28][3].CLK
clk => reg_array[28][4].CLK
clk => reg_array[28][5].CLK
clk => reg_array[28][6].CLK
clk => reg_array[28][7].CLK
clk => reg_array[28][8].CLK
clk => reg_array[28][9].CLK
clk => reg_array[28][10].CLK
clk => reg_array[28][11].CLK
clk => reg_array[28][12].CLK
clk => reg_array[28][13].CLK
clk => reg_array[28][14].CLK
clk => reg_array[28][15].CLK
clk => reg_array[28][16].CLK
clk => reg_array[28][17].CLK
clk => reg_array[28][18].CLK
clk => reg_array[28][19].CLK
clk => reg_array[28][20].CLK
clk => reg_array[28][21].CLK
clk => reg_array[28][22].CLK
clk => reg_array[28][23].CLK
clk => reg_array[28][24].CLK
clk => reg_array[28][25].CLK
clk => reg_array[28][26].CLK
clk => reg_array[28][27].CLK
clk => reg_array[28][28].CLK
clk => reg_array[28][29].CLK
clk => reg_array[28][30].CLK
clk => reg_array[28][31].CLK
clk => reg_array[27][0].CLK
clk => reg_array[27][1].CLK
clk => reg_array[27][2].CLK
clk => reg_array[27][3].CLK
clk => reg_array[27][4].CLK
clk => reg_array[27][5].CLK
clk => reg_array[27][6].CLK
clk => reg_array[27][7].CLK
clk => reg_array[27][8].CLK
clk => reg_array[27][9].CLK
clk => reg_array[27][10].CLK
clk => reg_array[27][11].CLK
clk => reg_array[27][12].CLK
clk => reg_array[27][13].CLK
clk => reg_array[27][14].CLK
clk => reg_array[27][15].CLK
clk => reg_array[27][16].CLK
clk => reg_array[27][17].CLK
clk => reg_array[27][18].CLK
clk => reg_array[27][19].CLK
clk => reg_array[27][20].CLK
clk => reg_array[27][21].CLK
clk => reg_array[27][22].CLK
clk => reg_array[27][23].CLK
clk => reg_array[27][24].CLK
clk => reg_array[27][25].CLK
clk => reg_array[27][26].CLK
clk => reg_array[27][27].CLK
clk => reg_array[27][28].CLK
clk => reg_array[27][29].CLK
clk => reg_array[27][30].CLK
clk => reg_array[27][31].CLK
clk => reg_array[26][0].CLK
clk => reg_array[26][1].CLK
clk => reg_array[26][2].CLK
clk => reg_array[26][3].CLK
clk => reg_array[26][4].CLK
clk => reg_array[26][5].CLK
clk => reg_array[26][6].CLK
clk => reg_array[26][7].CLK
clk => reg_array[26][8].CLK
clk => reg_array[26][9].CLK
clk => reg_array[26][10].CLK
clk => reg_array[26][11].CLK
clk => reg_array[26][12].CLK
clk => reg_array[26][13].CLK
clk => reg_array[26][14].CLK
clk => reg_array[26][15].CLK
clk => reg_array[26][16].CLK
clk => reg_array[26][17].CLK
clk => reg_array[26][18].CLK
clk => reg_array[26][19].CLK
clk => reg_array[26][20].CLK
clk => reg_array[26][21].CLK
clk => reg_array[26][22].CLK
clk => reg_array[26][23].CLK
clk => reg_array[26][24].CLK
clk => reg_array[26][25].CLK
clk => reg_array[26][26].CLK
clk => reg_array[26][27].CLK
clk => reg_array[26][28].CLK
clk => reg_array[26][29].CLK
clk => reg_array[26][30].CLK
clk => reg_array[26][31].CLK
clk => reg_array[25][0].CLK
clk => reg_array[25][1].CLK
clk => reg_array[25][2].CLK
clk => reg_array[25][3].CLK
clk => reg_array[25][4].CLK
clk => reg_array[25][5].CLK
clk => reg_array[25][6].CLK
clk => reg_array[25][7].CLK
clk => reg_array[25][8].CLK
clk => reg_array[25][9].CLK
clk => reg_array[25][10].CLK
clk => reg_array[25][11].CLK
clk => reg_array[25][12].CLK
clk => reg_array[25][13].CLK
clk => reg_array[25][14].CLK
clk => reg_array[25][15].CLK
clk => reg_array[25][16].CLK
clk => reg_array[25][17].CLK
clk => reg_array[25][18].CLK
clk => reg_array[25][19].CLK
clk => reg_array[25][20].CLK
clk => reg_array[25][21].CLK
clk => reg_array[25][22].CLK
clk => reg_array[25][23].CLK
clk => reg_array[25][24].CLK
clk => reg_array[25][25].CLK
clk => reg_array[25][26].CLK
clk => reg_array[25][27].CLK
clk => reg_array[25][28].CLK
clk => reg_array[25][29].CLK
clk => reg_array[25][30].CLK
clk => reg_array[25][31].CLK
clk => reg_array[24][0].CLK
clk => reg_array[24][1].CLK
clk => reg_array[24][2].CLK
clk => reg_array[24][3].CLK
clk => reg_array[24][4].CLK
clk => reg_array[24][5].CLK
clk => reg_array[24][6].CLK
clk => reg_array[24][7].CLK
clk => reg_array[24][8].CLK
clk => reg_array[24][9].CLK
clk => reg_array[24][10].CLK
clk => reg_array[24][11].CLK
clk => reg_array[24][12].CLK
clk => reg_array[24][13].CLK
clk => reg_array[24][14].CLK
clk => reg_array[24][15].CLK
clk => reg_array[24][16].CLK
clk => reg_array[24][17].CLK
clk => reg_array[24][18].CLK
clk => reg_array[24][19].CLK
clk => reg_array[24][20].CLK
clk => reg_array[24][21].CLK
clk => reg_array[24][22].CLK
clk => reg_array[24][23].CLK
clk => reg_array[24][24].CLK
clk => reg_array[24][25].CLK
clk => reg_array[24][26].CLK
clk => reg_array[24][27].CLK
clk => reg_array[24][28].CLK
clk => reg_array[24][29].CLK
clk => reg_array[24][30].CLK
clk => reg_array[24][31].CLK
clk => reg_array[23][0].CLK
clk => reg_array[23][1].CLK
clk => reg_array[23][2].CLK
clk => reg_array[23][3].CLK
clk => reg_array[23][4].CLK
clk => reg_array[23][5].CLK
clk => reg_array[23][6].CLK
clk => reg_array[23][7].CLK
clk => reg_array[23][8].CLK
clk => reg_array[23][9].CLK
clk => reg_array[23][10].CLK
clk => reg_array[23][11].CLK
clk => reg_array[23][12].CLK
clk => reg_array[23][13].CLK
clk => reg_array[23][14].CLK
clk => reg_array[23][15].CLK
clk => reg_array[23][16].CLK
clk => reg_array[23][17].CLK
clk => reg_array[23][18].CLK
clk => reg_array[23][19].CLK
clk => reg_array[23][20].CLK
clk => reg_array[23][21].CLK
clk => reg_array[23][22].CLK
clk => reg_array[23][23].CLK
clk => reg_array[23][24].CLK
clk => reg_array[23][25].CLK
clk => reg_array[23][26].CLK
clk => reg_array[23][27].CLK
clk => reg_array[23][28].CLK
clk => reg_array[23][29].CLK
clk => reg_array[23][30].CLK
clk => reg_array[23][31].CLK
clk => reg_array[22][0].CLK
clk => reg_array[22][1].CLK
clk => reg_array[22][2].CLK
clk => reg_array[22][3].CLK
clk => reg_array[22][4].CLK
clk => reg_array[22][5].CLK
clk => reg_array[22][6].CLK
clk => reg_array[22][7].CLK
clk => reg_array[22][8].CLK
clk => reg_array[22][9].CLK
clk => reg_array[22][10].CLK
clk => reg_array[22][11].CLK
clk => reg_array[22][12].CLK
clk => reg_array[22][13].CLK
clk => reg_array[22][14].CLK
clk => reg_array[22][15].CLK
clk => reg_array[22][16].CLK
clk => reg_array[22][17].CLK
clk => reg_array[22][18].CLK
clk => reg_array[22][19].CLK
clk => reg_array[22][20].CLK
clk => reg_array[22][21].CLK
clk => reg_array[22][22].CLK
clk => reg_array[22][23].CLK
clk => reg_array[22][24].CLK
clk => reg_array[22][25].CLK
clk => reg_array[22][26].CLK
clk => reg_array[22][27].CLK
clk => reg_array[22][28].CLK
clk => reg_array[22][29].CLK
clk => reg_array[22][30].CLK
clk => reg_array[22][31].CLK
clk => reg_array[21][0].CLK
clk => reg_array[21][1].CLK
clk => reg_array[21][2].CLK
clk => reg_array[21][3].CLK
clk => reg_array[21][4].CLK
clk => reg_array[21][5].CLK
clk => reg_array[21][6].CLK
clk => reg_array[21][7].CLK
clk => reg_array[21][8].CLK
clk => reg_array[21][9].CLK
clk => reg_array[21][10].CLK
clk => reg_array[21][11].CLK
clk => reg_array[21][12].CLK
clk => reg_array[21][13].CLK
clk => reg_array[21][14].CLK
clk => reg_array[21][15].CLK
clk => reg_array[21][16].CLK
clk => reg_array[21][17].CLK
clk => reg_array[21][18].CLK
clk => reg_array[21][19].CLK
clk => reg_array[21][20].CLK
clk => reg_array[21][21].CLK
clk => reg_array[21][22].CLK
clk => reg_array[21][23].CLK
clk => reg_array[21][24].CLK
clk => reg_array[21][25].CLK
clk => reg_array[21][26].CLK
clk => reg_array[21][27].CLK
clk => reg_array[21][28].CLK
clk => reg_array[21][29].CLK
clk => reg_array[21][30].CLK
clk => reg_array[21][31].CLK
clk => reg_array[20][0].CLK
clk => reg_array[20][1].CLK
clk => reg_array[20][2].CLK
clk => reg_array[20][3].CLK
clk => reg_array[20][4].CLK
clk => reg_array[20][5].CLK
clk => reg_array[20][6].CLK
clk => reg_array[20][7].CLK
clk => reg_array[20][8].CLK
clk => reg_array[20][9].CLK
clk => reg_array[20][10].CLK
clk => reg_array[20][11].CLK
clk => reg_array[20][12].CLK
clk => reg_array[20][13].CLK
clk => reg_array[20][14].CLK
clk => reg_array[20][15].CLK
clk => reg_array[20][16].CLK
clk => reg_array[20][17].CLK
clk => reg_array[20][18].CLK
clk => reg_array[20][19].CLK
clk => reg_array[20][20].CLK
clk => reg_array[20][21].CLK
clk => reg_array[20][22].CLK
clk => reg_array[20][23].CLK
clk => reg_array[20][24].CLK
clk => reg_array[20][25].CLK
clk => reg_array[20][26].CLK
clk => reg_array[20][27].CLK
clk => reg_array[20][28].CLK
clk => reg_array[20][29].CLK
clk => reg_array[20][30].CLK
clk => reg_array[20][31].CLK
clk => reg_array[19][0].CLK
clk => reg_array[19][1].CLK
clk => reg_array[19][2].CLK
clk => reg_array[19][3].CLK
clk => reg_array[19][4].CLK
clk => reg_array[19][5].CLK
clk => reg_array[19][6].CLK
clk => reg_array[19][7].CLK
clk => reg_array[19][8].CLK
clk => reg_array[19][9].CLK
clk => reg_array[19][10].CLK
clk => reg_array[19][11].CLK
clk => reg_array[19][12].CLK
clk => reg_array[19][13].CLK
clk => reg_array[19][14].CLK
clk => reg_array[19][15].CLK
clk => reg_array[19][16].CLK
clk => reg_array[19][17].CLK
clk => reg_array[19][18].CLK
clk => reg_array[19][19].CLK
clk => reg_array[19][20].CLK
clk => reg_array[19][21].CLK
clk => reg_array[19][22].CLK
clk => reg_array[19][23].CLK
clk => reg_array[19][24].CLK
clk => reg_array[19][25].CLK
clk => reg_array[19][26].CLK
clk => reg_array[19][27].CLK
clk => reg_array[19][28].CLK
clk => reg_array[19][29].CLK
clk => reg_array[19][30].CLK
clk => reg_array[19][31].CLK
clk => reg_array[18][0].CLK
clk => reg_array[18][1].CLK
clk => reg_array[18][2].CLK
clk => reg_array[18][3].CLK
clk => reg_array[18][4].CLK
clk => reg_array[18][5].CLK
clk => reg_array[18][6].CLK
clk => reg_array[18][7].CLK
clk => reg_array[18][8].CLK
clk => reg_array[18][9].CLK
clk => reg_array[18][10].CLK
clk => reg_array[18][11].CLK
clk => reg_array[18][12].CLK
clk => reg_array[18][13].CLK
clk => reg_array[18][14].CLK
clk => reg_array[18][15].CLK
clk => reg_array[18][16].CLK
clk => reg_array[18][17].CLK
clk => reg_array[18][18].CLK
clk => reg_array[18][19].CLK
clk => reg_array[18][20].CLK
clk => reg_array[18][21].CLK
clk => reg_array[18][22].CLK
clk => reg_array[18][23].CLK
clk => reg_array[18][24].CLK
clk => reg_array[18][25].CLK
clk => reg_array[18][26].CLK
clk => reg_array[18][27].CLK
clk => reg_array[18][28].CLK
clk => reg_array[18][29].CLK
clk => reg_array[18][30].CLK
clk => reg_array[18][31].CLK
clk => reg_array[17][0].CLK
clk => reg_array[17][1].CLK
clk => reg_array[17][2].CLK
clk => reg_array[17][3].CLK
clk => reg_array[17][4].CLK
clk => reg_array[17][5].CLK
clk => reg_array[17][6].CLK
clk => reg_array[17][7].CLK
clk => reg_array[17][8].CLK
clk => reg_array[17][9].CLK
clk => reg_array[17][10].CLK
clk => reg_array[17][11].CLK
clk => reg_array[17][12].CLK
clk => reg_array[17][13].CLK
clk => reg_array[17][14].CLK
clk => reg_array[17][15].CLK
clk => reg_array[17][16].CLK
clk => reg_array[17][17].CLK
clk => reg_array[17][18].CLK
clk => reg_array[17][19].CLK
clk => reg_array[17][20].CLK
clk => reg_array[17][21].CLK
clk => reg_array[17][22].CLK
clk => reg_array[17][23].CLK
clk => reg_array[17][24].CLK
clk => reg_array[17][25].CLK
clk => reg_array[17][26].CLK
clk => reg_array[17][27].CLK
clk => reg_array[17][28].CLK
clk => reg_array[17][29].CLK
clk => reg_array[17][30].CLK
clk => reg_array[17][31].CLK
clk => reg_array[16][0].CLK
clk => reg_array[16][1].CLK
clk => reg_array[16][2].CLK
clk => reg_array[16][3].CLK
clk => reg_array[16][4].CLK
clk => reg_array[16][5].CLK
clk => reg_array[16][6].CLK
clk => reg_array[16][7].CLK
clk => reg_array[16][8].CLK
clk => reg_array[16][9].CLK
clk => reg_array[16][10].CLK
clk => reg_array[16][11].CLK
clk => reg_array[16][12].CLK
clk => reg_array[16][13].CLK
clk => reg_array[16][14].CLK
clk => reg_array[16][15].CLK
clk => reg_array[16][16].CLK
clk => reg_array[16][17].CLK
clk => reg_array[16][18].CLK
clk => reg_array[16][19].CLK
clk => reg_array[16][20].CLK
clk => reg_array[16][21].CLK
clk => reg_array[16][22].CLK
clk => reg_array[16][23].CLK
clk => reg_array[16][24].CLK
clk => reg_array[16][25].CLK
clk => reg_array[16][26].CLK
clk => reg_array[16][27].CLK
clk => reg_array[16][28].CLK
clk => reg_array[16][29].CLK
clk => reg_array[16][30].CLK
clk => reg_array[16][31].CLK
clk => reg_array[15][0].CLK
clk => reg_array[15][1].CLK
clk => reg_array[15][2].CLK
clk => reg_array[15][3].CLK
clk => reg_array[15][4].CLK
clk => reg_array[15][5].CLK
clk => reg_array[15][6].CLK
clk => reg_array[15][7].CLK
clk => reg_array[15][8].CLK
clk => reg_array[15][9].CLK
clk => reg_array[15][10].CLK
clk => reg_array[15][11].CLK
clk => reg_array[15][12].CLK
clk => reg_array[15][13].CLK
clk => reg_array[15][14].CLK
clk => reg_array[15][15].CLK
clk => reg_array[15][16].CLK
clk => reg_array[15][17].CLK
clk => reg_array[15][18].CLK
clk => reg_array[15][19].CLK
clk => reg_array[15][20].CLK
clk => reg_array[15][21].CLK
clk => reg_array[15][22].CLK
clk => reg_array[15][23].CLK
clk => reg_array[15][24].CLK
clk => reg_array[15][25].CLK
clk => reg_array[15][26].CLK
clk => reg_array[15][27].CLK
clk => reg_array[15][28].CLK
clk => reg_array[15][29].CLK
clk => reg_array[15][30].CLK
clk => reg_array[15][31].CLK
clk => reg_array[14][0].CLK
clk => reg_array[14][1].CLK
clk => reg_array[14][2].CLK
clk => reg_array[14][3].CLK
clk => reg_array[14][4].CLK
clk => reg_array[14][5].CLK
clk => reg_array[14][6].CLK
clk => reg_array[14][7].CLK
clk => reg_array[14][8].CLK
clk => reg_array[14][9].CLK
clk => reg_array[14][10].CLK
clk => reg_array[14][11].CLK
clk => reg_array[14][12].CLK
clk => reg_array[14][13].CLK
clk => reg_array[14][14].CLK
clk => reg_array[14][15].CLK
clk => reg_array[14][16].CLK
clk => reg_array[14][17].CLK
clk => reg_array[14][18].CLK
clk => reg_array[14][19].CLK
clk => reg_array[14][20].CLK
clk => reg_array[14][21].CLK
clk => reg_array[14][22].CLK
clk => reg_array[14][23].CLK
clk => reg_array[14][24].CLK
clk => reg_array[14][25].CLK
clk => reg_array[14][26].CLK
clk => reg_array[14][27].CLK
clk => reg_array[14][28].CLK
clk => reg_array[14][29].CLK
clk => reg_array[14][30].CLK
clk => reg_array[14][31].CLK
clk => reg_array[13][0].CLK
clk => reg_array[13][1].CLK
clk => reg_array[13][2].CLK
clk => reg_array[13][3].CLK
clk => reg_array[13][4].CLK
clk => reg_array[13][5].CLK
clk => reg_array[13][6].CLK
clk => reg_array[13][7].CLK
clk => reg_array[13][8].CLK
clk => reg_array[13][9].CLK
clk => reg_array[13][10].CLK
clk => reg_array[13][11].CLK
clk => reg_array[13][12].CLK
clk => reg_array[13][13].CLK
clk => reg_array[13][14].CLK
clk => reg_array[13][15].CLK
clk => reg_array[13][16].CLK
clk => reg_array[13][17].CLK
clk => reg_array[13][18].CLK
clk => reg_array[13][19].CLK
clk => reg_array[13][20].CLK
clk => reg_array[13][21].CLK
clk => reg_array[13][22].CLK
clk => reg_array[13][23].CLK
clk => reg_array[13][24].CLK
clk => reg_array[13][25].CLK
clk => reg_array[13][26].CLK
clk => reg_array[13][27].CLK
clk => reg_array[13][28].CLK
clk => reg_array[13][29].CLK
clk => reg_array[13][30].CLK
clk => reg_array[13][31].CLK
clk => reg_array[12][0].CLK
clk => reg_array[12][1].CLK
clk => reg_array[12][2].CLK
clk => reg_array[12][3].CLK
clk => reg_array[12][4].CLK
clk => reg_array[12][5].CLK
clk => reg_array[12][6].CLK
clk => reg_array[12][7].CLK
clk => reg_array[12][8].CLK
clk => reg_array[12][9].CLK
clk => reg_array[12][10].CLK
clk => reg_array[12][11].CLK
clk => reg_array[12][12].CLK
clk => reg_array[12][13].CLK
clk => reg_array[12][14].CLK
clk => reg_array[12][15].CLK
clk => reg_array[12][16].CLK
clk => reg_array[12][17].CLK
clk => reg_array[12][18].CLK
clk => reg_array[12][19].CLK
clk => reg_array[12][20].CLK
clk => reg_array[12][21].CLK
clk => reg_array[12][22].CLK
clk => reg_array[12][23].CLK
clk => reg_array[12][24].CLK
clk => reg_array[12][25].CLK
clk => reg_array[12][26].CLK
clk => reg_array[12][27].CLK
clk => reg_array[12][28].CLK
clk => reg_array[12][29].CLK
clk => reg_array[12][30].CLK
clk => reg_array[12][31].CLK
clk => reg_array[11][0].CLK
clk => reg_array[11][1].CLK
clk => reg_array[11][2].CLK
clk => reg_array[11][3].CLK
clk => reg_array[11][4].CLK
clk => reg_array[11][5].CLK
clk => reg_array[11][6].CLK
clk => reg_array[11][7].CLK
clk => reg_array[11][8].CLK
clk => reg_array[11][9].CLK
clk => reg_array[11][10].CLK
clk => reg_array[11][11].CLK
clk => reg_array[11][12].CLK
clk => reg_array[11][13].CLK
clk => reg_array[11][14].CLK
clk => reg_array[11][15].CLK
clk => reg_array[11][16].CLK
clk => reg_array[11][17].CLK
clk => reg_array[11][18].CLK
clk => reg_array[11][19].CLK
clk => reg_array[11][20].CLK
clk => reg_array[11][21].CLK
clk => reg_array[11][22].CLK
clk => reg_array[11][23].CLK
clk => reg_array[11][24].CLK
clk => reg_array[11][25].CLK
clk => reg_array[11][26].CLK
clk => reg_array[11][27].CLK
clk => reg_array[11][28].CLK
clk => reg_array[11][29].CLK
clk => reg_array[11][30].CLK
clk => reg_array[11][31].CLK
clk => reg_array[10][0].CLK
clk => reg_array[10][1].CLK
clk => reg_array[10][2].CLK
clk => reg_array[10][3].CLK
clk => reg_array[10][4].CLK
clk => reg_array[10][5].CLK
clk => reg_array[10][6].CLK
clk => reg_array[10][7].CLK
clk => reg_array[10][8].CLK
clk => reg_array[10][9].CLK
clk => reg_array[10][10].CLK
clk => reg_array[10][11].CLK
clk => reg_array[10][12].CLK
clk => reg_array[10][13].CLK
clk => reg_array[10][14].CLK
clk => reg_array[10][15].CLK
clk => reg_array[10][16].CLK
clk => reg_array[10][17].CLK
clk => reg_array[10][18].CLK
clk => reg_array[10][19].CLK
clk => reg_array[10][20].CLK
clk => reg_array[10][21].CLK
clk => reg_array[10][22].CLK
clk => reg_array[10][23].CLK
clk => reg_array[10][24].CLK
clk => reg_array[10][25].CLK
clk => reg_array[10][26].CLK
clk => reg_array[10][27].CLK
clk => reg_array[10][28].CLK
clk => reg_array[10][29].CLK
clk => reg_array[10][30].CLK
clk => reg_array[10][31].CLK
clk => reg_array[9][0].CLK
clk => reg_array[9][1].CLK
clk => reg_array[9][2].CLK
clk => reg_array[9][3].CLK
clk => reg_array[9][4].CLK
clk => reg_array[9][5].CLK
clk => reg_array[9][6].CLK
clk => reg_array[9][7].CLK
clk => reg_array[9][8].CLK
clk => reg_array[9][9].CLK
clk => reg_array[9][10].CLK
clk => reg_array[9][11].CLK
clk => reg_array[9][12].CLK
clk => reg_array[9][13].CLK
clk => reg_array[9][14].CLK
clk => reg_array[9][15].CLK
clk => reg_array[9][16].CLK
clk => reg_array[9][17].CLK
clk => reg_array[9][18].CLK
clk => reg_array[9][19].CLK
clk => reg_array[9][20].CLK
clk => reg_array[9][21].CLK
clk => reg_array[9][22].CLK
clk => reg_array[9][23].CLK
clk => reg_array[9][24].CLK
clk => reg_array[9][25].CLK
clk => reg_array[9][26].CLK
clk => reg_array[9][27].CLK
clk => reg_array[9][28].CLK
clk => reg_array[9][29].CLK
clk => reg_array[9][30].CLK
clk => reg_array[9][31].CLK
clk => reg_array[8][0].CLK
clk => reg_array[8][1].CLK
clk => reg_array[8][2].CLK
clk => reg_array[8][3].CLK
clk => reg_array[8][4].CLK
clk => reg_array[8][5].CLK
clk => reg_array[8][6].CLK
clk => reg_array[8][7].CLK
clk => reg_array[8][8].CLK
clk => reg_array[8][9].CLK
clk => reg_array[8][10].CLK
clk => reg_array[8][11].CLK
clk => reg_array[8][12].CLK
clk => reg_array[8][13].CLK
clk => reg_array[8][14].CLK
clk => reg_array[8][15].CLK
clk => reg_array[8][16].CLK
clk => reg_array[8][17].CLK
clk => reg_array[8][18].CLK
clk => reg_array[8][19].CLK
clk => reg_array[8][20].CLK
clk => reg_array[8][21].CLK
clk => reg_array[8][22].CLK
clk => reg_array[8][23].CLK
clk => reg_array[8][24].CLK
clk => reg_array[8][25].CLK
clk => reg_array[8][26].CLK
clk => reg_array[8][27].CLK
clk => reg_array[8][28].CLK
clk => reg_array[8][29].CLK
clk => reg_array[8][30].CLK
clk => reg_array[8][31].CLK
clk => reg_array[7][0].CLK
clk => reg_array[7][1].CLK
clk => reg_array[7][2].CLK
clk => reg_array[7][3].CLK
clk => reg_array[7][4].CLK
clk => reg_array[7][5].CLK
clk => reg_array[7][6].CLK
clk => reg_array[7][7].CLK
clk => reg_array[7][8].CLK
clk => reg_array[7][9].CLK
clk => reg_array[7][10].CLK
clk => reg_array[7][11].CLK
clk => reg_array[7][12].CLK
clk => reg_array[7][13].CLK
clk => reg_array[7][14].CLK
clk => reg_array[7][15].CLK
clk => reg_array[7][16].CLK
clk => reg_array[7][17].CLK
clk => reg_array[7][18].CLK
clk => reg_array[7][19].CLK
clk => reg_array[7][20].CLK
clk => reg_array[7][21].CLK
clk => reg_array[7][22].CLK
clk => reg_array[7][23].CLK
clk => reg_array[7][24].CLK
clk => reg_array[7][25].CLK
clk => reg_array[7][26].CLK
clk => reg_array[7][27].CLK
clk => reg_array[7][28].CLK
clk => reg_array[7][29].CLK
clk => reg_array[7][30].CLK
clk => reg_array[7][31].CLK
clk => reg_array[6][0].CLK
clk => reg_array[6][1].CLK
clk => reg_array[6][2].CLK
clk => reg_array[6][3].CLK
clk => reg_array[6][4].CLK
clk => reg_array[6][5].CLK
clk => reg_array[6][6].CLK
clk => reg_array[6][7].CLK
clk => reg_array[6][8].CLK
clk => reg_array[6][9].CLK
clk => reg_array[6][10].CLK
clk => reg_array[6][11].CLK
clk => reg_array[6][12].CLK
clk => reg_array[6][13].CLK
clk => reg_array[6][14].CLK
clk => reg_array[6][15].CLK
clk => reg_array[6][16].CLK
clk => reg_array[6][17].CLK
clk => reg_array[6][18].CLK
clk => reg_array[6][19].CLK
clk => reg_array[6][20].CLK
clk => reg_array[6][21].CLK
clk => reg_array[6][22].CLK
clk => reg_array[6][23].CLK
clk => reg_array[6][24].CLK
clk => reg_array[6][25].CLK
clk => reg_array[6][26].CLK
clk => reg_array[6][27].CLK
clk => reg_array[6][28].CLK
clk => reg_array[6][29].CLK
clk => reg_array[6][30].CLK
clk => reg_array[6][31].CLK
clk => reg_array[5][0].CLK
clk => reg_array[5][1].CLK
clk => reg_array[5][2].CLK
clk => reg_array[5][3].CLK
clk => reg_array[5][4].CLK
clk => reg_array[5][5].CLK
clk => reg_array[5][6].CLK
clk => reg_array[5][7].CLK
clk => reg_array[5][8].CLK
clk => reg_array[5][9].CLK
clk => reg_array[5][10].CLK
clk => reg_array[5][11].CLK
clk => reg_array[5][12].CLK
clk => reg_array[5][13].CLK
clk => reg_array[5][14].CLK
clk => reg_array[5][15].CLK
clk => reg_array[5][16].CLK
clk => reg_array[5][17].CLK
clk => reg_array[5][18].CLK
clk => reg_array[5][19].CLK
clk => reg_array[5][20].CLK
clk => reg_array[5][21].CLK
clk => reg_array[5][22].CLK
clk => reg_array[5][23].CLK
clk => reg_array[5][24].CLK
clk => reg_array[5][25].CLK
clk => reg_array[5][26].CLK
clk => reg_array[5][27].CLK
clk => reg_array[5][28].CLK
clk => reg_array[5][29].CLK
clk => reg_array[5][30].CLK
clk => reg_array[5][31].CLK
clk => reg_array[4][0].CLK
clk => reg_array[4][1].CLK
clk => reg_array[4][2].CLK
clk => reg_array[4][3].CLK
clk => reg_array[4][4].CLK
clk => reg_array[4][5].CLK
clk => reg_array[4][6].CLK
clk => reg_array[4][7].CLK
clk => reg_array[4][8].CLK
clk => reg_array[4][9].CLK
clk => reg_array[4][10].CLK
clk => reg_array[4][11].CLK
clk => reg_array[4][12].CLK
clk => reg_array[4][13].CLK
clk => reg_array[4][14].CLK
clk => reg_array[4][15].CLK
clk => reg_array[4][16].CLK
clk => reg_array[4][17].CLK
clk => reg_array[4][18].CLK
clk => reg_array[4][19].CLK
clk => reg_array[4][20].CLK
clk => reg_array[4][21].CLK
clk => reg_array[4][22].CLK
clk => reg_array[4][23].CLK
clk => reg_array[4][24].CLK
clk => reg_array[4][25].CLK
clk => reg_array[4][26].CLK
clk => reg_array[4][27].CLK
clk => reg_array[4][28].CLK
clk => reg_array[4][29].CLK
clk => reg_array[4][30].CLK
clk => reg_array[4][31].CLK
clk => reg_array[3][0].CLK
clk => reg_array[3][1].CLK
clk => reg_array[3][2].CLK
clk => reg_array[3][3].CLK
clk => reg_array[3][4].CLK
clk => reg_array[3][5].CLK
clk => reg_array[3][6].CLK
clk => reg_array[3][7].CLK
clk => reg_array[3][8].CLK
clk => reg_array[3][9].CLK
clk => reg_array[3][10].CLK
clk => reg_array[3][11].CLK
clk => reg_array[3][12].CLK
clk => reg_array[3][13].CLK
clk => reg_array[3][14].CLK
clk => reg_array[3][15].CLK
clk => reg_array[3][16].CLK
clk => reg_array[3][17].CLK
clk => reg_array[3][18].CLK
clk => reg_array[3][19].CLK
clk => reg_array[3][20].CLK
clk => reg_array[3][21].CLK
clk => reg_array[3][22].CLK
clk => reg_array[3][23].CLK
clk => reg_array[3][24].CLK
clk => reg_array[3][25].CLK
clk => reg_array[3][26].CLK
clk => reg_array[3][27].CLK
clk => reg_array[3][28].CLK
clk => reg_array[3][29].CLK
clk => reg_array[3][30].CLK
clk => reg_array[3][31].CLK
clk => reg_array[2][0].CLK
clk => reg_array[2][1].CLK
clk => reg_array[2][2].CLK
clk => reg_array[2][3].CLK
clk => reg_array[2][4].CLK
clk => reg_array[2][5].CLK
clk => reg_array[2][6].CLK
clk => reg_array[2][7].CLK
clk => reg_array[2][8].CLK
clk => reg_array[2][9].CLK
clk => reg_array[2][10].CLK
clk => reg_array[2][11].CLK
clk => reg_array[2][12].CLK
clk => reg_array[2][13].CLK
clk => reg_array[2][14].CLK
clk => reg_array[2][15].CLK
clk => reg_array[2][16].CLK
clk => reg_array[2][17].CLK
clk => reg_array[2][18].CLK
clk => reg_array[2][19].CLK
clk => reg_array[2][20].CLK
clk => reg_array[2][21].CLK
clk => reg_array[2][22].CLK
clk => reg_array[2][23].CLK
clk => reg_array[2][24].CLK
clk => reg_array[2][25].CLK
clk => reg_array[2][26].CLK
clk => reg_array[2][27].CLK
clk => reg_array[2][28].CLK
clk => reg_array[2][29].CLK
clk => reg_array[2][30].CLK
clk => reg_array[2][31].CLK
clk => reg_array[1][0].CLK
clk => reg_array[1][1].CLK
clk => reg_array[1][2].CLK
clk => reg_array[1][3].CLK
clk => reg_array[1][4].CLK
clk => reg_array[1][5].CLK
clk => reg_array[1][6].CLK
clk => reg_array[1][7].CLK
clk => reg_array[1][8].CLK
clk => reg_array[1][9].CLK
clk => reg_array[1][10].CLK
clk => reg_array[1][11].CLK
clk => reg_array[1][12].CLK
clk => reg_array[1][13].CLK
clk => reg_array[1][14].CLK
clk => reg_array[1][15].CLK
clk => reg_array[1][16].CLK
clk => reg_array[1][17].CLK
clk => reg_array[1][18].CLK
clk => reg_array[1][19].CLK
clk => reg_array[1][20].CLK
clk => reg_array[1][21].CLK
clk => reg_array[1][22].CLK
clk => reg_array[1][23].CLK
clk => reg_array[1][24].CLK
clk => reg_array[1][25].CLK
clk => reg_array[1][26].CLK
clk => reg_array[1][27].CLK
clk => reg_array[1][28].CLK
clk => reg_array[1][29].CLK
clk => reg_array[1][30].CLK
clk => reg_array[1][31].CLK
clk => reg_array[0][0].CLK
clk => reg_array[0][1].CLK
clk => reg_array[0][2].CLK
clk => reg_array[0][3].CLK
clk => reg_array[0][4].CLK
clk => reg_array[0][5].CLK
clk => reg_array[0][6].CLK
clk => reg_array[0][7].CLK
clk => reg_array[0][8].CLK
clk => reg_array[0][9].CLK
clk => reg_array[0][10].CLK
clk => reg_array[0][11].CLK
clk => reg_array[0][12].CLK
clk => reg_array[0][13].CLK
clk => reg_array[0][14].CLK
clk => reg_array[0][15].CLK
clk => reg_array[0][16].CLK
clk => reg_array[0][17].CLK
clk => reg_array[0][18].CLK
clk => reg_array[0][19].CLK
clk => reg_array[0][20].CLK
clk => reg_array[0][21].CLK
clk => reg_array[0][22].CLK
clk => reg_array[0][23].CLK
clk => reg_array[0][24].CLK
clk => reg_array[0][25].CLK
clk => reg_array[0][26].CLK
clk => reg_array[0][27].CLK
clk => reg_array[0][28].CLK
clk => reg_array[0][29].CLK
clk => reg_array[0][30].CLK
clk => reg_array[0][31].CLK
clk => acl[0].CLK
clk => acl[1].CLK
clk => acl[2].CLK
clk => acl[3].CLK
clk => acl[4].CLK
clk => abl[0].CLK
clk => abl[1].CLK
clk => abl[2].CLK
clk => abl[3].CLK
clk => abl[4].CLK
clk => aal[0].CLK
clk => aal[1].CLK
clk => aal[2].CLK
clk => aal[3].CLK
clk => aal[4].CLK
clk => altsyncram:reg_array[0][31]__1.clock0
clk => altsyncram:reg_array[0][31]__2.clock0
clk => altsyncram:reg_array[0][31]__3.clock0
aa[0] => aav.DATAB
aa[1] => aav.DATAB
aa[2] => aav.DATAB
aa[3] => aav.DATAB
aa[4] => aav.DATAB
ab[0] => abv.DATAB
ab[1] => abv.DATAB
ab[2] => abv.DATAB
ab[3] => abv.DATAB
ab[4] => abv.DATAB
ac[0] => acv.DATAB
ac[1] => acv.DATAB
ac[2] => acv.DATAB
ac[3] => acv.DATAB
ac[4] => acv.DATAB
aw[0] => Decoder0.IN4
aw[0] => altsyncram:reg_array[0][31]__1.address_a[0]
aw[0] => altsyncram:reg_array[0][31]__2.address_a[0]
aw[0] => altsyncram:reg_array[0][31]__3.address_a[0]
aw[1] => Decoder0.IN3
aw[1] => altsyncram:reg_array[0][31]__1.address_a[1]
aw[1] => altsyncram:reg_array[0][31]__2.address_a[1]
aw[1] => altsyncram:reg_array[0][31]__3.address_a[1]
aw[2] => Decoder0.IN2
aw[2] => altsyncram:reg_array[0][31]__1.address_a[2]
aw[2] => altsyncram:reg_array[0][31]__2.address_a[2]
aw[2] => altsyncram:reg_array[0][31]__3.address_a[2]
aw[3] => Decoder0.IN1
aw[3] => altsyncram:reg_array[0][31]__1.address_a[3]
aw[3] => altsyncram:reg_array[0][31]__2.address_a[3]
aw[3] => altsyncram:reg_array[0][31]__3.address_a[3]
aw[4] => Decoder0.IN0
aw[4] => altsyncram:reg_array[0][31]__1.address_a[4]
aw[4] => altsyncram:reg_array[0][31]__2.address_a[4]
aw[4] => altsyncram:reg_array[0][31]__3.address_a[4]
wren => reg_array[31][5].ENA
wren => reg_array[31][4].ENA
wren => reg_array[31][3].ENA
wren => reg_array[31][2].ENA
wren => reg_array[31][1].ENA
wren => reg_array[31][0].ENA
wren => reg_array[31][6].ENA
wren => reg_array[31][7].ENA
wren => reg_array[31][8].ENA
wren => reg_array[31][9].ENA
wren => reg_array[31][10].ENA
wren => reg_array[31][11].ENA
wren => reg_array[31][12].ENA
wren => reg_array[31][13].ENA
wren => reg_array[31][14].ENA
wren => reg_array[31][15].ENA
wren => reg_array[31][16].ENA
wren => reg_array[31][17].ENA
wren => reg_array[31][18].ENA
wren => reg_array[31][19].ENA
wren => reg_array[31][20].ENA
wren => reg_array[31][21].ENA
wren => reg_array[31][22].ENA
wren => reg_array[31][23].ENA
wren => reg_array[31][24].ENA
wren => reg_array[31][25].ENA
wren => reg_array[31][26].ENA
wren => reg_array[31][27].ENA
wren => reg_array[31][28].ENA
wren => reg_array[31][29].ENA
wren => reg_array[31][30].ENA
wren => reg_array[31][31].ENA
wren => reg_array[30][0].ENA
wren => reg_array[30][1].ENA
wren => reg_array[30][2].ENA
wren => reg_array[30][3].ENA
wren => reg_array[30][4].ENA
wren => reg_array[30][5].ENA
wren => reg_array[30][6].ENA
wren => reg_array[30][7].ENA
wren => reg_array[30][8].ENA
wren => reg_array[30][9].ENA
wren => reg_array[30][10].ENA
wren => reg_array[30][11].ENA
wren => reg_array[30][12].ENA
wren => reg_array[30][13].ENA
wren => reg_array[30][14].ENA
wren => reg_array[30][15].ENA
wren => reg_array[30][16].ENA
wren => reg_array[30][17].ENA
wren => reg_array[30][18].ENA
wren => reg_array[30][19].ENA
wren => reg_array[30][20].ENA
wren => reg_array[30][21].ENA
wren => reg_array[30][22].ENA
wren => reg_array[30][23].ENA
wren => reg_array[30][24].ENA
wren => reg_array[30][25].ENA
wren => reg_array[30][26].ENA
wren => reg_array[30][27].ENA
wren => reg_array[30][28].ENA
wren => reg_array[30][29].ENA
wren => reg_array[30][30].ENA
wren => reg_array[30][31].ENA
wren => reg_array[29][0].ENA
wren => reg_array[29][1].ENA
wren => reg_array[29][2].ENA
wren => reg_array[29][3].ENA
wren => reg_array[29][4].ENA
wren => reg_array[29][5].ENA
wren => reg_array[29][6].ENA
wren => reg_array[29][7].ENA
wren => reg_array[29][8].ENA
wren => reg_array[29][9].ENA
wren => reg_array[29][10].ENA
wren => reg_array[29][11].ENA
wren => reg_array[29][12].ENA
wren => reg_array[29][13].ENA
wren => reg_array[29][14].ENA
wren => reg_array[29][15].ENA
wren => reg_array[29][16].ENA
wren => reg_array[29][17].ENA
wren => reg_array[29][18].ENA
wren => reg_array[29][19].ENA
wren => reg_array[29][20].ENA
wren => reg_array[29][21].ENA
wren => reg_array[29][22].ENA
wren => reg_array[29][23].ENA
wren => reg_array[29][24].ENA
wren => reg_array[29][25].ENA
wren => reg_array[29][26].ENA
wren => reg_array[29][27].ENA
wren => reg_array[29][28].ENA
wren => reg_array[29][29].ENA
wren => reg_array[29][30].ENA
wren => reg_array[29][31].ENA
wren => reg_array[28][0].ENA
wren => reg_array[28][1].ENA
wren => reg_array[28][2].ENA
wren => reg_array[28][3].ENA
wren => reg_array[28][4].ENA
wren => reg_array[28][5].ENA
wren => reg_array[28][6].ENA
wren => reg_array[28][7].ENA
wren => reg_array[28][8].ENA
wren => reg_array[28][9].ENA
wren => reg_array[28][10].ENA
wren => reg_array[28][11].ENA
wren => reg_array[28][12].ENA
wren => reg_array[28][13].ENA
wren => reg_array[28][14].ENA
wren => reg_array[28][15].ENA
wren => reg_array[28][16].ENA
wren => reg_array[28][17].ENA
wren => reg_array[28][18].ENA
wren => reg_array[28][19].ENA
wren => reg_array[28][20].ENA
wren => reg_array[28][21].ENA
wren => reg_array[28][22].ENA
wren => reg_array[28][23].ENA
wren => reg_array[28][24].ENA
wren => reg_array[28][25].ENA
wren => reg_array[28][26].ENA
wren => reg_array[28][27].ENA
wren => reg_array[28][28].ENA
wren => reg_array[28][29].ENA
wren => reg_array[28][30].ENA
wren => reg_array[28][31].ENA
wren => reg_array[27][0].ENA
wren => reg_array[27][1].ENA
wren => reg_array[27][2].ENA
wren => reg_array[27][3].ENA
wren => reg_array[27][4].ENA
wren => reg_array[27][5].ENA
wren => reg_array[27][6].ENA
wren => reg_array[27][7].ENA
wren => reg_array[27][8].ENA
wren => reg_array[27][9].ENA
wren => reg_array[27][10].ENA
wren => reg_array[27][11].ENA
wren => reg_array[27][12].ENA
wren => reg_array[27][13].ENA
wren => reg_array[27][14].ENA
wren => reg_array[27][15].ENA
wren => reg_array[27][16].ENA
wren => reg_array[27][17].ENA
wren => reg_array[27][18].ENA
wren => reg_array[27][19].ENA
wren => reg_array[27][20].ENA
wren => reg_array[27][21].ENA
wren => reg_array[27][22].ENA
wren => reg_array[27][23].ENA
wren => reg_array[27][24].ENA
wren => reg_array[27][25].ENA
wren => reg_array[27][26].ENA
wren => reg_array[27][27].ENA
wren => reg_array[27][28].ENA
wren => reg_array[27][29].ENA
wren => reg_array[27][30].ENA
wren => reg_array[27][31].ENA
wren => reg_array[26][0].ENA
wren => reg_array[26][1].ENA
wren => reg_array[26][2].ENA
wren => reg_array[26][3].ENA
wren => reg_array[26][4].ENA
wren => reg_array[26][5].ENA
wren => reg_array[26][6].ENA
wren => reg_array[26][7].ENA
wren => reg_array[26][8].ENA
wren => reg_array[26][9].ENA
wren => reg_array[26][10].ENA
wren => reg_array[26][11].ENA
wren => reg_array[26][12].ENA
wren => reg_array[26][13].ENA
wren => reg_array[26][14].ENA
wren => reg_array[26][15].ENA
wren => reg_array[26][16].ENA
wren => reg_array[26][17].ENA
wren => reg_array[26][18].ENA
wren => reg_array[26][19].ENA
wren => reg_array[26][20].ENA
wren => reg_array[26][21].ENA
wren => reg_array[26][22].ENA
wren => reg_array[26][23].ENA
wren => reg_array[26][24].ENA
wren => reg_array[26][25].ENA
wren => reg_array[26][26].ENA
wren => reg_array[26][27].ENA
wren => reg_array[26][28].ENA
wren => reg_array[26][29].ENA
wren => reg_array[26][30].ENA
wren => reg_array[26][31].ENA
wren => reg_array[25][0].ENA
wren => reg_array[25][1].ENA
wren => reg_array[25][2].ENA
wren => reg_array[25][3].ENA
wren => reg_array[25][4].ENA
wren => reg_array[25][5].ENA
wren => reg_array[25][6].ENA
wren => reg_array[25][7].ENA
wren => reg_array[25][8].ENA
wren => reg_array[25][9].ENA
wren => reg_array[25][10].ENA
wren => reg_array[25][11].ENA
wren => reg_array[25][12].ENA
wren => reg_array[25][13].ENA
wren => reg_array[25][14].ENA
wren => reg_array[25][15].ENA
wren => reg_array[25][16].ENA
wren => reg_array[25][17].ENA
wren => reg_array[25][18].ENA
wren => reg_array[25][19].ENA
wren => reg_array[25][20].ENA
wren => reg_array[25][21].ENA
wren => reg_array[25][22].ENA
wren => reg_array[25][23].ENA
wren => reg_array[25][24].ENA
wren => reg_array[25][25].ENA
wren => reg_array[25][26].ENA
wren => reg_array[25][27].ENA
wren => reg_array[25][28].ENA
wren => reg_array[25][29].ENA
wren => reg_array[25][30].ENA
wren => reg_array[25][31].ENA
wren => reg_array[24][0].ENA
wren => reg_array[24][1].ENA
wren => reg_array[24][2].ENA
wren => reg_array[24][3].ENA
wren => reg_array[24][4].ENA
wren => reg_array[24][5].ENA
wren => reg_array[24][6].ENA
wren => reg_array[24][7].ENA
wren => reg_array[24][8].ENA
wren => reg_array[24][9].ENA
wren => reg_array[24][10].ENA
wren => reg_array[24][11].ENA
wren => reg_array[24][12].ENA
wren => reg_array[24][13].ENA
wren => reg_array[24][14].ENA
wren => reg_array[24][15].ENA
wren => reg_array[24][16].ENA
wren => reg_array[24][17].ENA
wren => reg_array[24][18].ENA
wren => reg_array[24][19].ENA
wren => reg_array[24][20].ENA
wren => reg_array[24][21].ENA
wren => reg_array[24][22].ENA
wren => reg_array[24][23].ENA
wren => reg_array[24][24].ENA
wren => reg_array[24][25].ENA
wren => reg_array[24][26].ENA
wren => reg_array[24][27].ENA
wren => reg_array[24][28].ENA
wren => reg_array[24][29].ENA
wren => reg_array[24][30].ENA
wren => reg_array[24][31].ENA
wren => reg_array[23][0].ENA
wren => reg_array[23][1].ENA
wren => reg_array[23][2].ENA
wren => reg_array[23][3].ENA
wren => reg_array[23][4].ENA
wren => reg_array[23][5].ENA
wren => reg_array[23][6].ENA
wren => reg_array[23][7].ENA
wren => reg_array[23][8].ENA
wren => reg_array[23][9].ENA
wren => reg_array[23][10].ENA
wren => reg_array[23][11].ENA
wren => reg_array[23][12].ENA
wren => reg_array[23][13].ENA
wren => reg_array[23][14].ENA
wren => reg_array[23][15].ENA
wren => reg_array[23][16].ENA
wren => reg_array[23][17].ENA
wren => reg_array[23][18].ENA
wren => reg_array[23][19].ENA
wren => reg_array[23][20].ENA
wren => reg_array[23][21].ENA
wren => reg_array[23][22].ENA
wren => reg_array[23][23].ENA
wren => reg_array[23][24].ENA
wren => reg_array[23][25].ENA
wren => reg_array[23][26].ENA
wren => reg_array[23][27].ENA
wren => reg_array[23][28].ENA
wren => reg_array[23][29].ENA
wren => reg_array[23][30].ENA
wren => reg_array[23][31].ENA
wren => reg_array[22][0].ENA
wren => reg_array[22][1].ENA
wren => reg_array[22][2].ENA
wren => reg_array[22][3].ENA
wren => reg_array[22][4].ENA
wren => reg_array[22][5].ENA
wren => reg_array[22][6].ENA
wren => reg_array[22][7].ENA
wren => reg_array[22][8].ENA
wren => reg_array[22][9].ENA
wren => reg_array[22][10].ENA
wren => reg_array[22][11].ENA
wren => reg_array[22][12].ENA
wren => reg_array[22][13].ENA
wren => reg_array[22][14].ENA
wren => reg_array[22][15].ENA
wren => reg_array[22][16].ENA
wren => reg_array[22][17].ENA
wren => reg_array[22][18].ENA
wren => reg_array[22][19].ENA
wren => reg_array[22][20].ENA
wren => reg_array[22][21].ENA
wren => reg_array[22][22].ENA
wren => reg_array[22][23].ENA
wren => reg_array[22][24].ENA
wren => reg_array[22][25].ENA
wren => reg_array[22][26].ENA
wren => reg_array[22][27].ENA
wren => reg_array[22][28].ENA
wren => reg_array[22][29].ENA
wren => reg_array[22][30].ENA
wren => reg_array[22][31].ENA
wren => reg_array[21][0].ENA
wren => reg_array[21][1].ENA
wren => reg_array[21][2].ENA
wren => reg_array[21][3].ENA
wren => reg_array[21][4].ENA
wren => reg_array[21][5].ENA
wren => reg_array[21][6].ENA
wren => reg_array[21][7].ENA
wren => reg_array[21][8].ENA
wren => reg_array[21][9].ENA
wren => reg_array[21][10].ENA
wren => reg_array[21][11].ENA
wren => reg_array[21][12].ENA
wren => reg_array[21][13].ENA
wren => reg_array[21][14].ENA
wren => reg_array[21][15].ENA
wren => reg_array[21][16].ENA
wren => reg_array[21][17].ENA
wren => reg_array[21][18].ENA
wren => reg_array[21][19].ENA
wren => reg_array[21][20].ENA
wren => reg_array[21][21].ENA
wren => reg_array[21][22].ENA
wren => reg_array[21][23].ENA
wren => reg_array[21][24].ENA
wren => reg_array[21][25].ENA
wren => reg_array[21][26].ENA
wren => reg_array[21][27].ENA
wren => reg_array[21][28].ENA
wren => reg_array[21][29].ENA
wren => reg_array[21][30].ENA
wren => reg_array[21][31].ENA
wren => reg_array[20][0].ENA
wren => reg_array[20][1].ENA
wren => reg_array[20][2].ENA
wren => reg_array[20][3].ENA
wren => reg_array[20][4].ENA
wren => reg_array[20][5].ENA
wren => reg_array[20][6].ENA
wren => reg_array[20][7].ENA
wren => reg_array[20][8].ENA
wren => reg_array[20][9].ENA
wren => reg_array[20][10].ENA
wren => reg_array[20][11].ENA
wren => reg_array[20][12].ENA
wren => reg_array[20][13].ENA
wren => reg_array[20][14].ENA
wren => reg_array[20][15].ENA
wren => reg_array[20][16].ENA
wren => reg_array[20][17].ENA
wren => reg_array[20][18].ENA
wren => reg_array[20][19].ENA
wren => reg_array[20][20].ENA
wren => reg_array[20][21].ENA
wren => reg_array[20][22].ENA
wren => reg_array[20][23].ENA
wren => reg_array[20][24].ENA
wren => reg_array[20][25].ENA
wren => reg_array[20][26].ENA
wren => reg_array[20][27].ENA
wren => reg_array[20][28].ENA
wren => reg_array[20][29].ENA
wren => reg_array[20][30].ENA
wren => reg_array[20][31].ENA
wren => reg_array[19][0].ENA
wren => reg_array[19][1].ENA
wren => reg_array[19][2].ENA
wren => reg_array[19][3].ENA
wren => reg_array[19][4].ENA
wren => reg_array[19][5].ENA
wren => reg_array[19][6].ENA
wren => reg_array[19][7].ENA
wren => reg_array[19][8].ENA
wren => reg_array[19][9].ENA
wren => reg_array[19][10].ENA
wren => reg_array[19][11].ENA
wren => reg_array[19][12].ENA
wren => reg_array[19][13].ENA
wren => reg_array[19][14].ENA
wren => reg_array[19][15].ENA
wren => reg_array[19][16].ENA
wren => reg_array[19][17].ENA
wren => reg_array[19][18].ENA
wren => reg_array[19][19].ENA
wren => reg_array[19][20].ENA
wren => reg_array[19][21].ENA
wren => reg_array[19][22].ENA
wren => reg_array[19][23].ENA
wren => reg_array[19][24].ENA
wren => reg_array[19][25].ENA
wren => reg_array[19][26].ENA
wren => reg_array[19][27].ENA
wren => reg_array[19][28].ENA
wren => reg_array[19][29].ENA
wren => reg_array[19][30].ENA
wren => reg_array[19][31].ENA
wren => reg_array[18][0].ENA
wren => reg_array[18][1].ENA
wren => reg_array[18][2].ENA
wren => reg_array[18][3].ENA
wren => reg_array[18][4].ENA
wren => reg_array[18][5].ENA
wren => reg_array[18][6].ENA
wren => reg_array[18][7].ENA
wren => reg_array[18][8].ENA
wren => reg_array[18][9].ENA
wren => reg_array[18][10].ENA
wren => reg_array[18][11].ENA
wren => reg_array[18][12].ENA
wren => reg_array[18][13].ENA
wren => reg_array[18][14].ENA
wren => reg_array[18][15].ENA
wren => reg_array[18][16].ENA
wren => reg_array[18][17].ENA
wren => reg_array[18][18].ENA
wren => reg_array[18][19].ENA
wren => reg_array[18][20].ENA
wren => reg_array[18][21].ENA
wren => reg_array[18][22].ENA
wren => reg_array[18][23].ENA
wren => reg_array[18][24].ENA
wren => reg_array[18][25].ENA
wren => reg_array[18][26].ENA
wren => reg_array[18][27].ENA
wren => reg_array[18][28].ENA
wren => reg_array[18][29].ENA
wren => reg_array[18][30].ENA
wren => reg_array[18][31].ENA
wren => reg_array[17][0].ENA
wren => reg_array[17][1].ENA
wren => reg_array[17][2].ENA
wren => reg_array[17][3].ENA
wren => reg_array[17][4].ENA
wren => reg_array[17][5].ENA
wren => reg_array[17][6].ENA
wren => reg_array[17][7].ENA
wren => reg_array[17][8].ENA
wren => reg_array[17][9].ENA
wren => reg_array[17][10].ENA
wren => reg_array[17][11].ENA
wren => reg_array[17][12].ENA
wren => reg_array[17][13].ENA
wren => reg_array[17][14].ENA
wren => reg_array[17][15].ENA
wren => reg_array[17][16].ENA
wren => reg_array[17][17].ENA
wren => reg_array[17][18].ENA
wren => reg_array[17][19].ENA
wren => reg_array[17][20].ENA
wren => reg_array[17][21].ENA
wren => reg_array[17][22].ENA
wren => reg_array[17][23].ENA
wren => reg_array[17][24].ENA
wren => reg_array[17][25].ENA
wren => reg_array[17][26].ENA
wren => reg_array[17][27].ENA
wren => reg_array[17][28].ENA
wren => reg_array[17][29].ENA
wren => reg_array[17][30].ENA
wren => reg_array[17][31].ENA
wren => reg_array[16][0].ENA
wren => reg_array[16][1].ENA
wren => reg_array[16][2].ENA
wren => reg_array[16][3].ENA
wren => reg_array[16][4].ENA
wren => reg_array[16][5].ENA
wren => reg_array[16][6].ENA
wren => reg_array[16][7].ENA
wren => reg_array[16][8].ENA
wren => reg_array[16][9].ENA
wren => reg_array[16][10].ENA
wren => reg_array[16][11].ENA
wren => reg_array[16][12].ENA
wren => reg_array[16][13].ENA
wren => reg_array[16][14].ENA
wren => reg_array[16][15].ENA
wren => reg_array[16][16].ENA
wren => reg_array[16][17].ENA
wren => reg_array[16][18].ENA
wren => reg_array[16][19].ENA
wren => reg_array[16][20].ENA
wren => reg_array[16][21].ENA
wren => reg_array[16][22].ENA
wren => reg_array[16][23].ENA
wren => reg_array[16][24].ENA
wren => reg_array[16][25].ENA
wren => reg_array[16][26].ENA
wren => reg_array[16][27].ENA
wren => reg_array[16][28].ENA
wren => reg_array[16][29].ENA
wren => reg_array[16][30].ENA
wren => reg_array[16][31].ENA
wren => reg_array[15][0].ENA
wren => reg_array[15][1].ENA
wren => reg_array[15][2].ENA
wren => reg_array[15][3].ENA
wren => reg_array[15][4].ENA
wren => reg_array[15][5].ENA
wren => reg_array[15][6].ENA
wren => reg_array[15][7].ENA
wren => reg_array[15][8].ENA
wren => reg_array[15][9].ENA
wren => reg_array[15][10].ENA
wren => reg_array[15][11].ENA
wren => reg_array[15][12].ENA
wren => reg_array[15][13].ENA
wren => reg_array[15][14].ENA
wren => reg_array[15][15].ENA
wren => reg_array[15][16].ENA
wren => reg_array[15][17].ENA
wren => reg_array[15][18].ENA
wren => reg_array[15][19].ENA
wren => reg_array[15][20].ENA
wren => reg_array[15][21].ENA
wren => reg_array[15][22].ENA
wren => reg_array[15][23].ENA
wren => reg_array[15][24].ENA
wren => reg_array[15][25].ENA
wren => reg_array[15][26].ENA
wren => reg_array[15][27].ENA
wren => reg_array[15][28].ENA
wren => reg_array[15][29].ENA
wren => reg_array[15][30].ENA
wren => reg_array[15][31].ENA
wren => reg_array[14][0].ENA
wren => reg_array[14][1].ENA
wren => reg_array[14][2].ENA
wren => reg_array[14][3].ENA
wren => reg_array[14][4].ENA
wren => reg_array[14][5].ENA
wren => reg_array[14][6].ENA
wren => reg_array[14][7].ENA
wren => reg_array[14][8].ENA
wren => reg_array[14][9].ENA
wren => reg_array[14][10].ENA
wren => reg_array[14][11].ENA
wren => reg_array[14][12].ENA
wren => reg_array[14][13].ENA
wren => reg_array[14][14].ENA
wren => reg_array[14][15].ENA
wren => reg_array[14][16].ENA
wren => reg_array[14][17].ENA
wren => reg_array[14][18].ENA
wren => reg_array[14][19].ENA
wren => reg_array[14][20].ENA
wren => reg_array[14][21].ENA
wren => reg_array[14][22].ENA
wren => reg_array[14][23].ENA
wren => reg_array[14][24].ENA
wren => reg_array[14][25].ENA
wren => reg_array[14][26].ENA
wren => reg_array[14][27].ENA
wren => reg_array[14][28].ENA
wren => reg_array[14][29].ENA
wren => reg_array[14][30].ENA
wren => reg_array[14][31].ENA
wren => reg_array[13][0].ENA
wren => reg_array[13][1].ENA
wren => reg_array[13][2].ENA
wren => reg_array[13][3].ENA
wren => reg_array[13][4].ENA
wren => reg_array[13][5].ENA
wren => reg_array[13][6].ENA
wren => reg_array[13][7].ENA
wren => reg_array[13][8].ENA
wren => reg_array[13][9].ENA
wren => reg_array[13][10].ENA
wren => reg_array[13][11].ENA
wren => reg_array[13][12].ENA
wren => reg_array[13][13].ENA
wren => reg_array[13][14].ENA
wren => reg_array[13][15].ENA
wren => reg_array[13][16].ENA
wren => reg_array[13][17].ENA
wren => reg_array[13][18].ENA
wren => reg_array[13][19].ENA
wren => reg_array[13][20].ENA
wren => reg_array[13][21].ENA
wren => reg_array[13][22].ENA
wren => reg_array[13][23].ENA
wren => reg_array[13][24].ENA
wren => reg_array[13][25].ENA
wren => reg_array[13][26].ENA
wren => reg_array[13][27].ENA
wren => reg_array[13][28].ENA
wren => reg_array[13][29].ENA
wren => reg_array[13][30].ENA
wren => reg_array[13][31].ENA
wren => reg_array[12][0].ENA
wren => reg_array[12][1].ENA
wren => reg_array[12][2].ENA
wren => reg_array[12][3].ENA
wren => reg_array[12][4].ENA
wren => reg_array[12][5].ENA
wren => reg_array[12][6].ENA
wren => reg_array[12][7].ENA
wren => reg_array[12][8].ENA
wren => reg_array[12][9].ENA
wren => reg_array[12][10].ENA
wren => reg_array[12][11].ENA
wren => reg_array[12][12].ENA
wren => reg_array[12][13].ENA
wren => reg_array[12][14].ENA
wren => reg_array[12][15].ENA
wren => reg_array[12][16].ENA
wren => reg_array[12][17].ENA
wren => reg_array[12][18].ENA
wren => reg_array[12][19].ENA
wren => reg_array[12][20].ENA
wren => reg_array[12][21].ENA
wren => reg_array[12][22].ENA
wren => reg_array[12][23].ENA
wren => reg_array[12][24].ENA
wren => reg_array[12][25].ENA
wren => reg_array[12][26].ENA
wren => reg_array[12][27].ENA
wren => reg_array[12][28].ENA
wren => reg_array[12][29].ENA
wren => reg_array[12][30].ENA
wren => reg_array[12][31].ENA
wren => reg_array[11][0].ENA
wren => reg_array[11][1].ENA
wren => reg_array[11][2].ENA
wren => reg_array[11][3].ENA
wren => reg_array[11][4].ENA
wren => reg_array[11][5].ENA
wren => reg_array[11][6].ENA
wren => reg_array[11][7].ENA
wren => reg_array[11][8].ENA
wren => reg_array[11][9].ENA
wren => reg_array[11][10].ENA
wren => reg_array[11][11].ENA
wren => reg_array[11][12].ENA
wren => reg_array[11][13].ENA
wren => reg_array[11][14].ENA
wren => reg_array[11][15].ENA
wren => reg_array[11][16].ENA
wren => reg_array[11][17].ENA
wren => reg_array[11][18].ENA
wren => reg_array[11][19].ENA
wren => reg_array[11][20].ENA
wren => reg_array[11][21].ENA
wren => reg_array[11][22].ENA
wren => reg_array[11][23].ENA
wren => reg_array[11][24].ENA
wren => reg_array[11][25].ENA
wren => reg_array[11][26].ENA
wren => reg_array[11][27].ENA
wren => reg_array[11][28].ENA
wren => reg_array[11][29].ENA
wren => reg_array[11][30].ENA
wren => reg_array[11][31].ENA
wren => reg_array[10][0].ENA
wren => reg_array[10][1].ENA
wren => reg_array[10][2].ENA
wren => reg_array[10][3].ENA
wren => reg_array[10][4].ENA
wren => reg_array[10][5].ENA
wren => reg_array[10][6].ENA
wren => reg_array[10][7].ENA
wren => reg_array[10][8].ENA
wren => reg_array[10][9].ENA
wren => reg_array[10][10].ENA
wren => reg_array[10][11].ENA
wren => reg_array[10][12].ENA
wren => reg_array[10][13].ENA
wren => reg_array[10][14].ENA
wren => reg_array[10][15].ENA
wren => reg_array[10][16].ENA
wren => reg_array[10][17].ENA
wren => reg_array[10][18].ENA
wren => reg_array[10][19].ENA
wren => reg_array[10][20].ENA
wren => reg_array[10][21].ENA
wren => reg_array[10][22].ENA
wren => reg_array[10][23].ENA
wren => reg_array[10][24].ENA
wren => reg_array[10][25].ENA
wren => reg_array[10][26].ENA
wren => reg_array[10][27].ENA
wren => reg_array[10][28].ENA
wren => reg_array[10][29].ENA
wren => reg_array[10][30].ENA
wren => reg_array[10][31].ENA
wren => reg_array[9][0].ENA
wren => reg_array[9][1].ENA
wren => reg_array[9][2].ENA
wren => reg_array[9][3].ENA
wren => reg_array[9][4].ENA
wren => reg_array[9][5].ENA
wren => reg_array[9][6].ENA
wren => reg_array[9][7].ENA
wren => reg_array[9][8].ENA
wren => reg_array[9][9].ENA
wren => reg_array[9][10].ENA
wren => reg_array[9][11].ENA
wren => reg_array[9][12].ENA
wren => reg_array[9][13].ENA
wren => reg_array[9][14].ENA
wren => reg_array[9][15].ENA
wren => reg_array[9][16].ENA
wren => reg_array[9][17].ENA
wren => reg_array[9][18].ENA
wren => reg_array[9][19].ENA
wren => reg_array[9][20].ENA
wren => reg_array[9][21].ENA
wren => reg_array[9][22].ENA
wren => reg_array[9][23].ENA
wren => reg_array[9][24].ENA
wren => reg_array[9][25].ENA
wren => reg_array[9][26].ENA
wren => reg_array[9][27].ENA
wren => reg_array[9][28].ENA
wren => reg_array[9][29].ENA
wren => reg_array[9][30].ENA
wren => reg_array[9][31].ENA
wren => reg_array[8][0].ENA
wren => reg_array[8][1].ENA
wren => reg_array[8][2].ENA
wren => reg_array[8][3].ENA
wren => reg_array[8][4].ENA
wren => reg_array[8][5].ENA
wren => reg_array[8][6].ENA
wren => reg_array[8][7].ENA
wren => reg_array[8][8].ENA
wren => reg_array[8][9].ENA
wren => reg_array[8][10].ENA
wren => reg_array[8][11].ENA
wren => reg_array[8][12].ENA
wren => reg_array[8][13].ENA
wren => reg_array[8][14].ENA
wren => reg_array[8][15].ENA
wren => reg_array[8][16].ENA
wren => reg_array[8][17].ENA
wren => reg_array[8][18].ENA
wren => reg_array[8][19].ENA
wren => reg_array[8][20].ENA
wren => reg_array[8][21].ENA
wren => reg_array[8][22].ENA
wren => reg_array[8][23].ENA
wren => reg_array[8][24].ENA
wren => reg_array[8][25].ENA
wren => reg_array[8][26].ENA
wren => reg_array[8][27].ENA
wren => reg_array[8][28].ENA
wren => reg_array[8][29].ENA
wren => reg_array[8][30].ENA
wren => reg_array[8][31].ENA
wren => reg_array[7][0].ENA
wren => reg_array[7][1].ENA
wren => reg_array[7][2].ENA
wren => reg_array[7][3].ENA
wren => reg_array[7][4].ENA
wren => reg_array[7][5].ENA
wren => reg_array[7][6].ENA
wren => reg_array[7][7].ENA
wren => reg_array[7][8].ENA
wren => reg_array[7][9].ENA
wren => reg_array[7][10].ENA
wren => reg_array[7][11].ENA
wren => reg_array[7][12].ENA
wren => reg_array[7][13].ENA
wren => reg_array[7][14].ENA
wren => reg_array[7][15].ENA
wren => reg_array[7][16].ENA
wren => reg_array[7][17].ENA
wren => reg_array[7][18].ENA
wren => reg_array[7][19].ENA
wren => reg_array[7][20].ENA
wren => reg_array[7][21].ENA
wren => reg_array[7][22].ENA
wren => reg_array[7][23].ENA
wren => reg_array[7][24].ENA
wren => reg_array[7][25].ENA
wren => reg_array[7][26].ENA
wren => reg_array[7][27].ENA
wren => reg_array[7][28].ENA
wren => reg_array[7][29].ENA
wren => reg_array[7][30].ENA
wren => reg_array[7][31].ENA
wren => reg_array[6][0].ENA
wren => reg_array[6][1].ENA
wren => reg_array[6][2].ENA
wren => reg_array[6][3].ENA
wren => reg_array[6][4].ENA
wren => reg_array[6][5].ENA
wren => reg_array[6][6].ENA
wren => reg_array[6][7].ENA
wren => reg_array[6][8].ENA
wren => reg_array[6][9].ENA
wren => reg_array[6][10].ENA
wren => reg_array[6][11].ENA
wren => reg_array[6][12].ENA
wren => reg_array[6][13].ENA
wren => reg_array[6][14].ENA
wren => reg_array[6][15].ENA
wren => reg_array[6][16].ENA
wren => reg_array[6][17].ENA
wren => reg_array[6][18].ENA
wren => reg_array[6][19].ENA
wren => reg_array[6][20].ENA
wren => reg_array[6][21].ENA
wren => reg_array[6][22].ENA
wren => reg_array[6][23].ENA
wren => reg_array[6][24].ENA
wren => reg_array[6][25].ENA
wren => reg_array[6][26].ENA
wren => reg_array[6][27].ENA
wren => reg_array[6][28].ENA
wren => reg_array[6][29].ENA
wren => reg_array[6][30].ENA
wren => reg_array[6][31].ENA
wren => reg_array[5][0].ENA
wren => reg_array[5][1].ENA
wren => reg_array[5][2].ENA
wren => reg_array[5][3].ENA
wren => reg_array[5][4].ENA
wren => reg_array[5][5].ENA
wren => reg_array[5][6].ENA
wren => reg_array[5][7].ENA
wren => reg_array[5][8].ENA
wren => reg_array[5][9].ENA
wren => reg_array[5][10].ENA
wren => reg_array[5][11].ENA
wren => reg_array[5][12].ENA
wren => reg_array[5][13].ENA
wren => reg_array[5][14].ENA
wren => reg_array[5][15].ENA
wren => reg_array[5][16].ENA
wren => reg_array[5][17].ENA
wren => reg_array[5][18].ENA
wren => reg_array[5][19].ENA
wren => reg_array[5][20].ENA
wren => reg_array[5][21].ENA
wren => reg_array[5][22].ENA
wren => reg_array[5][23].ENA
wren => reg_array[5][24].ENA
wren => reg_array[5][25].ENA
wren => reg_array[5][26].ENA
wren => reg_array[5][27].ENA
wren => reg_array[5][28].ENA
wren => reg_array[5][29].ENA
wren => reg_array[5][30].ENA
wren => reg_array[5][31].ENA
wren => reg_array[4][0].ENA
wren => reg_array[4][1].ENA
wren => reg_array[4][2].ENA
wren => reg_array[4][3].ENA
wren => reg_array[4][4].ENA
wren => reg_array[4][5].ENA
wren => reg_array[4][6].ENA
wren => reg_array[4][7].ENA
wren => reg_array[4][8].ENA
wren => reg_array[4][9].ENA
wren => reg_array[4][10].ENA
wren => reg_array[4][11].ENA
wren => reg_array[4][12].ENA
wren => reg_array[4][13].ENA
wren => reg_array[4][14].ENA
wren => reg_array[4][15].ENA
wren => reg_array[4][16].ENA
wren => reg_array[4][17].ENA
wren => reg_array[4][18].ENA
wren => reg_array[4][19].ENA
wren => reg_array[4][20].ENA
wren => reg_array[4][21].ENA
wren => reg_array[4][22].ENA
wren => reg_array[4][23].ENA
wren => reg_array[4][24].ENA
wren => reg_array[4][25].ENA
wren => reg_array[4][26].ENA
wren => reg_array[4][27].ENA
wren => reg_array[4][28].ENA
wren => reg_array[4][29].ENA
wren => reg_array[4][30].ENA
wren => reg_array[4][31].ENA
wren => reg_array[3][0].ENA
wren => reg_array[3][1].ENA
wren => reg_array[3][2].ENA
wren => reg_array[3][3].ENA
wren => reg_array[3][4].ENA
wren => reg_array[3][5].ENA
wren => reg_array[3][6].ENA
wren => reg_array[3][7].ENA
wren => reg_array[3][8].ENA
wren => reg_array[3][9].ENA
wren => reg_array[3][10].ENA
wren => reg_array[3][11].ENA
wren => reg_array[3][12].ENA
wren => reg_array[3][13].ENA
wren => reg_array[3][14].ENA
wren => reg_array[3][15].ENA
wren => reg_array[3][16].ENA
wren => reg_array[3][17].ENA
wren => reg_array[3][18].ENA
wren => reg_array[3][19].ENA
wren => reg_array[3][20].ENA
wren => reg_array[3][21].ENA
wren => reg_array[3][22].ENA
wren => reg_array[3][23].ENA
wren => reg_array[3][24].ENA
wren => reg_array[3][25].ENA
wren => reg_array[3][26].ENA
wren => reg_array[3][27].ENA
wren => reg_array[3][28].ENA
wren => reg_array[3][29].ENA
wren => reg_array[3][30].ENA
wren => reg_array[3][31].ENA
wren => reg_array[2][0].ENA
wren => reg_array[2][1].ENA
wren => reg_array[2][2].ENA
wren => reg_array[2][3].ENA
wren => reg_array[2][4].ENA
wren => reg_array[2][5].ENA
wren => reg_array[2][6].ENA
wren => reg_array[2][7].ENA
wren => reg_array[2][8].ENA
wren => reg_array[2][9].ENA
wren => reg_array[2][10].ENA
wren => reg_array[2][11].ENA
wren => reg_array[2][12].ENA
wren => reg_array[2][13].ENA
wren => reg_array[2][14].ENA
wren => reg_array[2][15].ENA
wren => reg_array[2][16].ENA
wren => reg_array[2][17].ENA
wren => reg_array[2][18].ENA
wren => reg_array[2][19].ENA
wren => reg_array[2][20].ENA
wren => reg_array[2][21].ENA
wren => reg_array[2][22].ENA
wren => reg_array[2][23].ENA
wren => reg_array[2][24].ENA
wren => reg_array[2][25].ENA
wren => reg_array[2][26].ENA
wren => reg_array[2][27].ENA
wren => reg_array[2][28].ENA
wren => reg_array[2][29].ENA
wren => reg_array[2][30].ENA
wren => reg_array[2][31].ENA
wren => reg_array[1][0].ENA
wren => reg_array[1][1].ENA
wren => reg_array[1][2].ENA
wren => reg_array[1][3].ENA
wren => reg_array[1][4].ENA
wren => reg_array[1][5].ENA
wren => reg_array[1][6].ENA
wren => reg_array[1][7].ENA
wren => reg_array[1][8].ENA
wren => reg_array[1][9].ENA
wren => reg_array[1][10].ENA
wren => reg_array[1][11].ENA
wren => reg_array[1][12].ENA
wren => reg_array[1][13].ENA
wren => reg_array[1][14].ENA
wren => reg_array[1][15].ENA
wren => reg_array[1][16].ENA
wren => reg_array[1][17].ENA
wren => reg_array[1][18].ENA
wren => reg_array[1][19].ENA
wren => reg_array[1][20].ENA
wren => reg_array[1][21].ENA
wren => reg_array[1][22].ENA
wren => reg_array[1][23].ENA
wren => reg_array[1][24].ENA
wren => reg_array[1][25].ENA
wren => reg_array[1][26].ENA
wren => reg_array[1][27].ENA
wren => reg_array[1][28].ENA
wren => reg_array[1][29].ENA
wren => reg_array[1][30].ENA
wren => reg_array[1][31].ENA
wren => reg_array[0][0].ENA
wren => reg_array[0][1].ENA
wren => reg_array[0][2].ENA
wren => reg_array[0][3].ENA
wren => reg_array[0][4].ENA
wren => reg_array[0][5].ENA
wren => reg_array[0][6].ENA
wren => reg_array[0][7].ENA
wren => reg_array[0][8].ENA
wren => reg_array[0][9].ENA
wren => reg_array[0][10].ENA
wren => reg_array[0][11].ENA
wren => reg_array[0][12].ENA
wren => reg_array[0][13].ENA
wren => reg_array[0][14].ENA
wren => reg_array[0][15].ENA
wren => reg_array[0][16].ENA
wren => reg_array[0][17].ENA
wren => reg_array[0][18].ENA
wren => reg_array[0][19].ENA
wren => reg_array[0][20].ENA
wren => reg_array[0][21].ENA
wren => reg_array[0][22].ENA
wren => reg_array[0][23].ENA
wren => reg_array[0][24].ENA
wren => reg_array[0][25].ENA
wren => reg_array[0][26].ENA
wren => reg_array[0][27].ENA
wren => reg_array[0][28].ENA
wren => reg_array[0][29].ENA
wren => reg_array[0][30].ENA
wren => reg_array[0][31].ENA
wren => altsyncram:reg_array[0][31]__1.wren_a
wren => altsyncram:reg_array[0][31]__2.wren_a
wren => altsyncram:reg_array[0][31]__3.wren_a
rd_clken => aav.OUTPUTSELECT
rd_clken => aav.OUTPUTSELECT
rd_clken => aav.OUTPUTSELECT
rd_clken => aav.OUTPUTSELECT
rd_clken => aav.OUTPUTSELECT
rd_clken => abv.OUTPUTSELECT
rd_clken => abv.OUTPUTSELECT
rd_clken => abv.OUTPUTSELECT
rd_clken => abv.OUTPUTSELECT
rd_clken => abv.OUTPUTSELECT
rd_clken => acv.OUTPUTSELECT
rd_clken => acv.OUTPUTSELECT
rd_clken => acv.OUTPUTSELECT
rd_clken => acv.OUTPUTSELECT
rd_clken => acv.OUTPUTSELECT
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => reg_array.DATAB
wrdata[0] => altsyncram:reg_array[0][31]__1.data_a[31]
wrdata[0] => altsyncram:reg_array[0][31]__2.data_a[31]
wrdata[0] => altsyncram:reg_array[0][31]__3.data_a[31]
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => reg_array.DATAB
wrdata[1] => altsyncram:reg_array[0][31]__1.data_a[30]
wrdata[1] => altsyncram:reg_array[0][31]__2.data_a[30]
wrdata[1] => altsyncram:reg_array[0][31]__3.data_a[30]
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => reg_array.DATAB
wrdata[2] => altsyncram:reg_array[0][31]__1.data_a[29]
wrdata[2] => altsyncram:reg_array[0][31]__2.data_a[29]
wrdata[2] => altsyncram:reg_array[0][31]__3.data_a[29]
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => reg_array.DATAB
wrdata[3] => altsyncram:reg_array[0][31]__1.data_a[28]
wrdata[3] => altsyncram:reg_array[0][31]__2.data_a[28]
wrdata[3] => altsyncram:reg_array[0][31]__3.data_a[28]
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => reg_array.DATAB
wrdata[4] => altsyncram:reg_array[0][31]__1.data_a[27]
wrdata[4] => altsyncram:reg_array[0][31]__2.data_a[27]
wrdata[4] => altsyncram:reg_array[0][31]__3.data_a[27]
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => reg_array.DATAB
wrdata[5] => altsyncram:reg_array[0][31]__1.data_a[26]
wrdata[5] => altsyncram:reg_array[0][31]__2.data_a[26]
wrdata[5] => altsyncram:reg_array[0][31]__3.data_a[26]
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => reg_array.DATAB
wrdata[6] => altsyncram:reg_array[0][31]__1.data_a[25]
wrdata[6] => altsyncram:reg_array[0][31]__2.data_a[25]
wrdata[6] => altsyncram:reg_array[0][31]__3.data_a[25]
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => reg_array.DATAB
wrdata[7] => altsyncram:reg_array[0][31]__1.data_a[24]
wrdata[7] => altsyncram:reg_array[0][31]__2.data_a[24]
wrdata[7] => altsyncram:reg_array[0][31]__3.data_a[24]
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => reg_array.DATAB
wrdata[8] => altsyncram:reg_array[0][31]__1.data_a[23]
wrdata[8] => altsyncram:reg_array[0][31]__2.data_a[23]
wrdata[8] => altsyncram:reg_array[0][31]__3.data_a[23]
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => reg_array.DATAB
wrdata[9] => altsyncram:reg_array[0][31]__1.data_a[22]
wrdata[9] => altsyncram:reg_array[0][31]__2.data_a[22]
wrdata[9] => altsyncram:reg_array[0][31]__3.data_a[22]
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => reg_array.DATAB
wrdata[10] => altsyncram:reg_array[0][31]__1.data_a[21]
wrdata[10] => altsyncram:reg_array[0][31]__2.data_a[21]
wrdata[10] => altsyncram:reg_array[0][31]__3.data_a[21]
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => reg_array.DATAB
wrdata[11] => altsyncram:reg_array[0][31]__1.data_a[20]
wrdata[11] => altsyncram:reg_array[0][31]__2.data_a[20]
wrdata[11] => altsyncram:reg_array[0][31]__3.data_a[20]
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => reg_array.DATAB
wrdata[12] => altsyncram:reg_array[0][31]__1.data_a[19]
wrdata[12] => altsyncram:reg_array[0][31]__2.data_a[19]
wrdata[12] => altsyncram:reg_array[0][31]__3.data_a[19]
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => reg_array.DATAB
wrdata[13] => altsyncram:reg_array[0][31]__1.data_a[18]
wrdata[13] => altsyncram:reg_array[0][31]__2.data_a[18]
wrdata[13] => altsyncram:reg_array[0][31]__3.data_a[18]
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => reg_array.DATAB
wrdata[14] => altsyncram:reg_array[0][31]__1.data_a[17]
wrdata[14] => altsyncram:reg_array[0][31]__2.data_a[17]
wrdata[14] => altsyncram:reg_array[0][31]__3.data_a[17]
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => reg_array.DATAB
wrdata[15] => altsyncram:reg_array[0][31]__1.data_a[16]
wrdata[15] => altsyncram:reg_array[0][31]__2.data_a[16]
wrdata[15] => altsyncram:reg_array[0][31]__3.data_a[16]
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => reg_array.DATAB
wrdata[16] => altsyncram:reg_array[0][31]__1.data_a[15]
wrdata[16] => altsyncram:reg_array[0][31]__2.data_a[15]
wrdata[16] => altsyncram:reg_array[0][31]__3.data_a[15]
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => reg_array.DATAB
wrdata[17] => altsyncram:reg_array[0][31]__1.data_a[14]
wrdata[17] => altsyncram:reg_array[0][31]__2.data_a[14]
wrdata[17] => altsyncram:reg_array[0][31]__3.data_a[14]
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => reg_array.DATAB
wrdata[18] => altsyncram:reg_array[0][31]__1.data_a[13]
wrdata[18] => altsyncram:reg_array[0][31]__2.data_a[13]
wrdata[18] => altsyncram:reg_array[0][31]__3.data_a[13]
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => reg_array.DATAB
wrdata[19] => altsyncram:reg_array[0][31]__1.data_a[12]
wrdata[19] => altsyncram:reg_array[0][31]__2.data_a[12]
wrdata[19] => altsyncram:reg_array[0][31]__3.data_a[12]
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => reg_array.DATAB
wrdata[20] => altsyncram:reg_array[0][31]__1.data_a[11]
wrdata[20] => altsyncram:reg_array[0][31]__2.data_a[11]
wrdata[20] => altsyncram:reg_array[0][31]__3.data_a[11]
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => reg_array.DATAB
wrdata[21] => altsyncram:reg_array[0][31]__1.data_a[10]
wrdata[21] => altsyncram:reg_array[0][31]__2.data_a[10]
wrdata[21] => altsyncram:reg_array[0][31]__3.data_a[10]
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => reg_array.DATAB
wrdata[22] => altsyncram:reg_array[0][31]__1.data_a[9]
wrdata[22] => altsyncram:reg_array[0][31]__2.data_a[9]
wrdata[22] => altsyncram:reg_array[0][31]__3.data_a[9]
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => reg_array.DATAB
wrdata[23] => altsyncram:reg_array[0][31]__1.data_a[8]
wrdata[23] => altsyncram:reg_array[0][31]__2.data_a[8]
wrdata[23] => altsyncram:reg_array[0][31]__3.data_a[8]
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => reg_array.DATAB
wrdata[24] => altsyncram:reg_array[0][31]__1.data_a[7]
wrdata[24] => altsyncram:reg_array[0][31]__2.data_a[7]
wrdata[24] => altsyncram:reg_array[0][31]__3.data_a[7]
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => reg_array.DATAB
wrdata[25] => altsyncram:reg_array[0][31]__1.data_a[6]
wrdata[25] => altsyncram:reg_array[0][31]__2.data_a[6]
wrdata[25] => altsyncram:reg_array[0][31]__3.data_a[6]
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => reg_array.DATAB
wrdata[26] => altsyncram:reg_array[0][31]__1.data_a[5]
wrdata[26] => altsyncram:reg_array[0][31]__2.data_a[5]
wrdata[26] => altsyncram:reg_array[0][31]__3.data_a[5]
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => reg_array.DATAB
wrdata[27] => altsyncram:reg_array[0][31]__1.data_a[4]
wrdata[27] => altsyncram:reg_array[0][31]__2.data_a[4]
wrdata[27] => altsyncram:reg_array[0][31]__3.data_a[4]
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => reg_array.DATAB
wrdata[28] => altsyncram:reg_array[0][31]__1.data_a[3]
wrdata[28] => altsyncram:reg_array[0][31]__2.data_a[3]
wrdata[28] => altsyncram:reg_array[0][31]__3.data_a[3]
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => reg_array.DATAB
wrdata[29] => altsyncram:reg_array[0][31]__1.data_a[2]
wrdata[29] => altsyncram:reg_array[0][31]__2.data_a[2]
wrdata[29] => altsyncram:reg_array[0][31]__3.data_a[2]
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => reg_array.DATAB
wrdata[30] => altsyncram:reg_array[0][31]__1.data_a[1]
wrdata[30] => altsyncram:reg_array[0][31]__2.data_a[1]
wrdata[30] => altsyncram:reg_array[0][31]__3.data_a[1]
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => reg_array.DATAB
wrdata[31] => altsyncram:reg_array[0][31]__1.data_a[0]
wrdata[31] => altsyncram:reg_array[0][31]__2.data_a[0]
wrdata[31] => altsyncram:reg_array[0][31]__3.data_a[0]
a[0] <= altsyncram:reg_array[0][31]__1.q_b[31]
a[1] <= altsyncram:reg_array[0][31]__1.q_b[30]
a[2] <= altsyncram:reg_array[0][31]__1.q_b[29]
a[3] <= altsyncram:reg_array[0][31]__1.q_b[28]
a[4] <= altsyncram:reg_array[0][31]__1.q_b[27]
a[5] <= altsyncram:reg_array[0][31]__1.q_b[26]
a[6] <= altsyncram:reg_array[0][31]__1.q_b[25]
a[7] <= altsyncram:reg_array[0][31]__1.q_b[24]
a[8] <= altsyncram:reg_array[0][31]__1.q_b[23]
a[9] <= altsyncram:reg_array[0][31]__1.q_b[22]
a[10] <= altsyncram:reg_array[0][31]__1.q_b[21]
a[11] <= altsyncram:reg_array[0][31]__1.q_b[20]
a[12] <= altsyncram:reg_array[0][31]__1.q_b[19]
a[13] <= altsyncram:reg_array[0][31]__1.q_b[18]
a[14] <= altsyncram:reg_array[0][31]__1.q_b[17]
a[15] <= altsyncram:reg_array[0][31]__1.q_b[16]
a[16] <= altsyncram:reg_array[0][31]__1.q_b[15]
a[17] <= altsyncram:reg_array[0][31]__1.q_b[14]
a[18] <= altsyncram:reg_array[0][31]__1.q_b[13]
a[19] <= altsyncram:reg_array[0][31]__1.q_b[12]
a[20] <= altsyncram:reg_array[0][31]__1.q_b[11]
a[21] <= altsyncram:reg_array[0][31]__1.q_b[10]
a[22] <= altsyncram:reg_array[0][31]__1.q_b[9]
a[23] <= altsyncram:reg_array[0][31]__1.q_b[8]
a[24] <= altsyncram:reg_array[0][31]__1.q_b[7]
a[25] <= altsyncram:reg_array[0][31]__1.q_b[6]
a[26] <= altsyncram:reg_array[0][31]__1.q_b[5]
a[27] <= altsyncram:reg_array[0][31]__1.q_b[4]
a[28] <= altsyncram:reg_array[0][31]__1.q_b[3]
a[29] <= altsyncram:reg_array[0][31]__1.q_b[2]
a[30] <= altsyncram:reg_array[0][31]__1.q_b[1]
a[31] <= altsyncram:reg_array[0][31]__1.q_b[0]
b[0] <= altsyncram:reg_array[0][31]__2.q_b[31]
b[1] <= altsyncram:reg_array[0][31]__2.q_b[30]
b[2] <= altsyncram:reg_array[0][31]__2.q_b[29]
b[3] <= altsyncram:reg_array[0][31]__2.q_b[28]
b[4] <= altsyncram:reg_array[0][31]__2.q_b[27]
b[5] <= altsyncram:reg_array[0][31]__2.q_b[26]
b[6] <= altsyncram:reg_array[0][31]__2.q_b[25]
b[7] <= altsyncram:reg_array[0][31]__2.q_b[24]
b[8] <= altsyncram:reg_array[0][31]__2.q_b[23]
b[9] <= altsyncram:reg_array[0][31]__2.q_b[22]
b[10] <= altsyncram:reg_array[0][31]__2.q_b[21]
b[11] <= altsyncram:reg_array[0][31]__2.q_b[20]
b[12] <= altsyncram:reg_array[0][31]__2.q_b[19]
b[13] <= altsyncram:reg_array[0][31]__2.q_b[18]
b[14] <= altsyncram:reg_array[0][31]__2.q_b[17]
b[15] <= altsyncram:reg_array[0][31]__2.q_b[16]
b[16] <= altsyncram:reg_array[0][31]__2.q_b[15]
b[17] <= altsyncram:reg_array[0][31]__2.q_b[14]
b[18] <= altsyncram:reg_array[0][31]__2.q_b[13]
b[19] <= altsyncram:reg_array[0][31]__2.q_b[12]
b[20] <= altsyncram:reg_array[0][31]__2.q_b[11]
b[21] <= altsyncram:reg_array[0][31]__2.q_b[10]
b[22] <= altsyncram:reg_array[0][31]__2.q_b[9]
b[23] <= altsyncram:reg_array[0][31]__2.q_b[8]
b[24] <= altsyncram:reg_array[0][31]__2.q_b[7]
b[25] <= altsyncram:reg_array[0][31]__2.q_b[6]
b[26] <= altsyncram:reg_array[0][31]__2.q_b[5]
b[27] <= altsyncram:reg_array[0][31]__2.q_b[4]
b[28] <= altsyncram:reg_array[0][31]__2.q_b[3]
b[29] <= altsyncram:reg_array[0][31]__2.q_b[2]
b[30] <= altsyncram:reg_array[0][31]__2.q_b[1]
b[31] <= altsyncram:reg_array[0][31]__2.q_b[0]
c[0] <= altsyncram:reg_array[0][31]__3.q_b[31]
c[1] <= altsyncram:reg_array[0][31]__3.q_b[30]
c[2] <= altsyncram:reg_array[0][31]__3.q_b[29]
c[3] <= altsyncram:reg_array[0][31]__3.q_b[28]
c[4] <= altsyncram:reg_array[0][31]__3.q_b[27]
c[5] <= altsyncram:reg_array[0][31]__3.q_b[26]
c[6] <= altsyncram:reg_array[0][31]__3.q_b[25]
c[7] <= altsyncram:reg_array[0][31]__3.q_b[24]
c[8] <= altsyncram:reg_array[0][31]__3.q_b[23]
c[9] <= altsyncram:reg_array[0][31]__3.q_b[22]
c[10] <= altsyncram:reg_array[0][31]__3.q_b[21]
c[11] <= altsyncram:reg_array[0][31]__3.q_b[20]
c[12] <= altsyncram:reg_array[0][31]__3.q_b[19]
c[13] <= altsyncram:reg_array[0][31]__3.q_b[18]
c[14] <= altsyncram:reg_array[0][31]__3.q_b[17]
c[15] <= altsyncram:reg_array[0][31]__3.q_b[16]
c[16] <= altsyncram:reg_array[0][31]__3.q_b[15]
c[17] <= altsyncram:reg_array[0][31]__3.q_b[14]
c[18] <= altsyncram:reg_array[0][31]__3.q_b[13]
c[19] <= altsyncram:reg_array[0][31]__3.q_b[12]
c[20] <= altsyncram:reg_array[0][31]__3.q_b[11]
c[21] <= altsyncram:reg_array[0][31]__3.q_b[10]
c[22] <= altsyncram:reg_array[0][31]__3.q_b[9]
c[23] <= altsyncram:reg_array[0][31]__3.q_b[8]
c[24] <= altsyncram:reg_array[0][31]__3.q_b[7]
c[25] <= altsyncram:reg_array[0][31]__3.q_b[6]
c[26] <= altsyncram:reg_array[0][31]__3.q_b[5]
c[27] <= altsyncram:reg_array[0][31]__3.q_b[4]
c[28] <= altsyncram:reg_array[0][31]__3.q_b[3]
c[29] <= altsyncram:reg_array[0][31]__3.q_b[2]
c[30] <= altsyncram:reg_array[0][31]__3.q_b[1]
c[31] <= altsyncram:reg_array[0][31]__3.q_b[0]


|arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1
wren_a => altsyncram_5sg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5sg1:auto_generated.data_a[0]
data_a[1] => altsyncram_5sg1:auto_generated.data_a[1]
data_a[2] => altsyncram_5sg1:auto_generated.data_a[2]
data_a[3] => altsyncram_5sg1:auto_generated.data_a[3]
data_a[4] => altsyncram_5sg1:auto_generated.data_a[4]
data_a[5] => altsyncram_5sg1:auto_generated.data_a[5]
data_a[6] => altsyncram_5sg1:auto_generated.data_a[6]
data_a[7] => altsyncram_5sg1:auto_generated.data_a[7]
data_a[8] => altsyncram_5sg1:auto_generated.data_a[8]
data_a[9] => altsyncram_5sg1:auto_generated.data_a[9]
data_a[10] => altsyncram_5sg1:auto_generated.data_a[10]
data_a[11] => altsyncram_5sg1:auto_generated.data_a[11]
data_a[12] => altsyncram_5sg1:auto_generated.data_a[12]
data_a[13] => altsyncram_5sg1:auto_generated.data_a[13]
data_a[14] => altsyncram_5sg1:auto_generated.data_a[14]
data_a[15] => altsyncram_5sg1:auto_generated.data_a[15]
data_a[16] => altsyncram_5sg1:auto_generated.data_a[16]
data_a[17] => altsyncram_5sg1:auto_generated.data_a[17]
data_a[18] => altsyncram_5sg1:auto_generated.data_a[18]
data_a[19] => altsyncram_5sg1:auto_generated.data_a[19]
data_a[20] => altsyncram_5sg1:auto_generated.data_a[20]
data_a[21] => altsyncram_5sg1:auto_generated.data_a[21]
data_a[22] => altsyncram_5sg1:auto_generated.data_a[22]
data_a[23] => altsyncram_5sg1:auto_generated.data_a[23]
data_a[24] => altsyncram_5sg1:auto_generated.data_a[24]
data_a[25] => altsyncram_5sg1:auto_generated.data_a[25]
data_a[26] => altsyncram_5sg1:auto_generated.data_a[26]
data_a[27] => altsyncram_5sg1:auto_generated.data_a[27]
data_a[28] => altsyncram_5sg1:auto_generated.data_a[28]
data_a[29] => altsyncram_5sg1:auto_generated.data_a[29]
data_a[30] => altsyncram_5sg1:auto_generated.data_a[30]
data_a[31] => altsyncram_5sg1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_5sg1:auto_generated.address_a[0]
address_a[1] => altsyncram_5sg1:auto_generated.address_a[1]
address_a[2] => altsyncram_5sg1:auto_generated.address_a[2]
address_a[3] => altsyncram_5sg1:auto_generated.address_a[3]
address_a[4] => altsyncram_5sg1:auto_generated.address_a[4]
address_b[0] => altsyncram_5sg1:auto_generated.address_b[0]
address_b[1] => altsyncram_5sg1:auto_generated.address_b[1]
address_b[2] => altsyncram_5sg1:auto_generated.address_b[2]
address_b[3] => altsyncram_5sg1:auto_generated.address_b[3]
address_b[4] => altsyncram_5sg1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5sg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_5sg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5sg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_5sg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_5sg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_5sg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_5sg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_5sg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_5sg1:auto_generated.q_b[7]
q_b[8] <= altsyncram_5sg1:auto_generated.q_b[8]
q_b[9] <= altsyncram_5sg1:auto_generated.q_b[9]
q_b[10] <= altsyncram_5sg1:auto_generated.q_b[10]
q_b[11] <= altsyncram_5sg1:auto_generated.q_b[11]
q_b[12] <= altsyncram_5sg1:auto_generated.q_b[12]
q_b[13] <= altsyncram_5sg1:auto_generated.q_b[13]
q_b[14] <= altsyncram_5sg1:auto_generated.q_b[14]
q_b[15] <= altsyncram_5sg1:auto_generated.q_b[15]
q_b[16] <= altsyncram_5sg1:auto_generated.q_b[16]
q_b[17] <= altsyncram_5sg1:auto_generated.q_b[17]
q_b[18] <= altsyncram_5sg1:auto_generated.q_b[18]
q_b[19] <= altsyncram_5sg1:auto_generated.q_b[19]
q_b[20] <= altsyncram_5sg1:auto_generated.q_b[20]
q_b[21] <= altsyncram_5sg1:auto_generated.q_b[21]
q_b[22] <= altsyncram_5sg1:auto_generated.q_b[22]
q_b[23] <= altsyncram_5sg1:auto_generated.q_b[23]
q_b[24] <= altsyncram_5sg1:auto_generated.q_b[24]
q_b[25] <= altsyncram_5sg1:auto_generated.q_b[25]
q_b[26] <= altsyncram_5sg1:auto_generated.q_b[26]
q_b[27] <= altsyncram_5sg1:auto_generated.q_b[27]
q_b[28] <= altsyncram_5sg1:auto_generated.q_b[28]
q_b[29] <= altsyncram_5sg1:auto_generated.q_b[29]
q_b[30] <= altsyncram_5sg1:auto_generated.q_b[30]
q_b[31] <= altsyncram_5sg1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__1|altsyncram_5sg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2
wren_a => altsyncram_5sg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5sg1:auto_generated.data_a[0]
data_a[1] => altsyncram_5sg1:auto_generated.data_a[1]
data_a[2] => altsyncram_5sg1:auto_generated.data_a[2]
data_a[3] => altsyncram_5sg1:auto_generated.data_a[3]
data_a[4] => altsyncram_5sg1:auto_generated.data_a[4]
data_a[5] => altsyncram_5sg1:auto_generated.data_a[5]
data_a[6] => altsyncram_5sg1:auto_generated.data_a[6]
data_a[7] => altsyncram_5sg1:auto_generated.data_a[7]
data_a[8] => altsyncram_5sg1:auto_generated.data_a[8]
data_a[9] => altsyncram_5sg1:auto_generated.data_a[9]
data_a[10] => altsyncram_5sg1:auto_generated.data_a[10]
data_a[11] => altsyncram_5sg1:auto_generated.data_a[11]
data_a[12] => altsyncram_5sg1:auto_generated.data_a[12]
data_a[13] => altsyncram_5sg1:auto_generated.data_a[13]
data_a[14] => altsyncram_5sg1:auto_generated.data_a[14]
data_a[15] => altsyncram_5sg1:auto_generated.data_a[15]
data_a[16] => altsyncram_5sg1:auto_generated.data_a[16]
data_a[17] => altsyncram_5sg1:auto_generated.data_a[17]
data_a[18] => altsyncram_5sg1:auto_generated.data_a[18]
data_a[19] => altsyncram_5sg1:auto_generated.data_a[19]
data_a[20] => altsyncram_5sg1:auto_generated.data_a[20]
data_a[21] => altsyncram_5sg1:auto_generated.data_a[21]
data_a[22] => altsyncram_5sg1:auto_generated.data_a[22]
data_a[23] => altsyncram_5sg1:auto_generated.data_a[23]
data_a[24] => altsyncram_5sg1:auto_generated.data_a[24]
data_a[25] => altsyncram_5sg1:auto_generated.data_a[25]
data_a[26] => altsyncram_5sg1:auto_generated.data_a[26]
data_a[27] => altsyncram_5sg1:auto_generated.data_a[27]
data_a[28] => altsyncram_5sg1:auto_generated.data_a[28]
data_a[29] => altsyncram_5sg1:auto_generated.data_a[29]
data_a[30] => altsyncram_5sg1:auto_generated.data_a[30]
data_a[31] => altsyncram_5sg1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_5sg1:auto_generated.address_a[0]
address_a[1] => altsyncram_5sg1:auto_generated.address_a[1]
address_a[2] => altsyncram_5sg1:auto_generated.address_a[2]
address_a[3] => altsyncram_5sg1:auto_generated.address_a[3]
address_a[4] => altsyncram_5sg1:auto_generated.address_a[4]
address_b[0] => altsyncram_5sg1:auto_generated.address_b[0]
address_b[1] => altsyncram_5sg1:auto_generated.address_b[1]
address_b[2] => altsyncram_5sg1:auto_generated.address_b[2]
address_b[3] => altsyncram_5sg1:auto_generated.address_b[3]
address_b[4] => altsyncram_5sg1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5sg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_5sg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5sg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_5sg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_5sg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_5sg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_5sg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_5sg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_5sg1:auto_generated.q_b[7]
q_b[8] <= altsyncram_5sg1:auto_generated.q_b[8]
q_b[9] <= altsyncram_5sg1:auto_generated.q_b[9]
q_b[10] <= altsyncram_5sg1:auto_generated.q_b[10]
q_b[11] <= altsyncram_5sg1:auto_generated.q_b[11]
q_b[12] <= altsyncram_5sg1:auto_generated.q_b[12]
q_b[13] <= altsyncram_5sg1:auto_generated.q_b[13]
q_b[14] <= altsyncram_5sg1:auto_generated.q_b[14]
q_b[15] <= altsyncram_5sg1:auto_generated.q_b[15]
q_b[16] <= altsyncram_5sg1:auto_generated.q_b[16]
q_b[17] <= altsyncram_5sg1:auto_generated.q_b[17]
q_b[18] <= altsyncram_5sg1:auto_generated.q_b[18]
q_b[19] <= altsyncram_5sg1:auto_generated.q_b[19]
q_b[20] <= altsyncram_5sg1:auto_generated.q_b[20]
q_b[21] <= altsyncram_5sg1:auto_generated.q_b[21]
q_b[22] <= altsyncram_5sg1:auto_generated.q_b[22]
q_b[23] <= altsyncram_5sg1:auto_generated.q_b[23]
q_b[24] <= altsyncram_5sg1:auto_generated.q_b[24]
q_b[25] <= altsyncram_5sg1:auto_generated.q_b[25]
q_b[26] <= altsyncram_5sg1:auto_generated.q_b[26]
q_b[27] <= altsyncram_5sg1:auto_generated.q_b[27]
q_b[28] <= altsyncram_5sg1:auto_generated.q_b[28]
q_b[29] <= altsyncram_5sg1:auto_generated.q_b[29]
q_b[30] <= altsyncram_5sg1:auto_generated.q_b[30]
q_b[31] <= altsyncram_5sg1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__2|altsyncram_5sg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3
wren_a => altsyncram_5sg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5sg1:auto_generated.data_a[0]
data_a[1] => altsyncram_5sg1:auto_generated.data_a[1]
data_a[2] => altsyncram_5sg1:auto_generated.data_a[2]
data_a[3] => altsyncram_5sg1:auto_generated.data_a[3]
data_a[4] => altsyncram_5sg1:auto_generated.data_a[4]
data_a[5] => altsyncram_5sg1:auto_generated.data_a[5]
data_a[6] => altsyncram_5sg1:auto_generated.data_a[6]
data_a[7] => altsyncram_5sg1:auto_generated.data_a[7]
data_a[8] => altsyncram_5sg1:auto_generated.data_a[8]
data_a[9] => altsyncram_5sg1:auto_generated.data_a[9]
data_a[10] => altsyncram_5sg1:auto_generated.data_a[10]
data_a[11] => altsyncram_5sg1:auto_generated.data_a[11]
data_a[12] => altsyncram_5sg1:auto_generated.data_a[12]
data_a[13] => altsyncram_5sg1:auto_generated.data_a[13]
data_a[14] => altsyncram_5sg1:auto_generated.data_a[14]
data_a[15] => altsyncram_5sg1:auto_generated.data_a[15]
data_a[16] => altsyncram_5sg1:auto_generated.data_a[16]
data_a[17] => altsyncram_5sg1:auto_generated.data_a[17]
data_a[18] => altsyncram_5sg1:auto_generated.data_a[18]
data_a[19] => altsyncram_5sg1:auto_generated.data_a[19]
data_a[20] => altsyncram_5sg1:auto_generated.data_a[20]
data_a[21] => altsyncram_5sg1:auto_generated.data_a[21]
data_a[22] => altsyncram_5sg1:auto_generated.data_a[22]
data_a[23] => altsyncram_5sg1:auto_generated.data_a[23]
data_a[24] => altsyncram_5sg1:auto_generated.data_a[24]
data_a[25] => altsyncram_5sg1:auto_generated.data_a[25]
data_a[26] => altsyncram_5sg1:auto_generated.data_a[26]
data_a[27] => altsyncram_5sg1:auto_generated.data_a[27]
data_a[28] => altsyncram_5sg1:auto_generated.data_a[28]
data_a[29] => altsyncram_5sg1:auto_generated.data_a[29]
data_a[30] => altsyncram_5sg1:auto_generated.data_a[30]
data_a[31] => altsyncram_5sg1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_5sg1:auto_generated.address_a[0]
address_a[1] => altsyncram_5sg1:auto_generated.address_a[1]
address_a[2] => altsyncram_5sg1:auto_generated.address_a[2]
address_a[3] => altsyncram_5sg1:auto_generated.address_a[3]
address_a[4] => altsyncram_5sg1:auto_generated.address_a[4]
address_b[0] => altsyncram_5sg1:auto_generated.address_b[0]
address_b[1] => altsyncram_5sg1:auto_generated.address_b[1]
address_b[2] => altsyncram_5sg1:auto_generated.address_b[2]
address_b[3] => altsyncram_5sg1:auto_generated.address_b[3]
address_b[4] => altsyncram_5sg1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5sg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_5sg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5sg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_5sg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_5sg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_5sg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_5sg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_5sg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_5sg1:auto_generated.q_b[7]
q_b[8] <= altsyncram_5sg1:auto_generated.q_b[8]
q_b[9] <= altsyncram_5sg1:auto_generated.q_b[9]
q_b[10] <= altsyncram_5sg1:auto_generated.q_b[10]
q_b[11] <= altsyncram_5sg1:auto_generated.q_b[11]
q_b[12] <= altsyncram_5sg1:auto_generated.q_b[12]
q_b[13] <= altsyncram_5sg1:auto_generated.q_b[13]
q_b[14] <= altsyncram_5sg1:auto_generated.q_b[14]
q_b[15] <= altsyncram_5sg1:auto_generated.q_b[15]
q_b[16] <= altsyncram_5sg1:auto_generated.q_b[16]
q_b[17] <= altsyncram_5sg1:auto_generated.q_b[17]
q_b[18] <= altsyncram_5sg1:auto_generated.q_b[18]
q_b[19] <= altsyncram_5sg1:auto_generated.q_b[19]
q_b[20] <= altsyncram_5sg1:auto_generated.q_b[20]
q_b[21] <= altsyncram_5sg1:auto_generated.q_b[21]
q_b[22] <= altsyncram_5sg1:auto_generated.q_b[22]
q_b[23] <= altsyncram_5sg1:auto_generated.q_b[23]
q_b[24] <= altsyncram_5sg1:auto_generated.q_b[24]
q_b[25] <= altsyncram_5sg1:auto_generated.q_b[25]
q_b[26] <= altsyncram_5sg1:auto_generated.q_b[26]
q_b[27] <= altsyncram_5sg1:auto_generated.q_b[27]
q_b[28] <= altsyncram_5sg1:auto_generated.q_b[28]
q_b[29] <= altsyncram_5sg1:auto_generated.q_b[29]
q_b[30] <= altsyncram_5sg1:auto_generated.q_b[30]
q_b[31] <= altsyncram_5sg1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|arm4usoc|arm4u_cpu:ARM4U|register_file:rf|altsyncram:reg_array[0][31]__3|altsyncram_5sg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|arm4usoc|avalon_to_wb_bridge:A2WB_instr
wb_clk_i => readdata[0].CLK
wb_clk_i => readdata[1].CLK
wb_clk_i => readdata[2].CLK
wb_clk_i => readdata[3].CLK
wb_clk_i => readdata[4].CLK
wb_clk_i => readdata[5].CLK
wb_clk_i => readdata[6].CLK
wb_clk_i => readdata[7].CLK
wb_clk_i => readdata[8].CLK
wb_clk_i => readdata[9].CLK
wb_clk_i => readdata[10].CLK
wb_clk_i => readdata[11].CLK
wb_clk_i => readdata[12].CLK
wb_clk_i => readdata[13].CLK
wb_clk_i => readdata[14].CLK
wb_clk_i => readdata[15].CLK
wb_clk_i => readdata[16].CLK
wb_clk_i => readdata[17].CLK
wb_clk_i => readdata[18].CLK
wb_clk_i => readdata[19].CLK
wb_clk_i => readdata[20].CLK
wb_clk_i => readdata[21].CLK
wb_clk_i => readdata[22].CLK
wb_clk_i => readdata[23].CLK
wb_clk_i => readdata[24].CLK
wb_clk_i => readdata[25].CLK
wb_clk_i => readdata[26].CLK
wb_clk_i => readdata[27].CLK
wb_clk_i => readdata[28].CLK
wb_clk_i => readdata[29].CLK
wb_clk_i => readdata[30].CLK
wb_clk_i => readdata[31].CLK
wb_clk_i => readdatavalid.CLK
wb_clk_i => read_access.CLK
wb_rst_i => read_access.OUTPUTSELECT
s_av_address_i[0] => wbm_adr_o[0].DATAIN
s_av_address_i[1] => wbm_adr_o[1].DATAIN
s_av_address_i[2] => wbm_adr_o[2].DATAIN
s_av_address_i[3] => wbm_adr_o[3].DATAIN
s_av_address_i[4] => wbm_adr_o[4].DATAIN
s_av_address_i[5] => wbm_adr_o[5].DATAIN
s_av_address_i[6] => wbm_adr_o[6].DATAIN
s_av_address_i[7] => wbm_adr_o[7].DATAIN
s_av_address_i[8] => wbm_adr_o[8].DATAIN
s_av_address_i[9] => wbm_adr_o[9].DATAIN
s_av_address_i[10] => wbm_adr_o[10].DATAIN
s_av_address_i[11] => wbm_adr_o[11].DATAIN
s_av_address_i[12] => wbm_adr_o[12].DATAIN
s_av_address_i[13] => wbm_adr_o[13].DATAIN
s_av_address_i[14] => wbm_adr_o[14].DATAIN
s_av_address_i[15] => wbm_adr_o[15].DATAIN
s_av_address_i[16] => wbm_adr_o[16].DATAIN
s_av_address_i[17] => wbm_adr_o[17].DATAIN
s_av_address_i[18] => wbm_adr_o[18].DATAIN
s_av_address_i[19] => wbm_adr_o[19].DATAIN
s_av_address_i[20] => wbm_adr_o[20].DATAIN
s_av_address_i[21] => wbm_adr_o[21].DATAIN
s_av_address_i[22] => wbm_adr_o[22].DATAIN
s_av_address_i[23] => wbm_adr_o[23].DATAIN
s_av_address_i[24] => wbm_adr_o[24].DATAIN
s_av_address_i[25] => wbm_adr_o[25].DATAIN
s_av_address_i[26] => wbm_adr_o[26].DATAIN
s_av_address_i[27] => wbm_adr_o[27].DATAIN
s_av_address_i[28] => wbm_adr_o[28].DATAIN
s_av_address_i[29] => wbm_adr_o[29].DATAIN
s_av_address_i[30] => wbm_adr_o[30].DATAIN
s_av_address_i[31] => wbm_adr_o[31].DATAIN
s_av_byteenable_i[0] => wbm_sel_o[0].DATAIN
s_av_byteenable_i[1] => wbm_sel_o[1].DATAIN
s_av_byteenable_i[2] => wbm_sel_o[2].DATAIN
s_av_byteenable_i[3] => wbm_sel_o[3].DATAIN
s_av_read_i => read_access.OUTPUTSELECT
s_av_readdata_o[0] <= readdata[0].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[1] <= readdata[1].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[2] <= readdata[2].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[3] <= readdata[3].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[4] <= readdata[4].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[5] <= readdata[5].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[6] <= readdata[6].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[7] <= readdata[7].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[8] <= readdata[8].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[9] <= readdata[9].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[10] <= readdata[10].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[11] <= readdata[11].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[12] <= readdata[12].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[13] <= readdata[13].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[14] <= readdata[14].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[15] <= readdata[15].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[16] <= readdata[16].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[17] <= readdata[17].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[18] <= readdata[18].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[19] <= readdata[19].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[20] <= readdata[20].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[21] <= readdata[21].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[22] <= readdata[22].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[23] <= readdata[23].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[24] <= readdata[24].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[25] <= readdata[25].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[26] <= readdata[26].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[27] <= readdata[27].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[28] <= readdata[28].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[29] <= readdata[29].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[30] <= readdata[30].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[31] <= readdata[31].DB_MAX_OUTPUT_PORT_TYPE
s_av_burstcount_i[0] => ~NO_FANOUT~
s_av_burstcount_i[1] => ~NO_FANOUT~
s_av_burstcount_i[2] => ~NO_FANOUT~
s_av_burstcount_i[3] => ~NO_FANOUT~
s_av_burstcount_i[4] => ~NO_FANOUT~
s_av_burstcount_i[5] => ~NO_FANOUT~
s_av_burstcount_i[6] => ~NO_FANOUT~
s_av_burstcount_i[7] => ~NO_FANOUT~
s_av_write_i => wbm_cyc_o.IN1
s_av_write_i => wbm_stb_o.IN1
s_av_write_i => wbm_we_o.DATAIN
s_av_writedata_i[0] => wbm_dat_o[0].DATAIN
s_av_writedata_i[1] => wbm_dat_o[1].DATAIN
s_av_writedata_i[2] => wbm_dat_o[2].DATAIN
s_av_writedata_i[3] => wbm_dat_o[3].DATAIN
s_av_writedata_i[4] => wbm_dat_o[4].DATAIN
s_av_writedata_i[5] => wbm_dat_o[5].DATAIN
s_av_writedata_i[6] => wbm_dat_o[6].DATAIN
s_av_writedata_i[7] => wbm_dat_o[7].DATAIN
s_av_writedata_i[8] => wbm_dat_o[8].DATAIN
s_av_writedata_i[9] => wbm_dat_o[9].DATAIN
s_av_writedata_i[10] => wbm_dat_o[10].DATAIN
s_av_writedata_i[11] => wbm_dat_o[11].DATAIN
s_av_writedata_i[12] => wbm_dat_o[12].DATAIN
s_av_writedata_i[13] => wbm_dat_o[13].DATAIN
s_av_writedata_i[14] => wbm_dat_o[14].DATAIN
s_av_writedata_i[15] => wbm_dat_o[15].DATAIN
s_av_writedata_i[16] => wbm_dat_o[16].DATAIN
s_av_writedata_i[17] => wbm_dat_o[17].DATAIN
s_av_writedata_i[18] => wbm_dat_o[18].DATAIN
s_av_writedata_i[19] => wbm_dat_o[19].DATAIN
s_av_writedata_i[20] => wbm_dat_o[20].DATAIN
s_av_writedata_i[21] => wbm_dat_o[21].DATAIN
s_av_writedata_i[22] => wbm_dat_o[22].DATAIN
s_av_writedata_i[23] => wbm_dat_o[23].DATAIN
s_av_writedata_i[24] => wbm_dat_o[24].DATAIN
s_av_writedata_i[25] => wbm_dat_o[25].DATAIN
s_av_writedata_i[26] => wbm_dat_o[26].DATAIN
s_av_writedata_i[27] => wbm_dat_o[27].DATAIN
s_av_writedata_i[28] => wbm_dat_o[28].DATAIN
s_av_writedata_i[29] => wbm_dat_o[29].DATAIN
s_av_writedata_i[30] => wbm_dat_o[30].DATAIN
s_av_writedata_i[31] => wbm_dat_o[31].DATAIN
s_av_waitrequest_o <= s_av_waitrequest_o.DB_MAX_OUTPUT_PORT_TYPE
s_av_readdatavalid_o <= readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[0] <= s_av_address_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= s_av_address_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= s_av_address_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= s_av_address_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= s_av_address_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= s_av_address_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= s_av_address_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= s_av_address_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= s_av_address_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= s_av_address_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[10] <= s_av_address_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[11] <= s_av_address_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[12] <= s_av_address_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[13] <= s_av_address_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[14] <= s_av_address_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[15] <= s_av_address_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[16] <= s_av_address_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[17] <= s_av_address_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[18] <= s_av_address_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[19] <= s_av_address_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[20] <= s_av_address_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[21] <= s_av_address_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[22] <= s_av_address_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[23] <= s_av_address_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[24] <= s_av_address_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[25] <= s_av_address_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[26] <= s_av_address_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[27] <= s_av_address_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[28] <= s_av_address_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[29] <= s_av_address_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[30] <= s_av_address_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[31] <= s_av_address_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[0] <= s_av_writedata_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= s_av_writedata_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= s_av_writedata_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= s_av_writedata_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= s_av_writedata_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= s_av_writedata_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= s_av_writedata_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= s_av_writedata_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[8] <= s_av_writedata_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[9] <= s_av_writedata_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[10] <= s_av_writedata_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[11] <= s_av_writedata_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[12] <= s_av_writedata_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[13] <= s_av_writedata_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[14] <= s_av_writedata_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[15] <= s_av_writedata_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[16] <= s_av_writedata_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[17] <= s_av_writedata_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[18] <= s_av_writedata_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[19] <= s_av_writedata_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[20] <= s_av_writedata_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[21] <= s_av_writedata_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[22] <= s_av_writedata_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[23] <= s_av_writedata_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[24] <= s_av_writedata_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[25] <= s_av_writedata_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[26] <= s_av_writedata_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[27] <= s_av_writedata_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[28] <= s_av_writedata_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[29] <= s_av_writedata_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[30] <= s_av_writedata_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[31] <= s_av_writedata_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[0] <= s_av_byteenable_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[1] <= s_av_byteenable_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[2] <= s_av_byteenable_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[3] <= s_av_byteenable_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= s_av_write_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_cti_o[0] <= <VCC>
wbm_cti_o[1] <= <VCC>
wbm_cti_o[2] <= <VCC>
wbm_bte_o[0] <= <GND>
wbm_bte_o[1] <= <GND>
wbm_dat_i[0] => readdata[0].DATAIN
wbm_dat_i[1] => readdata[1].DATAIN
wbm_dat_i[2] => readdata[2].DATAIN
wbm_dat_i[3] => readdata[3].DATAIN
wbm_dat_i[4] => readdata[4].DATAIN
wbm_dat_i[5] => readdata[5].DATAIN
wbm_dat_i[6] => readdata[6].DATAIN
wbm_dat_i[7] => readdata[7].DATAIN
wbm_dat_i[8] => readdata[8].DATAIN
wbm_dat_i[9] => readdata[9].DATAIN
wbm_dat_i[10] => readdata[10].DATAIN
wbm_dat_i[11] => readdata[11].DATAIN
wbm_dat_i[12] => readdata[12].DATAIN
wbm_dat_i[13] => readdata[13].DATAIN
wbm_dat_i[14] => readdata[14].DATAIN
wbm_dat_i[15] => readdata[15].DATAIN
wbm_dat_i[16] => readdata[16].DATAIN
wbm_dat_i[17] => readdata[17].DATAIN
wbm_dat_i[18] => readdata[18].DATAIN
wbm_dat_i[19] => readdata[19].DATAIN
wbm_dat_i[20] => readdata[20].DATAIN
wbm_dat_i[21] => readdata[21].DATAIN
wbm_dat_i[22] => readdata[22].DATAIN
wbm_dat_i[23] => readdata[23].DATAIN
wbm_dat_i[24] => readdata[24].DATAIN
wbm_dat_i[25] => readdata[25].DATAIN
wbm_dat_i[26] => readdata[26].DATAIN
wbm_dat_i[27] => readdata[27].DATAIN
wbm_dat_i[28] => readdata[28].DATAIN
wbm_dat_i[29] => readdata[29].DATAIN
wbm_dat_i[30] => readdata[30].DATAIN
wbm_dat_i[31] => readdata[31].DATAIN
wbm_ack_i => s_av_waitrequest_o.IN0
wbm_err_i => s_av_waitrequest_o.IN1
wbm_rty_i => ~NO_FANOUT~


|arm4usoc|avalon_to_wb_bridge:A2WB_data
wb_clk_i => readdata[0].CLK
wb_clk_i => readdata[1].CLK
wb_clk_i => readdata[2].CLK
wb_clk_i => readdata[3].CLK
wb_clk_i => readdata[4].CLK
wb_clk_i => readdata[5].CLK
wb_clk_i => readdata[6].CLK
wb_clk_i => readdata[7].CLK
wb_clk_i => readdata[8].CLK
wb_clk_i => readdata[9].CLK
wb_clk_i => readdata[10].CLK
wb_clk_i => readdata[11].CLK
wb_clk_i => readdata[12].CLK
wb_clk_i => readdata[13].CLK
wb_clk_i => readdata[14].CLK
wb_clk_i => readdata[15].CLK
wb_clk_i => readdata[16].CLK
wb_clk_i => readdata[17].CLK
wb_clk_i => readdata[18].CLK
wb_clk_i => readdata[19].CLK
wb_clk_i => readdata[20].CLK
wb_clk_i => readdata[21].CLK
wb_clk_i => readdata[22].CLK
wb_clk_i => readdata[23].CLK
wb_clk_i => readdata[24].CLK
wb_clk_i => readdata[25].CLK
wb_clk_i => readdata[26].CLK
wb_clk_i => readdata[27].CLK
wb_clk_i => readdata[28].CLK
wb_clk_i => readdata[29].CLK
wb_clk_i => readdata[30].CLK
wb_clk_i => readdata[31].CLK
wb_clk_i => readdatavalid.CLK
wb_clk_i => read_access.CLK
wb_rst_i => read_access.OUTPUTSELECT
s_av_address_i[0] => wbm_adr_o[0].DATAIN
s_av_address_i[1] => wbm_adr_o[1].DATAIN
s_av_address_i[2] => wbm_adr_o[2].DATAIN
s_av_address_i[3] => wbm_adr_o[3].DATAIN
s_av_address_i[4] => wbm_adr_o[4].DATAIN
s_av_address_i[5] => wbm_adr_o[5].DATAIN
s_av_address_i[6] => wbm_adr_o[6].DATAIN
s_av_address_i[7] => wbm_adr_o[7].DATAIN
s_av_address_i[8] => wbm_adr_o[8].DATAIN
s_av_address_i[9] => wbm_adr_o[9].DATAIN
s_av_address_i[10] => wbm_adr_o[10].DATAIN
s_av_address_i[11] => wbm_adr_o[11].DATAIN
s_av_address_i[12] => wbm_adr_o[12].DATAIN
s_av_address_i[13] => wbm_adr_o[13].DATAIN
s_av_address_i[14] => wbm_adr_o[14].DATAIN
s_av_address_i[15] => wbm_adr_o[15].DATAIN
s_av_address_i[16] => wbm_adr_o[16].DATAIN
s_av_address_i[17] => wbm_adr_o[17].DATAIN
s_av_address_i[18] => wbm_adr_o[18].DATAIN
s_av_address_i[19] => wbm_adr_o[19].DATAIN
s_av_address_i[20] => wbm_adr_o[20].DATAIN
s_av_address_i[21] => wbm_adr_o[21].DATAIN
s_av_address_i[22] => wbm_adr_o[22].DATAIN
s_av_address_i[23] => wbm_adr_o[23].DATAIN
s_av_address_i[24] => wbm_adr_o[24].DATAIN
s_av_address_i[25] => wbm_adr_o[25].DATAIN
s_av_address_i[26] => wbm_adr_o[26].DATAIN
s_av_address_i[27] => wbm_adr_o[27].DATAIN
s_av_address_i[28] => wbm_adr_o[28].DATAIN
s_av_address_i[29] => wbm_adr_o[29].DATAIN
s_av_address_i[30] => wbm_adr_o[30].DATAIN
s_av_address_i[31] => wbm_adr_o[31].DATAIN
s_av_byteenable_i[0] => wbm_sel_o[0].DATAIN
s_av_byteenable_i[1] => wbm_sel_o[1].DATAIN
s_av_byteenable_i[2] => wbm_sel_o[2].DATAIN
s_av_byteenable_i[3] => wbm_sel_o[3].DATAIN
s_av_read_i => read_access.OUTPUTSELECT
s_av_readdata_o[0] <= readdata[0].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[1] <= readdata[1].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[2] <= readdata[2].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[3] <= readdata[3].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[4] <= readdata[4].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[5] <= readdata[5].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[6] <= readdata[6].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[7] <= readdata[7].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[8] <= readdata[8].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[9] <= readdata[9].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[10] <= readdata[10].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[11] <= readdata[11].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[12] <= readdata[12].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[13] <= readdata[13].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[14] <= readdata[14].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[15] <= readdata[15].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[16] <= readdata[16].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[17] <= readdata[17].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[18] <= readdata[18].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[19] <= readdata[19].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[20] <= readdata[20].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[21] <= readdata[21].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[22] <= readdata[22].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[23] <= readdata[23].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[24] <= readdata[24].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[25] <= readdata[25].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[26] <= readdata[26].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[27] <= readdata[27].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[28] <= readdata[28].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[29] <= readdata[29].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[30] <= readdata[30].DB_MAX_OUTPUT_PORT_TYPE
s_av_readdata_o[31] <= readdata[31].DB_MAX_OUTPUT_PORT_TYPE
s_av_burstcount_i[0] => ~NO_FANOUT~
s_av_burstcount_i[1] => ~NO_FANOUT~
s_av_burstcount_i[2] => ~NO_FANOUT~
s_av_burstcount_i[3] => ~NO_FANOUT~
s_av_burstcount_i[4] => ~NO_FANOUT~
s_av_burstcount_i[5] => ~NO_FANOUT~
s_av_burstcount_i[6] => ~NO_FANOUT~
s_av_burstcount_i[7] => ~NO_FANOUT~
s_av_write_i => wbm_cyc_o.IN1
s_av_write_i => wbm_stb_o.IN1
s_av_write_i => wbm_we_o.DATAIN
s_av_writedata_i[0] => wbm_dat_o[0].DATAIN
s_av_writedata_i[1] => wbm_dat_o[1].DATAIN
s_av_writedata_i[2] => wbm_dat_o[2].DATAIN
s_av_writedata_i[3] => wbm_dat_o[3].DATAIN
s_av_writedata_i[4] => wbm_dat_o[4].DATAIN
s_av_writedata_i[5] => wbm_dat_o[5].DATAIN
s_av_writedata_i[6] => wbm_dat_o[6].DATAIN
s_av_writedata_i[7] => wbm_dat_o[7].DATAIN
s_av_writedata_i[8] => wbm_dat_o[8].DATAIN
s_av_writedata_i[9] => wbm_dat_o[9].DATAIN
s_av_writedata_i[10] => wbm_dat_o[10].DATAIN
s_av_writedata_i[11] => wbm_dat_o[11].DATAIN
s_av_writedata_i[12] => wbm_dat_o[12].DATAIN
s_av_writedata_i[13] => wbm_dat_o[13].DATAIN
s_av_writedata_i[14] => wbm_dat_o[14].DATAIN
s_av_writedata_i[15] => wbm_dat_o[15].DATAIN
s_av_writedata_i[16] => wbm_dat_o[16].DATAIN
s_av_writedata_i[17] => wbm_dat_o[17].DATAIN
s_av_writedata_i[18] => wbm_dat_o[18].DATAIN
s_av_writedata_i[19] => wbm_dat_o[19].DATAIN
s_av_writedata_i[20] => wbm_dat_o[20].DATAIN
s_av_writedata_i[21] => wbm_dat_o[21].DATAIN
s_av_writedata_i[22] => wbm_dat_o[22].DATAIN
s_av_writedata_i[23] => wbm_dat_o[23].DATAIN
s_av_writedata_i[24] => wbm_dat_o[24].DATAIN
s_av_writedata_i[25] => wbm_dat_o[25].DATAIN
s_av_writedata_i[26] => wbm_dat_o[26].DATAIN
s_av_writedata_i[27] => wbm_dat_o[27].DATAIN
s_av_writedata_i[28] => wbm_dat_o[28].DATAIN
s_av_writedata_i[29] => wbm_dat_o[29].DATAIN
s_av_writedata_i[30] => wbm_dat_o[30].DATAIN
s_av_writedata_i[31] => wbm_dat_o[31].DATAIN
s_av_waitrequest_o <= s_av_waitrequest_o.DB_MAX_OUTPUT_PORT_TYPE
s_av_readdatavalid_o <= readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[0] <= s_av_address_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= s_av_address_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= s_av_address_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= s_av_address_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= s_av_address_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= s_av_address_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= s_av_address_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= s_av_address_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= s_av_address_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= s_av_address_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[10] <= s_av_address_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[11] <= s_av_address_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[12] <= s_av_address_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[13] <= s_av_address_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[14] <= s_av_address_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[15] <= s_av_address_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[16] <= s_av_address_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[17] <= s_av_address_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[18] <= s_av_address_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[19] <= s_av_address_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[20] <= s_av_address_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[21] <= s_av_address_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[22] <= s_av_address_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[23] <= s_av_address_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[24] <= s_av_address_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[25] <= s_av_address_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[26] <= s_av_address_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[27] <= s_av_address_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[28] <= s_av_address_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[29] <= s_av_address_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[30] <= s_av_address_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[31] <= s_av_address_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[0] <= s_av_writedata_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= s_av_writedata_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= s_av_writedata_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= s_av_writedata_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= s_av_writedata_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= s_av_writedata_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= s_av_writedata_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= s_av_writedata_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[8] <= s_av_writedata_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[9] <= s_av_writedata_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[10] <= s_av_writedata_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[11] <= s_av_writedata_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[12] <= s_av_writedata_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[13] <= s_av_writedata_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[14] <= s_av_writedata_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[15] <= s_av_writedata_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[16] <= s_av_writedata_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[17] <= s_av_writedata_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[18] <= s_av_writedata_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[19] <= s_av_writedata_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[20] <= s_av_writedata_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[21] <= s_av_writedata_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[22] <= s_av_writedata_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[23] <= s_av_writedata_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[24] <= s_av_writedata_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[25] <= s_av_writedata_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[26] <= s_av_writedata_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[27] <= s_av_writedata_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[28] <= s_av_writedata_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[29] <= s_av_writedata_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[30] <= s_av_writedata_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[31] <= s_av_writedata_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[0] <= s_av_byteenable_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[1] <= s_av_byteenable_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[2] <= s_av_byteenable_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[3] <= s_av_byteenable_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= s_av_write_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_cti_o[0] <= <VCC>
wbm_cti_o[1] <= <VCC>
wbm_cti_o[2] <= <VCC>
wbm_bte_o[0] <= <GND>
wbm_bte_o[1] <= <GND>
wbm_dat_i[0] => readdata[0].DATAIN
wbm_dat_i[1] => readdata[1].DATAIN
wbm_dat_i[2] => readdata[2].DATAIN
wbm_dat_i[3] => readdata[3].DATAIN
wbm_dat_i[4] => readdata[4].DATAIN
wbm_dat_i[5] => readdata[5].DATAIN
wbm_dat_i[6] => readdata[6].DATAIN
wbm_dat_i[7] => readdata[7].DATAIN
wbm_dat_i[8] => readdata[8].DATAIN
wbm_dat_i[9] => readdata[9].DATAIN
wbm_dat_i[10] => readdata[10].DATAIN
wbm_dat_i[11] => readdata[11].DATAIN
wbm_dat_i[12] => readdata[12].DATAIN
wbm_dat_i[13] => readdata[13].DATAIN
wbm_dat_i[14] => readdata[14].DATAIN
wbm_dat_i[15] => readdata[15].DATAIN
wbm_dat_i[16] => readdata[16].DATAIN
wbm_dat_i[17] => readdata[17].DATAIN
wbm_dat_i[18] => readdata[18].DATAIN
wbm_dat_i[19] => readdata[19].DATAIN
wbm_dat_i[20] => readdata[20].DATAIN
wbm_dat_i[21] => readdata[21].DATAIN
wbm_dat_i[22] => readdata[22].DATAIN
wbm_dat_i[23] => readdata[23].DATAIN
wbm_dat_i[24] => readdata[24].DATAIN
wbm_dat_i[25] => readdata[25].DATAIN
wbm_dat_i[26] => readdata[26].DATAIN
wbm_dat_i[27] => readdata[27].DATAIN
wbm_dat_i[28] => readdata[28].DATAIN
wbm_dat_i[29] => readdata[29].DATAIN
wbm_dat_i[30] => readdata[30].DATAIN
wbm_dat_i[31] => readdata[31].DATAIN
wbm_ack_i => s_av_waitrequest_o.IN0
wbm_err_i => s_av_waitrequest_o.IN1
wbm_rty_i => ~NO_FANOUT~


|arm4usoc|boot_mem32:u_boot_mem
i_wb_clk => i_wb_clk.IN1
i_wb_adr[0] => ~NO_FANOUT~
i_wb_adr[1] => ~NO_FANOUT~
i_wb_adr[2] => address[0].IN1
i_wb_adr[3] => address[1].IN1
i_wb_adr[4] => address[2].IN1
i_wb_adr[5] => address[3].IN1
i_wb_adr[6] => address[4].IN1
i_wb_adr[7] => address[5].IN1
i_wb_adr[8] => address[6].IN1
i_wb_adr[9] => address[7].IN1
i_wb_adr[10] => address[8].IN1
i_wb_adr[11] => address[9].IN1
i_wb_adr[12] => address[10].IN1
i_wb_adr[13] => address[11].IN1
i_wb_adr[14] => ~NO_FANOUT~
i_wb_adr[15] => ~NO_FANOUT~
i_wb_adr[16] => ~NO_FANOUT~
i_wb_adr[17] => ~NO_FANOUT~
i_wb_adr[18] => ~NO_FANOUT~
i_wb_adr[19] => ~NO_FANOUT~
i_wb_adr[20] => ~NO_FANOUT~
i_wb_adr[21] => ~NO_FANOUT~
i_wb_adr[22] => ~NO_FANOUT~
i_wb_adr[23] => ~NO_FANOUT~
i_wb_adr[24] => ~NO_FANOUT~
i_wb_adr[25] => ~NO_FANOUT~
i_wb_adr[26] => ~NO_FANOUT~
i_wb_adr[27] => ~NO_FANOUT~
i_wb_adr[28] => ~NO_FANOUT~
i_wb_adr[29] => ~NO_FANOUT~
i_wb_adr[30] => ~NO_FANOUT~
i_wb_adr[31] => ~NO_FANOUT~
i_wb_sel[0] => byte_enable[0].IN1
i_wb_sel[1] => byte_enable[1].IN1
i_wb_sel[2] => byte_enable[2].IN1
i_wb_sel[3] => byte_enable[3].IN1
i_wb_we => start_write.IN0
i_wb_we => start_read.IN0
o_wb_dat[0] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[1] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[2] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[3] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[4] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[5] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[6] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[7] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[8] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[9] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[10] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[11] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[12] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[13] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[14] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[15] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[16] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[17] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[18] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[19] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[20] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[21] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[22] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[23] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[24] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[25] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[26] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[27] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[28] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[29] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[30] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[31] <= my_sram_2048_32_byte_en:u_mem.o_read_data
i_wb_dat[0] => write_data[0].IN1
i_wb_dat[1] => write_data[1].IN1
i_wb_dat[2] => write_data[2].IN1
i_wb_dat[3] => write_data[3].IN1
i_wb_dat[4] => write_data[4].IN1
i_wb_dat[5] => write_data[5].IN1
i_wb_dat[6] => write_data[6].IN1
i_wb_dat[7] => write_data[7].IN1
i_wb_dat[8] => write_data[8].IN1
i_wb_dat[9] => write_data[9].IN1
i_wb_dat[10] => write_data[10].IN1
i_wb_dat[11] => write_data[11].IN1
i_wb_dat[12] => write_data[12].IN1
i_wb_dat[13] => write_data[13].IN1
i_wb_dat[14] => write_data[14].IN1
i_wb_dat[15] => write_data[15].IN1
i_wb_dat[16] => write_data[16].IN1
i_wb_dat[17] => write_data[17].IN1
i_wb_dat[18] => write_data[18].IN1
i_wb_dat[19] => write_data[19].IN1
i_wb_dat[20] => write_data[20].IN1
i_wb_dat[21] => write_data[21].IN1
i_wb_dat[22] => write_data[22].IN1
i_wb_dat[23] => write_data[23].IN1
i_wb_dat[24] => write_data[24].IN1
i_wb_dat[25] => write_data[25].IN1
i_wb_dat[26] => write_data[26].IN1
i_wb_dat[27] => write_data[27].IN1
i_wb_dat[28] => write_data[28].IN1
i_wb_dat[29] => write_data[29].IN1
i_wb_dat[30] => write_data[30].IN1
i_wb_dat[31] => write_data[31].IN1
i_wb_cyc => ~NO_FANOUT~
i_wb_stb => start_write.IN1
i_wb_stb => start_read.IN1
i_wb_stb => o_wb_ack.IN1
o_wb_ack <= o_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_wb_err <= <GND>


|arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem
i_address[0] => i_address[0].IN1
i_address[1] => i_address[1].IN1
i_address[2] => i_address[2].IN1
i_address[3] => i_address[3].IN1
i_address[4] => i_address[4].IN1
i_address[5] => i_address[5].IN1
i_address[6] => i_address[6].IN1
i_address[7] => i_address[7].IN1
i_address[8] => i_address[8].IN1
i_address[9] => i_address[9].IN1
i_address[10] => i_address[10].IN1
i_address[11] => i_address[11].IN1
i_byte_enable[0] => i_byte_enable[0].IN1
i_byte_enable[1] => i_byte_enable[1].IN1
i_byte_enable[2] => i_byte_enable[2].IN1
i_byte_enable[3] => i_byte_enable[3].IN1
i_clk => i_clk.IN1
i_write_data[0] => i_write_data[0].IN1
i_write_data[1] => i_write_data[1].IN1
i_write_data[2] => i_write_data[2].IN1
i_write_data[3] => i_write_data[3].IN1
i_write_data[4] => i_write_data[4].IN1
i_write_data[5] => i_write_data[5].IN1
i_write_data[6] => i_write_data[6].IN1
i_write_data[7] => i_write_data[7].IN1
i_write_data[8] => i_write_data[8].IN1
i_write_data[9] => i_write_data[9].IN1
i_write_data[10] => i_write_data[10].IN1
i_write_data[11] => i_write_data[11].IN1
i_write_data[12] => i_write_data[12].IN1
i_write_data[13] => i_write_data[13].IN1
i_write_data[14] => i_write_data[14].IN1
i_write_data[15] => i_write_data[15].IN1
i_write_data[16] => i_write_data[16].IN1
i_write_data[17] => i_write_data[17].IN1
i_write_data[18] => i_write_data[18].IN1
i_write_data[19] => i_write_data[19].IN1
i_write_data[20] => i_write_data[20].IN1
i_write_data[21] => i_write_data[21].IN1
i_write_data[22] => i_write_data[22].IN1
i_write_data[23] => i_write_data[23].IN1
i_write_data[24] => i_write_data[24].IN1
i_write_data[25] => i_write_data[25].IN1
i_write_data[26] => i_write_data[26].IN1
i_write_data[27] => i_write_data[27].IN1
i_write_data[28] => i_write_data[28].IN1
i_write_data[29] => i_write_data[29].IN1
i_write_data[30] => i_write_data[30].IN1
i_write_data[31] => i_write_data[31].IN1
i_write_enable => i_write_enable.IN1
o_read_data[0] <= sram_2048_32_byte_en:sram.q
o_read_data[1] <= sram_2048_32_byte_en:sram.q
o_read_data[2] <= sram_2048_32_byte_en:sram.q
o_read_data[3] <= sram_2048_32_byte_en:sram.q
o_read_data[4] <= sram_2048_32_byte_en:sram.q
o_read_data[5] <= sram_2048_32_byte_en:sram.q
o_read_data[6] <= sram_2048_32_byte_en:sram.q
o_read_data[7] <= sram_2048_32_byte_en:sram.q
o_read_data[8] <= sram_2048_32_byte_en:sram.q
o_read_data[9] <= sram_2048_32_byte_en:sram.q
o_read_data[10] <= sram_2048_32_byte_en:sram.q
o_read_data[11] <= sram_2048_32_byte_en:sram.q
o_read_data[12] <= sram_2048_32_byte_en:sram.q
o_read_data[13] <= sram_2048_32_byte_en:sram.q
o_read_data[14] <= sram_2048_32_byte_en:sram.q
o_read_data[15] <= sram_2048_32_byte_en:sram.q
o_read_data[16] <= sram_2048_32_byte_en:sram.q
o_read_data[17] <= sram_2048_32_byte_en:sram.q
o_read_data[18] <= sram_2048_32_byte_en:sram.q
o_read_data[19] <= sram_2048_32_byte_en:sram.q
o_read_data[20] <= sram_2048_32_byte_en:sram.q
o_read_data[21] <= sram_2048_32_byte_en:sram.q
o_read_data[22] <= sram_2048_32_byte_en:sram.q
o_read_data[23] <= sram_2048_32_byte_en:sram.q
o_read_data[24] <= sram_2048_32_byte_en:sram.q
o_read_data[25] <= sram_2048_32_byte_en:sram.q
o_read_data[26] <= sram_2048_32_byte_en:sram.q
o_read_data[27] <= sram_2048_32_byte_en:sram.q
o_read_data[28] <= sram_2048_32_byte_en:sram.q
o_read_data[29] <= sram_2048_32_byte_en:sram.q
o_read_data[30] <= sram_2048_32_byte_en:sram.q
o_read_data[31] <= sram_2048_32_byte_en:sram.q


|arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component
wren_a => altsyncram_6el1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6el1:auto_generated.data_a[0]
data_a[1] => altsyncram_6el1:auto_generated.data_a[1]
data_a[2] => altsyncram_6el1:auto_generated.data_a[2]
data_a[3] => altsyncram_6el1:auto_generated.data_a[3]
data_a[4] => altsyncram_6el1:auto_generated.data_a[4]
data_a[5] => altsyncram_6el1:auto_generated.data_a[5]
data_a[6] => altsyncram_6el1:auto_generated.data_a[6]
data_a[7] => altsyncram_6el1:auto_generated.data_a[7]
data_a[8] => altsyncram_6el1:auto_generated.data_a[8]
data_a[9] => altsyncram_6el1:auto_generated.data_a[9]
data_a[10] => altsyncram_6el1:auto_generated.data_a[10]
data_a[11] => altsyncram_6el1:auto_generated.data_a[11]
data_a[12] => altsyncram_6el1:auto_generated.data_a[12]
data_a[13] => altsyncram_6el1:auto_generated.data_a[13]
data_a[14] => altsyncram_6el1:auto_generated.data_a[14]
data_a[15] => altsyncram_6el1:auto_generated.data_a[15]
data_a[16] => altsyncram_6el1:auto_generated.data_a[16]
data_a[17] => altsyncram_6el1:auto_generated.data_a[17]
data_a[18] => altsyncram_6el1:auto_generated.data_a[18]
data_a[19] => altsyncram_6el1:auto_generated.data_a[19]
data_a[20] => altsyncram_6el1:auto_generated.data_a[20]
data_a[21] => altsyncram_6el1:auto_generated.data_a[21]
data_a[22] => altsyncram_6el1:auto_generated.data_a[22]
data_a[23] => altsyncram_6el1:auto_generated.data_a[23]
data_a[24] => altsyncram_6el1:auto_generated.data_a[24]
data_a[25] => altsyncram_6el1:auto_generated.data_a[25]
data_a[26] => altsyncram_6el1:auto_generated.data_a[26]
data_a[27] => altsyncram_6el1:auto_generated.data_a[27]
data_a[28] => altsyncram_6el1:auto_generated.data_a[28]
data_a[29] => altsyncram_6el1:auto_generated.data_a[29]
data_a[30] => altsyncram_6el1:auto_generated.data_a[30]
data_a[31] => altsyncram_6el1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6el1:auto_generated.address_a[0]
address_a[1] => altsyncram_6el1:auto_generated.address_a[1]
address_a[2] => altsyncram_6el1:auto_generated.address_a[2]
address_a[3] => altsyncram_6el1:auto_generated.address_a[3]
address_a[4] => altsyncram_6el1:auto_generated.address_a[4]
address_a[5] => altsyncram_6el1:auto_generated.address_a[5]
address_a[6] => altsyncram_6el1:auto_generated.address_a[6]
address_a[7] => altsyncram_6el1:auto_generated.address_a[7]
address_a[8] => altsyncram_6el1:auto_generated.address_a[8]
address_a[9] => altsyncram_6el1:auto_generated.address_a[9]
address_a[10] => altsyncram_6el1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6el1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_6el1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_6el1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_6el1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_6el1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6el1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6el1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6el1:auto_generated.q_a[2]
q_a[3] <= altsyncram_6el1:auto_generated.q_a[3]
q_a[4] <= altsyncram_6el1:auto_generated.q_a[4]
q_a[5] <= altsyncram_6el1:auto_generated.q_a[5]
q_a[6] <= altsyncram_6el1:auto_generated.q_a[6]
q_a[7] <= altsyncram_6el1:auto_generated.q_a[7]
q_a[8] <= altsyncram_6el1:auto_generated.q_a[8]
q_a[9] <= altsyncram_6el1:auto_generated.q_a[9]
q_a[10] <= altsyncram_6el1:auto_generated.q_a[10]
q_a[11] <= altsyncram_6el1:auto_generated.q_a[11]
q_a[12] <= altsyncram_6el1:auto_generated.q_a[12]
q_a[13] <= altsyncram_6el1:auto_generated.q_a[13]
q_a[14] <= altsyncram_6el1:auto_generated.q_a[14]
q_a[15] <= altsyncram_6el1:auto_generated.q_a[15]
q_a[16] <= altsyncram_6el1:auto_generated.q_a[16]
q_a[17] <= altsyncram_6el1:auto_generated.q_a[17]
q_a[18] <= altsyncram_6el1:auto_generated.q_a[18]
q_a[19] <= altsyncram_6el1:auto_generated.q_a[19]
q_a[20] <= altsyncram_6el1:auto_generated.q_a[20]
q_a[21] <= altsyncram_6el1:auto_generated.q_a[21]
q_a[22] <= altsyncram_6el1:auto_generated.q_a[22]
q_a[23] <= altsyncram_6el1:auto_generated.q_a[23]
q_a[24] <= altsyncram_6el1:auto_generated.q_a[24]
q_a[25] <= altsyncram_6el1:auto_generated.q_a[25]
q_a[26] <= altsyncram_6el1:auto_generated.q_a[26]
q_a[27] <= altsyncram_6el1:auto_generated.q_a[27]
q_a[28] <= altsyncram_6el1:auto_generated.q_a[28]
q_a[29] <= altsyncram_6el1:auto_generated.q_a[29]
q_a[30] <= altsyncram_6el1:auto_generated.q_a[30]
q_a[31] <= altsyncram_6el1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_6el1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|arm4usoc|uart:u_uart0
i_clk => wb_rdata32[0].CLK
i_clk => wb_rdata32[1].CLK
i_clk => wb_rdata32[2].CLK
i_clk => wb_rdata32[3].CLK
i_clk => wb_rdata32[4].CLK
i_clk => wb_rdata32[5].CLK
i_clk => wb_rdata32[6].CLK
i_clk => wb_rdata32[7].CLK
i_clk => wb_rdata32[8].CLK
i_clk => wb_rdata32[9].CLK
i_clk => wb_rdata32[10].CLK
i_clk => wb_rdata32[11].CLK
i_clk => wb_rdata32[12].CLK
i_clk => wb_rdata32[13].CLK
i_clk => wb_rdata32[14].CLK
i_clk => wb_rdata32[15].CLK
i_clk => wb_rdata32[16].CLK
i_clk => wb_rdata32[17].CLK
i_clk => wb_rdata32[18].CLK
i_clk => wb_rdata32[19].CLK
i_clk => wb_rdata32[20].CLK
i_clk => wb_rdata32[21].CLK
i_clk => wb_rdata32[22].CLK
i_clk => wb_rdata32[23].CLK
i_clk => wb_rdata32[24].CLK
i_clk => wb_rdata32[25].CLK
i_clk => wb_rdata32[26].CLK
i_clk => wb_rdata32[27].CLK
i_clk => wb_rdata32[28].CLK
i_clk => wb_rdata32[29].CLK
i_clk => wb_rdata32[30].CLK
i_clk => wb_rdata32[31].CLK
i_clk => uart_cr_reg[0].CLK
i_clk => uart_cr_reg[1].CLK
i_clk => uart_cr_reg[2].CLK
i_clk => uart_cr_reg[3].CLK
i_clk => uart_cr_reg[4].CLK
i_clk => uart_cr_reg[5].CLK
i_clk => uart_cr_reg[6].CLK
i_clk => uart_cr_reg[7].CLK
i_clk => uart_lcrl_reg[0].CLK
i_clk => uart_lcrl_reg[1].CLK
i_clk => uart_lcrl_reg[2].CLK
i_clk => uart_lcrl_reg[3].CLK
i_clk => uart_lcrl_reg[4].CLK
i_clk => uart_lcrl_reg[5].CLK
i_clk => uart_lcrl_reg[6].CLK
i_clk => uart_lcrl_reg[7].CLK
i_clk => uart_lcrm_reg[0].CLK
i_clk => uart_lcrm_reg[1].CLK
i_clk => uart_lcrm_reg[2].CLK
i_clk => uart_lcrm_reg[3].CLK
i_clk => uart_lcrm_reg[4].CLK
i_clk => uart_lcrm_reg[5].CLK
i_clk => uart_lcrm_reg[6].CLK
i_clk => uart_lcrm_reg[7].CLK
i_clk => uart_lcrh_reg[0].CLK
i_clk => uart_lcrh_reg[1].CLK
i_clk => uart_lcrh_reg[2].CLK
i_clk => uart_lcrh_reg[3].CLK
i_clk => uart_lcrh_reg[4].CLK
i_clk => uart_lcrh_reg[5].CLK
i_clk => uart_lcrh_reg[6].CLK
i_clk => uart_lcrh_reg[7].CLK
i_clk => uart_rsr_reg[0].CLK
i_clk => uart_rsr_reg[1].CLK
i_clk => uart_rsr_reg[2].CLK
i_clk => uart_rsr_reg[3].CLK
i_clk => uart_rsr_reg[4].CLK
i_clk => uart_rsr_reg[5].CLK
i_clk => uart_rsr_reg[6].CLK
i_clk => uart_rsr_reg[7].CLK
i_clk => rxen.CLK
i_clk => rx_byte[0].CLK
i_clk => rx_byte[1].CLK
i_clk => rx_byte[2].CLK
i_clk => rx_byte[3].CLK
i_clk => rx_byte[4].CLK
i_clk => rx_byte[5].CLK
i_clk => rx_byte[6].CLK
i_clk => rx_byte[7].CLK
i_clk => restart_rx_bit_count.CLK
i_clk => rxd_state[0].CLK
i_clk => rxd_state[1].CLK
i_clk => rxd_state[2].CLK
i_clk => rxd_state[3].CLK
i_clk => rxd_d[0].CLK
i_clk => rxd_d[1].CLK
i_clk => rxd_d[2].CLK
i_clk => rxd_d[3].CLK
i_clk => rxd_d[4].CLK
i_clk => rx_bit_pulse_count[0].CLK
i_clk => rx_bit_pulse_count[1].CLK
i_clk => rx_bit_pulse_count[2].CLK
i_clk => rx_bit_pulse_count[3].CLK
i_clk => rx_bit_pulse_count[4].CLK
i_clk => rx_bit_pulse_count[5].CLK
i_clk => rx_bit_pulse_count[6].CLK
i_clk => rx_bit_pulse_count[7].CLK
i_clk => rx_bit_pulse_count[8].CLK
i_clk => rx_bit_pulse_count[9].CLK
i_clk => txd_state[0].CLK
i_clk => txd_state[1].CLK
i_clk => txd_state[2].CLK
i_clk => txd_state[3].CLK
i_clk => txd.CLK
i_clk => tx_bit_pulse.CLK
i_clk => tx_bit_pulse_count[0].CLK
i_clk => tx_bit_pulse_count[1].CLK
i_clk => tx_bit_pulse_count[2].CLK
i_clk => tx_bit_pulse_count[3].CLK
i_clk => tx_bit_pulse_count[4].CLK
i_clk => tx_bit_pulse_count[5].CLK
i_clk => tx_bit_pulse_count[6].CLK
i_clk => tx_bit_pulse_count[7].CLK
i_clk => tx_bit_pulse_count[8].CLK
i_clk => tx_bit_pulse_count[9].CLK
i_clk => uart0_cts_n_d[0].CLK
i_clk => uart0_cts_n_d[1].CLK
i_clk => uart0_cts_n_d[2].CLK
i_clk => uart0_cts_n_d[3].CLK
i_clk => tx_fifo_full_flag.CLK
i_clk => tx_fifo_count[0].CLK
i_clk => tx_fifo_count[1].CLK
i_clk => tx_fifo_count[2].CLK
i_clk => tx_fifo_count[3].CLK
i_clk => tx_fifo_count[4].CLK
i_clk => tx_fifo_rp[0].CLK
i_clk => tx_fifo_rp[1].CLK
i_clk => tx_fifo_rp[2].CLK
i_clk => tx_fifo_rp[3].CLK
i_clk => tx_fifo_rp[4].CLK
i_clk => tx_fifo_wp[0].CLK
i_clk => tx_fifo_wp[1].CLK
i_clk => tx_fifo_wp[2].CLK
i_clk => tx_fifo_wp[3].CLK
i_clk => tx_fifo_wp[4].CLK
i_clk => tx_fifo[15][0].CLK
i_clk => tx_fifo[15][1].CLK
i_clk => tx_fifo[15][2].CLK
i_clk => tx_fifo[15][3].CLK
i_clk => tx_fifo[15][4].CLK
i_clk => tx_fifo[15][5].CLK
i_clk => tx_fifo[15][6].CLK
i_clk => tx_fifo[15][7].CLK
i_clk => tx_fifo[14][0].CLK
i_clk => tx_fifo[14][1].CLK
i_clk => tx_fifo[14][2].CLK
i_clk => tx_fifo[14][3].CLK
i_clk => tx_fifo[14][4].CLK
i_clk => tx_fifo[14][5].CLK
i_clk => tx_fifo[14][6].CLK
i_clk => tx_fifo[14][7].CLK
i_clk => tx_fifo[13][0].CLK
i_clk => tx_fifo[13][1].CLK
i_clk => tx_fifo[13][2].CLK
i_clk => tx_fifo[13][3].CLK
i_clk => tx_fifo[13][4].CLK
i_clk => tx_fifo[13][5].CLK
i_clk => tx_fifo[13][6].CLK
i_clk => tx_fifo[13][7].CLK
i_clk => tx_fifo[12][0].CLK
i_clk => tx_fifo[12][1].CLK
i_clk => tx_fifo[12][2].CLK
i_clk => tx_fifo[12][3].CLK
i_clk => tx_fifo[12][4].CLK
i_clk => tx_fifo[12][5].CLK
i_clk => tx_fifo[12][6].CLK
i_clk => tx_fifo[12][7].CLK
i_clk => tx_fifo[11][0].CLK
i_clk => tx_fifo[11][1].CLK
i_clk => tx_fifo[11][2].CLK
i_clk => tx_fifo[11][3].CLK
i_clk => tx_fifo[11][4].CLK
i_clk => tx_fifo[11][5].CLK
i_clk => tx_fifo[11][6].CLK
i_clk => tx_fifo[11][7].CLK
i_clk => tx_fifo[10][0].CLK
i_clk => tx_fifo[10][1].CLK
i_clk => tx_fifo[10][2].CLK
i_clk => tx_fifo[10][3].CLK
i_clk => tx_fifo[10][4].CLK
i_clk => tx_fifo[10][5].CLK
i_clk => tx_fifo[10][6].CLK
i_clk => tx_fifo[10][7].CLK
i_clk => tx_fifo[9][0].CLK
i_clk => tx_fifo[9][1].CLK
i_clk => tx_fifo[9][2].CLK
i_clk => tx_fifo[9][3].CLK
i_clk => tx_fifo[9][4].CLK
i_clk => tx_fifo[9][5].CLK
i_clk => tx_fifo[9][6].CLK
i_clk => tx_fifo[9][7].CLK
i_clk => tx_fifo[8][0].CLK
i_clk => tx_fifo[8][1].CLK
i_clk => tx_fifo[8][2].CLK
i_clk => tx_fifo[8][3].CLK
i_clk => tx_fifo[8][4].CLK
i_clk => tx_fifo[8][5].CLK
i_clk => tx_fifo[8][6].CLK
i_clk => tx_fifo[8][7].CLK
i_clk => tx_fifo[7][0].CLK
i_clk => tx_fifo[7][1].CLK
i_clk => tx_fifo[7][2].CLK
i_clk => tx_fifo[7][3].CLK
i_clk => tx_fifo[7][4].CLK
i_clk => tx_fifo[7][5].CLK
i_clk => tx_fifo[7][6].CLK
i_clk => tx_fifo[7][7].CLK
i_clk => tx_fifo[6][0].CLK
i_clk => tx_fifo[6][1].CLK
i_clk => tx_fifo[6][2].CLK
i_clk => tx_fifo[6][3].CLK
i_clk => tx_fifo[6][4].CLK
i_clk => tx_fifo[6][5].CLK
i_clk => tx_fifo[6][6].CLK
i_clk => tx_fifo[6][7].CLK
i_clk => tx_fifo[5][0].CLK
i_clk => tx_fifo[5][1].CLK
i_clk => tx_fifo[5][2].CLK
i_clk => tx_fifo[5][3].CLK
i_clk => tx_fifo[5][4].CLK
i_clk => tx_fifo[5][5].CLK
i_clk => tx_fifo[5][6].CLK
i_clk => tx_fifo[5][7].CLK
i_clk => tx_fifo[4][0].CLK
i_clk => tx_fifo[4][1].CLK
i_clk => tx_fifo[4][2].CLK
i_clk => tx_fifo[4][3].CLK
i_clk => tx_fifo[4][4].CLK
i_clk => tx_fifo[4][5].CLK
i_clk => tx_fifo[4][6].CLK
i_clk => tx_fifo[4][7].CLK
i_clk => tx_fifo[3][0].CLK
i_clk => tx_fifo[3][1].CLK
i_clk => tx_fifo[3][2].CLK
i_clk => tx_fifo[3][3].CLK
i_clk => tx_fifo[3][4].CLK
i_clk => tx_fifo[3][5].CLK
i_clk => tx_fifo[3][6].CLK
i_clk => tx_fifo[3][7].CLK
i_clk => tx_fifo[2][0].CLK
i_clk => tx_fifo[2][1].CLK
i_clk => tx_fifo[2][2].CLK
i_clk => tx_fifo[2][3].CLK
i_clk => tx_fifo[2][4].CLK
i_clk => tx_fifo[2][5].CLK
i_clk => tx_fifo[2][6].CLK
i_clk => tx_fifo[2][7].CLK
i_clk => tx_fifo[1][0].CLK
i_clk => tx_fifo[1][1].CLK
i_clk => tx_fifo[1][2].CLK
i_clk => tx_fifo[1][3].CLK
i_clk => tx_fifo[1][4].CLK
i_clk => tx_fifo[1][5].CLK
i_clk => tx_fifo[1][6].CLK
i_clk => tx_fifo[1][7].CLK
i_clk => tx_fifo[0][0].CLK
i_clk => tx_fifo[0][1].CLK
i_clk => tx_fifo[0][2].CLK
i_clk => tx_fifo[0][3].CLK
i_clk => tx_fifo[0][4].CLK
i_clk => tx_fifo[0][5].CLK
i_clk => tx_fifo[0][6].CLK
i_clk => tx_fifo[0][7].CLK
i_clk => rx_interrupt.CLK
i_clk => tx_interrupt.CLK
i_clk => rx_int_timer[0].CLK
i_clk => rx_int_timer[1].CLK
i_clk => rx_int_timer[2].CLK
i_clk => rx_int_timer[3].CLK
i_clk => rx_int_timer[4].CLK
i_clk => rx_int_timer[5].CLK
i_clk => rx_int_timer[6].CLK
i_clk => rx_int_timer[7].CLK
i_clk => rx_int_timer[8].CLK
i_clk => rx_int_timer[9].CLK
i_clk => rx_int_timer[10].CLK
i_clk => rx_int_timer[11].CLK
i_clk => rx_int_timer[12].CLK
i_clk => rx_int_timer[13].CLK
i_clk => rx_int_timer[14].CLK
i_clk => rx_int_timer[15].CLK
i_clk => rx_int_timer[16].CLK
i_clk => rx_int_timer[17].CLK
i_clk => rx_int_timer[18].CLK
i_clk => rx_int_timer[19].CLK
i_clk => rx_int_timer[20].CLK
i_clk => rx_int_timer[21].CLK
i_clk => rx_int_timer[22].CLK
i_clk => rx_int_timer[23].CLK
i_clk => rx_fifo_empty.CLK
i_clk => rx_fifo_full.CLK
i_clk => rx_fifo_count[0].CLK
i_clk => rx_fifo_count[1].CLK
i_clk => rx_fifo_count[2].CLK
i_clk => rx_fifo_count[3].CLK
i_clk => rx_fifo_count[4].CLK
i_clk => rx_fifo_rp[0].CLK
i_clk => rx_fifo_rp[1].CLK
i_clk => rx_fifo_rp[2].CLK
i_clk => rx_fifo_rp[3].CLK
i_clk => rx_fifo_rp[4].CLK
i_clk => rx_fifo_wp[0].CLK
i_clk => rx_fifo_wp[1].CLK
i_clk => rx_fifo_wp[2].CLK
i_clk => rx_fifo_wp[3].CLK
i_clk => rx_fifo_wp[4].CLK
i_clk => rx_fifo[15][0].CLK
i_clk => rx_fifo[15][1].CLK
i_clk => rx_fifo[15][2].CLK
i_clk => rx_fifo[15][3].CLK
i_clk => rx_fifo[15][4].CLK
i_clk => rx_fifo[15][5].CLK
i_clk => rx_fifo[15][6].CLK
i_clk => rx_fifo[15][7].CLK
i_clk => rx_fifo[14][0].CLK
i_clk => rx_fifo[14][1].CLK
i_clk => rx_fifo[14][2].CLK
i_clk => rx_fifo[14][3].CLK
i_clk => rx_fifo[14][4].CLK
i_clk => rx_fifo[14][5].CLK
i_clk => rx_fifo[14][6].CLK
i_clk => rx_fifo[14][7].CLK
i_clk => rx_fifo[13][0].CLK
i_clk => rx_fifo[13][1].CLK
i_clk => rx_fifo[13][2].CLK
i_clk => rx_fifo[13][3].CLK
i_clk => rx_fifo[13][4].CLK
i_clk => rx_fifo[13][5].CLK
i_clk => rx_fifo[13][6].CLK
i_clk => rx_fifo[13][7].CLK
i_clk => rx_fifo[12][0].CLK
i_clk => rx_fifo[12][1].CLK
i_clk => rx_fifo[12][2].CLK
i_clk => rx_fifo[12][3].CLK
i_clk => rx_fifo[12][4].CLK
i_clk => rx_fifo[12][5].CLK
i_clk => rx_fifo[12][6].CLK
i_clk => rx_fifo[12][7].CLK
i_clk => rx_fifo[11][0].CLK
i_clk => rx_fifo[11][1].CLK
i_clk => rx_fifo[11][2].CLK
i_clk => rx_fifo[11][3].CLK
i_clk => rx_fifo[11][4].CLK
i_clk => rx_fifo[11][5].CLK
i_clk => rx_fifo[11][6].CLK
i_clk => rx_fifo[11][7].CLK
i_clk => rx_fifo[10][0].CLK
i_clk => rx_fifo[10][1].CLK
i_clk => rx_fifo[10][2].CLK
i_clk => rx_fifo[10][3].CLK
i_clk => rx_fifo[10][4].CLK
i_clk => rx_fifo[10][5].CLK
i_clk => rx_fifo[10][6].CLK
i_clk => rx_fifo[10][7].CLK
i_clk => rx_fifo[9][0].CLK
i_clk => rx_fifo[9][1].CLK
i_clk => rx_fifo[9][2].CLK
i_clk => rx_fifo[9][3].CLK
i_clk => rx_fifo[9][4].CLK
i_clk => rx_fifo[9][5].CLK
i_clk => rx_fifo[9][6].CLK
i_clk => rx_fifo[9][7].CLK
i_clk => rx_fifo[8][0].CLK
i_clk => rx_fifo[8][1].CLK
i_clk => rx_fifo[8][2].CLK
i_clk => rx_fifo[8][3].CLK
i_clk => rx_fifo[8][4].CLK
i_clk => rx_fifo[8][5].CLK
i_clk => rx_fifo[8][6].CLK
i_clk => rx_fifo[8][7].CLK
i_clk => rx_fifo[7][0].CLK
i_clk => rx_fifo[7][1].CLK
i_clk => rx_fifo[7][2].CLK
i_clk => rx_fifo[7][3].CLK
i_clk => rx_fifo[7][4].CLK
i_clk => rx_fifo[7][5].CLK
i_clk => rx_fifo[7][6].CLK
i_clk => rx_fifo[7][7].CLK
i_clk => rx_fifo[6][0].CLK
i_clk => rx_fifo[6][1].CLK
i_clk => rx_fifo[6][2].CLK
i_clk => rx_fifo[6][3].CLK
i_clk => rx_fifo[6][4].CLK
i_clk => rx_fifo[6][5].CLK
i_clk => rx_fifo[6][6].CLK
i_clk => rx_fifo[6][7].CLK
i_clk => rx_fifo[5][0].CLK
i_clk => rx_fifo[5][1].CLK
i_clk => rx_fifo[5][2].CLK
i_clk => rx_fifo[5][3].CLK
i_clk => rx_fifo[5][4].CLK
i_clk => rx_fifo[5][5].CLK
i_clk => rx_fifo[5][6].CLK
i_clk => rx_fifo[5][7].CLK
i_clk => rx_fifo[4][0].CLK
i_clk => rx_fifo[4][1].CLK
i_clk => rx_fifo[4][2].CLK
i_clk => rx_fifo[4][3].CLK
i_clk => rx_fifo[4][4].CLK
i_clk => rx_fifo[4][5].CLK
i_clk => rx_fifo[4][6].CLK
i_clk => rx_fifo[4][7].CLK
i_clk => rx_fifo[3][0].CLK
i_clk => rx_fifo[3][1].CLK
i_clk => rx_fifo[3][2].CLK
i_clk => rx_fifo[3][3].CLK
i_clk => rx_fifo[3][4].CLK
i_clk => rx_fifo[3][5].CLK
i_clk => rx_fifo[3][6].CLK
i_clk => rx_fifo[3][7].CLK
i_clk => rx_fifo[2][0].CLK
i_clk => rx_fifo[2][1].CLK
i_clk => rx_fifo[2][2].CLK
i_clk => rx_fifo[2][3].CLK
i_clk => rx_fifo[2][4].CLK
i_clk => rx_fifo[2][5].CLK
i_clk => rx_fifo[2][6].CLK
i_clk => rx_fifo[2][7].CLK
i_clk => rx_fifo[1][0].CLK
i_clk => rx_fifo[1][1].CLK
i_clk => rx_fifo[1][2].CLK
i_clk => rx_fifo[1][3].CLK
i_clk => rx_fifo[1][4].CLK
i_clk => rx_fifo[1][5].CLK
i_clk => rx_fifo[1][6].CLK
i_clk => rx_fifo[1][7].CLK
i_clk => rx_fifo[0][0].CLK
i_clk => rx_fifo[0][1].CLK
i_clk => rx_fifo[0][2].CLK
i_clk => rx_fifo[0][3].CLK
i_clk => rx_fifo[0][4].CLK
i_clk => rx_fifo[0][5].CLK
i_clk => rx_fifo[0][6].CLK
i_clk => rx_fifo[0][7].CLK
i_clk => wb_start_read_d1.CLK
i_wb_adr[0] => Equal17.IN31
i_wb_adr[0] => Equal18.IN31
i_wb_adr[0] => Equal19.IN31
i_wb_adr[0] => Equal20.IN31
i_wb_adr[0] => Equal21.IN31
i_wb_adr[0] => Equal22.IN31
i_wb_adr[0] => Equal23.IN31
i_wb_adr[0] => Equal24.IN31
i_wb_adr[0] => Equal25.IN31
i_wb_adr[0] => Equal26.IN31
i_wb_adr[0] => Equal27.IN31
i_wb_adr[0] => Equal28.IN31
i_wb_adr[0] => Equal29.IN31
i_wb_adr[0] => Equal30.IN31
i_wb_adr[0] => Equal31.IN31
i_wb_adr[0] => Equal32.IN31
i_wb_adr[0] => Equal0.IN15
i_wb_adr[0] => Equal4.IN15
i_wb_adr[1] => Equal17.IN30
i_wb_adr[1] => Equal18.IN30
i_wb_adr[1] => Equal19.IN30
i_wb_adr[1] => Equal20.IN30
i_wb_adr[1] => Equal21.IN30
i_wb_adr[1] => Equal22.IN30
i_wb_adr[1] => Equal23.IN30
i_wb_adr[1] => Equal24.IN30
i_wb_adr[1] => Equal25.IN30
i_wb_adr[1] => Equal26.IN30
i_wb_adr[1] => Equal27.IN30
i_wb_adr[1] => Equal28.IN30
i_wb_adr[1] => Equal29.IN30
i_wb_adr[1] => Equal30.IN30
i_wb_adr[1] => Equal31.IN30
i_wb_adr[1] => Equal32.IN30
i_wb_adr[1] => Equal0.IN14
i_wb_adr[1] => Equal4.IN14
i_wb_adr[2] => Equal17.IN29
i_wb_adr[2] => Equal18.IN29
i_wb_adr[2] => Equal19.IN29
i_wb_adr[2] => Equal20.IN29
i_wb_adr[2] => Equal21.IN29
i_wb_adr[2] => Equal22.IN29
i_wb_adr[2] => Equal23.IN29
i_wb_adr[2] => Equal24.IN29
i_wb_adr[2] => Equal25.IN29
i_wb_adr[2] => Equal26.IN29
i_wb_adr[2] => Equal27.IN29
i_wb_adr[2] => Equal28.IN29
i_wb_adr[2] => Equal29.IN29
i_wb_adr[2] => Equal30.IN29
i_wb_adr[2] => Equal31.IN29
i_wb_adr[2] => Equal32.IN29
i_wb_adr[2] => Equal0.IN13
i_wb_adr[2] => Equal4.IN2
i_wb_adr[3] => Equal17.IN28
i_wb_adr[3] => Equal18.IN28
i_wb_adr[3] => Equal19.IN28
i_wb_adr[3] => Equal20.IN28
i_wb_adr[3] => Equal21.IN28
i_wb_adr[3] => Equal22.IN28
i_wb_adr[3] => Equal23.IN28
i_wb_adr[3] => Equal24.IN28
i_wb_adr[3] => Equal25.IN28
i_wb_adr[3] => Equal26.IN28
i_wb_adr[3] => Equal27.IN28
i_wb_adr[3] => Equal28.IN28
i_wb_adr[3] => Equal29.IN28
i_wb_adr[3] => Equal30.IN28
i_wb_adr[3] => Equal31.IN28
i_wb_adr[3] => Equal32.IN28
i_wb_adr[3] => Equal0.IN12
i_wb_adr[3] => Equal4.IN1
i_wb_adr[4] => Equal17.IN27
i_wb_adr[4] => Equal18.IN27
i_wb_adr[4] => Equal19.IN27
i_wb_adr[4] => Equal20.IN27
i_wb_adr[4] => Equal21.IN27
i_wb_adr[4] => Equal22.IN27
i_wb_adr[4] => Equal23.IN27
i_wb_adr[4] => Equal24.IN27
i_wb_adr[4] => Equal25.IN27
i_wb_adr[4] => Equal26.IN27
i_wb_adr[4] => Equal27.IN27
i_wb_adr[4] => Equal28.IN27
i_wb_adr[4] => Equal29.IN27
i_wb_adr[4] => Equal30.IN27
i_wb_adr[4] => Equal31.IN27
i_wb_adr[4] => Equal32.IN27
i_wb_adr[4] => Equal0.IN11
i_wb_adr[4] => Equal4.IN0
i_wb_adr[5] => Equal17.IN26
i_wb_adr[5] => Equal18.IN26
i_wb_adr[5] => Equal19.IN26
i_wb_adr[5] => Equal20.IN26
i_wb_adr[5] => Equal21.IN26
i_wb_adr[5] => Equal22.IN26
i_wb_adr[5] => Equal23.IN26
i_wb_adr[5] => Equal24.IN26
i_wb_adr[5] => Equal25.IN26
i_wb_adr[5] => Equal26.IN26
i_wb_adr[5] => Equal27.IN26
i_wb_adr[5] => Equal28.IN26
i_wb_adr[5] => Equal29.IN26
i_wb_adr[5] => Equal30.IN26
i_wb_adr[5] => Equal31.IN26
i_wb_adr[5] => Equal32.IN26
i_wb_adr[5] => Equal0.IN10
i_wb_adr[5] => Equal4.IN13
i_wb_adr[6] => Equal17.IN25
i_wb_adr[6] => Equal18.IN25
i_wb_adr[6] => Equal19.IN25
i_wb_adr[6] => Equal20.IN25
i_wb_adr[6] => Equal21.IN25
i_wb_adr[6] => Equal22.IN25
i_wb_adr[6] => Equal23.IN25
i_wb_adr[6] => Equal24.IN25
i_wb_adr[6] => Equal25.IN25
i_wb_adr[6] => Equal26.IN25
i_wb_adr[6] => Equal27.IN25
i_wb_adr[6] => Equal28.IN25
i_wb_adr[6] => Equal29.IN25
i_wb_adr[6] => Equal30.IN25
i_wb_adr[6] => Equal31.IN25
i_wb_adr[6] => Equal32.IN25
i_wb_adr[6] => Equal0.IN9
i_wb_adr[6] => Equal4.IN12
i_wb_adr[7] => Equal17.IN24
i_wb_adr[7] => Equal18.IN24
i_wb_adr[7] => Equal19.IN24
i_wb_adr[7] => Equal20.IN24
i_wb_adr[7] => Equal21.IN24
i_wb_adr[7] => Equal22.IN24
i_wb_adr[7] => Equal23.IN24
i_wb_adr[7] => Equal24.IN24
i_wb_adr[7] => Equal25.IN24
i_wb_adr[7] => Equal26.IN24
i_wb_adr[7] => Equal27.IN24
i_wb_adr[7] => Equal28.IN24
i_wb_adr[7] => Equal29.IN24
i_wb_adr[7] => Equal30.IN24
i_wb_adr[7] => Equal31.IN24
i_wb_adr[7] => Equal32.IN24
i_wb_adr[7] => Equal0.IN8
i_wb_adr[7] => Equal4.IN11
i_wb_adr[8] => Equal17.IN23
i_wb_adr[8] => Equal18.IN23
i_wb_adr[8] => Equal19.IN23
i_wb_adr[8] => Equal20.IN23
i_wb_adr[8] => Equal21.IN23
i_wb_adr[8] => Equal22.IN23
i_wb_adr[8] => Equal23.IN23
i_wb_adr[8] => Equal24.IN23
i_wb_adr[8] => Equal25.IN23
i_wb_adr[8] => Equal26.IN23
i_wb_adr[8] => Equal27.IN23
i_wb_adr[8] => Equal28.IN23
i_wb_adr[8] => Equal29.IN23
i_wb_adr[8] => Equal30.IN23
i_wb_adr[8] => Equal31.IN23
i_wb_adr[8] => Equal32.IN23
i_wb_adr[8] => Equal0.IN7
i_wb_adr[8] => Equal4.IN10
i_wb_adr[9] => Equal17.IN22
i_wb_adr[9] => Equal18.IN22
i_wb_adr[9] => Equal19.IN22
i_wb_adr[9] => Equal20.IN22
i_wb_adr[9] => Equal21.IN22
i_wb_adr[9] => Equal22.IN22
i_wb_adr[9] => Equal23.IN22
i_wb_adr[9] => Equal24.IN22
i_wb_adr[9] => Equal25.IN22
i_wb_adr[9] => Equal26.IN22
i_wb_adr[9] => Equal27.IN22
i_wb_adr[9] => Equal28.IN22
i_wb_adr[9] => Equal29.IN22
i_wb_adr[9] => Equal30.IN22
i_wb_adr[9] => Equal31.IN22
i_wb_adr[9] => Equal32.IN22
i_wb_adr[9] => Equal0.IN6
i_wb_adr[9] => Equal4.IN9
i_wb_adr[10] => Equal17.IN21
i_wb_adr[10] => Equal18.IN21
i_wb_adr[10] => Equal19.IN21
i_wb_adr[10] => Equal20.IN21
i_wb_adr[10] => Equal21.IN21
i_wb_adr[10] => Equal22.IN21
i_wb_adr[10] => Equal23.IN21
i_wb_adr[10] => Equal24.IN21
i_wb_adr[10] => Equal25.IN21
i_wb_adr[10] => Equal26.IN21
i_wb_adr[10] => Equal27.IN21
i_wb_adr[10] => Equal28.IN21
i_wb_adr[10] => Equal29.IN21
i_wb_adr[10] => Equal30.IN21
i_wb_adr[10] => Equal31.IN21
i_wb_adr[10] => Equal32.IN21
i_wb_adr[10] => Equal0.IN5
i_wb_adr[10] => Equal4.IN8
i_wb_adr[11] => Equal17.IN20
i_wb_adr[11] => Equal18.IN20
i_wb_adr[11] => Equal19.IN20
i_wb_adr[11] => Equal20.IN20
i_wb_adr[11] => Equal21.IN20
i_wb_adr[11] => Equal22.IN20
i_wb_adr[11] => Equal23.IN20
i_wb_adr[11] => Equal24.IN20
i_wb_adr[11] => Equal25.IN20
i_wb_adr[11] => Equal26.IN20
i_wb_adr[11] => Equal27.IN20
i_wb_adr[11] => Equal28.IN20
i_wb_adr[11] => Equal29.IN20
i_wb_adr[11] => Equal30.IN20
i_wb_adr[11] => Equal31.IN20
i_wb_adr[11] => Equal32.IN20
i_wb_adr[11] => Equal0.IN4
i_wb_adr[11] => Equal4.IN7
i_wb_adr[12] => Equal17.IN19
i_wb_adr[12] => Equal18.IN19
i_wb_adr[12] => Equal19.IN19
i_wb_adr[12] => Equal20.IN19
i_wb_adr[12] => Equal21.IN19
i_wb_adr[12] => Equal22.IN19
i_wb_adr[12] => Equal23.IN19
i_wb_adr[12] => Equal24.IN19
i_wb_adr[12] => Equal25.IN19
i_wb_adr[12] => Equal26.IN19
i_wb_adr[12] => Equal27.IN19
i_wb_adr[12] => Equal28.IN19
i_wb_adr[12] => Equal29.IN19
i_wb_adr[12] => Equal30.IN19
i_wb_adr[12] => Equal31.IN19
i_wb_adr[12] => Equal32.IN19
i_wb_adr[12] => Equal0.IN3
i_wb_adr[12] => Equal4.IN6
i_wb_adr[13] => Equal17.IN18
i_wb_adr[13] => Equal18.IN18
i_wb_adr[13] => Equal19.IN18
i_wb_adr[13] => Equal20.IN18
i_wb_adr[13] => Equal21.IN18
i_wb_adr[13] => Equal22.IN18
i_wb_adr[13] => Equal23.IN18
i_wb_adr[13] => Equal24.IN18
i_wb_adr[13] => Equal25.IN18
i_wb_adr[13] => Equal26.IN18
i_wb_adr[13] => Equal27.IN18
i_wb_adr[13] => Equal28.IN18
i_wb_adr[13] => Equal29.IN18
i_wb_adr[13] => Equal30.IN18
i_wb_adr[13] => Equal31.IN18
i_wb_adr[13] => Equal32.IN18
i_wb_adr[13] => Equal0.IN2
i_wb_adr[13] => Equal4.IN5
i_wb_adr[14] => Equal17.IN17
i_wb_adr[14] => Equal18.IN17
i_wb_adr[14] => Equal19.IN17
i_wb_adr[14] => Equal20.IN17
i_wb_adr[14] => Equal21.IN17
i_wb_adr[14] => Equal22.IN17
i_wb_adr[14] => Equal23.IN17
i_wb_adr[14] => Equal24.IN17
i_wb_adr[14] => Equal25.IN17
i_wb_adr[14] => Equal26.IN17
i_wb_adr[14] => Equal27.IN17
i_wb_adr[14] => Equal28.IN17
i_wb_adr[14] => Equal29.IN17
i_wb_adr[14] => Equal30.IN17
i_wb_adr[14] => Equal31.IN17
i_wb_adr[14] => Equal32.IN17
i_wb_adr[14] => Equal0.IN1
i_wb_adr[14] => Equal4.IN4
i_wb_adr[15] => Equal17.IN16
i_wb_adr[15] => Equal18.IN16
i_wb_adr[15] => Equal19.IN16
i_wb_adr[15] => Equal20.IN16
i_wb_adr[15] => Equal21.IN16
i_wb_adr[15] => Equal22.IN16
i_wb_adr[15] => Equal23.IN16
i_wb_adr[15] => Equal24.IN16
i_wb_adr[15] => Equal25.IN16
i_wb_adr[15] => Equal26.IN16
i_wb_adr[15] => Equal27.IN16
i_wb_adr[15] => Equal28.IN16
i_wb_adr[15] => Equal29.IN16
i_wb_adr[15] => Equal30.IN16
i_wb_adr[15] => Equal31.IN16
i_wb_adr[15] => Equal32.IN16
i_wb_adr[15] => Equal0.IN0
i_wb_adr[15] => Equal4.IN3
i_wb_adr[16] => ~NO_FANOUT~
i_wb_adr[17] => ~NO_FANOUT~
i_wb_adr[18] => ~NO_FANOUT~
i_wb_adr[19] => ~NO_FANOUT~
i_wb_adr[20] => ~NO_FANOUT~
i_wb_adr[21] => ~NO_FANOUT~
i_wb_adr[22] => ~NO_FANOUT~
i_wb_adr[23] => ~NO_FANOUT~
i_wb_adr[24] => ~NO_FANOUT~
i_wb_adr[25] => ~NO_FANOUT~
i_wb_adr[26] => ~NO_FANOUT~
i_wb_adr[27] => ~NO_FANOUT~
i_wb_adr[28] => ~NO_FANOUT~
i_wb_adr[29] => ~NO_FANOUT~
i_wb_adr[30] => ~NO_FANOUT~
i_wb_adr[31] => ~NO_FANOUT~
i_wb_sel[0] => ~NO_FANOUT~
i_wb_sel[1] => ~NO_FANOUT~
i_wb_sel[2] => ~NO_FANOUT~
i_wb_sel[3] => ~NO_FANOUT~
i_wb_we => wb_start_write.IN0
i_wb_we => wb_start_read.IN0
o_wb_dat[0] <= wb_rdata32[0].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[1] <= wb_rdata32[1].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[2] <= wb_rdata32[2].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[3] <= wb_rdata32[3].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[4] <= wb_rdata32[4].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[5] <= wb_rdata32[5].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[6] <= wb_rdata32[6].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[7] <= wb_rdata32[7].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[8] <= wb_rdata32[8].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[9] <= wb_rdata32[9].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[10] <= wb_rdata32[10].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[11] <= wb_rdata32[11].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[12] <= wb_rdata32[12].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[13] <= wb_rdata32[13].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[14] <= wb_rdata32[14].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[15] <= wb_rdata32[15].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[16] <= wb_rdata32[16].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[17] <= wb_rdata32[17].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[18] <= wb_rdata32[18].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[19] <= wb_rdata32[19].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[20] <= wb_rdata32[20].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[21] <= wb_rdata32[21].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[22] <= wb_rdata32[22].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[23] <= wb_rdata32[23].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[24] <= wb_rdata32[24].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[25] <= wb_rdata32[25].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[26] <= wb_rdata32[26].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[27] <= wb_rdata32[27].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[28] <= wb_rdata32[28].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[29] <= wb_rdata32[29].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[30] <= wb_rdata32[30].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[31] <= wb_rdata32[31].DB_MAX_OUTPUT_PORT_TYPE
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => uart_rsr_reg.DATAB
i_wb_dat[0] => uart_lcrh_reg.DATAB
i_wb_dat[0] => uart_lcrm_reg.DATAB
i_wb_dat[0] => uart_lcrl_reg.DATAB
i_wb_dat[0] => uart_cr_reg.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => uart_rsr_reg.DATAB
i_wb_dat[1] => uart_lcrh_reg.DATAB
i_wb_dat[1] => uart_lcrm_reg.DATAB
i_wb_dat[1] => uart_lcrl_reg.DATAB
i_wb_dat[1] => uart_cr_reg.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => uart_rsr_reg.DATAB
i_wb_dat[2] => uart_lcrh_reg.DATAB
i_wb_dat[2] => uart_lcrm_reg.DATAB
i_wb_dat[2] => uart_lcrl_reg.DATAB
i_wb_dat[2] => uart_cr_reg.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => uart_rsr_reg.DATAB
i_wb_dat[3] => uart_lcrh_reg.DATAB
i_wb_dat[3] => uart_lcrm_reg.DATAB
i_wb_dat[3] => uart_lcrl_reg.DATAB
i_wb_dat[3] => uart_cr_reg.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => uart_rsr_reg.DATAB
i_wb_dat[4] => uart_lcrh_reg.DATAB
i_wb_dat[4] => uart_lcrm_reg.DATAB
i_wb_dat[4] => uart_lcrl_reg.DATAB
i_wb_dat[4] => uart_cr_reg.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => uart_rsr_reg.DATAB
i_wb_dat[5] => uart_lcrh_reg.DATAB
i_wb_dat[5] => uart_lcrm_reg.DATAB
i_wb_dat[5] => uart_lcrl_reg.DATAB
i_wb_dat[5] => uart_cr_reg.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => uart_rsr_reg.DATAB
i_wb_dat[6] => uart_lcrh_reg.DATAB
i_wb_dat[6] => uart_lcrm_reg.DATAB
i_wb_dat[6] => uart_lcrl_reg.DATAB
i_wb_dat[6] => uart_cr_reg.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => uart_rsr_reg.DATAB
i_wb_dat[7] => uart_lcrh_reg.DATAB
i_wb_dat[7] => uart_lcrm_reg.DATAB
i_wb_dat[7] => uart_lcrl_reg.DATAB
i_wb_dat[7] => uart_cr_reg.DATAB
i_wb_dat[8] => ~NO_FANOUT~
i_wb_dat[9] => ~NO_FANOUT~
i_wb_dat[10] => ~NO_FANOUT~
i_wb_dat[11] => ~NO_FANOUT~
i_wb_dat[12] => ~NO_FANOUT~
i_wb_dat[13] => ~NO_FANOUT~
i_wb_dat[14] => ~NO_FANOUT~
i_wb_dat[15] => ~NO_FANOUT~
i_wb_dat[16] => ~NO_FANOUT~
i_wb_dat[17] => ~NO_FANOUT~
i_wb_dat[18] => ~NO_FANOUT~
i_wb_dat[19] => ~NO_FANOUT~
i_wb_dat[20] => ~NO_FANOUT~
i_wb_dat[21] => ~NO_FANOUT~
i_wb_dat[22] => ~NO_FANOUT~
i_wb_dat[23] => ~NO_FANOUT~
i_wb_dat[24] => ~NO_FANOUT~
i_wb_dat[25] => ~NO_FANOUT~
i_wb_dat[26] => ~NO_FANOUT~
i_wb_dat[27] => ~NO_FANOUT~
i_wb_dat[28] => ~NO_FANOUT~
i_wb_dat[29] => ~NO_FANOUT~
i_wb_dat[30] => ~NO_FANOUT~
i_wb_dat[31] => ~NO_FANOUT~
i_wb_cyc => ~NO_FANOUT~
i_wb_stb => wb_start_write.IN1
i_wb_stb => wb_start_read.IN1
i_wb_stb => o_wb_ack.IN1
o_wb_ack <= o_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_wb_err <= <GND>
o_uart_int <= o_uart_int.DB_MAX_OUTPUT_PORT_TYPE
i_uart_cts_n => uart0_cts_n_d[0].DATAIN
o_uart_txd <= txd.DB_MAX_OUTPUT_PORT_TYPE
o_uart_rts_n <= rxen.DB_MAX_OUTPUT_PORT_TYPE
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rxd_d[0].DATAIN


|arm4usoc|test_module:u_test_module
i_clk => phy_rst_reg.CLK
i_clk => led_reg[0].CLK
i_clk => led_reg[1].CLK
i_clk => led_reg[2].CLK
i_clk => led_reg[3].CLK
i_clk => mem_ctrl_reg.CLK
i_clk => cycles_reg[0].CLK
i_clk => cycles_reg[1].CLK
i_clk => cycles_reg[2].CLK
i_clk => cycles_reg[3].CLK
i_clk => cycles_reg[4].CLK
i_clk => cycles_reg[5].CLK
i_clk => cycles_reg[6].CLK
i_clk => cycles_reg[7].CLK
i_clk => cycles_reg[8].CLK
i_clk => cycles_reg[9].CLK
i_clk => cycles_reg[10].CLK
i_clk => cycles_reg[11].CLK
i_clk => cycles_reg[12].CLK
i_clk => cycles_reg[13].CLK
i_clk => cycles_reg[14].CLK
i_clk => cycles_reg[15].CLK
i_clk => cycles_reg[16].CLK
i_clk => cycles_reg[17].CLK
i_clk => cycles_reg[18].CLK
i_clk => cycles_reg[19].CLK
i_clk => cycles_reg[20].CLK
i_clk => cycles_reg[21].CLK
i_clk => cycles_reg[22].CLK
i_clk => cycles_reg[23].CLK
i_clk => cycles_reg[24].CLK
i_clk => cycles_reg[25].CLK
i_clk => cycles_reg[26].CLK
i_clk => cycles_reg[27].CLK
i_clk => cycles_reg[28].CLK
i_clk => cycles_reg[29].CLK
i_clk => cycles_reg[30].CLK
i_clk => cycles_reg[31].CLK
i_clk => test_status_reg[0].CLK
i_clk => test_status_reg[1].CLK
i_clk => test_status_reg[2].CLK
i_clk => test_status_reg[3].CLK
i_clk => test_status_reg[4].CLK
i_clk => test_status_reg[5].CLK
i_clk => test_status_reg[6].CLK
i_clk => test_status_reg[7].CLK
i_clk => test_status_reg[8].CLK
i_clk => test_status_reg[9].CLK
i_clk => test_status_reg[10].CLK
i_clk => test_status_reg[11].CLK
i_clk => test_status_reg[12].CLK
i_clk => test_status_reg[13].CLK
i_clk => test_status_reg[14].CLK
i_clk => test_status_reg[15].CLK
i_clk => test_status_reg[16].CLK
i_clk => test_status_reg[17].CLK
i_clk => test_status_reg[18].CLK
i_clk => test_status_reg[19].CLK
i_clk => test_status_reg[20].CLK
i_clk => test_status_reg[21].CLK
i_clk => test_status_reg[22].CLK
i_clk => test_status_reg[23].CLK
i_clk => test_status_reg[24].CLK
i_clk => test_status_reg[25].CLK
i_clk => test_status_reg[26].CLK
i_clk => test_status_reg[27].CLK
i_clk => test_status_reg[28].CLK
i_clk => test_status_reg[29].CLK
i_clk => test_status_reg[30].CLK
i_clk => test_status_reg[31].CLK
i_clk => random_num[0].CLK
i_clk => random_num[1].CLK
i_clk => random_num[2].CLK
i_clk => random_num[3].CLK
i_clk => random_num[4].CLK
i_clk => random_num[5].CLK
i_clk => random_num[6].CLK
i_clk => random_num[7].CLK
i_clk => irq_timer[0].CLK
i_clk => irq_timer[1].CLK
i_clk => irq_timer[2].CLK
i_clk => irq_timer[3].CLK
i_clk => irq_timer[4].CLK
i_clk => irq_timer[5].CLK
i_clk => irq_timer[6].CLK
i_clk => irq_timer[7].CLK
i_clk => firq_timer[0].CLK
i_clk => firq_timer[1].CLK
i_clk => firq_timer[2].CLK
i_clk => firq_timer[3].CLK
i_clk => firq_timer[4].CLK
i_clk => firq_timer[5].CLK
i_clk => firq_timer[6].CLK
i_clk => firq_timer[7].CLK
i_clk => wb_rdata32[0].CLK
i_clk => wb_rdata32[1].CLK
i_clk => wb_rdata32[2].CLK
i_clk => wb_rdata32[3].CLK
i_clk => wb_rdata32[4].CLK
i_clk => wb_rdata32[5].CLK
i_clk => wb_rdata32[6].CLK
i_clk => wb_rdata32[7].CLK
i_clk => wb_rdata32[8].CLK
i_clk => wb_rdata32[9].CLK
i_clk => wb_rdata32[10].CLK
i_clk => wb_rdata32[11].CLK
i_clk => wb_rdata32[12].CLK
i_clk => wb_rdata32[13].CLK
i_clk => wb_rdata32[14].CLK
i_clk => wb_rdata32[15].CLK
i_clk => wb_rdata32[16].CLK
i_clk => wb_rdata32[17].CLK
i_clk => wb_rdata32[18].CLK
i_clk => wb_rdata32[19].CLK
i_clk => wb_rdata32[20].CLK
i_clk => wb_rdata32[21].CLK
i_clk => wb_rdata32[22].CLK
i_clk => wb_rdata32[23].CLK
i_clk => wb_rdata32[24].CLK
i_clk => wb_rdata32[25].CLK
i_clk => wb_rdata32[26].CLK
i_clk => wb_rdata32[27].CLK
i_clk => wb_rdata32[28].CLK
i_clk => wb_rdata32[29].CLK
i_clk => wb_rdata32[30].CLK
i_clk => wb_rdata32[31].CLK
i_clk => wb_start_read_d1.CLK
o_irq <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
o_firq <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
o_mem_ctrl <= mem_ctrl_reg.DB_MAX_OUTPUT_PORT_TYPE
i_wb_adr[0] => Equal0.IN31
i_wb_adr[0] => Equal1.IN31
i_wb_adr[0] => Equal2.IN31
i_wb_adr[0] => Equal3.IN31
i_wb_adr[0] => Equal4.IN31
i_wb_adr[0] => Equal5.IN31
i_wb_adr[0] => Equal6.IN31
i_wb_adr[0] => Equal7.IN31
i_wb_adr[0] => Equal8.IN31
i_wb_adr[0] => Equal9.IN31
i_wb_adr[0] => Equal10.IN31
i_wb_adr[0] => Equal11.IN31
i_wb_adr[0] => Equal12.IN31
i_wb_adr[0] => Equal13.IN31
i_wb_adr[0] => Equal14.IN31
i_wb_adr[0] => Equal15.IN31
i_wb_adr[0] => Equal16.IN31
i_wb_adr[0] => Equal17.IN31
i_wb_adr[0] => Equal18.IN31
i_wb_adr[0] => Equal19.IN31
i_wb_adr[0] => Equal20.IN31
i_wb_adr[0] => Equal21.IN31
i_wb_adr[0] => Equal22.IN31
i_wb_adr[0] => Equal23.IN31
i_wb_adr[0] => Equal26.IN15
i_wb_adr[0] => Equal27.IN15
i_wb_adr[0] => Equal29.IN15
i_wb_adr[0] => Equal30.IN15
i_wb_adr[0] => Equal31.IN15
i_wb_adr[0] => Equal32.IN15
i_wb_adr[1] => Equal0.IN30
i_wb_adr[1] => Equal1.IN30
i_wb_adr[1] => Equal2.IN30
i_wb_adr[1] => Equal3.IN30
i_wb_adr[1] => Equal4.IN30
i_wb_adr[1] => Equal5.IN30
i_wb_adr[1] => Equal6.IN30
i_wb_adr[1] => Equal7.IN30
i_wb_adr[1] => Equal8.IN30
i_wb_adr[1] => Equal9.IN30
i_wb_adr[1] => Equal10.IN30
i_wb_adr[1] => Equal11.IN30
i_wb_adr[1] => Equal12.IN30
i_wb_adr[1] => Equal13.IN30
i_wb_adr[1] => Equal14.IN30
i_wb_adr[1] => Equal15.IN30
i_wb_adr[1] => Equal16.IN30
i_wb_adr[1] => Equal17.IN30
i_wb_adr[1] => Equal18.IN30
i_wb_adr[1] => Equal19.IN30
i_wb_adr[1] => Equal20.IN30
i_wb_adr[1] => Equal21.IN30
i_wb_adr[1] => Equal22.IN30
i_wb_adr[1] => Equal23.IN30
i_wb_adr[1] => Equal26.IN14
i_wb_adr[1] => Equal27.IN14
i_wb_adr[1] => Equal29.IN14
i_wb_adr[1] => Equal30.IN14
i_wb_adr[1] => Equal31.IN14
i_wb_adr[1] => Equal32.IN14
i_wb_adr[2] => Equal0.IN29
i_wb_adr[2] => Equal1.IN29
i_wb_adr[2] => Equal2.IN29
i_wb_adr[2] => Equal3.IN29
i_wb_adr[2] => Equal4.IN29
i_wb_adr[2] => Equal5.IN29
i_wb_adr[2] => Equal6.IN29
i_wb_adr[2] => Equal7.IN29
i_wb_adr[2] => Equal8.IN29
i_wb_adr[2] => Equal9.IN29
i_wb_adr[2] => Equal10.IN29
i_wb_adr[2] => Equal11.IN29
i_wb_adr[2] => Equal12.IN29
i_wb_adr[2] => Equal13.IN29
i_wb_adr[2] => Equal14.IN29
i_wb_adr[2] => Equal15.IN29
i_wb_adr[2] => Equal16.IN29
i_wb_adr[2] => Equal17.IN29
i_wb_adr[2] => Equal18.IN29
i_wb_adr[2] => Equal19.IN29
i_wb_adr[2] => Equal20.IN29
i_wb_adr[2] => Equal21.IN29
i_wb_adr[2] => Equal22.IN29
i_wb_adr[2] => Equal23.IN29
i_wb_adr[2] => Equal26.IN0
i_wb_adr[2] => Equal27.IN13
i_wb_adr[2] => Equal29.IN13
i_wb_adr[2] => Equal30.IN13
i_wb_adr[2] => Equal31.IN13
i_wb_adr[2] => Equal32.IN2
i_wb_adr[3] => Equal0.IN28
i_wb_adr[3] => Equal1.IN28
i_wb_adr[3] => Equal2.IN28
i_wb_adr[3] => Equal3.IN28
i_wb_adr[3] => Equal4.IN28
i_wb_adr[3] => Equal5.IN28
i_wb_adr[3] => Equal6.IN28
i_wb_adr[3] => Equal7.IN28
i_wb_adr[3] => Equal8.IN28
i_wb_adr[3] => Equal9.IN28
i_wb_adr[3] => Equal10.IN28
i_wb_adr[3] => Equal11.IN28
i_wb_adr[3] => Equal12.IN28
i_wb_adr[3] => Equal13.IN28
i_wb_adr[3] => Equal14.IN28
i_wb_adr[3] => Equal15.IN28
i_wb_adr[3] => Equal16.IN28
i_wb_adr[3] => Equal17.IN28
i_wb_adr[3] => Equal18.IN28
i_wb_adr[3] => Equal19.IN28
i_wb_adr[3] => Equal20.IN28
i_wb_adr[3] => Equal21.IN28
i_wb_adr[3] => Equal22.IN28
i_wb_adr[3] => Equal23.IN28
i_wb_adr[3] => Equal26.IN13
i_wb_adr[3] => Equal27.IN0
i_wb_adr[3] => Equal29.IN12
i_wb_adr[3] => Equal30.IN12
i_wb_adr[3] => Equal31.IN1
i_wb_adr[3] => Equal32.IN1
i_wb_adr[4] => Equal0.IN27
i_wb_adr[4] => Equal1.IN27
i_wb_adr[4] => Equal2.IN27
i_wb_adr[4] => Equal3.IN27
i_wb_adr[4] => Equal4.IN27
i_wb_adr[4] => Equal5.IN27
i_wb_adr[4] => Equal6.IN27
i_wb_adr[4] => Equal7.IN27
i_wb_adr[4] => Equal8.IN27
i_wb_adr[4] => Equal9.IN27
i_wb_adr[4] => Equal10.IN27
i_wb_adr[4] => Equal11.IN27
i_wb_adr[4] => Equal12.IN27
i_wb_adr[4] => Equal13.IN27
i_wb_adr[4] => Equal14.IN27
i_wb_adr[4] => Equal15.IN27
i_wb_adr[4] => Equal16.IN27
i_wb_adr[4] => Equal17.IN27
i_wb_adr[4] => Equal18.IN27
i_wb_adr[4] => Equal19.IN27
i_wb_adr[4] => Equal20.IN27
i_wb_adr[4] => Equal21.IN27
i_wb_adr[4] => Equal22.IN27
i_wb_adr[4] => Equal23.IN27
i_wb_adr[4] => Equal26.IN12
i_wb_adr[4] => Equal27.IN12
i_wb_adr[4] => Equal29.IN11
i_wb_adr[4] => Equal30.IN11
i_wb_adr[4] => Equal31.IN12
i_wb_adr[4] => Equal32.IN13
i_wb_adr[5] => Equal0.IN26
i_wb_adr[5] => Equal1.IN26
i_wb_adr[5] => Equal2.IN26
i_wb_adr[5] => Equal3.IN26
i_wb_adr[5] => Equal4.IN26
i_wb_adr[5] => Equal5.IN26
i_wb_adr[5] => Equal6.IN26
i_wb_adr[5] => Equal7.IN26
i_wb_adr[5] => Equal8.IN26
i_wb_adr[5] => Equal9.IN26
i_wb_adr[5] => Equal10.IN26
i_wb_adr[5] => Equal11.IN26
i_wb_adr[5] => Equal12.IN26
i_wb_adr[5] => Equal13.IN26
i_wb_adr[5] => Equal14.IN26
i_wb_adr[5] => Equal15.IN26
i_wb_adr[5] => Equal16.IN26
i_wb_adr[5] => Equal17.IN26
i_wb_adr[5] => Equal18.IN26
i_wb_adr[5] => Equal19.IN26
i_wb_adr[5] => Equal20.IN26
i_wb_adr[5] => Equal21.IN26
i_wb_adr[5] => Equal22.IN26
i_wb_adr[5] => Equal23.IN26
i_wb_adr[5] => Equal26.IN11
i_wb_adr[5] => Equal27.IN11
i_wb_adr[5] => Equal29.IN10
i_wb_adr[5] => Equal30.IN0
i_wb_adr[5] => Equal31.IN0
i_wb_adr[5] => Equal32.IN0
i_wb_adr[6] => Equal0.IN25
i_wb_adr[6] => Equal1.IN25
i_wb_adr[6] => Equal2.IN25
i_wb_adr[6] => Equal3.IN25
i_wb_adr[6] => Equal4.IN25
i_wb_adr[6] => Equal5.IN25
i_wb_adr[6] => Equal6.IN25
i_wb_adr[6] => Equal7.IN25
i_wb_adr[6] => Equal8.IN25
i_wb_adr[6] => Equal9.IN25
i_wb_adr[6] => Equal10.IN25
i_wb_adr[6] => Equal11.IN25
i_wb_adr[6] => Equal12.IN25
i_wb_adr[6] => Equal13.IN25
i_wb_adr[6] => Equal14.IN25
i_wb_adr[6] => Equal15.IN25
i_wb_adr[6] => Equal16.IN25
i_wb_adr[6] => Equal17.IN25
i_wb_adr[6] => Equal18.IN25
i_wb_adr[6] => Equal19.IN25
i_wb_adr[6] => Equal20.IN25
i_wb_adr[6] => Equal21.IN25
i_wb_adr[6] => Equal22.IN25
i_wb_adr[6] => Equal23.IN25
i_wb_adr[6] => Equal26.IN10
i_wb_adr[6] => Equal27.IN10
i_wb_adr[6] => Equal29.IN9
i_wb_adr[6] => Equal30.IN10
i_wb_adr[6] => Equal31.IN11
i_wb_adr[6] => Equal32.IN12
i_wb_adr[7] => Equal0.IN24
i_wb_adr[7] => Equal1.IN24
i_wb_adr[7] => Equal2.IN24
i_wb_adr[7] => Equal3.IN24
i_wb_adr[7] => Equal4.IN24
i_wb_adr[7] => Equal5.IN24
i_wb_adr[7] => Equal6.IN24
i_wb_adr[7] => Equal7.IN24
i_wb_adr[7] => Equal8.IN24
i_wb_adr[7] => Equal9.IN24
i_wb_adr[7] => Equal10.IN24
i_wb_adr[7] => Equal11.IN24
i_wb_adr[7] => Equal12.IN24
i_wb_adr[7] => Equal13.IN24
i_wb_adr[7] => Equal14.IN24
i_wb_adr[7] => Equal15.IN24
i_wb_adr[7] => Equal16.IN24
i_wb_adr[7] => Equal17.IN24
i_wb_adr[7] => Equal18.IN24
i_wb_adr[7] => Equal19.IN24
i_wb_adr[7] => Equal20.IN24
i_wb_adr[7] => Equal21.IN24
i_wb_adr[7] => Equal22.IN24
i_wb_adr[7] => Equal23.IN24
i_wb_adr[7] => Equal26.IN9
i_wb_adr[7] => Equal27.IN9
i_wb_adr[7] => Equal29.IN8
i_wb_adr[7] => Equal30.IN9
i_wb_adr[7] => Equal31.IN10
i_wb_adr[7] => Equal32.IN11
i_wb_adr[8] => Equal0.IN23
i_wb_adr[8] => Equal1.IN23
i_wb_adr[8] => Equal2.IN23
i_wb_adr[8] => Equal3.IN23
i_wb_adr[8] => Equal4.IN23
i_wb_adr[8] => Equal5.IN23
i_wb_adr[8] => Equal6.IN23
i_wb_adr[8] => Equal7.IN23
i_wb_adr[8] => Equal8.IN23
i_wb_adr[8] => Equal9.IN23
i_wb_adr[8] => Equal10.IN23
i_wb_adr[8] => Equal11.IN23
i_wb_adr[8] => Equal12.IN23
i_wb_adr[8] => Equal13.IN23
i_wb_adr[8] => Equal14.IN23
i_wb_adr[8] => Equal15.IN23
i_wb_adr[8] => Equal16.IN23
i_wb_adr[8] => Equal17.IN23
i_wb_adr[8] => Equal18.IN23
i_wb_adr[8] => Equal19.IN23
i_wb_adr[8] => Equal20.IN23
i_wb_adr[8] => Equal21.IN23
i_wb_adr[8] => Equal22.IN23
i_wb_adr[8] => Equal23.IN23
i_wb_adr[8] => Equal26.IN8
i_wb_adr[8] => Equal27.IN8
i_wb_adr[8] => Equal28.IN0
i_wb_adr[8] => Equal29.IN7
i_wb_adr[8] => Equal30.IN8
i_wb_adr[8] => Equal31.IN9
i_wb_adr[8] => Equal32.IN10
i_wb_adr[9] => Equal0.IN22
i_wb_adr[9] => Equal1.IN22
i_wb_adr[9] => Equal2.IN22
i_wb_adr[9] => Equal3.IN22
i_wb_adr[9] => Equal4.IN22
i_wb_adr[9] => Equal5.IN22
i_wb_adr[9] => Equal6.IN22
i_wb_adr[9] => Equal7.IN22
i_wb_adr[9] => Equal8.IN22
i_wb_adr[9] => Equal9.IN22
i_wb_adr[9] => Equal10.IN22
i_wb_adr[9] => Equal11.IN22
i_wb_adr[9] => Equal12.IN22
i_wb_adr[9] => Equal13.IN22
i_wb_adr[9] => Equal14.IN22
i_wb_adr[9] => Equal15.IN22
i_wb_adr[9] => Equal16.IN22
i_wb_adr[9] => Equal17.IN22
i_wb_adr[9] => Equal18.IN22
i_wb_adr[9] => Equal19.IN22
i_wb_adr[9] => Equal20.IN22
i_wb_adr[9] => Equal21.IN22
i_wb_adr[9] => Equal22.IN22
i_wb_adr[9] => Equal23.IN22
i_wb_adr[9] => Equal26.IN7
i_wb_adr[9] => Equal27.IN7
i_wb_adr[9] => Equal28.IN7
i_wb_adr[9] => Equal29.IN6
i_wb_adr[9] => Equal30.IN7
i_wb_adr[9] => Equal31.IN8
i_wb_adr[9] => Equal32.IN9
i_wb_adr[10] => Equal0.IN21
i_wb_adr[10] => Equal1.IN21
i_wb_adr[10] => Equal2.IN21
i_wb_adr[10] => Equal3.IN21
i_wb_adr[10] => Equal4.IN21
i_wb_adr[10] => Equal5.IN21
i_wb_adr[10] => Equal6.IN21
i_wb_adr[10] => Equal7.IN21
i_wb_adr[10] => Equal8.IN21
i_wb_adr[10] => Equal9.IN21
i_wb_adr[10] => Equal10.IN21
i_wb_adr[10] => Equal11.IN21
i_wb_adr[10] => Equal12.IN21
i_wb_adr[10] => Equal13.IN21
i_wb_adr[10] => Equal14.IN21
i_wb_adr[10] => Equal15.IN21
i_wb_adr[10] => Equal16.IN21
i_wb_adr[10] => Equal17.IN21
i_wb_adr[10] => Equal18.IN21
i_wb_adr[10] => Equal19.IN21
i_wb_adr[10] => Equal20.IN21
i_wb_adr[10] => Equal21.IN21
i_wb_adr[10] => Equal22.IN21
i_wb_adr[10] => Equal23.IN21
i_wb_adr[10] => Equal26.IN6
i_wb_adr[10] => Equal27.IN6
i_wb_adr[10] => Equal28.IN6
i_wb_adr[10] => Equal29.IN5
i_wb_adr[10] => Equal30.IN6
i_wb_adr[10] => Equal31.IN7
i_wb_adr[10] => Equal32.IN8
i_wb_adr[11] => Equal0.IN20
i_wb_adr[11] => Equal1.IN20
i_wb_adr[11] => Equal2.IN20
i_wb_adr[11] => Equal3.IN20
i_wb_adr[11] => Equal4.IN20
i_wb_adr[11] => Equal5.IN20
i_wb_adr[11] => Equal6.IN20
i_wb_adr[11] => Equal7.IN20
i_wb_adr[11] => Equal8.IN20
i_wb_adr[11] => Equal9.IN20
i_wb_adr[11] => Equal10.IN20
i_wb_adr[11] => Equal11.IN20
i_wb_adr[11] => Equal12.IN20
i_wb_adr[11] => Equal13.IN20
i_wb_adr[11] => Equal14.IN20
i_wb_adr[11] => Equal15.IN20
i_wb_adr[11] => Equal16.IN20
i_wb_adr[11] => Equal17.IN20
i_wb_adr[11] => Equal18.IN20
i_wb_adr[11] => Equal19.IN20
i_wb_adr[11] => Equal20.IN20
i_wb_adr[11] => Equal21.IN20
i_wb_adr[11] => Equal22.IN20
i_wb_adr[11] => Equal23.IN20
i_wb_adr[11] => Equal26.IN5
i_wb_adr[11] => Equal27.IN5
i_wb_adr[11] => Equal28.IN5
i_wb_adr[11] => Equal29.IN4
i_wb_adr[11] => Equal30.IN5
i_wb_adr[11] => Equal31.IN6
i_wb_adr[11] => Equal32.IN7
i_wb_adr[12] => Equal0.IN19
i_wb_adr[12] => Equal1.IN19
i_wb_adr[12] => Equal2.IN19
i_wb_adr[12] => Equal3.IN19
i_wb_adr[12] => Equal4.IN19
i_wb_adr[12] => Equal5.IN19
i_wb_adr[12] => Equal6.IN19
i_wb_adr[12] => Equal7.IN19
i_wb_adr[12] => Equal8.IN19
i_wb_adr[12] => Equal9.IN19
i_wb_adr[12] => Equal10.IN19
i_wb_adr[12] => Equal11.IN19
i_wb_adr[12] => Equal12.IN19
i_wb_adr[12] => Equal13.IN19
i_wb_adr[12] => Equal14.IN19
i_wb_adr[12] => Equal15.IN19
i_wb_adr[12] => Equal16.IN19
i_wb_adr[12] => Equal17.IN19
i_wb_adr[12] => Equal18.IN19
i_wb_adr[12] => Equal19.IN19
i_wb_adr[12] => Equal20.IN19
i_wb_adr[12] => Equal21.IN19
i_wb_adr[12] => Equal22.IN19
i_wb_adr[12] => Equal23.IN19
i_wb_adr[12] => Equal26.IN4
i_wb_adr[12] => Equal27.IN4
i_wb_adr[12] => Equal28.IN4
i_wb_adr[12] => Equal29.IN3
i_wb_adr[12] => Equal30.IN4
i_wb_adr[12] => Equal31.IN5
i_wb_adr[12] => Equal32.IN6
i_wb_adr[13] => Equal0.IN18
i_wb_adr[13] => Equal1.IN18
i_wb_adr[13] => Equal2.IN18
i_wb_adr[13] => Equal3.IN18
i_wb_adr[13] => Equal4.IN18
i_wb_adr[13] => Equal5.IN18
i_wb_adr[13] => Equal6.IN18
i_wb_adr[13] => Equal7.IN18
i_wb_adr[13] => Equal8.IN18
i_wb_adr[13] => Equal9.IN18
i_wb_adr[13] => Equal10.IN18
i_wb_adr[13] => Equal11.IN18
i_wb_adr[13] => Equal12.IN18
i_wb_adr[13] => Equal13.IN18
i_wb_adr[13] => Equal14.IN18
i_wb_adr[13] => Equal15.IN18
i_wb_adr[13] => Equal16.IN18
i_wb_adr[13] => Equal17.IN18
i_wb_adr[13] => Equal18.IN18
i_wb_adr[13] => Equal19.IN18
i_wb_adr[13] => Equal20.IN18
i_wb_adr[13] => Equal21.IN18
i_wb_adr[13] => Equal22.IN18
i_wb_adr[13] => Equal23.IN18
i_wb_adr[13] => Equal26.IN3
i_wb_adr[13] => Equal27.IN3
i_wb_adr[13] => Equal28.IN3
i_wb_adr[13] => Equal29.IN2
i_wb_adr[13] => Equal30.IN3
i_wb_adr[13] => Equal31.IN4
i_wb_adr[13] => Equal32.IN5
i_wb_adr[14] => Equal0.IN17
i_wb_adr[14] => Equal1.IN17
i_wb_adr[14] => Equal2.IN17
i_wb_adr[14] => Equal3.IN17
i_wb_adr[14] => Equal4.IN17
i_wb_adr[14] => Equal5.IN17
i_wb_adr[14] => Equal6.IN17
i_wb_adr[14] => Equal7.IN17
i_wb_adr[14] => Equal8.IN17
i_wb_adr[14] => Equal9.IN17
i_wb_adr[14] => Equal10.IN17
i_wb_adr[14] => Equal11.IN17
i_wb_adr[14] => Equal12.IN17
i_wb_adr[14] => Equal13.IN17
i_wb_adr[14] => Equal14.IN17
i_wb_adr[14] => Equal15.IN17
i_wb_adr[14] => Equal16.IN17
i_wb_adr[14] => Equal17.IN17
i_wb_adr[14] => Equal18.IN17
i_wb_adr[14] => Equal19.IN17
i_wb_adr[14] => Equal20.IN17
i_wb_adr[14] => Equal21.IN17
i_wb_adr[14] => Equal22.IN17
i_wb_adr[14] => Equal23.IN17
i_wb_adr[14] => Equal26.IN2
i_wb_adr[14] => Equal27.IN2
i_wb_adr[14] => Equal28.IN2
i_wb_adr[14] => Equal29.IN1
i_wb_adr[14] => Equal30.IN2
i_wb_adr[14] => Equal31.IN3
i_wb_adr[14] => Equal32.IN4
i_wb_adr[15] => Equal0.IN16
i_wb_adr[15] => Equal1.IN16
i_wb_adr[15] => Equal2.IN16
i_wb_adr[15] => Equal3.IN16
i_wb_adr[15] => Equal4.IN16
i_wb_adr[15] => Equal5.IN16
i_wb_adr[15] => Equal6.IN16
i_wb_adr[15] => Equal7.IN16
i_wb_adr[15] => Equal8.IN16
i_wb_adr[15] => Equal9.IN16
i_wb_adr[15] => Equal10.IN16
i_wb_adr[15] => Equal11.IN16
i_wb_adr[15] => Equal12.IN16
i_wb_adr[15] => Equal13.IN16
i_wb_adr[15] => Equal14.IN16
i_wb_adr[15] => Equal15.IN16
i_wb_adr[15] => Equal16.IN16
i_wb_adr[15] => Equal17.IN16
i_wb_adr[15] => Equal18.IN16
i_wb_adr[15] => Equal19.IN16
i_wb_adr[15] => Equal20.IN16
i_wb_adr[15] => Equal21.IN16
i_wb_adr[15] => Equal22.IN16
i_wb_adr[15] => Equal23.IN16
i_wb_adr[15] => Equal26.IN1
i_wb_adr[15] => Equal27.IN1
i_wb_adr[15] => Equal28.IN1
i_wb_adr[15] => Equal29.IN0
i_wb_adr[15] => Equal30.IN1
i_wb_adr[15] => Equal31.IN2
i_wb_adr[15] => Equal32.IN3
i_wb_adr[16] => ~NO_FANOUT~
i_wb_adr[17] => ~NO_FANOUT~
i_wb_adr[18] => ~NO_FANOUT~
i_wb_adr[19] => ~NO_FANOUT~
i_wb_adr[20] => ~NO_FANOUT~
i_wb_adr[21] => ~NO_FANOUT~
i_wb_adr[22] => ~NO_FANOUT~
i_wb_adr[23] => ~NO_FANOUT~
i_wb_adr[24] => ~NO_FANOUT~
i_wb_adr[25] => ~NO_FANOUT~
i_wb_adr[26] => ~NO_FANOUT~
i_wb_adr[27] => ~NO_FANOUT~
i_wb_adr[28] => ~NO_FANOUT~
i_wb_adr[29] => ~NO_FANOUT~
i_wb_adr[30] => ~NO_FANOUT~
i_wb_adr[31] => ~NO_FANOUT~
i_wb_sel[0] => ~NO_FANOUT~
i_wb_sel[1] => ~NO_FANOUT~
i_wb_sel[2] => ~NO_FANOUT~
i_wb_sel[3] => ~NO_FANOUT~
i_wb_we => wb_start_write.IN0
i_wb_we => wb_start_read.IN0
o_wb_dat[0] <= wb_rdata32[0].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[1] <= wb_rdata32[1].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[2] <= wb_rdata32[2].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[3] <= wb_rdata32[3].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[4] <= wb_rdata32[4].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[5] <= wb_rdata32[5].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[6] <= wb_rdata32[6].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[7] <= wb_rdata32[7].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[8] <= wb_rdata32[8].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[9] <= wb_rdata32[9].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[10] <= wb_rdata32[10].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[11] <= wb_rdata32[11].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[12] <= wb_rdata32[12].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[13] <= wb_rdata32[13].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[14] <= wb_rdata32[14].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[15] <= wb_rdata32[15].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[16] <= wb_rdata32[16].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[17] <= wb_rdata32[17].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[18] <= wb_rdata32[18].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[19] <= wb_rdata32[19].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[20] <= wb_rdata32[20].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[21] <= wb_rdata32[21].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[22] <= wb_rdata32[22].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[23] <= wb_rdata32[23].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[24] <= wb_rdata32[24].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[25] <= wb_rdata32[25].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[26] <= wb_rdata32[26].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[27] <= wb_rdata32[27].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[28] <= wb_rdata32[28].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[29] <= wb_rdata32[29].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[30] <= wb_rdata32[30].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[31] <= wb_rdata32[31].DB_MAX_OUTPUT_PORT_TYPE
i_wb_dat[0] => firq_timer.DATAB
i_wb_dat[0] => irq_timer.DATAB
i_wb_dat[0] => random_num.DATAB
i_wb_dat[0] => test_status_reg[0].DATAIN
i_wb_dat[0] => phy_rst_reg.DATAIN
i_wb_dat[0] => mem_ctrl_reg.DATAIN
i_wb_dat[0] => led_reg[0].DATAIN
i_wb_dat[1] => firq_timer.DATAB
i_wb_dat[1] => irq_timer.DATAB
i_wb_dat[1] => random_num.DATAB
i_wb_dat[1] => test_status_reg[1].DATAIN
i_wb_dat[1] => led_reg[1].DATAIN
i_wb_dat[2] => firq_timer.DATAB
i_wb_dat[2] => irq_timer.DATAB
i_wb_dat[2] => random_num.DATAB
i_wb_dat[2] => test_status_reg[2].DATAIN
i_wb_dat[2] => led_reg[2].DATAIN
i_wb_dat[3] => firq_timer.DATAB
i_wb_dat[3] => irq_timer.DATAB
i_wb_dat[3] => random_num.DATAB
i_wb_dat[3] => test_status_reg[3].DATAIN
i_wb_dat[3] => led_reg[3].DATAIN
i_wb_dat[4] => firq_timer.DATAB
i_wb_dat[4] => irq_timer.DATAB
i_wb_dat[4] => random_num.DATAB
i_wb_dat[4] => test_status_reg[4].DATAIN
i_wb_dat[5] => firq_timer.DATAB
i_wb_dat[5] => irq_timer.DATAB
i_wb_dat[5] => random_num.DATAB
i_wb_dat[5] => test_status_reg[5].DATAIN
i_wb_dat[6] => firq_timer.DATAB
i_wb_dat[6] => irq_timer.DATAB
i_wb_dat[6] => random_num.DATAB
i_wb_dat[6] => test_status_reg[6].DATAIN
i_wb_dat[7] => firq_timer.DATAB
i_wb_dat[7] => irq_timer.DATAB
i_wb_dat[7] => random_num.DATAB
i_wb_dat[7] => test_status_reg[7].DATAIN
i_wb_dat[8] => test_status_reg[8].DATAIN
i_wb_dat[9] => test_status_reg[9].DATAIN
i_wb_dat[10] => test_status_reg[10].DATAIN
i_wb_dat[11] => test_status_reg[11].DATAIN
i_wb_dat[12] => test_status_reg[12].DATAIN
i_wb_dat[13] => test_status_reg[13].DATAIN
i_wb_dat[14] => test_status_reg[14].DATAIN
i_wb_dat[15] => test_status_reg[15].DATAIN
i_wb_dat[16] => test_status_reg[16].DATAIN
i_wb_dat[17] => test_status_reg[17].DATAIN
i_wb_dat[18] => test_status_reg[18].DATAIN
i_wb_dat[19] => test_status_reg[19].DATAIN
i_wb_dat[20] => test_status_reg[20].DATAIN
i_wb_dat[21] => test_status_reg[21].DATAIN
i_wb_dat[22] => test_status_reg[22].DATAIN
i_wb_dat[23] => test_status_reg[23].DATAIN
i_wb_dat[24] => test_status_reg[24].DATAIN
i_wb_dat[25] => test_status_reg[25].DATAIN
i_wb_dat[26] => test_status_reg[26].DATAIN
i_wb_dat[27] => test_status_reg[27].DATAIN
i_wb_dat[28] => test_status_reg[28].DATAIN
i_wb_dat[29] => test_status_reg[29].DATAIN
i_wb_dat[30] => test_status_reg[30].DATAIN
i_wb_dat[31] => test_status_reg[31].DATAIN
i_wb_cyc => ~NO_FANOUT~
i_wb_stb => wb_start_write.IN1
i_wb_stb => wb_start_read.IN1
i_wb_stb => o_wb_ack.IN1
o_wb_ack <= o_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_wb_err <= <GND>
o_led[0] <= led_reg[0].DB_MAX_OUTPUT_PORT_TYPE
o_led[1] <= led_reg[1].DB_MAX_OUTPUT_PORT_TYPE
o_led[2] <= led_reg[2].DB_MAX_OUTPUT_PORT_TYPE
o_led[3] <= led_reg[3].DB_MAX_OUTPUT_PORT_TYPE
o_phy_rst_n <= phy_rst_reg.DB_MAX_OUTPUT_PORT_TYPE


|arm4usoc|timer_module:u_timer_module
i_clk => wb_rdata32[0].CLK
i_clk => wb_rdata32[1].CLK
i_clk => wb_rdata32[2].CLK
i_clk => wb_rdata32[3].CLK
i_clk => wb_rdata32[4].CLK
i_clk => wb_rdata32[5].CLK
i_clk => wb_rdata32[6].CLK
i_clk => wb_rdata32[7].CLK
i_clk => wb_rdata32[8].CLK
i_clk => wb_rdata32[9].CLK
i_clk => wb_rdata32[10].CLK
i_clk => wb_rdata32[11].CLK
i_clk => wb_rdata32[12].CLK
i_clk => wb_rdata32[13].CLK
i_clk => wb_rdata32[14].CLK
i_clk => wb_rdata32[15].CLK
i_clk => wb_rdata32[16].CLK
i_clk => wb_rdata32[17].CLK
i_clk => wb_rdata32[18].CLK
i_clk => wb_rdata32[19].CLK
i_clk => wb_rdata32[20].CLK
i_clk => wb_rdata32[21].CLK
i_clk => wb_rdata32[22].CLK
i_clk => wb_rdata32[23].CLK
i_clk => wb_rdata32[24].CLK
i_clk => wb_rdata32[25].CLK
i_clk => wb_rdata32[26].CLK
i_clk => wb_rdata32[27].CLK
i_clk => wb_rdata32[28].CLK
i_clk => wb_rdata32[29].CLK
i_clk => wb_rdata32[30].CLK
i_clk => wb_rdata32[31].CLK
i_clk => timer2_int_reg.CLK
i_clk => timer1_int_reg.CLK
i_clk => timer0_int_reg.CLK
i_clk => timer2_load_reg[0].CLK
i_clk => timer2_load_reg[1].CLK
i_clk => timer2_load_reg[2].CLK
i_clk => timer2_load_reg[3].CLK
i_clk => timer2_load_reg[4].CLK
i_clk => timer2_load_reg[5].CLK
i_clk => timer2_load_reg[6].CLK
i_clk => timer2_load_reg[7].CLK
i_clk => timer2_load_reg[8].CLK
i_clk => timer2_load_reg[9].CLK
i_clk => timer2_load_reg[10].CLK
i_clk => timer2_load_reg[11].CLK
i_clk => timer2_load_reg[12].CLK
i_clk => timer2_load_reg[13].CLK
i_clk => timer2_load_reg[14].CLK
i_clk => timer2_load_reg[15].CLK
i_clk => timer2_value_reg[0].CLK
i_clk => timer2_value_reg[1].CLK
i_clk => timer2_value_reg[2].CLK
i_clk => timer2_value_reg[3].CLK
i_clk => timer2_value_reg[4].CLK
i_clk => timer2_value_reg[5].CLK
i_clk => timer2_value_reg[6].CLK
i_clk => timer2_value_reg[7].CLK
i_clk => timer2_value_reg[8].CLK
i_clk => timer2_value_reg[9].CLK
i_clk => timer2_value_reg[10].CLK
i_clk => timer2_value_reg[11].CLK
i_clk => timer2_value_reg[12].CLK
i_clk => timer2_value_reg[13].CLK
i_clk => timer2_value_reg[14].CLK
i_clk => timer2_value_reg[15].CLK
i_clk => timer2_value_reg[16].CLK
i_clk => timer2_value_reg[17].CLK
i_clk => timer2_value_reg[18].CLK
i_clk => timer2_value_reg[19].CLK
i_clk => timer2_value_reg[20].CLK
i_clk => timer2_value_reg[21].CLK
i_clk => timer2_value_reg[22].CLK
i_clk => timer2_value_reg[23].CLK
i_clk => timer1_load_reg[0].CLK
i_clk => timer1_load_reg[1].CLK
i_clk => timer1_load_reg[2].CLK
i_clk => timer1_load_reg[3].CLK
i_clk => timer1_load_reg[4].CLK
i_clk => timer1_load_reg[5].CLK
i_clk => timer1_load_reg[6].CLK
i_clk => timer1_load_reg[7].CLK
i_clk => timer1_load_reg[8].CLK
i_clk => timer1_load_reg[9].CLK
i_clk => timer1_load_reg[10].CLK
i_clk => timer1_load_reg[11].CLK
i_clk => timer1_load_reg[12].CLK
i_clk => timer1_load_reg[13].CLK
i_clk => timer1_load_reg[14].CLK
i_clk => timer1_load_reg[15].CLK
i_clk => timer1_value_reg[0].CLK
i_clk => timer1_value_reg[1].CLK
i_clk => timer1_value_reg[2].CLK
i_clk => timer1_value_reg[3].CLK
i_clk => timer1_value_reg[4].CLK
i_clk => timer1_value_reg[5].CLK
i_clk => timer1_value_reg[6].CLK
i_clk => timer1_value_reg[7].CLK
i_clk => timer1_value_reg[8].CLK
i_clk => timer1_value_reg[9].CLK
i_clk => timer1_value_reg[10].CLK
i_clk => timer1_value_reg[11].CLK
i_clk => timer1_value_reg[12].CLK
i_clk => timer1_value_reg[13].CLK
i_clk => timer1_value_reg[14].CLK
i_clk => timer1_value_reg[15].CLK
i_clk => timer1_value_reg[16].CLK
i_clk => timer1_value_reg[17].CLK
i_clk => timer1_value_reg[18].CLK
i_clk => timer1_value_reg[19].CLK
i_clk => timer1_value_reg[20].CLK
i_clk => timer1_value_reg[21].CLK
i_clk => timer1_value_reg[22].CLK
i_clk => timer1_value_reg[23].CLK
i_clk => timer0_load_reg[0].CLK
i_clk => timer0_load_reg[1].CLK
i_clk => timer0_load_reg[2].CLK
i_clk => timer0_load_reg[3].CLK
i_clk => timer0_load_reg[4].CLK
i_clk => timer0_load_reg[5].CLK
i_clk => timer0_load_reg[6].CLK
i_clk => timer0_load_reg[7].CLK
i_clk => timer0_load_reg[8].CLK
i_clk => timer0_load_reg[9].CLK
i_clk => timer0_load_reg[10].CLK
i_clk => timer0_load_reg[11].CLK
i_clk => timer0_load_reg[12].CLK
i_clk => timer0_load_reg[13].CLK
i_clk => timer0_load_reg[14].CLK
i_clk => timer0_load_reg[15].CLK
i_clk => timer0_value_reg[0].CLK
i_clk => timer0_value_reg[1].CLK
i_clk => timer0_value_reg[2].CLK
i_clk => timer0_value_reg[3].CLK
i_clk => timer0_value_reg[4].CLK
i_clk => timer0_value_reg[5].CLK
i_clk => timer0_value_reg[6].CLK
i_clk => timer0_value_reg[7].CLK
i_clk => timer0_value_reg[8].CLK
i_clk => timer0_value_reg[9].CLK
i_clk => timer0_value_reg[10].CLK
i_clk => timer0_value_reg[11].CLK
i_clk => timer0_value_reg[12].CLK
i_clk => timer0_value_reg[13].CLK
i_clk => timer0_value_reg[14].CLK
i_clk => timer0_value_reg[15].CLK
i_clk => timer0_value_reg[16].CLK
i_clk => timer0_value_reg[17].CLK
i_clk => timer0_value_reg[18].CLK
i_clk => timer0_value_reg[19].CLK
i_clk => timer0_value_reg[20].CLK
i_clk => timer0_value_reg[21].CLK
i_clk => timer0_value_reg[22].CLK
i_clk => timer0_value_reg[23].CLK
i_clk => timer2_ctrl_reg[2].CLK
i_clk => timer2_ctrl_reg[3].CLK
i_clk => timer2_ctrl_reg[6].CLK
i_clk => timer2_ctrl_reg[7].CLK
i_clk => timer1_ctrl_reg[2].CLK
i_clk => timer1_ctrl_reg[3].CLK
i_clk => timer1_ctrl_reg[6].CLK
i_clk => timer1_ctrl_reg[7].CLK
i_clk => timer0_ctrl_reg[2].CLK
i_clk => timer0_ctrl_reg[3].CLK
i_clk => timer0_ctrl_reg[6].CLK
i_clk => timer0_ctrl_reg[7].CLK
i_clk => wb_start_read_d1.CLK
i_wb_adr[0] => Equal9.IN31
i_wb_adr[0] => Equal10.IN31
i_wb_adr[0] => Equal11.IN31
i_wb_adr[0] => Equal12.IN31
i_wb_adr[0] => Equal13.IN31
i_wb_adr[0] => Equal14.IN31
i_wb_adr[0] => Equal15.IN31
i_wb_adr[0] => Equal16.IN31
i_wb_adr[0] => Equal17.IN31
i_wb_adr[0] => Equal0.IN15
i_wb_adr[0] => Equal1.IN15
i_wb_adr[0] => Equal2.IN15
i_wb_adr[0] => Equal3.IN15
i_wb_adr[0] => Equal5.IN15
i_wb_adr[0] => Equal7.IN15
i_wb_adr[1] => Equal9.IN30
i_wb_adr[1] => Equal10.IN30
i_wb_adr[1] => Equal11.IN30
i_wb_adr[1] => Equal12.IN30
i_wb_adr[1] => Equal13.IN30
i_wb_adr[1] => Equal14.IN30
i_wb_adr[1] => Equal15.IN30
i_wb_adr[1] => Equal16.IN30
i_wb_adr[1] => Equal17.IN30
i_wb_adr[1] => Equal0.IN14
i_wb_adr[1] => Equal1.IN14
i_wb_adr[1] => Equal2.IN14
i_wb_adr[1] => Equal3.IN14
i_wb_adr[1] => Equal5.IN14
i_wb_adr[1] => Equal7.IN14
i_wb_adr[2] => Equal9.IN29
i_wb_adr[2] => Equal10.IN29
i_wb_adr[2] => Equal11.IN29
i_wb_adr[2] => Equal12.IN29
i_wb_adr[2] => Equal13.IN29
i_wb_adr[2] => Equal14.IN29
i_wb_adr[2] => Equal15.IN29
i_wb_adr[2] => Equal16.IN29
i_wb_adr[2] => Equal17.IN29
i_wb_adr[2] => Equal0.IN13
i_wb_adr[2] => Equal1.IN13
i_wb_adr[2] => Equal2.IN13
i_wb_adr[2] => Equal3.IN1
i_wb_adr[2] => Equal5.IN2
i_wb_adr[2] => Equal7.IN2
i_wb_adr[3] => Equal9.IN28
i_wb_adr[3] => Equal10.IN28
i_wb_adr[3] => Equal11.IN28
i_wb_adr[3] => Equal12.IN28
i_wb_adr[3] => Equal13.IN28
i_wb_adr[3] => Equal14.IN28
i_wb_adr[3] => Equal15.IN28
i_wb_adr[3] => Equal16.IN28
i_wb_adr[3] => Equal17.IN28
i_wb_adr[3] => Equal0.IN12
i_wb_adr[3] => Equal1.IN12
i_wb_adr[3] => Equal2.IN12
i_wb_adr[3] => Equal3.IN0
i_wb_adr[3] => Equal5.IN1
i_wb_adr[3] => Equal7.IN1
i_wb_adr[4] => Equal9.IN27
i_wb_adr[4] => Equal10.IN27
i_wb_adr[4] => Equal11.IN27
i_wb_adr[4] => Equal12.IN27
i_wb_adr[4] => Equal13.IN27
i_wb_adr[4] => Equal14.IN27
i_wb_adr[4] => Equal15.IN27
i_wb_adr[4] => Equal16.IN27
i_wb_adr[4] => Equal17.IN27
i_wb_adr[4] => Equal0.IN11
i_wb_adr[4] => Equal1.IN11
i_wb_adr[4] => Equal2.IN11
i_wb_adr[4] => Equal3.IN13
i_wb_adr[4] => Equal5.IN13
i_wb_adr[4] => Equal7.IN13
i_wb_adr[5] => Equal9.IN26
i_wb_adr[5] => Equal10.IN26
i_wb_adr[5] => Equal11.IN26
i_wb_adr[5] => Equal12.IN26
i_wb_adr[5] => Equal13.IN26
i_wb_adr[5] => Equal14.IN26
i_wb_adr[5] => Equal15.IN26
i_wb_adr[5] => Equal16.IN26
i_wb_adr[5] => Equal17.IN26
i_wb_adr[5] => Equal0.IN10
i_wb_adr[5] => Equal1.IN10
i_wb_adr[5] => Equal2.IN10
i_wb_adr[5] => Equal3.IN12
i_wb_adr[5] => Equal5.IN12
i_wb_adr[5] => Equal7.IN12
i_wb_adr[6] => Equal9.IN25
i_wb_adr[6] => Equal10.IN25
i_wb_adr[6] => Equal11.IN25
i_wb_adr[6] => Equal12.IN25
i_wb_adr[6] => Equal13.IN25
i_wb_adr[6] => Equal14.IN25
i_wb_adr[6] => Equal15.IN25
i_wb_adr[6] => Equal16.IN25
i_wb_adr[6] => Equal17.IN25
i_wb_adr[6] => Equal0.IN9
i_wb_adr[6] => Equal1.IN9
i_wb_adr[6] => Equal2.IN9
i_wb_adr[6] => Equal3.IN11
i_wb_adr[6] => Equal5.IN11
i_wb_adr[6] => Equal7.IN11
i_wb_adr[7] => Equal9.IN24
i_wb_adr[7] => Equal10.IN24
i_wb_adr[7] => Equal11.IN24
i_wb_adr[7] => Equal12.IN24
i_wb_adr[7] => Equal13.IN24
i_wb_adr[7] => Equal14.IN24
i_wb_adr[7] => Equal15.IN24
i_wb_adr[7] => Equal16.IN24
i_wb_adr[7] => Equal17.IN24
i_wb_adr[7] => Equal0.IN8
i_wb_adr[7] => Equal1.IN8
i_wb_adr[7] => Equal2.IN8
i_wb_adr[7] => Equal3.IN10
i_wb_adr[7] => Equal5.IN10
i_wb_adr[7] => Equal7.IN10
i_wb_adr[8] => Equal9.IN23
i_wb_adr[8] => Equal10.IN23
i_wb_adr[8] => Equal11.IN23
i_wb_adr[8] => Equal12.IN23
i_wb_adr[8] => Equal13.IN23
i_wb_adr[8] => Equal14.IN23
i_wb_adr[8] => Equal15.IN23
i_wb_adr[8] => Equal16.IN23
i_wb_adr[8] => Equal17.IN23
i_wb_adr[8] => Equal0.IN7
i_wb_adr[8] => Equal1.IN0
i_wb_adr[8] => Equal2.IN7
i_wb_adr[8] => Equal3.IN9
i_wb_adr[8] => Equal5.IN0
i_wb_adr[8] => Equal7.IN9
i_wb_adr[9] => Equal9.IN22
i_wb_adr[9] => Equal10.IN22
i_wb_adr[9] => Equal11.IN22
i_wb_adr[9] => Equal12.IN22
i_wb_adr[9] => Equal13.IN22
i_wb_adr[9] => Equal14.IN22
i_wb_adr[9] => Equal15.IN22
i_wb_adr[9] => Equal16.IN22
i_wb_adr[9] => Equal17.IN22
i_wb_adr[9] => Equal0.IN6
i_wb_adr[9] => Equal1.IN7
i_wb_adr[9] => Equal2.IN0
i_wb_adr[9] => Equal3.IN8
i_wb_adr[9] => Equal5.IN9
i_wb_adr[9] => Equal7.IN0
i_wb_adr[10] => Equal9.IN21
i_wb_adr[10] => Equal10.IN21
i_wb_adr[10] => Equal11.IN21
i_wb_adr[10] => Equal12.IN21
i_wb_adr[10] => Equal13.IN21
i_wb_adr[10] => Equal14.IN21
i_wb_adr[10] => Equal15.IN21
i_wb_adr[10] => Equal16.IN21
i_wb_adr[10] => Equal17.IN21
i_wb_adr[10] => Equal0.IN5
i_wb_adr[10] => Equal1.IN6
i_wb_adr[10] => Equal2.IN6
i_wb_adr[10] => Equal3.IN7
i_wb_adr[10] => Equal5.IN8
i_wb_adr[10] => Equal7.IN8
i_wb_adr[11] => Equal9.IN20
i_wb_adr[11] => Equal10.IN20
i_wb_adr[11] => Equal11.IN20
i_wb_adr[11] => Equal12.IN20
i_wb_adr[11] => Equal13.IN20
i_wb_adr[11] => Equal14.IN20
i_wb_adr[11] => Equal15.IN20
i_wb_adr[11] => Equal16.IN20
i_wb_adr[11] => Equal17.IN20
i_wb_adr[11] => Equal0.IN4
i_wb_adr[11] => Equal1.IN5
i_wb_adr[11] => Equal2.IN5
i_wb_adr[11] => Equal3.IN6
i_wb_adr[11] => Equal5.IN7
i_wb_adr[11] => Equal7.IN7
i_wb_adr[12] => Equal9.IN19
i_wb_adr[12] => Equal10.IN19
i_wb_adr[12] => Equal11.IN19
i_wb_adr[12] => Equal12.IN19
i_wb_adr[12] => Equal13.IN19
i_wb_adr[12] => Equal14.IN19
i_wb_adr[12] => Equal15.IN19
i_wb_adr[12] => Equal16.IN19
i_wb_adr[12] => Equal17.IN19
i_wb_adr[12] => Equal0.IN3
i_wb_adr[12] => Equal1.IN4
i_wb_adr[12] => Equal2.IN4
i_wb_adr[12] => Equal3.IN5
i_wb_adr[12] => Equal5.IN6
i_wb_adr[12] => Equal7.IN6
i_wb_adr[13] => Equal9.IN18
i_wb_adr[13] => Equal10.IN18
i_wb_adr[13] => Equal11.IN18
i_wb_adr[13] => Equal12.IN18
i_wb_adr[13] => Equal13.IN18
i_wb_adr[13] => Equal14.IN18
i_wb_adr[13] => Equal15.IN18
i_wb_adr[13] => Equal16.IN18
i_wb_adr[13] => Equal17.IN18
i_wb_adr[13] => Equal0.IN2
i_wb_adr[13] => Equal1.IN3
i_wb_adr[13] => Equal2.IN3
i_wb_adr[13] => Equal3.IN4
i_wb_adr[13] => Equal5.IN5
i_wb_adr[13] => Equal7.IN5
i_wb_adr[14] => Equal9.IN17
i_wb_adr[14] => Equal10.IN17
i_wb_adr[14] => Equal11.IN17
i_wb_adr[14] => Equal12.IN17
i_wb_adr[14] => Equal13.IN17
i_wb_adr[14] => Equal14.IN17
i_wb_adr[14] => Equal15.IN17
i_wb_adr[14] => Equal16.IN17
i_wb_adr[14] => Equal17.IN17
i_wb_adr[14] => Equal0.IN1
i_wb_adr[14] => Equal1.IN2
i_wb_adr[14] => Equal2.IN2
i_wb_adr[14] => Equal3.IN3
i_wb_adr[14] => Equal5.IN4
i_wb_adr[14] => Equal7.IN4
i_wb_adr[15] => Equal9.IN16
i_wb_adr[15] => Equal10.IN16
i_wb_adr[15] => Equal11.IN16
i_wb_adr[15] => Equal12.IN16
i_wb_adr[15] => Equal13.IN16
i_wb_adr[15] => Equal14.IN16
i_wb_adr[15] => Equal15.IN16
i_wb_adr[15] => Equal16.IN16
i_wb_adr[15] => Equal17.IN16
i_wb_adr[15] => Equal0.IN0
i_wb_adr[15] => Equal1.IN1
i_wb_adr[15] => Equal2.IN1
i_wb_adr[15] => Equal3.IN2
i_wb_adr[15] => Equal5.IN3
i_wb_adr[15] => Equal7.IN3
i_wb_adr[16] => ~NO_FANOUT~
i_wb_adr[17] => ~NO_FANOUT~
i_wb_adr[18] => ~NO_FANOUT~
i_wb_adr[19] => ~NO_FANOUT~
i_wb_adr[20] => ~NO_FANOUT~
i_wb_adr[21] => ~NO_FANOUT~
i_wb_adr[22] => ~NO_FANOUT~
i_wb_adr[23] => ~NO_FANOUT~
i_wb_adr[24] => ~NO_FANOUT~
i_wb_adr[25] => ~NO_FANOUT~
i_wb_adr[26] => ~NO_FANOUT~
i_wb_adr[27] => ~NO_FANOUT~
i_wb_adr[28] => ~NO_FANOUT~
i_wb_adr[29] => ~NO_FANOUT~
i_wb_adr[30] => ~NO_FANOUT~
i_wb_adr[31] => ~NO_FANOUT~
i_wb_sel[0] => ~NO_FANOUT~
i_wb_sel[1] => ~NO_FANOUT~
i_wb_sel[2] => ~NO_FANOUT~
i_wb_sel[3] => ~NO_FANOUT~
i_wb_we => wb_start_write.IN0
i_wb_we => wb_start_read.IN0
o_wb_dat[0] <= wb_rdata32[0].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[1] <= wb_rdata32[1].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[2] <= wb_rdata32[2].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[3] <= wb_rdata32[3].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[4] <= wb_rdata32[4].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[5] <= wb_rdata32[5].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[6] <= wb_rdata32[6].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[7] <= wb_rdata32[7].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[8] <= wb_rdata32[8].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[9] <= wb_rdata32[9].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[10] <= wb_rdata32[10].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[11] <= wb_rdata32[11].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[12] <= wb_rdata32[12].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[13] <= wb_rdata32[13].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[14] <= wb_rdata32[14].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[15] <= wb_rdata32[15].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[16] <= wb_rdata32[16].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[17] <= wb_rdata32[17].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[18] <= wb_rdata32[18].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[19] <= wb_rdata32[19].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[20] <= wb_rdata32[20].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[21] <= wb_rdata32[21].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[22] <= wb_rdata32[22].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[23] <= wb_rdata32[23].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[24] <= wb_rdata32[24].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[25] <= wb_rdata32[25].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[26] <= wb_rdata32[26].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[27] <= wb_rdata32[27].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[28] <= wb_rdata32[28].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[29] <= wb_rdata32[29].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[30] <= wb_rdata32[30].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[31] <= wb_rdata32[31].DB_MAX_OUTPUT_PORT_TYPE
i_wb_dat[0] => timer0_value_reg.DATAB
i_wb_dat[0] => timer1_value_reg.DATAB
i_wb_dat[0] => timer2_value_reg.DATAB
i_wb_dat[0] => timer2_load_reg[0].DATAIN
i_wb_dat[0] => timer1_load_reg[0].DATAIN
i_wb_dat[0] => timer0_load_reg[0].DATAIN
i_wb_dat[1] => timer0_value_reg.DATAB
i_wb_dat[1] => timer1_value_reg.DATAB
i_wb_dat[1] => timer2_value_reg.DATAB
i_wb_dat[1] => timer2_load_reg[1].DATAIN
i_wb_dat[1] => timer1_load_reg[1].DATAIN
i_wb_dat[1] => timer0_load_reg[1].DATAIN
i_wb_dat[2] => timer0_ctrl_reg.DATAB
i_wb_dat[2] => timer1_ctrl_reg.DATAB
i_wb_dat[2] => timer2_ctrl_reg.DATAB
i_wb_dat[2] => timer0_value_reg.DATAB
i_wb_dat[2] => timer1_value_reg.DATAB
i_wb_dat[2] => timer2_value_reg.DATAB
i_wb_dat[2] => timer2_load_reg[2].DATAIN
i_wb_dat[2] => timer1_load_reg[2].DATAIN
i_wb_dat[2] => timer0_load_reg[2].DATAIN
i_wb_dat[3] => timer0_ctrl_reg.DATAB
i_wb_dat[3] => timer1_ctrl_reg.DATAB
i_wb_dat[3] => timer2_ctrl_reg.DATAB
i_wb_dat[3] => timer0_value_reg.DATAB
i_wb_dat[3] => timer1_value_reg.DATAB
i_wb_dat[3] => timer2_value_reg.DATAB
i_wb_dat[3] => timer2_load_reg[3].DATAIN
i_wb_dat[3] => timer1_load_reg[3].DATAIN
i_wb_dat[3] => timer0_load_reg[3].DATAIN
i_wb_dat[4] => timer0_value_reg.DATAB
i_wb_dat[4] => timer1_value_reg.DATAB
i_wb_dat[4] => timer2_value_reg.DATAB
i_wb_dat[4] => timer2_load_reg[4].DATAIN
i_wb_dat[4] => timer1_load_reg[4].DATAIN
i_wb_dat[4] => timer0_load_reg[4].DATAIN
i_wb_dat[5] => timer0_value_reg.DATAB
i_wb_dat[5] => timer1_value_reg.DATAB
i_wb_dat[5] => timer2_value_reg.DATAB
i_wb_dat[5] => timer2_load_reg[5].DATAIN
i_wb_dat[5] => timer1_load_reg[5].DATAIN
i_wb_dat[5] => timer0_load_reg[5].DATAIN
i_wb_dat[6] => timer0_ctrl_reg.DATAB
i_wb_dat[6] => timer1_ctrl_reg.DATAB
i_wb_dat[6] => timer2_ctrl_reg.DATAB
i_wb_dat[6] => timer0_value_reg.DATAB
i_wb_dat[6] => timer1_value_reg.DATAB
i_wb_dat[6] => timer2_value_reg.DATAB
i_wb_dat[6] => timer2_load_reg[6].DATAIN
i_wb_dat[6] => timer1_load_reg[6].DATAIN
i_wb_dat[6] => timer0_load_reg[6].DATAIN
i_wb_dat[7] => timer0_ctrl_reg.DATAB
i_wb_dat[7] => timer1_ctrl_reg.DATAB
i_wb_dat[7] => timer2_ctrl_reg.DATAB
i_wb_dat[7] => timer0_value_reg.DATAB
i_wb_dat[7] => timer1_value_reg.DATAB
i_wb_dat[7] => timer2_value_reg.DATAB
i_wb_dat[7] => timer2_load_reg[7].DATAIN
i_wb_dat[7] => timer1_load_reg[7].DATAIN
i_wb_dat[7] => timer0_load_reg[7].DATAIN
i_wb_dat[8] => timer0_value_reg.DATAB
i_wb_dat[8] => timer1_value_reg.DATAB
i_wb_dat[8] => timer2_value_reg.DATAB
i_wb_dat[8] => timer2_load_reg[8].DATAIN
i_wb_dat[8] => timer1_load_reg[8].DATAIN
i_wb_dat[8] => timer0_load_reg[8].DATAIN
i_wb_dat[9] => timer0_value_reg.DATAB
i_wb_dat[9] => timer1_value_reg.DATAB
i_wb_dat[9] => timer2_value_reg.DATAB
i_wb_dat[9] => timer2_load_reg[9].DATAIN
i_wb_dat[9] => timer1_load_reg[9].DATAIN
i_wb_dat[9] => timer0_load_reg[9].DATAIN
i_wb_dat[10] => timer0_value_reg.DATAB
i_wb_dat[10] => timer1_value_reg.DATAB
i_wb_dat[10] => timer2_value_reg.DATAB
i_wb_dat[10] => timer2_load_reg[10].DATAIN
i_wb_dat[10] => timer1_load_reg[10].DATAIN
i_wb_dat[10] => timer0_load_reg[10].DATAIN
i_wb_dat[11] => timer0_value_reg.DATAB
i_wb_dat[11] => timer1_value_reg.DATAB
i_wb_dat[11] => timer2_value_reg.DATAB
i_wb_dat[11] => timer2_load_reg[11].DATAIN
i_wb_dat[11] => timer1_load_reg[11].DATAIN
i_wb_dat[11] => timer0_load_reg[11].DATAIN
i_wb_dat[12] => timer0_value_reg.DATAB
i_wb_dat[12] => timer1_value_reg.DATAB
i_wb_dat[12] => timer2_value_reg.DATAB
i_wb_dat[12] => timer2_load_reg[12].DATAIN
i_wb_dat[12] => timer1_load_reg[12].DATAIN
i_wb_dat[12] => timer0_load_reg[12].DATAIN
i_wb_dat[13] => timer0_value_reg.DATAB
i_wb_dat[13] => timer1_value_reg.DATAB
i_wb_dat[13] => timer2_value_reg.DATAB
i_wb_dat[13] => timer2_load_reg[13].DATAIN
i_wb_dat[13] => timer1_load_reg[13].DATAIN
i_wb_dat[13] => timer0_load_reg[13].DATAIN
i_wb_dat[14] => timer0_value_reg.DATAB
i_wb_dat[14] => timer1_value_reg.DATAB
i_wb_dat[14] => timer2_value_reg.DATAB
i_wb_dat[14] => timer2_load_reg[14].DATAIN
i_wb_dat[14] => timer1_load_reg[14].DATAIN
i_wb_dat[14] => timer0_load_reg[14].DATAIN
i_wb_dat[15] => timer0_value_reg.DATAB
i_wb_dat[15] => timer1_value_reg.DATAB
i_wb_dat[15] => timer2_value_reg.DATAB
i_wb_dat[15] => timer2_load_reg[15].DATAIN
i_wb_dat[15] => timer1_load_reg[15].DATAIN
i_wb_dat[15] => timer0_load_reg[15].DATAIN
i_wb_dat[16] => ~NO_FANOUT~
i_wb_dat[17] => ~NO_FANOUT~
i_wb_dat[18] => ~NO_FANOUT~
i_wb_dat[19] => ~NO_FANOUT~
i_wb_dat[20] => ~NO_FANOUT~
i_wb_dat[21] => ~NO_FANOUT~
i_wb_dat[22] => ~NO_FANOUT~
i_wb_dat[23] => ~NO_FANOUT~
i_wb_dat[24] => ~NO_FANOUT~
i_wb_dat[25] => ~NO_FANOUT~
i_wb_dat[26] => ~NO_FANOUT~
i_wb_dat[27] => ~NO_FANOUT~
i_wb_dat[28] => ~NO_FANOUT~
i_wb_dat[29] => ~NO_FANOUT~
i_wb_dat[30] => ~NO_FANOUT~
i_wb_dat[31] => ~NO_FANOUT~
i_wb_cyc => ~NO_FANOUT~
i_wb_stb => wb_start_write.IN1
i_wb_stb => wb_start_read.IN1
i_wb_stb => o_wb_ack.IN1
o_wb_ack <= o_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_wb_err <= <GND>
o_timer_int[0] <= timer0_int_reg.DB_MAX_OUTPUT_PORT_TYPE
o_timer_int[1] <= timer1_int_reg.DB_MAX_OUTPUT_PORT_TYPE
o_timer_int[2] <= timer2_int_reg.DB_MAX_OUTPUT_PORT_TYPE


|arm4usoc|interrupt_controller:u_interrupt_controller
i_clk => wb_rdata32[0].CLK
i_clk => wb_rdata32[1].CLK
i_clk => wb_rdata32[2].CLK
i_clk => wb_rdata32[3].CLK
i_clk => wb_rdata32[4].CLK
i_clk => wb_rdata32[5].CLK
i_clk => wb_rdata32[6].CLK
i_clk => wb_rdata32[7].CLK
i_clk => wb_rdata32[8].CLK
i_clk => wb_rdata32[9].CLK
i_clk => wb_rdata32[10].CLK
i_clk => wb_rdata32[11].CLK
i_clk => wb_rdata32[12].CLK
i_clk => wb_rdata32[13].CLK
i_clk => wb_rdata32[14].CLK
i_clk => wb_rdata32[15].CLK
i_clk => wb_rdata32[16].CLK
i_clk => wb_rdata32[17].CLK
i_clk => wb_rdata32[18].CLK
i_clk => wb_rdata32[19].CLK
i_clk => wb_rdata32[20].CLK
i_clk => wb_rdata32[21].CLK
i_clk => wb_rdata32[22].CLK
i_clk => wb_rdata32[23].CLK
i_clk => wb_rdata32[24].CLK
i_clk => wb_rdata32[25].CLK
i_clk => wb_rdata32[26].CLK
i_clk => wb_rdata32[27].CLK
i_clk => wb_rdata32[28].CLK
i_clk => wb_rdata32[29].CLK
i_clk => wb_rdata32[30].CLK
i_clk => wb_rdata32[31].CLK
i_clk => softint_1_reg.CLK
i_clk => firq1_enable_reg[0].CLK
i_clk => firq1_enable_reg[1].CLK
i_clk => firq1_enable_reg[2].CLK
i_clk => firq1_enable_reg[3].CLK
i_clk => firq1_enable_reg[4].CLK
i_clk => firq1_enable_reg[5].CLK
i_clk => firq1_enable_reg[6].CLK
i_clk => firq1_enable_reg[7].CLK
i_clk => firq1_enable_reg[8].CLK
i_clk => firq1_enable_reg[9].CLK
i_clk => firq1_enable_reg[10].CLK
i_clk => firq1_enable_reg[11].CLK
i_clk => firq1_enable_reg[12].CLK
i_clk => firq1_enable_reg[13].CLK
i_clk => firq1_enable_reg[14].CLK
i_clk => firq1_enable_reg[15].CLK
i_clk => firq1_enable_reg[16].CLK
i_clk => firq1_enable_reg[17].CLK
i_clk => firq1_enable_reg[18].CLK
i_clk => firq1_enable_reg[19].CLK
i_clk => firq1_enable_reg[20].CLK
i_clk => firq1_enable_reg[21].CLK
i_clk => firq1_enable_reg[22].CLK
i_clk => firq1_enable_reg[23].CLK
i_clk => firq1_enable_reg[24].CLK
i_clk => firq1_enable_reg[25].CLK
i_clk => firq1_enable_reg[26].CLK
i_clk => firq1_enable_reg[27].CLK
i_clk => firq1_enable_reg[28].CLK
i_clk => firq1_enable_reg[29].CLK
i_clk => firq1_enable_reg[30].CLK
i_clk => firq1_enable_reg[31].CLK
i_clk => irq1_enable_reg[0].CLK
i_clk => irq1_enable_reg[1].CLK
i_clk => irq1_enable_reg[2].CLK
i_clk => irq1_enable_reg[3].CLK
i_clk => irq1_enable_reg[4].CLK
i_clk => irq1_enable_reg[5].CLK
i_clk => irq1_enable_reg[6].CLK
i_clk => irq1_enable_reg[7].CLK
i_clk => irq1_enable_reg[8].CLK
i_clk => irq1_enable_reg[9].CLK
i_clk => irq1_enable_reg[10].CLK
i_clk => irq1_enable_reg[11].CLK
i_clk => irq1_enable_reg[12].CLK
i_clk => irq1_enable_reg[13].CLK
i_clk => irq1_enable_reg[14].CLK
i_clk => irq1_enable_reg[15].CLK
i_clk => irq1_enable_reg[16].CLK
i_clk => irq1_enable_reg[17].CLK
i_clk => irq1_enable_reg[18].CLK
i_clk => irq1_enable_reg[19].CLK
i_clk => irq1_enable_reg[20].CLK
i_clk => irq1_enable_reg[21].CLK
i_clk => irq1_enable_reg[22].CLK
i_clk => irq1_enable_reg[23].CLK
i_clk => irq1_enable_reg[24].CLK
i_clk => irq1_enable_reg[25].CLK
i_clk => irq1_enable_reg[26].CLK
i_clk => irq1_enable_reg[27].CLK
i_clk => irq1_enable_reg[28].CLK
i_clk => irq1_enable_reg[29].CLK
i_clk => irq1_enable_reg[30].CLK
i_clk => irq1_enable_reg[31].CLK
i_clk => softint_0_reg.CLK
i_clk => firq0_enable_reg[0].CLK
i_clk => firq0_enable_reg[1].CLK
i_clk => firq0_enable_reg[2].CLK
i_clk => firq0_enable_reg[3].CLK
i_clk => firq0_enable_reg[4].CLK
i_clk => firq0_enable_reg[5].CLK
i_clk => firq0_enable_reg[6].CLK
i_clk => firq0_enable_reg[7].CLK
i_clk => firq0_enable_reg[8].CLK
i_clk => firq0_enable_reg[9].CLK
i_clk => firq0_enable_reg[10].CLK
i_clk => firq0_enable_reg[11].CLK
i_clk => firq0_enable_reg[12].CLK
i_clk => firq0_enable_reg[13].CLK
i_clk => firq0_enable_reg[14].CLK
i_clk => firq0_enable_reg[15].CLK
i_clk => firq0_enable_reg[16].CLK
i_clk => firq0_enable_reg[17].CLK
i_clk => firq0_enable_reg[18].CLK
i_clk => firq0_enable_reg[19].CLK
i_clk => firq0_enable_reg[20].CLK
i_clk => firq0_enable_reg[21].CLK
i_clk => firq0_enable_reg[22].CLK
i_clk => firq0_enable_reg[23].CLK
i_clk => firq0_enable_reg[24].CLK
i_clk => firq0_enable_reg[25].CLK
i_clk => firq0_enable_reg[26].CLK
i_clk => firq0_enable_reg[27].CLK
i_clk => firq0_enable_reg[28].CLK
i_clk => firq0_enable_reg[29].CLK
i_clk => firq0_enable_reg[30].CLK
i_clk => firq0_enable_reg[31].CLK
i_clk => irq0_enable_reg[0].CLK
i_clk => irq0_enable_reg[1].CLK
i_clk => irq0_enable_reg[2].CLK
i_clk => irq0_enable_reg[3].CLK
i_clk => irq0_enable_reg[4].CLK
i_clk => irq0_enable_reg[5].CLK
i_clk => irq0_enable_reg[6].CLK
i_clk => irq0_enable_reg[7].CLK
i_clk => irq0_enable_reg[8].CLK
i_clk => irq0_enable_reg[9].CLK
i_clk => irq0_enable_reg[10].CLK
i_clk => irq0_enable_reg[11].CLK
i_clk => irq0_enable_reg[12].CLK
i_clk => irq0_enable_reg[13].CLK
i_clk => irq0_enable_reg[14].CLK
i_clk => irq0_enable_reg[15].CLK
i_clk => irq0_enable_reg[16].CLK
i_clk => irq0_enable_reg[17].CLK
i_clk => irq0_enable_reg[18].CLK
i_clk => irq0_enable_reg[19].CLK
i_clk => irq0_enable_reg[20].CLK
i_clk => irq0_enable_reg[21].CLK
i_clk => irq0_enable_reg[22].CLK
i_clk => irq0_enable_reg[23].CLK
i_clk => irq0_enable_reg[24].CLK
i_clk => irq0_enable_reg[25].CLK
i_clk => irq0_enable_reg[26].CLK
i_clk => irq0_enable_reg[27].CLK
i_clk => irq0_enable_reg[28].CLK
i_clk => irq0_enable_reg[29].CLK
i_clk => irq0_enable_reg[30].CLK
i_clk => irq0_enable_reg[31].CLK
i_clk => wb_start_read_d1.CLK
i_wb_adr[0] => Equal0.IN31
i_wb_adr[0] => Equal1.IN31
i_wb_adr[0] => Equal2.IN31
i_wb_adr[0] => Equal3.IN31
i_wb_adr[0] => Equal4.IN31
i_wb_adr[0] => Equal5.IN31
i_wb_adr[0] => Equal6.IN31
i_wb_adr[0] => Equal7.IN31
i_wb_adr[0] => Equal8.IN31
i_wb_adr[0] => Equal9.IN31
i_wb_adr[0] => Equal10.IN31
i_wb_adr[0] => Equal11.IN31
i_wb_adr[0] => Equal12.IN31
i_wb_adr[0] => Equal13.IN31
i_wb_adr[0] => Equal14.IN31
i_wb_adr[0] => Equal15.IN31
i_wb_adr[0] => Equal16.IN31
i_wb_adr[0] => Equal17.IN31
i_wb_adr[0] => Equal18.IN31
i_wb_adr[0] => Equal19.IN31
i_wb_adr[1] => Equal0.IN30
i_wb_adr[1] => Equal1.IN30
i_wb_adr[1] => Equal2.IN30
i_wb_adr[1] => Equal3.IN30
i_wb_adr[1] => Equal4.IN30
i_wb_adr[1] => Equal5.IN30
i_wb_adr[1] => Equal6.IN30
i_wb_adr[1] => Equal7.IN30
i_wb_adr[1] => Equal8.IN30
i_wb_adr[1] => Equal9.IN30
i_wb_adr[1] => Equal10.IN30
i_wb_adr[1] => Equal11.IN30
i_wb_adr[1] => Equal12.IN30
i_wb_adr[1] => Equal13.IN30
i_wb_adr[1] => Equal14.IN30
i_wb_adr[1] => Equal15.IN30
i_wb_adr[1] => Equal16.IN30
i_wb_adr[1] => Equal17.IN30
i_wb_adr[1] => Equal18.IN30
i_wb_adr[1] => Equal19.IN30
i_wb_adr[2] => Equal0.IN29
i_wb_adr[2] => Equal1.IN29
i_wb_adr[2] => Equal2.IN29
i_wb_adr[2] => Equal3.IN29
i_wb_adr[2] => Equal4.IN29
i_wb_adr[2] => Equal5.IN29
i_wb_adr[2] => Equal6.IN29
i_wb_adr[2] => Equal7.IN29
i_wb_adr[2] => Equal8.IN29
i_wb_adr[2] => Equal9.IN29
i_wb_adr[2] => Equal10.IN29
i_wb_adr[2] => Equal11.IN29
i_wb_adr[2] => Equal12.IN29
i_wb_adr[2] => Equal13.IN29
i_wb_adr[2] => Equal14.IN29
i_wb_adr[2] => Equal15.IN29
i_wb_adr[2] => Equal16.IN29
i_wb_adr[2] => Equal17.IN29
i_wb_adr[2] => Equal18.IN29
i_wb_adr[2] => Equal19.IN29
i_wb_adr[3] => Equal0.IN28
i_wb_adr[3] => Equal1.IN28
i_wb_adr[3] => Equal2.IN28
i_wb_adr[3] => Equal3.IN28
i_wb_adr[3] => Equal4.IN28
i_wb_adr[3] => Equal5.IN28
i_wb_adr[3] => Equal6.IN28
i_wb_adr[3] => Equal7.IN28
i_wb_adr[3] => Equal8.IN28
i_wb_adr[3] => Equal9.IN28
i_wb_adr[3] => Equal10.IN28
i_wb_adr[3] => Equal11.IN28
i_wb_adr[3] => Equal12.IN28
i_wb_adr[3] => Equal13.IN28
i_wb_adr[3] => Equal14.IN28
i_wb_adr[3] => Equal15.IN28
i_wb_adr[3] => Equal16.IN28
i_wb_adr[3] => Equal17.IN28
i_wb_adr[3] => Equal18.IN28
i_wb_adr[3] => Equal19.IN28
i_wb_adr[4] => Equal0.IN27
i_wb_adr[4] => Equal1.IN27
i_wb_adr[4] => Equal2.IN27
i_wb_adr[4] => Equal3.IN27
i_wb_adr[4] => Equal4.IN27
i_wb_adr[4] => Equal5.IN27
i_wb_adr[4] => Equal6.IN27
i_wb_adr[4] => Equal7.IN27
i_wb_adr[4] => Equal8.IN27
i_wb_adr[4] => Equal9.IN27
i_wb_adr[4] => Equal10.IN27
i_wb_adr[4] => Equal11.IN27
i_wb_adr[4] => Equal12.IN27
i_wb_adr[4] => Equal13.IN27
i_wb_adr[4] => Equal14.IN27
i_wb_adr[4] => Equal15.IN27
i_wb_adr[4] => Equal16.IN27
i_wb_adr[4] => Equal17.IN27
i_wb_adr[4] => Equal18.IN27
i_wb_adr[4] => Equal19.IN27
i_wb_adr[5] => Equal0.IN26
i_wb_adr[5] => Equal1.IN26
i_wb_adr[5] => Equal2.IN26
i_wb_adr[5] => Equal3.IN26
i_wb_adr[5] => Equal4.IN26
i_wb_adr[5] => Equal5.IN26
i_wb_adr[5] => Equal6.IN26
i_wb_adr[5] => Equal7.IN26
i_wb_adr[5] => Equal8.IN26
i_wb_adr[5] => Equal9.IN26
i_wb_adr[5] => Equal10.IN26
i_wb_adr[5] => Equal11.IN26
i_wb_adr[5] => Equal12.IN26
i_wb_adr[5] => Equal13.IN26
i_wb_adr[5] => Equal14.IN26
i_wb_adr[5] => Equal15.IN26
i_wb_adr[5] => Equal16.IN26
i_wb_adr[5] => Equal17.IN26
i_wb_adr[5] => Equal18.IN26
i_wb_adr[5] => Equal19.IN26
i_wb_adr[6] => Equal0.IN25
i_wb_adr[6] => Equal1.IN25
i_wb_adr[6] => Equal2.IN25
i_wb_adr[6] => Equal3.IN25
i_wb_adr[6] => Equal4.IN25
i_wb_adr[6] => Equal5.IN25
i_wb_adr[6] => Equal6.IN25
i_wb_adr[6] => Equal7.IN25
i_wb_adr[6] => Equal8.IN25
i_wb_adr[6] => Equal9.IN25
i_wb_adr[6] => Equal10.IN25
i_wb_adr[6] => Equal11.IN25
i_wb_adr[6] => Equal12.IN25
i_wb_adr[6] => Equal13.IN25
i_wb_adr[6] => Equal14.IN25
i_wb_adr[6] => Equal15.IN25
i_wb_adr[6] => Equal16.IN25
i_wb_adr[6] => Equal17.IN25
i_wb_adr[6] => Equal18.IN25
i_wb_adr[6] => Equal19.IN25
i_wb_adr[7] => Equal0.IN24
i_wb_adr[7] => Equal1.IN24
i_wb_adr[7] => Equal2.IN24
i_wb_adr[7] => Equal3.IN24
i_wb_adr[7] => Equal4.IN24
i_wb_adr[7] => Equal5.IN24
i_wb_adr[7] => Equal6.IN24
i_wb_adr[7] => Equal7.IN24
i_wb_adr[7] => Equal8.IN24
i_wb_adr[7] => Equal9.IN24
i_wb_adr[7] => Equal10.IN24
i_wb_adr[7] => Equal11.IN24
i_wb_adr[7] => Equal12.IN24
i_wb_adr[7] => Equal13.IN24
i_wb_adr[7] => Equal14.IN24
i_wb_adr[7] => Equal15.IN24
i_wb_adr[7] => Equal16.IN24
i_wb_adr[7] => Equal17.IN24
i_wb_adr[7] => Equal18.IN24
i_wb_adr[7] => Equal19.IN24
i_wb_adr[8] => Equal0.IN23
i_wb_adr[8] => Equal1.IN23
i_wb_adr[8] => Equal2.IN23
i_wb_adr[8] => Equal3.IN23
i_wb_adr[8] => Equal4.IN23
i_wb_adr[8] => Equal5.IN23
i_wb_adr[8] => Equal6.IN23
i_wb_adr[8] => Equal7.IN23
i_wb_adr[8] => Equal8.IN23
i_wb_adr[8] => Equal9.IN23
i_wb_adr[8] => Equal10.IN23
i_wb_adr[8] => Equal11.IN23
i_wb_adr[8] => Equal12.IN23
i_wb_adr[8] => Equal13.IN23
i_wb_adr[8] => Equal14.IN23
i_wb_adr[8] => Equal15.IN23
i_wb_adr[8] => Equal16.IN23
i_wb_adr[8] => Equal17.IN23
i_wb_adr[8] => Equal18.IN23
i_wb_adr[8] => Equal19.IN23
i_wb_adr[9] => Equal0.IN22
i_wb_adr[9] => Equal1.IN22
i_wb_adr[9] => Equal2.IN22
i_wb_adr[9] => Equal3.IN22
i_wb_adr[9] => Equal4.IN22
i_wb_adr[9] => Equal5.IN22
i_wb_adr[9] => Equal6.IN22
i_wb_adr[9] => Equal7.IN22
i_wb_adr[9] => Equal8.IN22
i_wb_adr[9] => Equal9.IN22
i_wb_adr[9] => Equal10.IN22
i_wb_adr[9] => Equal11.IN22
i_wb_adr[9] => Equal12.IN22
i_wb_adr[9] => Equal13.IN22
i_wb_adr[9] => Equal14.IN22
i_wb_adr[9] => Equal15.IN22
i_wb_adr[9] => Equal16.IN22
i_wb_adr[9] => Equal17.IN22
i_wb_adr[9] => Equal18.IN22
i_wb_adr[9] => Equal19.IN22
i_wb_adr[10] => Equal0.IN21
i_wb_adr[10] => Equal1.IN21
i_wb_adr[10] => Equal2.IN21
i_wb_adr[10] => Equal3.IN21
i_wb_adr[10] => Equal4.IN21
i_wb_adr[10] => Equal5.IN21
i_wb_adr[10] => Equal6.IN21
i_wb_adr[10] => Equal7.IN21
i_wb_adr[10] => Equal8.IN21
i_wb_adr[10] => Equal9.IN21
i_wb_adr[10] => Equal10.IN21
i_wb_adr[10] => Equal11.IN21
i_wb_adr[10] => Equal12.IN21
i_wb_adr[10] => Equal13.IN21
i_wb_adr[10] => Equal14.IN21
i_wb_adr[10] => Equal15.IN21
i_wb_adr[10] => Equal16.IN21
i_wb_adr[10] => Equal17.IN21
i_wb_adr[10] => Equal18.IN21
i_wb_adr[10] => Equal19.IN21
i_wb_adr[11] => Equal0.IN20
i_wb_adr[11] => Equal1.IN20
i_wb_adr[11] => Equal2.IN20
i_wb_adr[11] => Equal3.IN20
i_wb_adr[11] => Equal4.IN20
i_wb_adr[11] => Equal5.IN20
i_wb_adr[11] => Equal6.IN20
i_wb_adr[11] => Equal7.IN20
i_wb_adr[11] => Equal8.IN20
i_wb_adr[11] => Equal9.IN20
i_wb_adr[11] => Equal10.IN20
i_wb_adr[11] => Equal11.IN20
i_wb_adr[11] => Equal12.IN20
i_wb_adr[11] => Equal13.IN20
i_wb_adr[11] => Equal14.IN20
i_wb_adr[11] => Equal15.IN20
i_wb_adr[11] => Equal16.IN20
i_wb_adr[11] => Equal17.IN20
i_wb_adr[11] => Equal18.IN20
i_wb_adr[11] => Equal19.IN20
i_wb_adr[12] => Equal0.IN19
i_wb_adr[12] => Equal1.IN19
i_wb_adr[12] => Equal2.IN19
i_wb_adr[12] => Equal3.IN19
i_wb_adr[12] => Equal4.IN19
i_wb_adr[12] => Equal5.IN19
i_wb_adr[12] => Equal6.IN19
i_wb_adr[12] => Equal7.IN19
i_wb_adr[12] => Equal8.IN19
i_wb_adr[12] => Equal9.IN19
i_wb_adr[12] => Equal10.IN19
i_wb_adr[12] => Equal11.IN19
i_wb_adr[12] => Equal12.IN19
i_wb_adr[12] => Equal13.IN19
i_wb_adr[12] => Equal14.IN19
i_wb_adr[12] => Equal15.IN19
i_wb_adr[12] => Equal16.IN19
i_wb_adr[12] => Equal17.IN19
i_wb_adr[12] => Equal18.IN19
i_wb_adr[12] => Equal19.IN19
i_wb_adr[13] => Equal0.IN18
i_wb_adr[13] => Equal1.IN18
i_wb_adr[13] => Equal2.IN18
i_wb_adr[13] => Equal3.IN18
i_wb_adr[13] => Equal4.IN18
i_wb_adr[13] => Equal5.IN18
i_wb_adr[13] => Equal6.IN18
i_wb_adr[13] => Equal7.IN18
i_wb_adr[13] => Equal8.IN18
i_wb_adr[13] => Equal9.IN18
i_wb_adr[13] => Equal10.IN18
i_wb_adr[13] => Equal11.IN18
i_wb_adr[13] => Equal12.IN18
i_wb_adr[13] => Equal13.IN18
i_wb_adr[13] => Equal14.IN18
i_wb_adr[13] => Equal15.IN18
i_wb_adr[13] => Equal16.IN18
i_wb_adr[13] => Equal17.IN18
i_wb_adr[13] => Equal18.IN18
i_wb_adr[13] => Equal19.IN18
i_wb_adr[14] => Equal0.IN17
i_wb_adr[14] => Equal1.IN17
i_wb_adr[14] => Equal2.IN17
i_wb_adr[14] => Equal3.IN17
i_wb_adr[14] => Equal4.IN17
i_wb_adr[14] => Equal5.IN17
i_wb_adr[14] => Equal6.IN17
i_wb_adr[14] => Equal7.IN17
i_wb_adr[14] => Equal8.IN17
i_wb_adr[14] => Equal9.IN17
i_wb_adr[14] => Equal10.IN17
i_wb_adr[14] => Equal11.IN17
i_wb_adr[14] => Equal12.IN17
i_wb_adr[14] => Equal13.IN17
i_wb_adr[14] => Equal14.IN17
i_wb_adr[14] => Equal15.IN17
i_wb_adr[14] => Equal16.IN17
i_wb_adr[14] => Equal17.IN17
i_wb_adr[14] => Equal18.IN17
i_wb_adr[14] => Equal19.IN17
i_wb_adr[15] => Equal0.IN16
i_wb_adr[15] => Equal1.IN16
i_wb_adr[15] => Equal2.IN16
i_wb_adr[15] => Equal3.IN16
i_wb_adr[15] => Equal4.IN16
i_wb_adr[15] => Equal5.IN16
i_wb_adr[15] => Equal6.IN16
i_wb_adr[15] => Equal7.IN16
i_wb_adr[15] => Equal8.IN16
i_wb_adr[15] => Equal9.IN16
i_wb_adr[15] => Equal10.IN16
i_wb_adr[15] => Equal11.IN16
i_wb_adr[15] => Equal12.IN16
i_wb_adr[15] => Equal13.IN16
i_wb_adr[15] => Equal14.IN16
i_wb_adr[15] => Equal15.IN16
i_wb_adr[15] => Equal16.IN16
i_wb_adr[15] => Equal17.IN16
i_wb_adr[15] => Equal18.IN16
i_wb_adr[15] => Equal19.IN16
i_wb_adr[16] => ~NO_FANOUT~
i_wb_adr[17] => ~NO_FANOUT~
i_wb_adr[18] => ~NO_FANOUT~
i_wb_adr[19] => ~NO_FANOUT~
i_wb_adr[20] => ~NO_FANOUT~
i_wb_adr[21] => ~NO_FANOUT~
i_wb_adr[22] => ~NO_FANOUT~
i_wb_adr[23] => ~NO_FANOUT~
i_wb_adr[24] => ~NO_FANOUT~
i_wb_adr[25] => ~NO_FANOUT~
i_wb_adr[26] => ~NO_FANOUT~
i_wb_adr[27] => ~NO_FANOUT~
i_wb_adr[28] => ~NO_FANOUT~
i_wb_adr[29] => ~NO_FANOUT~
i_wb_adr[30] => ~NO_FANOUT~
i_wb_adr[31] => ~NO_FANOUT~
i_wb_sel[0] => ~NO_FANOUT~
i_wb_sel[1] => ~NO_FANOUT~
i_wb_sel[2] => ~NO_FANOUT~
i_wb_sel[3] => ~NO_FANOUT~
i_wb_we => wb_start_write.IN0
i_wb_we => wb_start_read.IN0
o_wb_dat[0] <= wb_rdata32[0].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[1] <= wb_rdata32[1].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[2] <= wb_rdata32[2].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[3] <= wb_rdata32[3].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[4] <= wb_rdata32[4].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[5] <= wb_rdata32[5].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[6] <= wb_rdata32[6].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[7] <= wb_rdata32[7].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[8] <= wb_rdata32[8].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[9] <= wb_rdata32[9].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[10] <= wb_rdata32[10].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[11] <= wb_rdata32[11].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[12] <= wb_rdata32[12].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[13] <= wb_rdata32[13].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[14] <= wb_rdata32[14].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[15] <= wb_rdata32[15].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[16] <= wb_rdata32[16].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[17] <= wb_rdata32[17].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[18] <= wb_rdata32[18].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[19] <= wb_rdata32[19].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[20] <= wb_rdata32[20].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[21] <= wb_rdata32[21].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[22] <= wb_rdata32[22].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[23] <= wb_rdata32[23].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[24] <= wb_rdata32[24].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[25] <= wb_rdata32[25].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[26] <= wb_rdata32[26].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[27] <= wb_rdata32[27].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[28] <= wb_rdata32[28].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[29] <= wb_rdata32[29].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[30] <= wb_rdata32[30].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[31] <= wb_rdata32[31].DB_MAX_OUTPUT_PORT_TYPE
i_wb_dat[0] => irq0_enable_reg.IN1
i_wb_dat[0] => firq0_enable_reg.IN1
i_wb_dat[0] => softint_0_reg.IN1
i_wb_dat[0] => irq1_enable_reg.IN1
i_wb_dat[0] => firq1_enable_reg.IN1
i_wb_dat[0] => softint_1_reg.IN1
i_wb_dat[0] => softint_1_reg.IN1
i_wb_dat[0] => firq1_enable_reg.IN1
i_wb_dat[0] => irq1_enable_reg.IN1
i_wb_dat[0] => softint_0_reg.IN1
i_wb_dat[0] => firq0_enable_reg.IN1
i_wb_dat[0] => irq0_enable_reg.IN1
i_wb_dat[1] => irq0_enable_reg.IN1
i_wb_dat[1] => firq0_enable_reg.IN1
i_wb_dat[1] => irq1_enable_reg.IN1
i_wb_dat[1] => firq1_enable_reg.IN1
i_wb_dat[1] => firq1_enable_reg.IN1
i_wb_dat[1] => irq1_enable_reg.IN1
i_wb_dat[1] => firq0_enable_reg.IN1
i_wb_dat[1] => irq0_enable_reg.IN1
i_wb_dat[2] => irq0_enable_reg.IN1
i_wb_dat[2] => firq0_enable_reg.IN1
i_wb_dat[2] => irq1_enable_reg.IN1
i_wb_dat[2] => firq1_enable_reg.IN1
i_wb_dat[2] => firq1_enable_reg.IN1
i_wb_dat[2] => irq1_enable_reg.IN1
i_wb_dat[2] => firq0_enable_reg.IN1
i_wb_dat[2] => irq0_enable_reg.IN1
i_wb_dat[3] => irq0_enable_reg.IN1
i_wb_dat[3] => firq0_enable_reg.IN1
i_wb_dat[3] => irq1_enable_reg.IN1
i_wb_dat[3] => firq1_enable_reg.IN1
i_wb_dat[3] => firq1_enable_reg.IN1
i_wb_dat[3] => irq1_enable_reg.IN1
i_wb_dat[3] => firq0_enable_reg.IN1
i_wb_dat[3] => irq0_enable_reg.IN1
i_wb_dat[4] => irq0_enable_reg.IN1
i_wb_dat[4] => firq0_enable_reg.IN1
i_wb_dat[4] => irq1_enable_reg.IN1
i_wb_dat[4] => firq1_enable_reg.IN1
i_wb_dat[4] => firq1_enable_reg.IN1
i_wb_dat[4] => irq1_enable_reg.IN1
i_wb_dat[4] => firq0_enable_reg.IN1
i_wb_dat[4] => irq0_enable_reg.IN1
i_wb_dat[5] => irq0_enable_reg.IN1
i_wb_dat[5] => firq0_enable_reg.IN1
i_wb_dat[5] => irq1_enable_reg.IN1
i_wb_dat[5] => firq1_enable_reg.IN1
i_wb_dat[5] => firq1_enable_reg.IN1
i_wb_dat[5] => irq1_enable_reg.IN1
i_wb_dat[5] => firq0_enable_reg.IN1
i_wb_dat[5] => irq0_enable_reg.IN1
i_wb_dat[6] => irq0_enable_reg.IN1
i_wb_dat[6] => firq0_enable_reg.IN1
i_wb_dat[6] => irq1_enable_reg.IN1
i_wb_dat[6] => firq1_enable_reg.IN1
i_wb_dat[6] => firq1_enable_reg.IN1
i_wb_dat[6] => irq1_enable_reg.IN1
i_wb_dat[6] => firq0_enable_reg.IN1
i_wb_dat[6] => irq0_enable_reg.IN1
i_wb_dat[7] => irq0_enable_reg.IN1
i_wb_dat[7] => firq0_enable_reg.IN1
i_wb_dat[7] => irq1_enable_reg.IN1
i_wb_dat[7] => firq1_enable_reg.IN1
i_wb_dat[7] => firq1_enable_reg.IN1
i_wb_dat[7] => irq1_enable_reg.IN1
i_wb_dat[7] => firq0_enable_reg.IN1
i_wb_dat[7] => irq0_enable_reg.IN1
i_wb_dat[8] => irq0_enable_reg.IN1
i_wb_dat[8] => firq0_enable_reg.IN1
i_wb_dat[8] => irq1_enable_reg.IN1
i_wb_dat[8] => firq1_enable_reg.IN1
i_wb_dat[8] => firq1_enable_reg.IN1
i_wb_dat[8] => irq1_enable_reg.IN1
i_wb_dat[8] => firq0_enable_reg.IN1
i_wb_dat[8] => irq0_enable_reg.IN1
i_wb_dat[9] => irq0_enable_reg.IN1
i_wb_dat[9] => firq0_enable_reg.IN1
i_wb_dat[9] => irq1_enable_reg.IN1
i_wb_dat[9] => firq1_enable_reg.IN1
i_wb_dat[9] => firq1_enable_reg.IN1
i_wb_dat[9] => irq1_enable_reg.IN1
i_wb_dat[9] => firq0_enable_reg.IN1
i_wb_dat[9] => irq0_enable_reg.IN1
i_wb_dat[10] => irq0_enable_reg.IN1
i_wb_dat[10] => firq0_enable_reg.IN1
i_wb_dat[10] => irq1_enable_reg.IN1
i_wb_dat[10] => firq1_enable_reg.IN1
i_wb_dat[10] => firq1_enable_reg.IN1
i_wb_dat[10] => irq1_enable_reg.IN1
i_wb_dat[10] => firq0_enable_reg.IN1
i_wb_dat[10] => irq0_enable_reg.IN1
i_wb_dat[11] => irq0_enable_reg.IN1
i_wb_dat[11] => firq0_enable_reg.IN1
i_wb_dat[11] => irq1_enable_reg.IN1
i_wb_dat[11] => firq1_enable_reg.IN1
i_wb_dat[11] => firq1_enable_reg.IN1
i_wb_dat[11] => irq1_enable_reg.IN1
i_wb_dat[11] => firq0_enable_reg.IN1
i_wb_dat[11] => irq0_enable_reg.IN1
i_wb_dat[12] => irq0_enable_reg.IN1
i_wb_dat[12] => firq0_enable_reg.IN1
i_wb_dat[12] => irq1_enable_reg.IN1
i_wb_dat[12] => firq1_enable_reg.IN1
i_wb_dat[12] => firq1_enable_reg.IN1
i_wb_dat[12] => irq1_enable_reg.IN1
i_wb_dat[12] => firq0_enable_reg.IN1
i_wb_dat[12] => irq0_enable_reg.IN1
i_wb_dat[13] => irq0_enable_reg.IN1
i_wb_dat[13] => firq0_enable_reg.IN1
i_wb_dat[13] => irq1_enable_reg.IN1
i_wb_dat[13] => firq1_enable_reg.IN1
i_wb_dat[13] => firq1_enable_reg.IN1
i_wb_dat[13] => irq1_enable_reg.IN1
i_wb_dat[13] => firq0_enable_reg.IN1
i_wb_dat[13] => irq0_enable_reg.IN1
i_wb_dat[14] => irq0_enable_reg.IN1
i_wb_dat[14] => firq0_enable_reg.IN1
i_wb_dat[14] => irq1_enable_reg.IN1
i_wb_dat[14] => firq1_enable_reg.IN1
i_wb_dat[14] => firq1_enable_reg.IN1
i_wb_dat[14] => irq1_enable_reg.IN1
i_wb_dat[14] => firq0_enable_reg.IN1
i_wb_dat[14] => irq0_enable_reg.IN1
i_wb_dat[15] => irq0_enable_reg.IN1
i_wb_dat[15] => firq0_enable_reg.IN1
i_wb_dat[15] => irq1_enable_reg.IN1
i_wb_dat[15] => firq1_enable_reg.IN1
i_wb_dat[15] => firq1_enable_reg.IN1
i_wb_dat[15] => irq1_enable_reg.IN1
i_wb_dat[15] => firq0_enable_reg.IN1
i_wb_dat[15] => irq0_enable_reg.IN1
i_wb_dat[16] => irq0_enable_reg.IN1
i_wb_dat[16] => firq0_enable_reg.IN1
i_wb_dat[16] => irq1_enable_reg.IN1
i_wb_dat[16] => firq1_enable_reg.IN1
i_wb_dat[16] => firq1_enable_reg.IN1
i_wb_dat[16] => irq1_enable_reg.IN1
i_wb_dat[16] => firq0_enable_reg.IN1
i_wb_dat[16] => irq0_enable_reg.IN1
i_wb_dat[17] => irq0_enable_reg.IN1
i_wb_dat[17] => firq0_enable_reg.IN1
i_wb_dat[17] => irq1_enable_reg.IN1
i_wb_dat[17] => firq1_enable_reg.IN1
i_wb_dat[17] => firq1_enable_reg.IN1
i_wb_dat[17] => irq1_enable_reg.IN1
i_wb_dat[17] => firq0_enable_reg.IN1
i_wb_dat[17] => irq0_enable_reg.IN1
i_wb_dat[18] => irq0_enable_reg.IN1
i_wb_dat[18] => firq0_enable_reg.IN1
i_wb_dat[18] => irq1_enable_reg.IN1
i_wb_dat[18] => firq1_enable_reg.IN1
i_wb_dat[18] => firq1_enable_reg.IN1
i_wb_dat[18] => irq1_enable_reg.IN1
i_wb_dat[18] => firq0_enable_reg.IN1
i_wb_dat[18] => irq0_enable_reg.IN1
i_wb_dat[19] => irq0_enable_reg.IN1
i_wb_dat[19] => firq0_enable_reg.IN1
i_wb_dat[19] => irq1_enable_reg.IN1
i_wb_dat[19] => firq1_enable_reg.IN1
i_wb_dat[19] => firq1_enable_reg.IN1
i_wb_dat[19] => irq1_enable_reg.IN1
i_wb_dat[19] => firq0_enable_reg.IN1
i_wb_dat[19] => irq0_enable_reg.IN1
i_wb_dat[20] => irq0_enable_reg.IN1
i_wb_dat[20] => firq0_enable_reg.IN1
i_wb_dat[20] => irq1_enable_reg.IN1
i_wb_dat[20] => firq1_enable_reg.IN1
i_wb_dat[20] => firq1_enable_reg.IN1
i_wb_dat[20] => irq1_enable_reg.IN1
i_wb_dat[20] => firq0_enable_reg.IN1
i_wb_dat[20] => irq0_enable_reg.IN1
i_wb_dat[21] => irq0_enable_reg.IN1
i_wb_dat[21] => firq0_enable_reg.IN1
i_wb_dat[21] => irq1_enable_reg.IN1
i_wb_dat[21] => firq1_enable_reg.IN1
i_wb_dat[21] => firq1_enable_reg.IN1
i_wb_dat[21] => irq1_enable_reg.IN1
i_wb_dat[21] => firq0_enable_reg.IN1
i_wb_dat[21] => irq0_enable_reg.IN1
i_wb_dat[22] => irq0_enable_reg.IN1
i_wb_dat[22] => firq0_enable_reg.IN1
i_wb_dat[22] => irq1_enable_reg.IN1
i_wb_dat[22] => firq1_enable_reg.IN1
i_wb_dat[22] => firq1_enable_reg.IN1
i_wb_dat[22] => irq1_enable_reg.IN1
i_wb_dat[22] => firq0_enable_reg.IN1
i_wb_dat[22] => irq0_enable_reg.IN1
i_wb_dat[23] => irq0_enable_reg.IN1
i_wb_dat[23] => firq0_enable_reg.IN1
i_wb_dat[23] => irq1_enable_reg.IN1
i_wb_dat[23] => firq1_enable_reg.IN1
i_wb_dat[23] => firq1_enable_reg.IN1
i_wb_dat[23] => irq1_enable_reg.IN1
i_wb_dat[23] => firq0_enable_reg.IN1
i_wb_dat[23] => irq0_enable_reg.IN1
i_wb_dat[24] => irq0_enable_reg.IN1
i_wb_dat[24] => firq0_enable_reg.IN1
i_wb_dat[24] => irq1_enable_reg.IN1
i_wb_dat[24] => firq1_enable_reg.IN1
i_wb_dat[24] => firq1_enable_reg.IN1
i_wb_dat[24] => irq1_enable_reg.IN1
i_wb_dat[24] => firq0_enable_reg.IN1
i_wb_dat[24] => irq0_enable_reg.IN1
i_wb_dat[25] => irq0_enable_reg.IN1
i_wb_dat[25] => firq0_enable_reg.IN1
i_wb_dat[25] => irq1_enable_reg.IN1
i_wb_dat[25] => firq1_enable_reg.IN1
i_wb_dat[25] => firq1_enable_reg.IN1
i_wb_dat[25] => irq1_enable_reg.IN1
i_wb_dat[25] => firq0_enable_reg.IN1
i_wb_dat[25] => irq0_enable_reg.IN1
i_wb_dat[26] => irq0_enable_reg.IN1
i_wb_dat[26] => firq0_enable_reg.IN1
i_wb_dat[26] => irq1_enable_reg.IN1
i_wb_dat[26] => firq1_enable_reg.IN1
i_wb_dat[26] => firq1_enable_reg.IN1
i_wb_dat[26] => irq1_enable_reg.IN1
i_wb_dat[26] => firq0_enable_reg.IN1
i_wb_dat[26] => irq0_enable_reg.IN1
i_wb_dat[27] => irq0_enable_reg.IN1
i_wb_dat[27] => firq0_enable_reg.IN1
i_wb_dat[27] => irq1_enable_reg.IN1
i_wb_dat[27] => firq1_enable_reg.IN1
i_wb_dat[27] => firq1_enable_reg.IN1
i_wb_dat[27] => irq1_enable_reg.IN1
i_wb_dat[27] => firq0_enable_reg.IN1
i_wb_dat[27] => irq0_enable_reg.IN1
i_wb_dat[28] => irq0_enable_reg.IN1
i_wb_dat[28] => firq0_enable_reg.IN1
i_wb_dat[28] => irq1_enable_reg.IN1
i_wb_dat[28] => firq1_enable_reg.IN1
i_wb_dat[28] => firq1_enable_reg.IN1
i_wb_dat[28] => irq1_enable_reg.IN1
i_wb_dat[28] => firq0_enable_reg.IN1
i_wb_dat[28] => irq0_enable_reg.IN1
i_wb_dat[29] => irq0_enable_reg.IN1
i_wb_dat[29] => firq0_enable_reg.IN1
i_wb_dat[29] => irq1_enable_reg.IN1
i_wb_dat[29] => firq1_enable_reg.IN1
i_wb_dat[29] => firq1_enable_reg.IN1
i_wb_dat[29] => irq1_enable_reg.IN1
i_wb_dat[29] => firq0_enable_reg.IN1
i_wb_dat[29] => irq0_enable_reg.IN1
i_wb_dat[30] => irq0_enable_reg.IN1
i_wb_dat[30] => firq0_enable_reg.IN1
i_wb_dat[30] => irq1_enable_reg.IN1
i_wb_dat[30] => firq1_enable_reg.IN1
i_wb_dat[30] => firq1_enable_reg.IN1
i_wb_dat[30] => irq1_enable_reg.IN1
i_wb_dat[30] => firq0_enable_reg.IN1
i_wb_dat[30] => irq0_enable_reg.IN1
i_wb_dat[31] => irq0_enable_reg.IN1
i_wb_dat[31] => firq0_enable_reg.IN1
i_wb_dat[31] => irq1_enable_reg.IN1
i_wb_dat[31] => firq1_enable_reg.IN1
i_wb_dat[31] => firq1_enable_reg.IN1
i_wb_dat[31] => irq1_enable_reg.IN1
i_wb_dat[31] => firq0_enable_reg.IN1
i_wb_dat[31] => irq0_enable_reg.IN1
i_wb_cyc => ~NO_FANOUT~
i_wb_stb => wb_start_write.IN1
i_wb_stb => wb_start_read.IN1
i_wb_stb => o_wb_ack.IN1
o_wb_ack <= o_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_wb_err <= <GND>
o_irq <= o_irq.DB_MAX_OUTPUT_PORT_TYPE
o_firq <= o_firq.DB_MAX_OUTPUT_PORT_TYPE
i_uart0_int => irq0_interrupts[1].IN1
i_uart0_int => firq0_interrupts[1].IN1
i_uart0_int => irq1_interrupts[1].IN1
i_uart0_int => firq1_interrupts[1].IN1
i_uart0_int => Selector160.IN15
i_uart1_int => irq0_interrupts[2].IN1
i_uart1_int => firq0_interrupts[2].IN1
i_uart1_int => irq1_interrupts[2].IN1
i_uart1_int => firq1_interrupts[2].IN1
i_uart1_int => Selector159.IN17
i_ethmac_int => irq0_interrupts[8].IN1
i_ethmac_int => firq0_interrupts[8].IN1
i_ethmac_int => irq1_interrupts[8].IN1
i_ethmac_int => firq1_interrupts[8].IN1
i_ethmac_int => Selector153.IN15
i_test_reg_irq => WideOr0.IN7
i_test_reg_firq => WideOr1.IN6
i_tm_timer_int[0] => irq0_interrupts[5].IN1
i_tm_timer_int[0] => firq0_interrupts[5].IN1
i_tm_timer_int[0] => irq1_interrupts[5].IN1
i_tm_timer_int[0] => firq1_interrupts[5].IN1
i_tm_timer_int[0] => Selector156.IN15
i_tm_timer_int[1] => irq0_interrupts[6].IN1
i_tm_timer_int[1] => firq0_interrupts[6].IN1
i_tm_timer_int[1] => irq1_interrupts[6].IN1
i_tm_timer_int[1] => firq1_interrupts[6].IN1
i_tm_timer_int[1] => Selector155.IN17
i_tm_timer_int[2] => irq0_interrupts[7].IN1
i_tm_timer_int[2] => firq0_interrupts[7].IN1
i_tm_timer_int[2] => irq1_interrupts[7].IN1
i_tm_timer_int[2] => firq1_interrupts[7].IN1
i_tm_timer_int[2] => Selector154.IN15


|arm4usoc|wb_sdram_ctrl:u_sdram
sdram_rst => sdram_rst.IN2
sdram_clk => sdram_clk.IN2
ba_pad_o[0] <= sdram_ctrl:sdram_ctrl.ba_o
ba_pad_o[1] <= sdram_ctrl:sdram_ctrl.ba_o
a_pad_o[0] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[1] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[2] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[3] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[4] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[5] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[6] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[7] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[8] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[9] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[10] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[11] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[12] <= sdram_ctrl:sdram_ctrl.a_o
cs_n_pad_o <= sdram_ctrl:sdram_ctrl.cs_n_o
ras_pad_o <= sdram_ctrl:sdram_ctrl.ras_o
cas_pad_o <= sdram_ctrl:sdram_ctrl.cas_o
we_pad_o <= sdram_ctrl:sdram_ctrl.we_o
dq_o[0] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[1] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[2] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[3] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[4] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[5] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[6] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[7] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[8] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[9] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[10] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[11] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[12] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[13] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[14] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[15] <= sdram_ctrl:sdram_ctrl.dq_o
dqm_pad_o[0] <= sdram_ctrl:sdram_ctrl.dqm_o
dqm_pad_o[1] <= sdram_ctrl:sdram_ctrl.dqm_o
dq_i[0] => dq_i[0].IN1
dq_i[1] => dq_i[1].IN1
dq_i[2] => dq_i[2].IN1
dq_i[3] => dq_i[3].IN1
dq_i[4] => dq_i[4].IN1
dq_i[5] => dq_i[5].IN1
dq_i[6] => dq_i[6].IN1
dq_i[7] => dq_i[7].IN1
dq_i[8] => dq_i[8].IN1
dq_i[9] => dq_i[9].IN1
dq_i[10] => dq_i[10].IN1
dq_i[11] => dq_i[11].IN1
dq_i[12] => dq_i[12].IN1
dq_i[13] => dq_i[13].IN1
dq_i[14] => dq_i[14].IN1
dq_i[15] => dq_i[15].IN1
dq_oe <= sdram_ctrl:sdram_ctrl.dq_oe_o
cke_pad_o <= sdram_ctrl:sdram_ctrl.cke_o
wb_clk => wb_clk.IN1
wb_rst => wb_rst.IN1
wb_adr_i[0] => wb_adr_i[0].IN1
wb_adr_i[1] => wb_adr_i[1].IN1
wb_adr_i[2] => wb_adr_i[2].IN1
wb_adr_i[3] => wb_adr_i[3].IN1
wb_adr_i[4] => wb_adr_i[4].IN1
wb_adr_i[5] => wb_adr_i[5].IN1
wb_adr_i[6] => wb_adr_i[6].IN1
wb_adr_i[7] => wb_adr_i[7].IN1
wb_adr_i[8] => wb_adr_i[8].IN1
wb_adr_i[9] => wb_adr_i[9].IN1
wb_adr_i[10] => wb_adr_i[10].IN1
wb_adr_i[11] => wb_adr_i[11].IN1
wb_adr_i[12] => wb_adr_i[12].IN1
wb_adr_i[13] => wb_adr_i[13].IN1
wb_adr_i[14] => wb_adr_i[14].IN1
wb_adr_i[15] => wb_adr_i[15].IN1
wb_adr_i[16] => wb_adr_i[16].IN1
wb_adr_i[17] => wb_adr_i[17].IN1
wb_adr_i[18] => wb_adr_i[18].IN1
wb_adr_i[19] => wb_adr_i[19].IN1
wb_adr_i[20] => wb_adr_i[20].IN1
wb_adr_i[21] => wb_adr_i[21].IN1
wb_adr_i[22] => wb_adr_i[22].IN1
wb_adr_i[23] => wb_adr_i[23].IN1
wb_adr_i[24] => wb_adr_i[24].IN1
wb_adr_i[25] => wb_adr_i[25].IN1
wb_adr_i[26] => wb_adr_i[26].IN1
wb_adr_i[27] => wb_adr_i[27].IN1
wb_adr_i[28] => wb_adr_i[28].IN1
wb_adr_i[29] => wb_adr_i[29].IN1
wb_adr_i[30] => wb_adr_i[30].IN1
wb_adr_i[31] => wb_adr_i[31].IN1
wb_stb_i[0] => wb_stb_i[0].IN1
wb_cyc_i[0] => wb_cyc_i[0].IN1
wb_cti_i[0] => wb_cti_i[0].IN1
wb_cti_i[1] => wb_cti_i[1].IN1
wb_cti_i[2] => wb_cti_i[2].IN1
wb_bte_i[0] => wb_bte_i[0].IN1
wb_bte_i[1] => wb_bte_i[1].IN1
wb_we_i[0] => wb_we_i[0].IN1
wb_sel_i[0] => wb_sel_i[0].IN1
wb_sel_i[1] => wb_sel_i[1].IN1
wb_sel_i[2] => wb_sel_i[2].IN1
wb_sel_i[3] => wb_sel_i[3].IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_dat_o[0] <= arbiter:arbiter.wb_dat_o
wb_dat_o[1] <= arbiter:arbiter.wb_dat_o
wb_dat_o[2] <= arbiter:arbiter.wb_dat_o
wb_dat_o[3] <= arbiter:arbiter.wb_dat_o
wb_dat_o[4] <= arbiter:arbiter.wb_dat_o
wb_dat_o[5] <= arbiter:arbiter.wb_dat_o
wb_dat_o[6] <= arbiter:arbiter.wb_dat_o
wb_dat_o[7] <= arbiter:arbiter.wb_dat_o
wb_dat_o[8] <= arbiter:arbiter.wb_dat_o
wb_dat_o[9] <= arbiter:arbiter.wb_dat_o
wb_dat_o[10] <= arbiter:arbiter.wb_dat_o
wb_dat_o[11] <= arbiter:arbiter.wb_dat_o
wb_dat_o[12] <= arbiter:arbiter.wb_dat_o
wb_dat_o[13] <= arbiter:arbiter.wb_dat_o
wb_dat_o[14] <= arbiter:arbiter.wb_dat_o
wb_dat_o[15] <= arbiter:arbiter.wb_dat_o
wb_dat_o[16] <= arbiter:arbiter.wb_dat_o
wb_dat_o[17] <= arbiter:arbiter.wb_dat_o
wb_dat_o[18] <= arbiter:arbiter.wb_dat_o
wb_dat_o[19] <= arbiter:arbiter.wb_dat_o
wb_dat_o[20] <= arbiter:arbiter.wb_dat_o
wb_dat_o[21] <= arbiter:arbiter.wb_dat_o
wb_dat_o[22] <= arbiter:arbiter.wb_dat_o
wb_dat_o[23] <= arbiter:arbiter.wb_dat_o
wb_dat_o[24] <= arbiter:arbiter.wb_dat_o
wb_dat_o[25] <= arbiter:arbiter.wb_dat_o
wb_dat_o[26] <= arbiter:arbiter.wb_dat_o
wb_dat_o[27] <= arbiter:arbiter.wb_dat_o
wb_dat_o[28] <= arbiter:arbiter.wb_dat_o
wb_dat_o[29] <= arbiter:arbiter.wb_dat_o
wb_dat_o[30] <= arbiter:arbiter.wb_dat_o
wb_dat_o[31] <= arbiter:arbiter.wb_dat_o
wb_ack_o[0] <= arbiter:arbiter.wb_ack_o


|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl
sdram_rst => dq_oe_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dqm_o.OUTPUTSELECT
sdram_rst => dqm_o.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => ack_o.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => we_r.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => row_active.OUTPUTSELECT
sdram_rst => dat_o[4]~reg0.ENA
sdram_rst => dat_o[3]~reg0.ENA
sdram_rst => dat_o[2]~reg0.ENA
sdram_rst => dat_o[1]~reg0.ENA
sdram_rst => dat_o[0]~reg0.ENA
sdram_rst => state_count[3].ENA
sdram_rst => state_count[2].ENA
sdram_rst => state_count[1].ENA
sdram_rst => state_count[0].ENA
sdram_rst => dat_o[5]~reg0.ENA
sdram_rst => dat_o[6]~reg0.ENA
sdram_rst => dat_o[7]~reg0.ENA
sdram_rst => dat_o[8]~reg0.ENA
sdram_rst => dat_o[9]~reg0.ENA
sdram_rst => dat_o[10]~reg0.ENA
sdram_rst => dat_o[11]~reg0.ENA
sdram_rst => dat_o[12]~reg0.ENA
sdram_rst => dat_o[13]~reg0.ENA
sdram_rst => dat_o[14]~reg0.ENA
sdram_rst => dat_o[15]~reg0.ENA
sdram_rst => next_state[0].ENA
sdram_rst => next_state[1].ENA
sdram_rst => next_state[2].ENA
sdram_rst => next_state[3].ENA
sdram_rst => next_cycle_count[0].ENA
sdram_rst => next_cycle_count[1].ENA
sdram_rst => next_cycle_count[2].ENA
sdram_rst => next_cycle_count[3].ENA
sdram_rst => next_cycle_count[4].ENA
sdram_rst => next_cycle_count[5].ENA
sdram_rst => next_cycle_count[6].ENA
sdram_rst => next_cycle_count[7].ENA
sdram_rst => next_cycle_count[8].ENA
sdram_rst => next_cycle_count[9].ENA
sdram_rst => next_cycle_count[10].ENA
sdram_rst => next_cycle_count[11].ENA
sdram_rst => next_cycle_count[12].ENA
sdram_rst => next_cycle_count[13].ENA
sdram_rst => next_cycle_count[14].ENA
sdram_rst => next_cycle_count[15].ENA
sdram_rst => next_cycle_count[16].ENA
sdram_rst => next_cycle_count[17].ENA
sdram_rst => next_cycle_count[18].ENA
sdram_rst => next_cycle_count[19].ENA
sdram_rst => next_cycle_count[20].ENA
sdram_rst => next_cycle_count[21].ENA
sdram_rst => next_cycle_count[22].ENA
sdram_rst => next_cycle_count[23].ENA
sdram_rst => next_cycle_count[24].ENA
sdram_rst => next_cycle_count[25].ENA
sdram_rst => next_cycle_count[26].ENA
sdram_rst => next_cycle_count[27].ENA
sdram_rst => next_cycle_count[28].ENA
sdram_rst => next_cycle_count[29].ENA
sdram_rst => next_cycle_count[30].ENA
sdram_rst => next_cycle_count[31].ENA
sdram_rst => ba[0].ENA
sdram_rst => ba[1].ENA
sdram_rst => adr_o[0]~reg0.ENA
sdram_rst => adr_o[1]~reg0.ENA
sdram_rst => adr_o[2]~reg0.ENA
sdram_rst => adr_o[3]~reg0.ENA
sdram_rst => adr_o[4]~reg0.ENA
sdram_rst => adr_o[5]~reg0.ENA
sdram_rst => adr_o[6]~reg0.ENA
sdram_rst => adr_o[7]~reg0.ENA
sdram_rst => adr_o[8]~reg0.ENA
sdram_rst => adr_o[9]~reg0.ENA
sdram_rst => adr_o[10]~reg0.ENA
sdram_rst => adr_o[11]~reg0.ENA
sdram_rst => adr_o[12]~reg0.ENA
sdram_rst => adr_o[13]~reg0.ENA
sdram_rst => adr_o[14]~reg0.ENA
sdram_rst => adr_o[15]~reg0.ENA
sdram_rst => adr_o[16]~reg0.ENA
sdram_rst => adr_o[17]~reg0.ENA
sdram_rst => adr_o[18]~reg0.ENA
sdram_rst => adr_o[19]~reg0.ENA
sdram_rst => adr_o[20]~reg0.ENA
sdram_rst => adr_o[21]~reg0.ENA
sdram_rst => adr_o[22]~reg0.ENA
sdram_rst => adr_o[23]~reg0.ENA
sdram_rst => adr_o[24]~reg0.ENA
sdram_rst => adr_o[25]~reg0.ENA
sdram_rst => adr_o[26]~reg0.ENA
sdram_rst => adr_o[27]~reg0.ENA
sdram_rst => adr_o[28]~reg0.ENA
sdram_rst => adr_o[29]~reg0.ENA
sdram_rst => adr_o[30]~reg0.ENA
sdram_rst => adr_o[31]~reg0.ENA
sdram_rst => refresh_count[0].ENA
sdram_rst => refresh_count[1].ENA
sdram_rst => refresh_count[2].ENA
sdram_rst => refresh_count[3].ENA
sdram_rst => refresh_count[4].ENA
sdram_rst => refresh_count[5].ENA
sdram_rst => refresh_count[6].ENA
sdram_rst => refresh_count[7].ENA
sdram_rst => refresh_count[8].ENA
sdram_rst => refresh_count[9].ENA
sdram_rst => refresh_count[10].ENA
sdram_rst => refresh_count[11].ENA
sdram_rst => refresh_count[12].ENA
sdram_rst => refresh_count[13].ENA
sdram_rst => refresh_count[14].ENA
sdram_rst => refresh_count[15].ENA
sdram_rst => refresh_count[16].ENA
sdram_rst => refresh_count[17].ENA
sdram_rst => refresh_count[18].ENA
sdram_rst => refresh_count[19].ENA
sdram_rst => refresh_count[20].ENA
sdram_rst => refresh_count[21].ENA
sdram_rst => refresh_count[22].ENA
sdram_rst => refresh_count[23].ENA
sdram_rst => refresh_count[24].ENA
sdram_rst => refresh_count[25].ENA
sdram_rst => refresh_count[26].ENA
sdram_rst => refresh_count[27].ENA
sdram_rst => refresh_count[28].ENA
sdram_rst => refresh_count[29].ENA
sdram_rst => refresh_count[30].ENA
sdram_rst => refresh_count[31].ENA
sdram_clk => row_active.we_a.CLK
sdram_clk => row_active.waddr_a[1].CLK
sdram_clk => row_active.waddr_a[0].CLK
sdram_clk => row_active.data_a[12].CLK
sdram_clk => row_active.data_a[11].CLK
sdram_clk => row_active.data_a[10].CLK
sdram_clk => row_active.data_a[9].CLK
sdram_clk => row_active.data_a[8].CLK
sdram_clk => row_active.data_a[7].CLK
sdram_clk => row_active.data_a[6].CLK
sdram_clk => row_active.data_a[5].CLK
sdram_clk => row_active.data_a[4].CLK
sdram_clk => row_active.data_a[3].CLK
sdram_clk => row_active.data_a[2].CLK
sdram_clk => row_active.data_a[1].CLK
sdram_clk => row_active.data_a[0].CLK
sdram_clk => state_count[0].CLK
sdram_clk => state_count[1].CLK
sdram_clk => state_count[2].CLK
sdram_clk => state_count[3].CLK
sdram_clk => dat_o[0]~reg0.CLK
sdram_clk => dat_o[1]~reg0.CLK
sdram_clk => dat_o[2]~reg0.CLK
sdram_clk => dat_o[3]~reg0.CLK
sdram_clk => dat_o[4]~reg0.CLK
sdram_clk => dat_o[5]~reg0.CLK
sdram_clk => dat_o[6]~reg0.CLK
sdram_clk => dat_o[7]~reg0.CLK
sdram_clk => dat_o[8]~reg0.CLK
sdram_clk => dat_o[9]~reg0.CLK
sdram_clk => dat_o[10]~reg0.CLK
sdram_clk => dat_o[11]~reg0.CLK
sdram_clk => dat_o[12]~reg0.CLK
sdram_clk => dat_o[13]~reg0.CLK
sdram_clk => dat_o[14]~reg0.CLK
sdram_clk => dat_o[15]~reg0.CLK
sdram_clk => next_state[0].CLK
sdram_clk => next_state[1].CLK
sdram_clk => next_state[2].CLK
sdram_clk => next_state[3].CLK
sdram_clk => next_cycle_count[0].CLK
sdram_clk => next_cycle_count[1].CLK
sdram_clk => next_cycle_count[2].CLK
sdram_clk => next_cycle_count[3].CLK
sdram_clk => next_cycle_count[4].CLK
sdram_clk => next_cycle_count[5].CLK
sdram_clk => next_cycle_count[6].CLK
sdram_clk => next_cycle_count[7].CLK
sdram_clk => next_cycle_count[8].CLK
sdram_clk => next_cycle_count[9].CLK
sdram_clk => next_cycle_count[10].CLK
sdram_clk => next_cycle_count[11].CLK
sdram_clk => next_cycle_count[12].CLK
sdram_clk => next_cycle_count[13].CLK
sdram_clk => next_cycle_count[14].CLK
sdram_clk => next_cycle_count[15].CLK
sdram_clk => next_cycle_count[16].CLK
sdram_clk => next_cycle_count[17].CLK
sdram_clk => next_cycle_count[18].CLK
sdram_clk => next_cycle_count[19].CLK
sdram_clk => next_cycle_count[20].CLK
sdram_clk => next_cycle_count[21].CLK
sdram_clk => next_cycle_count[22].CLK
sdram_clk => next_cycle_count[23].CLK
sdram_clk => next_cycle_count[24].CLK
sdram_clk => next_cycle_count[25].CLK
sdram_clk => next_cycle_count[26].CLK
sdram_clk => next_cycle_count[27].CLK
sdram_clk => next_cycle_count[28].CLK
sdram_clk => next_cycle_count[29].CLK
sdram_clk => next_cycle_count[30].CLK
sdram_clk => next_cycle_count[31].CLK
sdram_clk => ba[0].CLK
sdram_clk => ba[1].CLK
sdram_clk => adr_o[0]~reg0.CLK
sdram_clk => adr_o[1]~reg0.CLK
sdram_clk => adr_o[2]~reg0.CLK
sdram_clk => adr_o[3]~reg0.CLK
sdram_clk => adr_o[4]~reg0.CLK
sdram_clk => adr_o[5]~reg0.CLK
sdram_clk => adr_o[6]~reg0.CLK
sdram_clk => adr_o[7]~reg0.CLK
sdram_clk => adr_o[8]~reg0.CLK
sdram_clk => adr_o[9]~reg0.CLK
sdram_clk => adr_o[10]~reg0.CLK
sdram_clk => adr_o[11]~reg0.CLK
sdram_clk => adr_o[12]~reg0.CLK
sdram_clk => adr_o[13]~reg0.CLK
sdram_clk => adr_o[14]~reg0.CLK
sdram_clk => adr_o[15]~reg0.CLK
sdram_clk => adr_o[16]~reg0.CLK
sdram_clk => adr_o[17]~reg0.CLK
sdram_clk => adr_o[18]~reg0.CLK
sdram_clk => adr_o[19]~reg0.CLK
sdram_clk => adr_o[20]~reg0.CLK
sdram_clk => adr_o[21]~reg0.CLK
sdram_clk => adr_o[22]~reg0.CLK
sdram_clk => adr_o[23]~reg0.CLK
sdram_clk => adr_o[24]~reg0.CLK
sdram_clk => adr_o[25]~reg0.CLK
sdram_clk => adr_o[26]~reg0.CLK
sdram_clk => adr_o[27]~reg0.CLK
sdram_clk => adr_o[28]~reg0.CLK
sdram_clk => adr_o[29]~reg0.CLK
sdram_clk => adr_o[30]~reg0.CLK
sdram_clk => adr_o[31]~reg0.CLK
sdram_clk => refresh_count[0].CLK
sdram_clk => refresh_count[1].CLK
sdram_clk => refresh_count[2].CLK
sdram_clk => refresh_count[3].CLK
sdram_clk => refresh_count[4].CLK
sdram_clk => refresh_count[5].CLK
sdram_clk => refresh_count[6].CLK
sdram_clk => refresh_count[7].CLK
sdram_clk => refresh_count[8].CLK
sdram_clk => refresh_count[9].CLK
sdram_clk => refresh_count[10].CLK
sdram_clk => refresh_count[11].CLK
sdram_clk => refresh_count[12].CLK
sdram_clk => refresh_count[13].CLK
sdram_clk => refresh_count[14].CLK
sdram_clk => refresh_count[15].CLK
sdram_clk => refresh_count[16].CLK
sdram_clk => refresh_count[17].CLK
sdram_clk => refresh_count[18].CLK
sdram_clk => refresh_count[19].CLK
sdram_clk => refresh_count[20].CLK
sdram_clk => refresh_count[21].CLK
sdram_clk => refresh_count[22].CLK
sdram_clk => refresh_count[23].CLK
sdram_clk => refresh_count[24].CLK
sdram_clk => refresh_count[25].CLK
sdram_clk => refresh_count[26].CLK
sdram_clk => refresh_count[27].CLK
sdram_clk => refresh_count[28].CLK
sdram_clk => refresh_count[29].CLK
sdram_clk => refresh_count[30].CLK
sdram_clk => refresh_count[31].CLK
sdram_clk => bank_active[0].CLK
sdram_clk => bank_active[1].CLK
sdram_clk => bank_active[2].CLK
sdram_clk => bank_active[3].CLK
sdram_clk => we_r.CLK
sdram_clk => cycle_count[0].CLK
sdram_clk => cycle_count[1].CLK
sdram_clk => cycle_count[2].CLK
sdram_clk => cycle_count[3].CLK
sdram_clk => cycle_count[4].CLK
sdram_clk => cycle_count[5].CLK
sdram_clk => cycle_count[6].CLK
sdram_clk => cycle_count[7].CLK
sdram_clk => cycle_count[8].CLK
sdram_clk => cycle_count[9].CLK
sdram_clk => cycle_count[10].CLK
sdram_clk => cycle_count[11].CLK
sdram_clk => cycle_count[12].CLK
sdram_clk => cycle_count[13].CLK
sdram_clk => cycle_count[14].CLK
sdram_clk => cycle_count[15].CLK
sdram_clk => cycle_count[16].CLK
sdram_clk => cycle_count[17].CLK
sdram_clk => cycle_count[18].CLK
sdram_clk => cycle_count[19].CLK
sdram_clk => cycle_count[20].CLK
sdram_clk => cycle_count[21].CLK
sdram_clk => cycle_count[22].CLK
sdram_clk => cycle_count[23].CLK
sdram_clk => cycle_count[24].CLK
sdram_clk => cycle_count[25].CLK
sdram_clk => cycle_count[26].CLK
sdram_clk => cycle_count[27].CLK
sdram_clk => cycle_count[28].CLK
sdram_clk => cycle_count[29].CLK
sdram_clk => cycle_count[30].CLK
sdram_clk => cycle_count[31].CLK
sdram_clk => ack_o~reg0.CLK
sdram_clk => a[0].CLK
sdram_clk => a[1].CLK
sdram_clk => a[2].CLK
sdram_clk => a[3].CLK
sdram_clk => a[4].CLK
sdram_clk => a[5].CLK
sdram_clk => a[6].CLK
sdram_clk => a[7].CLK
sdram_clk => a[8].CLK
sdram_clk => a[9].CLK
sdram_clk => a[10].CLK
sdram_clk => a[11].CLK
sdram_clk => a[12].CLK
sdram_clk => state[0].CLK
sdram_clk => state[1].CLK
sdram_clk => state[2].CLK
sdram_clk => state[3].CLK
sdram_clk => cmd[0].CLK
sdram_clk => cmd[1].CLK
sdram_clk => cmd[2].CLK
sdram_clk => cmd[3].CLK
sdram_clk => cmd[4].CLK
sdram_clk => dqm_o[0]~reg0.CLK
sdram_clk => dqm_o[1]~reg0.CLK
sdram_clk => dq_o[0]~reg0.CLK
sdram_clk => dq_o[1]~reg0.CLK
sdram_clk => dq_o[2]~reg0.CLK
sdram_clk => dq_o[3]~reg0.CLK
sdram_clk => dq_o[4]~reg0.CLK
sdram_clk => dq_o[5]~reg0.CLK
sdram_clk => dq_o[6]~reg0.CLK
sdram_clk => dq_o[7]~reg0.CLK
sdram_clk => dq_o[8]~reg0.CLK
sdram_clk => dq_o[9]~reg0.CLK
sdram_clk => dq_o[10]~reg0.CLK
sdram_clk => dq_o[11]~reg0.CLK
sdram_clk => dq_o[12]~reg0.CLK
sdram_clk => dq_o[13]~reg0.CLK
sdram_clk => dq_o[14]~reg0.CLK
sdram_clk => dq_o[15]~reg0.CLK
sdram_clk => dq_oe_o~reg0.CLK
sdram_clk => row_active.CLK0
ba_o[0] <= ba[0].DB_MAX_OUTPUT_PORT_TYPE
ba_o[1] <= ba[1].DB_MAX_OUTPUT_PORT_TYPE
a_o[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
a_o[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
a_o[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
a_o[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
a_o[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
a_o[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
a_o[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
a_o[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
a_o[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
a_o[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
a_o[10] <= a_o.DB_MAX_OUTPUT_PORT_TYPE
a_o[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
a_o[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
cs_n_o <= <GND>
ras_o <= cmd[2].DB_MAX_OUTPUT_PORT_TYPE
cas_o <= cmd[1].DB_MAX_OUTPUT_PORT_TYPE
we_o <= cmd[0].DB_MAX_OUTPUT_PORT_TYPE
dq_o[0] <= dq_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[1] <= dq_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[2] <= dq_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[3] <= dq_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[4] <= dq_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[5] <= dq_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[6] <= dq_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[7] <= dq_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[8] <= dq_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[9] <= dq_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[10] <= dq_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[11] <= dq_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[12] <= dq_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[13] <= dq_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[14] <= dq_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[15] <= dq_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm_o[0] <= dqm_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm_o[1] <= dqm_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_i[0] => dat_o.DATAB
dq_i[1] => dat_o.DATAB
dq_i[2] => dat_o.DATAB
dq_i[3] => dat_o.DATAB
dq_i[4] => dat_o.DATAB
dq_i[5] => dat_o.DATAB
dq_i[6] => dat_o.DATAB
dq_i[7] => dat_o.DATAB
dq_i[8] => dat_o.DATAB
dq_i[9] => dat_o.DATAB
dq_i[10] => dat_o.DATAB
dq_i[11] => dat_o.DATAB
dq_i[12] => dat_o.DATAB
dq_i[13] => dat_o.DATAB
dq_i[14] => dat_o.DATAB
dq_i[15] => dat_o.DATAB
dq_oe_o <= dq_oe_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
cke_o <= <VCC>
idle_o <= idle_o.DB_MAX_OUTPUT_PORT_TYPE
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => a.DATAB
adr_i[1] => a.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => a.DATAB
adr_i[2] => a.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => a.DATAB
adr_i[3] => a.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => a.DATAB
adr_i[4] => a.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => a.DATAB
adr_i[5] => a.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => a.DATAB
adr_i[6] => a.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => a.DATAB
adr_i[7] => a.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => a.DATAB
adr_i[8] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => Equal0.IN2
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => row_active.data_a[0].DATAIN
adr_i[10] => row_active.DATAIN
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => Equal0.IN1
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => row_active.data_a[1].DATAIN
adr_i[11] => row_active.DATAIN1
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => Equal0.IN0
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => row_active.data_a[2].DATAIN
adr_i[12] => row_active.DATAIN2
adr_i[13] => Equal0.IN25
adr_i[13] => a.DATAB
adr_i[13] => a.DATAB
adr_i[13] => a.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => row_active.data_a[3].DATAIN
adr_i[13] => row_active.DATAIN3
adr_i[14] => Equal0.IN24
adr_i[14] => a.DATAB
adr_i[14] => a.DATAB
adr_i[14] => a.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => row_active.data_a[4].DATAIN
adr_i[14] => row_active.DATAIN4
adr_i[15] => Equal0.IN23
adr_i[15] => a.DATAB
adr_i[15] => a.DATAB
adr_i[15] => a.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => row_active.data_a[5].DATAIN
adr_i[15] => row_active.DATAIN5
adr_i[16] => Equal0.IN22
adr_i[16] => a.DATAB
adr_i[16] => a.DATAB
adr_i[16] => a.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => row_active.data_a[6].DATAIN
adr_i[16] => row_active.DATAIN6
adr_i[17] => Equal0.IN21
adr_i[17] => a.DATAB
adr_i[17] => a.DATAB
adr_i[17] => a.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => row_active.data_a[7].DATAIN
adr_i[17] => row_active.DATAIN7
adr_i[18] => Equal0.IN20
adr_i[18] => a.DATAB
adr_i[18] => a.DATAB
adr_i[18] => a.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => row_active.data_a[8].DATAIN
adr_i[18] => row_active.DATAIN8
adr_i[19] => Equal0.IN19
adr_i[19] => a.DATAB
adr_i[19] => a.DATAB
adr_i[19] => a.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => row_active.data_a[9].DATAIN
adr_i[19] => row_active.DATAIN9
adr_i[20] => Equal0.IN18
adr_i[20] => a.DATAB
adr_i[20] => a.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => row_active.data_a[10].DATAIN
adr_i[20] => row_active.DATAIN10
adr_i[21] => Equal0.IN17
adr_i[21] => a.DATAB
adr_i[21] => a.DATAB
adr_i[21] => a.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => row_active.data_a[11].DATAIN
adr_i[21] => row_active.DATAIN11
adr_i[22] => Equal0.IN16
adr_i[22] => a.DATAB
adr_i[22] => a.DATAB
adr_i[22] => a.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => row_active.data_a[12].DATAIN
adr_i[22] => row_active.DATAIN12
adr_i[23] => Mux0.IN5
adr_i[23] => Decoder0.IN1
adr_i[23] => ba.DATAB
adr_i[23] => ba.DATAB
adr_i[23] => ba.DATAB
adr_i[23] => ba.DATAB
adr_i[23] => Mux112.IN19
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => row_active.waddr_a[0].DATAIN
adr_i[23] => row_active.WADDR
adr_i[23] => row_active.RADDR
adr_i[24] => Mux0.IN4
adr_i[24] => Decoder0.IN0
adr_i[24] => ba.DATAB
adr_i[24] => ba.DATAB
adr_i[24] => ba.DATAB
adr_i[24] => ba.DATAB
adr_i[24] => ba.DATAB
adr_i[24] => Mux111.IN19
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => row_active.waddr_a[1].DATAIN
adr_i[24] => row_active.WADDR1
adr_i[24] => row_active.RADDR1
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_o[0] <= adr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => dq_o.DATAB
dat_i[0] => dq_o.DATAB
dat_i[0] => dq_o.DATAB
dat_i[1] => dq_o.DATAB
dat_i[1] => dq_o.DATAB
dat_i[1] => dq_o.DATAB
dat_i[2] => dq_o.DATAB
dat_i[2] => dq_o.DATAB
dat_i[2] => dq_o.DATAB
dat_i[3] => dq_o.DATAB
dat_i[3] => dq_o.DATAB
dat_i[3] => dq_o.DATAB
dat_i[4] => dq_o.DATAB
dat_i[4] => dq_o.DATAB
dat_i[4] => dq_o.DATAB
dat_i[5] => dq_o.DATAB
dat_i[5] => dq_o.DATAB
dat_i[5] => dq_o.DATAB
dat_i[6] => dq_o.DATAB
dat_i[6] => dq_o.DATAB
dat_i[6] => dq_o.DATAB
dat_i[7] => dq_o.DATAB
dat_i[7] => dq_o.DATAB
dat_i[7] => dq_o.DATAB
dat_i[8] => dq_o.DATAB
dat_i[8] => dq_o.DATAB
dat_i[8] => dq_o.DATAB
dat_i[9] => dq_o.DATAB
dat_i[9] => dq_o.DATAB
dat_i[9] => dq_o.DATAB
dat_i[10] => dq_o.DATAB
dat_i[10] => dq_o.DATAB
dat_i[10] => dq_o.DATAB
dat_i[11] => dq_o.DATAB
dat_i[11] => dq_o.DATAB
dat_i[11] => dq_o.DATAB
dat_i[12] => dq_o.DATAB
dat_i[12] => dq_o.DATAB
dat_i[12] => dq_o.DATAB
dat_i[13] => dq_o.DATAB
dat_i[13] => dq_o.DATAB
dat_i[13] => dq_o.DATAB
dat_i[14] => dq_o.DATAB
dat_i[14] => dq_o.DATAB
dat_i[14] => dq_o.DATAB
dat_i[15] => dq_o.DATAB
dat_i[15] => dq_o.DATAB
dat_i[15] => dq_o.DATAB
dat_o[0] <= dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_i[0] => dqm_o.DATAB
sel_i[0] => dqm_o.DATAB
sel_i[0] => dqm_o.DATAB
sel_i[0] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => always0.IN1
acc_i => always0.IN1
acc_i => we_r.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => we_r.OUTPUTSELECT
acc_i => state.DATAA
acc_i => cmd.DATAA
acc_i => cmd.DATAA
ack_o <= ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
we_i => dqm_o.OUTPUTSELECT
we_i => dqm_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => always0.IN1
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => dq_oe_o.DATAB
we_i => state.DATAB
we_i => always0.IN1
we_i => cmd.DATAB
we_i => state.DATAB


|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter
wb_clk => wb_clk.IN1
wb_rst => wb_rst.IN1
wb_adr_i[0] => wbp_adr_i[0][0].IN1
wb_adr_i[1] => wbp_adr_i[0][1].IN1
wb_adr_i[2] => wbp_adr_i[0][2].IN1
wb_adr_i[3] => wbp_adr_i[0][3].IN1
wb_adr_i[4] => wbp_adr_i[0][4].IN1
wb_adr_i[5] => wbp_adr_i[0][5].IN1
wb_adr_i[6] => wbp_adr_i[0][6].IN1
wb_adr_i[7] => wbp_adr_i[0][7].IN1
wb_adr_i[8] => wbp_adr_i[0][8].IN1
wb_adr_i[9] => wbp_adr_i[0][9].IN1
wb_adr_i[10] => wbp_adr_i[0][10].IN1
wb_adr_i[11] => wbp_adr_i[0][11].IN1
wb_adr_i[12] => wbp_adr_i[0][12].IN1
wb_adr_i[13] => wbp_adr_i[0][13].IN1
wb_adr_i[14] => wbp_adr_i[0][14].IN1
wb_adr_i[15] => wbp_adr_i[0][15].IN1
wb_adr_i[16] => wbp_adr_i[0][16].IN1
wb_adr_i[17] => wbp_adr_i[0][17].IN1
wb_adr_i[18] => wbp_adr_i[0][18].IN1
wb_adr_i[19] => wbp_adr_i[0][19].IN1
wb_adr_i[20] => wbp_adr_i[0][20].IN1
wb_adr_i[21] => wbp_adr_i[0][21].IN1
wb_adr_i[22] => wbp_adr_i[0][22].IN1
wb_adr_i[23] => wbp_adr_i[0][23].IN1
wb_adr_i[24] => wbp_adr_i[0][24].IN1
wb_adr_i[25] => wbp_adr_i[0][25].IN1
wb_adr_i[26] => wbp_adr_i[0][26].IN1
wb_adr_i[27] => wbp_adr_i[0][27].IN1
wb_adr_i[28] => wbp_adr_i[0][28].IN1
wb_adr_i[29] => wbp_adr_i[0][29].IN1
wb_adr_i[30] => wbp_adr_i[0][30].IN1
wb_adr_i[31] => wbp_adr_i[0][31].IN1
wb_stb_i[0] => wbp_stb_i[0].IN1
wb_cyc_i[0] => wbp_cyc_i[0].IN1
wb_cti_i[0] => wbp_cti_i[0][0].IN1
wb_cti_i[1] => wbp_cti_i[0][1].IN1
wb_cti_i[2] => wbp_cti_i[0][2].IN1
wb_bte_i[0] => wbp_bte_i[0][0].IN1
wb_bte_i[1] => wbp_bte_i[0][1].IN1
wb_we_i[0] => wbp_we_i[0].IN1
wb_sel_i[0] => wbp_sel_i[0][0].IN1
wb_sel_i[1] => wbp_sel_i[0][1].IN1
wb_sel_i[2] => wbp_sel_i[0][2].IN1
wb_sel_i[3] => wbp_sel_i[0][3].IN1
wb_dat_i[0] => wbp_dat_i[0][0].IN1
wb_dat_i[1] => wbp_dat_i[0][1].IN1
wb_dat_i[2] => wbp_dat_i[0][2].IN1
wb_dat_i[3] => wbp_dat_i[0][3].IN1
wb_dat_i[4] => wbp_dat_i[0][4].IN1
wb_dat_i[5] => wbp_dat_i[0][5].IN1
wb_dat_i[6] => wbp_dat_i[0][6].IN1
wb_dat_i[7] => wbp_dat_i[0][7].IN1
wb_dat_i[8] => wbp_dat_i[0][8].IN1
wb_dat_i[9] => wbp_dat_i[0][9].IN1
wb_dat_i[10] => wbp_dat_i[0][10].IN1
wb_dat_i[11] => wbp_dat_i[0][11].IN1
wb_dat_i[12] => wbp_dat_i[0][12].IN1
wb_dat_i[13] => wbp_dat_i[0][13].IN1
wb_dat_i[14] => wbp_dat_i[0][14].IN1
wb_dat_i[15] => wbp_dat_i[0][15].IN1
wb_dat_i[16] => wbp_dat_i[0][16].IN1
wb_dat_i[17] => wbp_dat_i[0][17].IN1
wb_dat_i[18] => wbp_dat_i[0][18].IN1
wb_dat_i[19] => wbp_dat_i[0][19].IN1
wb_dat_i[20] => wbp_dat_i[0][20].IN1
wb_dat_i[21] => wbp_dat_i[0][21].IN1
wb_dat_i[22] => wbp_dat_i[0][22].IN1
wb_dat_i[23] => wbp_dat_i[0][23].IN1
wb_dat_i[24] => wbp_dat_i[0][24].IN1
wb_dat_i[25] => wbp_dat_i[0][25].IN1
wb_dat_i[26] => wbp_dat_i[0][26].IN1
wb_dat_i[27] => wbp_dat_i[0][27].IN1
wb_dat_i[28] => wbp_dat_i[0][28].IN1
wb_dat_i[29] => wbp_dat_i[0][29].IN1
wb_dat_i[30] => wbp_dat_i[0][30].IN1
wb_dat_i[31] => wbp_dat_i[0][31].IN1
wb_dat_o[0] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[1] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[2] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[3] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[4] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[5] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[6] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[7] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[8] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[9] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[10] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[11] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[12] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[13] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[14] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[15] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[16] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[17] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[18] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[19] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[20] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[21] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[22] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[23] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[24] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[25] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[26] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[27] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[28] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[29] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[30] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[31] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_ack_o[0] <= wb_port:wbports[0].wb_port.wb_ack_o
sdram_rst => sdram_rst.IN1
sdram_clk => sdram_clk.IN1
sdram_idle_i => safe_to_switch.IN1
adr_i[0] => p_adr_i[0][0].IN1
adr_i[1] => p_adr_i[0][1].IN1
adr_i[2] => p_adr_i[0][2].IN1
adr_i[3] => p_adr_i[0][3].IN1
adr_i[4] => p_adr_i[0][4].IN1
adr_i[5] => p_adr_i[0][5].IN1
adr_i[6] => p_adr_i[0][6].IN1
adr_i[7] => p_adr_i[0][7].IN1
adr_i[8] => p_adr_i[0][8].IN1
adr_i[9] => p_adr_i[0][9].IN1
adr_i[10] => p_adr_i[0][10].IN1
adr_i[11] => p_adr_i[0][11].IN1
adr_i[12] => p_adr_i[0][12].IN1
adr_i[13] => p_adr_i[0][13].IN1
adr_i[14] => p_adr_i[0][14].IN1
adr_i[15] => p_adr_i[0][15].IN1
adr_i[16] => p_adr_i[0][16].IN1
adr_i[17] => p_adr_i[0][17].IN1
adr_i[18] => p_adr_i[0][18].IN1
adr_i[19] => p_adr_i[0][19].IN1
adr_i[20] => p_adr_i[0][20].IN1
adr_i[21] => p_adr_i[0][21].IN1
adr_i[22] => p_adr_i[0][22].IN1
adr_i[23] => p_adr_i[0][23].IN1
adr_i[24] => p_adr_i[0][24].IN1
adr_i[25] => p_adr_i[0][25].IN1
adr_i[26] => p_adr_i[0][26].IN1
adr_i[27] => p_adr_i[0][27].IN1
adr_i[28] => p_adr_i[0][28].IN1
adr_i[29] => p_adr_i[0][29].IN1
adr_i[30] => p_adr_i[0][30].IN1
adr_i[31] => p_adr_i[0][31].IN1
adr_o[0] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => p_dat_i[0][0].IN1
dat_i[1] => p_dat_i[0][1].IN1
dat_i[2] => p_dat_i[0][2].IN1
dat_i[3] => p_dat_i[0][3].IN1
dat_i[4] => p_dat_i[0][4].IN1
dat_i[5] => p_dat_i[0][5].IN1
dat_i[6] => p_dat_i[0][6].IN1
dat_i[7] => p_dat_i[0][7].IN1
dat_i[8] => p_dat_i[0][8].IN1
dat_i[9] => p_dat_i[0][9].IN1
dat_i[10] => p_dat_i[0][10].IN1
dat_i[11] => p_dat_i[0][11].IN1
dat_i[12] => p_dat_i[0][12].IN1
dat_i[13] => p_dat_i[0][13].IN1
dat_i[14] => p_dat_i[0][14].IN1
dat_i[15] => p_dat_i[0][15].IN1
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[0] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[1] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
acc_o <= wb_port:wbports[0].wb_port.acc_o
ack_i => p_ack_i.IN1
we_o <= wb_port:wbports[0].wb_port.we_o


|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port
wb_clk => wb_clk.IN2
wb_rst => wb_rst.IN1
wb_adr_i[0] => ~NO_FANOUT~
wb_adr_i[1] => ~NO_FANOUT~
wb_adr_i[2] => wb_adr_i[2].IN1
wb_adr_i[3] => wb_adr_i[3].IN1
wb_adr_i[4] => wb_adr_i[4].IN1
wb_adr_i[5] => wb_adr_i[5].IN1
wb_adr_i[6] => wb_adr_i[6].IN1
wb_adr_i[7] => wb_adr_i[7].IN1
wb_adr_i[8] => wb_adr_i[8].IN1
wb_adr_i[9] => wb_adr_i[9].IN1
wb_adr_i[10] => wb_adr_i[10].IN1
wb_adr_i[11] => wb_adr_i[11].IN1
wb_adr_i[12] => wb_adr_i[12].IN1
wb_adr_i[13] => wb_adr_i[13].IN1
wb_adr_i[14] => wb_adr_i[14].IN1
wb_adr_i[15] => wb_adr_i[15].IN1
wb_adr_i[16] => wb_adr_i[16].IN1
wb_adr_i[17] => wb_adr_i[17].IN1
wb_adr_i[18] => wb_adr_i[18].IN1
wb_adr_i[19] => wb_adr_i[19].IN1
wb_adr_i[20] => wb_adr_i[20].IN1
wb_adr_i[21] => wb_adr_i[21].IN1
wb_adr_i[22] => wb_adr_i[22].IN1
wb_adr_i[23] => wb_adr_i[23].IN1
wb_adr_i[24] => wb_adr_i[24].IN1
wb_adr_i[25] => wb_adr_i[25].IN1
wb_adr_i[26] => wb_adr_i[26].IN1
wb_adr_i[27] => wb_adr_i[27].IN1
wb_adr_i[28] => wb_adr_i[28].IN1
wb_adr_i[29] => wb_adr_i[29].IN1
wb_adr_i[30] => wb_adr_i[30].IN1
wb_adr_i[31] => wb_adr_i[31].IN1
wb_stb_i => always1.IN0
wb_cyc_i => always1.IN1
wb_cti_i[0] => Equal8.IN2
wb_cti_i[0] => Equal9.IN2
wb_cti_i[1] => Equal8.IN0
wb_cti_i[1] => Equal9.IN0
wb_cti_i[2] => Equal8.IN1
wb_cti_i[2] => Equal9.IN1
wb_bte_i[0] => Equal0.IN1
wb_bte_i[0] => Equal1.IN0
wb_bte_i[0] => Equal2.IN1
wb_bte_i[1] => Equal0.IN0
wb_bte_i[1] => Equal1.IN1
wb_bte_i[1] => Equal2.IN0
wb_we_i => always1.IN1
wb_we_i => always1.IN1
wb_sel_i[0] => wb_sel_i[0].IN1
wb_sel_i[1] => wb_sel_i[1].IN1
wb_sel_i[2] => wb_sel_i[2].IN1
wb_sel_i[3] => wb_sel_i[3].IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_dat_o[0] <= bufram:bufram.do_a
wb_dat_o[1] <= bufram:bufram.do_a
wb_dat_o[2] <= bufram:bufram.do_a
wb_dat_o[3] <= bufram:bufram.do_a
wb_dat_o[4] <= bufram:bufram.do_a
wb_dat_o[5] <= bufram:bufram.do_a
wb_dat_o[6] <= bufram:bufram.do_a
wb_dat_o[7] <= bufram:bufram.do_a
wb_dat_o[8] <= bufram:bufram.do_a
wb_dat_o[9] <= bufram:bufram.do_a
wb_dat_o[10] <= bufram:bufram.do_a
wb_dat_o[11] <= bufram:bufram.do_a
wb_dat_o[12] <= bufram:bufram.do_a
wb_dat_o[13] <= bufram:bufram.do_a
wb_dat_o[14] <= bufram:bufram.do_a
wb_dat_o[15] <= bufram:bufram.do_a
wb_dat_o[16] <= bufram:bufram.do_a
wb_dat_o[17] <= bufram:bufram.do_a
wb_dat_o[18] <= bufram:bufram.do_a
wb_dat_o[19] <= bufram:bufram.do_a
wb_dat_o[20] <= bufram:bufram.do_a
wb_dat_o[21] <= bufram:bufram.do_a
wb_dat_o[22] <= bufram:bufram.do_a
wb_dat_o[23] <= bufram:bufram.do_a
wb_dat_o[24] <= bufram:bufram.do_a
wb_dat_o[25] <= bufram:bufram.do_a
wb_dat_o[26] <= bufram:bufram.do_a
wb_dat_o[27] <= bufram:bufram.do_a
wb_dat_o[28] <= bufram:bufram.do_a
wb_dat_o[29] <= bufram:bufram.do_a
wb_dat_o[30] <= bufram:bufram.do_a
wb_dat_o[31] <= bufram:bufram.do_a
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rst => sdram_rst.IN1
sdram_clk => sdram_clk.IN2
adr_i[0] => ~NO_FANOUT~
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => read_done.OUTPUTSELECT
adr_i[1] => sdram_write_bufram.DATAB
adr_i[2] => adr_i[2].IN1
adr_i[3] => adr_i[3].IN1
adr_i[4] => adr_i[4].IN1
adr_i[5] => ~NO_FANOUT~
adr_i[6] => ~NO_FANOUT~
adr_i[7] => ~NO_FANOUT~
adr_i[8] => ~NO_FANOUT~
adr_i[9] => ~NO_FANOUT~
adr_i[10] => ~NO_FANOUT~
adr_i[11] => ~NO_FANOUT~
adr_i[12] => ~NO_FANOUT~
adr_i[13] => ~NO_FANOUT~
adr_i[14] => ~NO_FANOUT~
adr_i[15] => ~NO_FANOUT~
adr_i[16] => ~NO_FANOUT~
adr_i[17] => ~NO_FANOUT~
adr_i[18] => ~NO_FANOUT~
adr_i[19] => ~NO_FANOUT~
adr_i[20] => ~NO_FANOUT~
adr_i[21] => ~NO_FANOUT~
adr_i[22] => ~NO_FANOUT~
adr_i[23] => ~NO_FANOUT~
adr_i[24] => ~NO_FANOUT~
adr_i[25] => ~NO_FANOUT~
adr_i[26] => ~NO_FANOUT~
adr_i[27] => ~NO_FANOUT~
adr_i[28] => ~NO_FANOUT~
adr_i[29] => ~NO_FANOUT~
adr_i[30] => ~NO_FANOUT~
adr_i[31] => ~NO_FANOUT~
adr_o[0] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => dat_i[0].IN1
dat_i[1] => dat_i[1].IN1
dat_i[2] => dat_i[2].IN1
dat_i[3] => dat_i[3].IN1
dat_i[4] => dat_i[4].IN1
dat_i[5] => dat_i[5].IN1
dat_i[6] => dat_i[6].IN1
dat_i[7] => dat_i[7].IN1
dat_i[8] => dat_i[8].IN1
dat_i[9] => dat_i[9].IN1
dat_i[10] => dat_i[10].IN1
dat_i[11] => dat_i[11].IN1
dat_i[12] => dat_i[12].IN1
dat_i[13] => dat_i[13].IN1
dat_i[14] => dat_i[14].IN1
dat_i[15] => dat_i[15].IN1
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[0] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[1] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
acc_o <= acc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => dat_o.IN1
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => always4.IN1
ack_i => acc_o.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
we_o <= we_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
bufw_adr_i[0] => ~NO_FANOUT~
bufw_adr_i[1] => ~NO_FANOUT~
bufw_adr_i[2] => wb_bufram_addr.DATAB
bufw_adr_i[3] => wb_bufram_addr.DATAB
bufw_adr_i[4] => wb_bufram_addr.DATAB
bufw_adr_i[5] => Equal5.IN26
bufw_adr_i[6] => Equal5.IN25
bufw_adr_i[7] => Equal5.IN24
bufw_adr_i[8] => Equal5.IN23
bufw_adr_i[9] => Equal5.IN22
bufw_adr_i[10] => Equal5.IN21
bufw_adr_i[11] => Equal5.IN20
bufw_adr_i[12] => Equal5.IN19
bufw_adr_i[13] => Equal5.IN18
bufw_adr_i[14] => Equal5.IN17
bufw_adr_i[15] => Equal5.IN16
bufw_adr_i[16] => Equal5.IN15
bufw_adr_i[17] => Equal5.IN14
bufw_adr_i[18] => Equal5.IN13
bufw_adr_i[19] => Equal5.IN12
bufw_adr_i[20] => Equal5.IN11
bufw_adr_i[21] => Equal5.IN10
bufw_adr_i[22] => Equal5.IN9
bufw_adr_i[23] => Equal5.IN8
bufw_adr_i[24] => Equal5.IN7
bufw_adr_i[25] => Equal5.IN6
bufw_adr_i[26] => Equal5.IN5
bufw_adr_i[27] => Equal5.IN4
bufw_adr_i[28] => Equal5.IN3
bufw_adr_i[29] => Equal5.IN2
bufw_adr_i[30] => Equal5.IN1
bufw_adr_i[31] => Equal5.IN0
bufw_dat_i[0] => wb_bufram_di.DATAB
bufw_dat_i[1] => wb_bufram_di.DATAB
bufw_dat_i[2] => wb_bufram_di.DATAB
bufw_dat_i[3] => wb_bufram_di.DATAB
bufw_dat_i[4] => wb_bufram_di.DATAB
bufw_dat_i[5] => wb_bufram_di.DATAB
bufw_dat_i[6] => wb_bufram_di.DATAB
bufw_dat_i[7] => wb_bufram_di.DATAB
bufw_dat_i[8] => wb_bufram_di.DATAB
bufw_dat_i[9] => wb_bufram_di.DATAB
bufw_dat_i[10] => wb_bufram_di.DATAB
bufw_dat_i[11] => wb_bufram_di.DATAB
bufw_dat_i[12] => wb_bufram_di.DATAB
bufw_dat_i[13] => wb_bufram_di.DATAB
bufw_dat_i[14] => wb_bufram_di.DATAB
bufw_dat_i[15] => wb_bufram_di.DATAB
bufw_dat_i[16] => wb_bufram_di.DATAB
bufw_dat_i[17] => wb_bufram_di.DATAB
bufw_dat_i[18] => wb_bufram_di.DATAB
bufw_dat_i[19] => wb_bufram_di.DATAB
bufw_dat_i[20] => wb_bufram_di.DATAB
bufw_dat_i[21] => wb_bufram_di.DATAB
bufw_dat_i[22] => wb_bufram_di.DATAB
bufw_dat_i[23] => wb_bufram_di.DATAB
bufw_dat_i[24] => wb_bufram_di.DATAB
bufw_dat_i[25] => wb_bufram_di.DATAB
bufw_dat_i[26] => wb_bufram_di.DATAB
bufw_dat_i[27] => wb_bufram_di.DATAB
bufw_dat_i[28] => wb_bufram_di.DATAB
bufw_dat_i[29] => wb_bufram_di.DATAB
bufw_dat_i[30] => wb_bufram_di.DATAB
bufw_dat_i[31] => wb_bufram_di.DATAB
bufw_sel_i[0] => wb_bufram_we.DATAB
bufw_sel_i[1] => wb_bufram_we.DATAB
bufw_sel_i[2] => wb_bufram_we.DATAB
bufw_sel_i[3] => wb_bufram_we.DATAB
bufw_we_i => wb_bufram_we.IN1
bufw_we_i => wb_bufram_addr.IN1
bufw_we_i => wb_bufram_di.IN1


|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram
clk_a => clk_a.IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
we_a[0] => we_a[0].IN1
we_a[1] => we_a[1].IN1
we_a[2] => we_a[2].IN1
we_a[3] => we_a[3].IN1
di_a[0] => di_a[0].IN1
di_a[1] => di_a[1].IN1
di_a[2] => di_a[2].IN1
di_a[3] => di_a[3].IN1
di_a[4] => di_a[4].IN1
di_a[5] => di_a[5].IN1
di_a[6] => di_a[6].IN1
di_a[7] => di_a[7].IN1
di_a[8] => di_a[8].IN1
di_a[9] => di_a[9].IN1
di_a[10] => di_a[10].IN1
di_a[11] => di_a[11].IN1
di_a[12] => di_a[12].IN1
di_a[13] => di_a[13].IN1
di_a[14] => di_a[14].IN1
di_a[15] => di_a[15].IN1
di_a[16] => di_a[16].IN1
di_a[17] => di_a[17].IN1
di_a[18] => di_a[18].IN1
di_a[19] => di_a[19].IN1
di_a[20] => di_a[20].IN1
di_a[21] => di_a[21].IN1
di_a[22] => di_a[22].IN1
di_a[23] => di_a[23].IN1
di_a[24] => di_a[24].IN1
di_a[25] => di_a[25].IN1
di_a[26] => di_a[26].IN1
di_a[27] => di_a[27].IN1
di_a[28] => di_a[28].IN1
di_a[29] => di_a[29].IN1
di_a[30] => di_a[30].IN1
di_a[31] => di_a[31].IN1
do_a[0] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[1] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[2] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[3] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[4] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[5] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[6] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[7] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[8] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[9] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[10] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[11] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[12] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[13] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[14] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[15] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[16] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[17] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[18] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[19] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[20] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[21] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[22] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[23] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[24] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[25] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[26] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[27] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[28] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[29] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[30] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[31] <= dpram_altera:dpram_altera.dpram_altera.do_a
clk_b => clk_b.IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
we_b[0] => we_b[0].IN1
we_b[1] => we_b[1].IN1
we_b[2] => we_b[2].IN1
we_b[3] => we_b[3].IN1
di_b[0] => di_b[0].IN1
di_b[1] => di_b[1].IN1
di_b[2] => di_b[2].IN1
di_b[3] => di_b[3].IN1
di_b[4] => di_b[4].IN1
di_b[5] => di_b[5].IN1
di_b[6] => di_b[6].IN1
di_b[7] => di_b[7].IN1
di_b[8] => di_b[8].IN1
di_b[9] => di_b[9].IN1
di_b[10] => di_b[10].IN1
di_b[11] => di_b[11].IN1
di_b[12] => di_b[12].IN1
di_b[13] => di_b[13].IN1
di_b[14] => di_b[14].IN1
di_b[15] => di_b[15].IN1
di_b[16] => di_b[16].IN1
di_b[17] => di_b[17].IN1
di_b[18] => di_b[18].IN1
di_b[19] => di_b[19].IN1
di_b[20] => di_b[20].IN1
di_b[21] => di_b[21].IN1
di_b[22] => di_b[22].IN1
di_b[23] => di_b[23].IN1
di_b[24] => di_b[24].IN1
di_b[25] => di_b[25].IN1
di_b[26] => di_b[26].IN1
di_b[27] => di_b[27].IN1
di_b[28] => di_b[28].IN1
di_b[29] => di_b[29].IN1
di_b[30] => di_b[30].IN1
di_b[31] => di_b[31].IN1
do_b[0] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[1] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[2] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[3] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[4] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[5] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[6] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[7] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[8] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[9] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[10] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[11] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[12] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[13] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[14] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[15] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[16] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[17] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[18] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[19] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[20] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[21] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[22] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[23] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[24] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[25] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[26] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[27] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[28] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[29] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[30] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[31] <= dpram_altera:dpram_altera.dpram_altera.do_b


|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
clk_a => clk_a.IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
we_a[0] => we_a[0].IN1
we_a[1] => we_a[1].IN1
we_a[2] => we_a[2].IN1
we_a[3] => we_a[3].IN1
di_a[0] => di_a[0].IN1
di_a[1] => di_a[1].IN1
di_a[2] => di_a[2].IN1
di_a[3] => di_a[3].IN1
di_a[4] => di_a[4].IN1
di_a[5] => di_a[5].IN1
di_a[6] => di_a[6].IN1
di_a[7] => di_a[7].IN1
di_a[8] => di_a[8].IN1
di_a[9] => di_a[9].IN1
di_a[10] => di_a[10].IN1
di_a[11] => di_a[11].IN1
di_a[12] => di_a[12].IN1
di_a[13] => di_a[13].IN1
di_a[14] => di_a[14].IN1
di_a[15] => di_a[15].IN1
di_a[16] => di_a[16].IN1
di_a[17] => di_a[17].IN1
di_a[18] => di_a[18].IN1
di_a[19] => di_a[19].IN1
di_a[20] => di_a[20].IN1
di_a[21] => di_a[21].IN1
di_a[22] => di_a[22].IN1
di_a[23] => di_a[23].IN1
di_a[24] => di_a[24].IN1
di_a[25] => di_a[25].IN1
di_a[26] => di_a[26].IN1
di_a[27] => di_a[27].IN1
di_a[28] => di_a[28].IN1
di_a[29] => di_a[29].IN1
di_a[30] => di_a[30].IN1
di_a[31] => di_a[31].IN1
do_a[0] <= altsyncram:altsyncram_component.q_a
do_a[1] <= altsyncram:altsyncram_component.q_a
do_a[2] <= altsyncram:altsyncram_component.q_a
do_a[3] <= altsyncram:altsyncram_component.q_a
do_a[4] <= altsyncram:altsyncram_component.q_a
do_a[5] <= altsyncram:altsyncram_component.q_a
do_a[6] <= altsyncram:altsyncram_component.q_a
do_a[7] <= altsyncram:altsyncram_component.q_a
do_a[8] <= altsyncram:altsyncram_component.q_a
do_a[9] <= altsyncram:altsyncram_component.q_a
do_a[10] <= altsyncram:altsyncram_component.q_a
do_a[11] <= altsyncram:altsyncram_component.q_a
do_a[12] <= altsyncram:altsyncram_component.q_a
do_a[13] <= altsyncram:altsyncram_component.q_a
do_a[14] <= altsyncram:altsyncram_component.q_a
do_a[15] <= altsyncram:altsyncram_component.q_a
do_a[16] <= altsyncram:altsyncram_component.q_a
do_a[17] <= altsyncram:altsyncram_component.q_a
do_a[18] <= altsyncram:altsyncram_component.q_a
do_a[19] <= altsyncram:altsyncram_component.q_a
do_a[20] <= altsyncram:altsyncram_component.q_a
do_a[21] <= altsyncram:altsyncram_component.q_a
do_a[22] <= altsyncram:altsyncram_component.q_a
do_a[23] <= altsyncram:altsyncram_component.q_a
do_a[24] <= altsyncram:altsyncram_component.q_a
do_a[25] <= altsyncram:altsyncram_component.q_a
do_a[26] <= altsyncram:altsyncram_component.q_a
do_a[27] <= altsyncram:altsyncram_component.q_a
do_a[28] <= altsyncram:altsyncram_component.q_a
do_a[29] <= altsyncram:altsyncram_component.q_a
do_a[30] <= altsyncram:altsyncram_component.q_a
do_a[31] <= altsyncram:altsyncram_component.q_a
clk_b => clk_b.IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
we_b[0] => we_b[0].IN1
we_b[1] => we_b[1].IN1
we_b[2] => we_b[2].IN1
we_b[3] => we_b[3].IN1
di_b[0] => di_b[0].IN1
di_b[1] => di_b[1].IN1
di_b[2] => di_b[2].IN1
di_b[3] => di_b[3].IN1
di_b[4] => di_b[4].IN1
di_b[5] => di_b[5].IN1
di_b[6] => di_b[6].IN1
di_b[7] => di_b[7].IN1
di_b[8] => di_b[8].IN1
di_b[9] => di_b[9].IN1
di_b[10] => di_b[10].IN1
di_b[11] => di_b[11].IN1
di_b[12] => di_b[12].IN1
di_b[13] => di_b[13].IN1
di_b[14] => di_b[14].IN1
di_b[15] => di_b[15].IN1
di_b[16] => di_b[16].IN1
di_b[17] => di_b[17].IN1
di_b[18] => di_b[18].IN1
di_b[19] => di_b[19].IN1
di_b[20] => di_b[20].IN1
di_b[21] => di_b[21].IN1
di_b[22] => di_b[22].IN1
di_b[23] => di_b[23].IN1
di_b[24] => di_b[24].IN1
di_b[25] => di_b[25].IN1
di_b[26] => di_b[26].IN1
di_b[27] => di_b[27].IN1
di_b[28] => di_b[28].IN1
di_b[29] => di_b[29].IN1
di_b[30] => di_b[30].IN1
di_b[31] => di_b[31].IN1
do_b[0] <= altsyncram:altsyncram_component.q_b
do_b[1] <= altsyncram:altsyncram_component.q_b
do_b[2] <= altsyncram:altsyncram_component.q_b
do_b[3] <= altsyncram:altsyncram_component.q_b
do_b[4] <= altsyncram:altsyncram_component.q_b
do_b[5] <= altsyncram:altsyncram_component.q_b
do_b[6] <= altsyncram:altsyncram_component.q_b
do_b[7] <= altsyncram:altsyncram_component.q_b
do_b[8] <= altsyncram:altsyncram_component.q_b
do_b[9] <= altsyncram:altsyncram_component.q_b
do_b[10] <= altsyncram:altsyncram_component.q_b
do_b[11] <= altsyncram:altsyncram_component.q_b
do_b[12] <= altsyncram:altsyncram_component.q_b
do_b[13] <= altsyncram:altsyncram_component.q_b
do_b[14] <= altsyncram:altsyncram_component.q_b
do_b[15] <= altsyncram:altsyncram_component.q_b
do_b[16] <= altsyncram:altsyncram_component.q_b
do_b[17] <= altsyncram:altsyncram_component.q_b
do_b[18] <= altsyncram:altsyncram_component.q_b
do_b[19] <= altsyncram:altsyncram_component.q_b
do_b[20] <= altsyncram:altsyncram_component.q_b
do_b[21] <= altsyncram:altsyncram_component.q_b
do_b[22] <= altsyncram:altsyncram_component.q_b
do_b[23] <= altsyncram:altsyncram_component.q_b
do_b[24] <= altsyncram:altsyncram_component.q_b
do_b[25] <= altsyncram:altsyncram_component.q_b
do_b[26] <= altsyncram:altsyncram_component.q_b
do_b[27] <= altsyncram:altsyncram_component.q_b
do_b[28] <= altsyncram:altsyncram_component.q_b
do_b[29] <= altsyncram:altsyncram_component.q_b
do_b[30] <= altsyncram:altsyncram_component.q_b
do_b[31] <= altsyncram:altsyncram_component.q_b


|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
wren_a => altsyncram_gpi2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_gpi2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gpi2:auto_generated.data_a[0]
data_a[1] => altsyncram_gpi2:auto_generated.data_a[1]
data_a[2] => altsyncram_gpi2:auto_generated.data_a[2]
data_a[3] => altsyncram_gpi2:auto_generated.data_a[3]
data_a[4] => altsyncram_gpi2:auto_generated.data_a[4]
data_a[5] => altsyncram_gpi2:auto_generated.data_a[5]
data_a[6] => altsyncram_gpi2:auto_generated.data_a[6]
data_a[7] => altsyncram_gpi2:auto_generated.data_a[7]
data_a[8] => altsyncram_gpi2:auto_generated.data_a[8]
data_a[9] => altsyncram_gpi2:auto_generated.data_a[9]
data_a[10] => altsyncram_gpi2:auto_generated.data_a[10]
data_a[11] => altsyncram_gpi2:auto_generated.data_a[11]
data_a[12] => altsyncram_gpi2:auto_generated.data_a[12]
data_a[13] => altsyncram_gpi2:auto_generated.data_a[13]
data_a[14] => altsyncram_gpi2:auto_generated.data_a[14]
data_a[15] => altsyncram_gpi2:auto_generated.data_a[15]
data_a[16] => altsyncram_gpi2:auto_generated.data_a[16]
data_a[17] => altsyncram_gpi2:auto_generated.data_a[17]
data_a[18] => altsyncram_gpi2:auto_generated.data_a[18]
data_a[19] => altsyncram_gpi2:auto_generated.data_a[19]
data_a[20] => altsyncram_gpi2:auto_generated.data_a[20]
data_a[21] => altsyncram_gpi2:auto_generated.data_a[21]
data_a[22] => altsyncram_gpi2:auto_generated.data_a[22]
data_a[23] => altsyncram_gpi2:auto_generated.data_a[23]
data_a[24] => altsyncram_gpi2:auto_generated.data_a[24]
data_a[25] => altsyncram_gpi2:auto_generated.data_a[25]
data_a[26] => altsyncram_gpi2:auto_generated.data_a[26]
data_a[27] => altsyncram_gpi2:auto_generated.data_a[27]
data_a[28] => altsyncram_gpi2:auto_generated.data_a[28]
data_a[29] => altsyncram_gpi2:auto_generated.data_a[29]
data_a[30] => altsyncram_gpi2:auto_generated.data_a[30]
data_a[31] => altsyncram_gpi2:auto_generated.data_a[31]
data_b[0] => altsyncram_gpi2:auto_generated.data_b[0]
data_b[1] => altsyncram_gpi2:auto_generated.data_b[1]
data_b[2] => altsyncram_gpi2:auto_generated.data_b[2]
data_b[3] => altsyncram_gpi2:auto_generated.data_b[3]
data_b[4] => altsyncram_gpi2:auto_generated.data_b[4]
data_b[5] => altsyncram_gpi2:auto_generated.data_b[5]
data_b[6] => altsyncram_gpi2:auto_generated.data_b[6]
data_b[7] => altsyncram_gpi2:auto_generated.data_b[7]
data_b[8] => altsyncram_gpi2:auto_generated.data_b[8]
data_b[9] => altsyncram_gpi2:auto_generated.data_b[9]
data_b[10] => altsyncram_gpi2:auto_generated.data_b[10]
data_b[11] => altsyncram_gpi2:auto_generated.data_b[11]
data_b[12] => altsyncram_gpi2:auto_generated.data_b[12]
data_b[13] => altsyncram_gpi2:auto_generated.data_b[13]
data_b[14] => altsyncram_gpi2:auto_generated.data_b[14]
data_b[15] => altsyncram_gpi2:auto_generated.data_b[15]
data_b[16] => altsyncram_gpi2:auto_generated.data_b[16]
data_b[17] => altsyncram_gpi2:auto_generated.data_b[17]
data_b[18] => altsyncram_gpi2:auto_generated.data_b[18]
data_b[19] => altsyncram_gpi2:auto_generated.data_b[19]
data_b[20] => altsyncram_gpi2:auto_generated.data_b[20]
data_b[21] => altsyncram_gpi2:auto_generated.data_b[21]
data_b[22] => altsyncram_gpi2:auto_generated.data_b[22]
data_b[23] => altsyncram_gpi2:auto_generated.data_b[23]
data_b[24] => altsyncram_gpi2:auto_generated.data_b[24]
data_b[25] => altsyncram_gpi2:auto_generated.data_b[25]
data_b[26] => altsyncram_gpi2:auto_generated.data_b[26]
data_b[27] => altsyncram_gpi2:auto_generated.data_b[27]
data_b[28] => altsyncram_gpi2:auto_generated.data_b[28]
data_b[29] => altsyncram_gpi2:auto_generated.data_b[29]
data_b[30] => altsyncram_gpi2:auto_generated.data_b[30]
data_b[31] => altsyncram_gpi2:auto_generated.data_b[31]
address_a[0] => altsyncram_gpi2:auto_generated.address_a[0]
address_a[1] => altsyncram_gpi2:auto_generated.address_a[1]
address_a[2] => altsyncram_gpi2:auto_generated.address_a[2]
address_a[3] => altsyncram_gpi2:auto_generated.address_a[3]
address_b[0] => altsyncram_gpi2:auto_generated.address_b[0]
address_b[1] => altsyncram_gpi2:auto_generated.address_b[1]
address_b[2] => altsyncram_gpi2:auto_generated.address_b[2]
address_b[3] => altsyncram_gpi2:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gpi2:auto_generated.clock0
clock1 => altsyncram_gpi2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_gpi2:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_gpi2:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_gpi2:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_gpi2:auto_generated.byteena_a[3]
byteena_b[0] => altsyncram_gpi2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_gpi2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_gpi2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_gpi2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_gpi2:auto_generated.q_a[0]
q_a[1] <= altsyncram_gpi2:auto_generated.q_a[1]
q_a[2] <= altsyncram_gpi2:auto_generated.q_a[2]
q_a[3] <= altsyncram_gpi2:auto_generated.q_a[3]
q_a[4] <= altsyncram_gpi2:auto_generated.q_a[4]
q_a[5] <= altsyncram_gpi2:auto_generated.q_a[5]
q_a[6] <= altsyncram_gpi2:auto_generated.q_a[6]
q_a[7] <= altsyncram_gpi2:auto_generated.q_a[7]
q_a[8] <= altsyncram_gpi2:auto_generated.q_a[8]
q_a[9] <= altsyncram_gpi2:auto_generated.q_a[9]
q_a[10] <= altsyncram_gpi2:auto_generated.q_a[10]
q_a[11] <= altsyncram_gpi2:auto_generated.q_a[11]
q_a[12] <= altsyncram_gpi2:auto_generated.q_a[12]
q_a[13] <= altsyncram_gpi2:auto_generated.q_a[13]
q_a[14] <= altsyncram_gpi2:auto_generated.q_a[14]
q_a[15] <= altsyncram_gpi2:auto_generated.q_a[15]
q_a[16] <= altsyncram_gpi2:auto_generated.q_a[16]
q_a[17] <= altsyncram_gpi2:auto_generated.q_a[17]
q_a[18] <= altsyncram_gpi2:auto_generated.q_a[18]
q_a[19] <= altsyncram_gpi2:auto_generated.q_a[19]
q_a[20] <= altsyncram_gpi2:auto_generated.q_a[20]
q_a[21] <= altsyncram_gpi2:auto_generated.q_a[21]
q_a[22] <= altsyncram_gpi2:auto_generated.q_a[22]
q_a[23] <= altsyncram_gpi2:auto_generated.q_a[23]
q_a[24] <= altsyncram_gpi2:auto_generated.q_a[24]
q_a[25] <= altsyncram_gpi2:auto_generated.q_a[25]
q_a[26] <= altsyncram_gpi2:auto_generated.q_a[26]
q_a[27] <= altsyncram_gpi2:auto_generated.q_a[27]
q_a[28] <= altsyncram_gpi2:auto_generated.q_a[28]
q_a[29] <= altsyncram_gpi2:auto_generated.q_a[29]
q_a[30] <= altsyncram_gpi2:auto_generated.q_a[30]
q_a[31] <= altsyncram_gpi2:auto_generated.q_a[31]
q_b[0] <= altsyncram_gpi2:auto_generated.q_b[0]
q_b[1] <= altsyncram_gpi2:auto_generated.q_b[1]
q_b[2] <= altsyncram_gpi2:auto_generated.q_b[2]
q_b[3] <= altsyncram_gpi2:auto_generated.q_b[3]
q_b[4] <= altsyncram_gpi2:auto_generated.q_b[4]
q_b[5] <= altsyncram_gpi2:auto_generated.q_b[5]
q_b[6] <= altsyncram_gpi2:auto_generated.q_b[6]
q_b[7] <= altsyncram_gpi2:auto_generated.q_b[7]
q_b[8] <= altsyncram_gpi2:auto_generated.q_b[8]
q_b[9] <= altsyncram_gpi2:auto_generated.q_b[9]
q_b[10] <= altsyncram_gpi2:auto_generated.q_b[10]
q_b[11] <= altsyncram_gpi2:auto_generated.q_b[11]
q_b[12] <= altsyncram_gpi2:auto_generated.q_b[12]
q_b[13] <= altsyncram_gpi2:auto_generated.q_b[13]
q_b[14] <= altsyncram_gpi2:auto_generated.q_b[14]
q_b[15] <= altsyncram_gpi2:auto_generated.q_b[15]
q_b[16] <= altsyncram_gpi2:auto_generated.q_b[16]
q_b[17] <= altsyncram_gpi2:auto_generated.q_b[17]
q_b[18] <= altsyncram_gpi2:auto_generated.q_b[18]
q_b[19] <= altsyncram_gpi2:auto_generated.q_b[19]
q_b[20] <= altsyncram_gpi2:auto_generated.q_b[20]
q_b[21] <= altsyncram_gpi2:auto_generated.q_b[21]
q_b[22] <= altsyncram_gpi2:auto_generated.q_b[22]
q_b[23] <= altsyncram_gpi2:auto_generated.q_b[23]
q_b[24] <= altsyncram_gpi2:auto_generated.q_b[24]
q_b[25] <= altsyncram_gpi2:auto_generated.q_b[25]
q_b[26] <= altsyncram_gpi2:auto_generated.q_b[26]
q_b[27] <= altsyncram_gpi2:auto_generated.q_b[27]
q_b[28] <= altsyncram_gpi2:auto_generated.q_b[28]
q_b[29] <= altsyncram_gpi2:auto_generated.q_b[29]
q_b[30] <= altsyncram_gpi2:auto_generated.q_b[30]
q_b[31] <= altsyncram_gpi2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_gpi2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => full_o.OUTPUTSELECT
wr_clk_i => mem.we_a.CLK
wr_clk_i => mem.waddr_a[2].CLK
wr_clk_i => mem.waddr_a[1].CLK
wr_clk_i => mem.waddr_a[0].CLK
wr_clk_i => mem.data_a[71].CLK
wr_clk_i => mem.data_a[70].CLK
wr_clk_i => mem.data_a[69].CLK
wr_clk_i => mem.data_a[68].CLK
wr_clk_i => mem.data_a[67].CLK
wr_clk_i => mem.data_a[66].CLK
wr_clk_i => mem.data_a[65].CLK
wr_clk_i => mem.data_a[64].CLK
wr_clk_i => mem.data_a[63].CLK
wr_clk_i => mem.data_a[62].CLK
wr_clk_i => mem.data_a[61].CLK
wr_clk_i => mem.data_a[60].CLK
wr_clk_i => mem.data_a[59].CLK
wr_clk_i => mem.data_a[58].CLK
wr_clk_i => mem.data_a[57].CLK
wr_clk_i => mem.data_a[56].CLK
wr_clk_i => mem.data_a[55].CLK
wr_clk_i => mem.data_a[54].CLK
wr_clk_i => mem.data_a[53].CLK
wr_clk_i => mem.data_a[52].CLK
wr_clk_i => mem.data_a[51].CLK
wr_clk_i => mem.data_a[50].CLK
wr_clk_i => mem.data_a[49].CLK
wr_clk_i => mem.data_a[48].CLK
wr_clk_i => mem.data_a[47].CLK
wr_clk_i => mem.data_a[46].CLK
wr_clk_i => mem.data_a[45].CLK
wr_clk_i => mem.data_a[44].CLK
wr_clk_i => mem.data_a[43].CLK
wr_clk_i => mem.data_a[42].CLK
wr_clk_i => mem.data_a[41].CLK
wr_clk_i => mem.data_a[40].CLK
wr_clk_i => mem.data_a[39].CLK
wr_clk_i => mem.data_a[38].CLK
wr_clk_i => mem.data_a[37].CLK
wr_clk_i => mem.data_a[36].CLK
wr_clk_i => mem.data_a[35].CLK
wr_clk_i => mem.data_a[34].CLK
wr_clk_i => mem.data_a[33].CLK
wr_clk_i => mem.data_a[32].CLK
wr_clk_i => mem.data_a[31].CLK
wr_clk_i => mem.data_a[30].CLK
wr_clk_i => mem.data_a[29].CLK
wr_clk_i => mem.data_a[28].CLK
wr_clk_i => mem.data_a[27].CLK
wr_clk_i => mem.data_a[26].CLK
wr_clk_i => mem.data_a[25].CLK
wr_clk_i => mem.data_a[24].CLK
wr_clk_i => mem.data_a[23].CLK
wr_clk_i => mem.data_a[22].CLK
wr_clk_i => mem.data_a[21].CLK
wr_clk_i => mem.data_a[20].CLK
wr_clk_i => mem.data_a[19].CLK
wr_clk_i => mem.data_a[18].CLK
wr_clk_i => mem.data_a[17].CLK
wr_clk_i => mem.data_a[16].CLK
wr_clk_i => mem.data_a[15].CLK
wr_clk_i => mem.data_a[14].CLK
wr_clk_i => mem.data_a[13].CLK
wr_clk_i => mem.data_a[12].CLK
wr_clk_i => mem.data_a[11].CLK
wr_clk_i => mem.data_a[10].CLK
wr_clk_i => mem.data_a[9].CLK
wr_clk_i => mem.data_a[8].CLK
wr_clk_i => mem.data_a[7].CLK
wr_clk_i => mem.data_a[6].CLK
wr_clk_i => mem.data_a[5].CLK
wr_clk_i => mem.data_a[4].CLK
wr_clk_i => mem.data_a[3].CLK
wr_clk_i => mem.data_a[2].CLK
wr_clk_i => mem.data_a[1].CLK
wr_clk_i => mem.data_a[0].CLK
wr_clk_i => full_o~reg0.CLK
wr_clk_i => rd_addr_gray_wr_r[0].CLK
wr_clk_i => rd_addr_gray_wr_r[1].CLK
wr_clk_i => rd_addr_gray_wr_r[2].CLK
wr_clk_i => rd_addr_gray_wr[0].CLK
wr_clk_i => rd_addr_gray_wr[1].CLK
wr_clk_i => rd_addr_gray_wr[2].CLK
wr_clk_i => wr_addr_gray[0].CLK
wr_clk_i => wr_addr_gray[1].CLK
wr_clk_i => wr_addr_gray[2].CLK
wr_clk_i => wr_addr[0].CLK
wr_clk_i => wr_addr[1].CLK
wr_clk_i => wr_addr[2].CLK
wr_clk_i => mem.CLK0
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => full_o.OUTPUTSELECT
wr_en_i => mem.we_a.DATAIN
wr_en_i => mem.WE
wr_data_i[0] => mem.data_a[0].DATAIN
wr_data_i[0] => mem.DATAIN
wr_data_i[1] => mem.data_a[1].DATAIN
wr_data_i[1] => mem.DATAIN1
wr_data_i[2] => mem.data_a[2].DATAIN
wr_data_i[2] => mem.DATAIN2
wr_data_i[3] => mem.data_a[3].DATAIN
wr_data_i[3] => mem.DATAIN3
wr_data_i[4] => mem.data_a[4].DATAIN
wr_data_i[4] => mem.DATAIN4
wr_data_i[5] => mem.data_a[5].DATAIN
wr_data_i[5] => mem.DATAIN5
wr_data_i[6] => mem.data_a[6].DATAIN
wr_data_i[6] => mem.DATAIN6
wr_data_i[7] => mem.data_a[7].DATAIN
wr_data_i[7] => mem.DATAIN7
wr_data_i[8] => mem.data_a[8].DATAIN
wr_data_i[8] => mem.DATAIN8
wr_data_i[9] => mem.data_a[9].DATAIN
wr_data_i[9] => mem.DATAIN9
wr_data_i[10] => mem.data_a[10].DATAIN
wr_data_i[10] => mem.DATAIN10
wr_data_i[11] => mem.data_a[11].DATAIN
wr_data_i[11] => mem.DATAIN11
wr_data_i[12] => mem.data_a[12].DATAIN
wr_data_i[12] => mem.DATAIN12
wr_data_i[13] => mem.data_a[13].DATAIN
wr_data_i[13] => mem.DATAIN13
wr_data_i[14] => mem.data_a[14].DATAIN
wr_data_i[14] => mem.DATAIN14
wr_data_i[15] => mem.data_a[15].DATAIN
wr_data_i[15] => mem.DATAIN15
wr_data_i[16] => mem.data_a[16].DATAIN
wr_data_i[16] => mem.DATAIN16
wr_data_i[17] => mem.data_a[17].DATAIN
wr_data_i[17] => mem.DATAIN17
wr_data_i[18] => mem.data_a[18].DATAIN
wr_data_i[18] => mem.DATAIN18
wr_data_i[19] => mem.data_a[19].DATAIN
wr_data_i[19] => mem.DATAIN19
wr_data_i[20] => mem.data_a[20].DATAIN
wr_data_i[20] => mem.DATAIN20
wr_data_i[21] => mem.data_a[21].DATAIN
wr_data_i[21] => mem.DATAIN21
wr_data_i[22] => mem.data_a[22].DATAIN
wr_data_i[22] => mem.DATAIN22
wr_data_i[23] => mem.data_a[23].DATAIN
wr_data_i[23] => mem.DATAIN23
wr_data_i[24] => mem.data_a[24].DATAIN
wr_data_i[24] => mem.DATAIN24
wr_data_i[25] => mem.data_a[25].DATAIN
wr_data_i[25] => mem.DATAIN25
wr_data_i[26] => mem.data_a[26].DATAIN
wr_data_i[26] => mem.DATAIN26
wr_data_i[27] => mem.data_a[27].DATAIN
wr_data_i[27] => mem.DATAIN27
wr_data_i[28] => mem.data_a[28].DATAIN
wr_data_i[28] => mem.DATAIN28
wr_data_i[29] => mem.data_a[29].DATAIN
wr_data_i[29] => mem.DATAIN29
wr_data_i[30] => mem.data_a[30].DATAIN
wr_data_i[30] => mem.DATAIN30
wr_data_i[31] => mem.data_a[31].DATAIN
wr_data_i[31] => mem.DATAIN31
wr_data_i[32] => mem.data_a[32].DATAIN
wr_data_i[32] => mem.DATAIN32
wr_data_i[33] => mem.data_a[33].DATAIN
wr_data_i[33] => mem.DATAIN33
wr_data_i[34] => mem.data_a[34].DATAIN
wr_data_i[34] => mem.DATAIN34
wr_data_i[35] => mem.data_a[35].DATAIN
wr_data_i[35] => mem.DATAIN35
wr_data_i[36] => mem.data_a[36].DATAIN
wr_data_i[36] => mem.DATAIN36
wr_data_i[37] => mem.data_a[37].DATAIN
wr_data_i[37] => mem.DATAIN37
wr_data_i[38] => mem.data_a[38].DATAIN
wr_data_i[38] => mem.DATAIN38
wr_data_i[39] => mem.data_a[39].DATAIN
wr_data_i[39] => mem.DATAIN39
wr_data_i[40] => mem.data_a[40].DATAIN
wr_data_i[40] => mem.DATAIN40
wr_data_i[41] => mem.data_a[41].DATAIN
wr_data_i[41] => mem.DATAIN41
wr_data_i[42] => mem.data_a[42].DATAIN
wr_data_i[42] => mem.DATAIN42
wr_data_i[43] => mem.data_a[43].DATAIN
wr_data_i[43] => mem.DATAIN43
wr_data_i[44] => mem.data_a[44].DATAIN
wr_data_i[44] => mem.DATAIN44
wr_data_i[45] => mem.data_a[45].DATAIN
wr_data_i[45] => mem.DATAIN45
wr_data_i[46] => mem.data_a[46].DATAIN
wr_data_i[46] => mem.DATAIN46
wr_data_i[47] => mem.data_a[47].DATAIN
wr_data_i[47] => mem.DATAIN47
wr_data_i[48] => mem.data_a[48].DATAIN
wr_data_i[48] => mem.DATAIN48
wr_data_i[49] => mem.data_a[49].DATAIN
wr_data_i[49] => mem.DATAIN49
wr_data_i[50] => mem.data_a[50].DATAIN
wr_data_i[50] => mem.DATAIN50
wr_data_i[51] => mem.data_a[51].DATAIN
wr_data_i[51] => mem.DATAIN51
wr_data_i[52] => mem.data_a[52].DATAIN
wr_data_i[52] => mem.DATAIN52
wr_data_i[53] => mem.data_a[53].DATAIN
wr_data_i[53] => mem.DATAIN53
wr_data_i[54] => mem.data_a[54].DATAIN
wr_data_i[54] => mem.DATAIN54
wr_data_i[55] => mem.data_a[55].DATAIN
wr_data_i[55] => mem.DATAIN55
wr_data_i[56] => mem.data_a[56].DATAIN
wr_data_i[56] => mem.DATAIN56
wr_data_i[57] => mem.data_a[57].DATAIN
wr_data_i[57] => mem.DATAIN57
wr_data_i[58] => mem.data_a[58].DATAIN
wr_data_i[58] => mem.DATAIN58
wr_data_i[59] => mem.data_a[59].DATAIN
wr_data_i[59] => mem.DATAIN59
wr_data_i[60] => mem.data_a[60].DATAIN
wr_data_i[60] => mem.DATAIN60
wr_data_i[61] => mem.data_a[61].DATAIN
wr_data_i[61] => mem.DATAIN61
wr_data_i[62] => mem.data_a[62].DATAIN
wr_data_i[62] => mem.DATAIN62
wr_data_i[63] => mem.data_a[63].DATAIN
wr_data_i[63] => mem.DATAIN63
wr_data_i[64] => mem.data_a[64].DATAIN
wr_data_i[64] => mem.DATAIN64
wr_data_i[65] => mem.data_a[65].DATAIN
wr_data_i[65] => mem.DATAIN65
wr_data_i[66] => mem.data_a[66].DATAIN
wr_data_i[66] => mem.DATAIN66
wr_data_i[67] => mem.data_a[67].DATAIN
wr_data_i[67] => mem.DATAIN67
wr_data_i[68] => mem.data_a[68].DATAIN
wr_data_i[68] => mem.DATAIN68
wr_data_i[69] => mem.data_a[69].DATAIN
wr_data_i[69] => mem.DATAIN69
wr_data_i[70] => mem.data_a[70].DATAIN
wr_data_i[70] => mem.DATAIN70
wr_data_i[71] => mem.data_a[71].DATAIN
wr_data_i[71] => mem.DATAIN71
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => empty_o.OUTPUTSELECT
rd_clk_i => rd_data_o[0]~reg0.CLK
rd_clk_i => rd_data_o[1]~reg0.CLK
rd_clk_i => rd_data_o[2]~reg0.CLK
rd_clk_i => rd_data_o[3]~reg0.CLK
rd_clk_i => rd_data_o[4]~reg0.CLK
rd_clk_i => rd_data_o[5]~reg0.CLK
rd_clk_i => rd_data_o[6]~reg0.CLK
rd_clk_i => rd_data_o[7]~reg0.CLK
rd_clk_i => rd_data_o[8]~reg0.CLK
rd_clk_i => rd_data_o[9]~reg0.CLK
rd_clk_i => rd_data_o[10]~reg0.CLK
rd_clk_i => rd_data_o[11]~reg0.CLK
rd_clk_i => rd_data_o[12]~reg0.CLK
rd_clk_i => rd_data_o[13]~reg0.CLK
rd_clk_i => rd_data_o[14]~reg0.CLK
rd_clk_i => rd_data_o[15]~reg0.CLK
rd_clk_i => rd_data_o[16]~reg0.CLK
rd_clk_i => rd_data_o[17]~reg0.CLK
rd_clk_i => rd_data_o[18]~reg0.CLK
rd_clk_i => rd_data_o[19]~reg0.CLK
rd_clk_i => rd_data_o[20]~reg0.CLK
rd_clk_i => rd_data_o[21]~reg0.CLK
rd_clk_i => rd_data_o[22]~reg0.CLK
rd_clk_i => rd_data_o[23]~reg0.CLK
rd_clk_i => rd_data_o[24]~reg0.CLK
rd_clk_i => rd_data_o[25]~reg0.CLK
rd_clk_i => rd_data_o[26]~reg0.CLK
rd_clk_i => rd_data_o[27]~reg0.CLK
rd_clk_i => rd_data_o[28]~reg0.CLK
rd_clk_i => rd_data_o[29]~reg0.CLK
rd_clk_i => rd_data_o[30]~reg0.CLK
rd_clk_i => rd_data_o[31]~reg0.CLK
rd_clk_i => rd_data_o[32]~reg0.CLK
rd_clk_i => rd_data_o[33]~reg0.CLK
rd_clk_i => rd_data_o[34]~reg0.CLK
rd_clk_i => rd_data_o[35]~reg0.CLK
rd_clk_i => rd_data_o[36]~reg0.CLK
rd_clk_i => rd_data_o[37]~reg0.CLK
rd_clk_i => rd_data_o[38]~reg0.CLK
rd_clk_i => rd_data_o[39]~reg0.CLK
rd_clk_i => rd_data_o[40]~reg0.CLK
rd_clk_i => rd_data_o[41]~reg0.CLK
rd_clk_i => rd_data_o[42]~reg0.CLK
rd_clk_i => rd_data_o[43]~reg0.CLK
rd_clk_i => rd_data_o[44]~reg0.CLK
rd_clk_i => rd_data_o[45]~reg0.CLK
rd_clk_i => rd_data_o[46]~reg0.CLK
rd_clk_i => rd_data_o[47]~reg0.CLK
rd_clk_i => rd_data_o[48]~reg0.CLK
rd_clk_i => rd_data_o[49]~reg0.CLK
rd_clk_i => rd_data_o[50]~reg0.CLK
rd_clk_i => rd_data_o[51]~reg0.CLK
rd_clk_i => rd_data_o[52]~reg0.CLK
rd_clk_i => rd_data_o[53]~reg0.CLK
rd_clk_i => rd_data_o[54]~reg0.CLK
rd_clk_i => rd_data_o[55]~reg0.CLK
rd_clk_i => rd_data_o[56]~reg0.CLK
rd_clk_i => rd_data_o[57]~reg0.CLK
rd_clk_i => rd_data_o[58]~reg0.CLK
rd_clk_i => rd_data_o[59]~reg0.CLK
rd_clk_i => rd_data_o[60]~reg0.CLK
rd_clk_i => rd_data_o[61]~reg0.CLK
rd_clk_i => rd_data_o[62]~reg0.CLK
rd_clk_i => rd_data_o[63]~reg0.CLK
rd_clk_i => rd_data_o[64]~reg0.CLK
rd_clk_i => rd_data_o[65]~reg0.CLK
rd_clk_i => rd_data_o[66]~reg0.CLK
rd_clk_i => rd_data_o[67]~reg0.CLK
rd_clk_i => rd_data_o[68]~reg0.CLK
rd_clk_i => rd_data_o[69]~reg0.CLK
rd_clk_i => rd_data_o[70]~reg0.CLK
rd_clk_i => rd_data_o[71]~reg0.CLK
rd_clk_i => empty_o~reg0.CLK
rd_clk_i => wr_addr_gray_rd_r[0].CLK
rd_clk_i => wr_addr_gray_rd_r[1].CLK
rd_clk_i => wr_addr_gray_rd_r[2].CLK
rd_clk_i => wr_addr_gray_rd[0].CLK
rd_clk_i => wr_addr_gray_rd[1].CLK
rd_clk_i => wr_addr_gray_rd[2].CLK
rd_clk_i => rd_addr_gray[0].CLK
rd_clk_i => rd_addr_gray[1].CLK
rd_clk_i => rd_addr_gray[2].CLK
rd_clk_i => rd_addr[0].CLK
rd_clk_i => rd_addr[1].CLK
rd_clk_i => rd_addr[2].CLK
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => empty_o.OUTPUTSELECT
rd_en_i => rd_data_o[3]~reg0.ENA
rd_en_i => rd_data_o[2]~reg0.ENA
rd_en_i => rd_data_o[1]~reg0.ENA
rd_en_i => rd_data_o[0]~reg0.ENA
rd_en_i => rd_data_o[4]~reg0.ENA
rd_en_i => rd_data_o[5]~reg0.ENA
rd_en_i => rd_data_o[6]~reg0.ENA
rd_en_i => rd_data_o[7]~reg0.ENA
rd_en_i => rd_data_o[8]~reg0.ENA
rd_en_i => rd_data_o[9]~reg0.ENA
rd_en_i => rd_data_o[10]~reg0.ENA
rd_en_i => rd_data_o[11]~reg0.ENA
rd_en_i => rd_data_o[12]~reg0.ENA
rd_en_i => rd_data_o[13]~reg0.ENA
rd_en_i => rd_data_o[14]~reg0.ENA
rd_en_i => rd_data_o[15]~reg0.ENA
rd_en_i => rd_data_o[16]~reg0.ENA
rd_en_i => rd_data_o[17]~reg0.ENA
rd_en_i => rd_data_o[18]~reg0.ENA
rd_en_i => rd_data_o[19]~reg0.ENA
rd_en_i => rd_data_o[20]~reg0.ENA
rd_en_i => rd_data_o[21]~reg0.ENA
rd_en_i => rd_data_o[22]~reg0.ENA
rd_en_i => rd_data_o[23]~reg0.ENA
rd_en_i => rd_data_o[24]~reg0.ENA
rd_en_i => rd_data_o[25]~reg0.ENA
rd_en_i => rd_data_o[26]~reg0.ENA
rd_en_i => rd_data_o[27]~reg0.ENA
rd_en_i => rd_data_o[28]~reg0.ENA
rd_en_i => rd_data_o[29]~reg0.ENA
rd_en_i => rd_data_o[30]~reg0.ENA
rd_en_i => rd_data_o[31]~reg0.ENA
rd_en_i => rd_data_o[32]~reg0.ENA
rd_en_i => rd_data_o[33]~reg0.ENA
rd_en_i => rd_data_o[34]~reg0.ENA
rd_en_i => rd_data_o[35]~reg0.ENA
rd_en_i => rd_data_o[36]~reg0.ENA
rd_en_i => rd_data_o[37]~reg0.ENA
rd_en_i => rd_data_o[38]~reg0.ENA
rd_en_i => rd_data_o[39]~reg0.ENA
rd_en_i => rd_data_o[40]~reg0.ENA
rd_en_i => rd_data_o[41]~reg0.ENA
rd_en_i => rd_data_o[42]~reg0.ENA
rd_en_i => rd_data_o[43]~reg0.ENA
rd_en_i => rd_data_o[44]~reg0.ENA
rd_en_i => rd_data_o[45]~reg0.ENA
rd_en_i => rd_data_o[46]~reg0.ENA
rd_en_i => rd_data_o[47]~reg0.ENA
rd_en_i => rd_data_o[48]~reg0.ENA
rd_en_i => rd_data_o[49]~reg0.ENA
rd_en_i => rd_data_o[50]~reg0.ENA
rd_en_i => rd_data_o[51]~reg0.ENA
rd_en_i => rd_data_o[52]~reg0.ENA
rd_en_i => rd_data_o[53]~reg0.ENA
rd_en_i => rd_data_o[54]~reg0.ENA
rd_en_i => rd_data_o[55]~reg0.ENA
rd_en_i => rd_data_o[56]~reg0.ENA
rd_en_i => rd_data_o[57]~reg0.ENA
rd_en_i => rd_data_o[58]~reg0.ENA
rd_en_i => rd_data_o[59]~reg0.ENA
rd_en_i => rd_data_o[60]~reg0.ENA
rd_en_i => rd_data_o[61]~reg0.ENA
rd_en_i => rd_data_o[62]~reg0.ENA
rd_en_i => rd_data_o[63]~reg0.ENA
rd_en_i => rd_data_o[64]~reg0.ENA
rd_en_i => rd_data_o[65]~reg0.ENA
rd_en_i => rd_data_o[66]~reg0.ENA
rd_en_i => rd_data_o[67]~reg0.ENA
rd_en_i => rd_data_o[68]~reg0.ENA
rd_en_i => rd_data_o[69]~reg0.ENA
rd_en_i => rd_data_o[70]~reg0.ENA
rd_en_i => rd_data_o[71]~reg0.ENA
rd_data_o[0] <= rd_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[1] <= rd_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[2] <= rd_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[3] <= rd_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[4] <= rd_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[5] <= rd_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[6] <= rd_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[7] <= rd_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[8] <= rd_data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[9] <= rd_data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[10] <= rd_data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[11] <= rd_data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[12] <= rd_data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[13] <= rd_data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[14] <= rd_data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[15] <= rd_data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[16] <= rd_data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[17] <= rd_data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[18] <= rd_data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[19] <= rd_data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[20] <= rd_data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[21] <= rd_data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[22] <= rd_data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[23] <= rd_data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[24] <= rd_data_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[25] <= rd_data_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[26] <= rd_data_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[27] <= rd_data_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[28] <= rd_data_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[29] <= rd_data_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[30] <= rd_data_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[31] <= rd_data_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[32] <= rd_data_o[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[33] <= rd_data_o[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[34] <= rd_data_o[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[35] <= rd_data_o[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[36] <= rd_data_o[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[37] <= rd_data_o[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[38] <= rd_data_o[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[39] <= rd_data_o[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[40] <= rd_data_o[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[41] <= rd_data_o[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[42] <= rd_data_o[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[43] <= rd_data_o[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[44] <= rd_data_o[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[45] <= rd_data_o[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[46] <= rd_data_o[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[47] <= rd_data_o[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[48] <= rd_data_o[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[49] <= rd_data_o[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[50] <= rd_data_o[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[51] <= rd_data_o[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[52] <= rd_data_o[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[53] <= rd_data_o[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[54] <= rd_data_o[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[55] <= rd_data_o[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[56] <= rd_data_o[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[57] <= rd_data_o[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[58] <= rd_data_o[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[59] <= rd_data_o[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[60] <= rd_data_o[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[61] <= rd_data_o[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[62] <= rd_data_o[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[63] <= rd_data_o[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[64] <= rd_data_o[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[65] <= rd_data_o[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[66] <= rd_data_o[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[67] <= rd_data_o[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[68] <= rd_data_o[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[69] <= rd_data_o[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[70] <= rd_data_o[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[71] <= rd_data_o[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_o <= full_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|arm4usoc|wishbone_arbiter:u_wishbone_arbiter
i_wb_clk => m1_wb_hold_r.CLK
i_wb_clk => m0_wb_hold_r.CLK
i_wb_clk => current_master_r.CLK
i_m0_wb_adr[0] => master_adr.DATAA
i_m0_wb_adr[1] => master_adr.DATAA
i_m0_wb_adr[2] => master_adr.DATAA
i_m0_wb_adr[3] => master_adr.DATAA
i_m0_wb_adr[4] => master_adr.DATAA
i_m0_wb_adr[5] => master_adr.DATAA
i_m0_wb_adr[6] => master_adr.DATAA
i_m0_wb_adr[7] => master_adr.DATAA
i_m0_wb_adr[8] => master_adr.DATAA
i_m0_wb_adr[9] => master_adr.DATAA
i_m0_wb_adr[10] => master_adr.DATAA
i_m0_wb_adr[11] => master_adr.DATAA
i_m0_wb_adr[12] => master_adr.DATAA
i_m0_wb_adr[13] => master_adr.DATAA
i_m0_wb_adr[14] => master_adr.DATAA
i_m0_wb_adr[15] => master_adr.DATAA
i_m0_wb_adr[16] => master_adr.DATAA
i_m0_wb_adr[17] => master_adr.DATAA
i_m0_wb_adr[18] => master_adr.DATAA
i_m0_wb_adr[19] => master_adr.DATAA
i_m0_wb_adr[20] => master_adr.DATAA
i_m0_wb_adr[21] => master_adr.DATAA
i_m0_wb_adr[22] => master_adr.DATAA
i_m0_wb_adr[23] => master_adr.DATAA
i_m0_wb_adr[24] => master_adr.DATAA
i_m0_wb_adr[25] => master_adr.DATAA
i_m0_wb_adr[26] => master_adr.DATAA
i_m0_wb_adr[27] => master_adr.DATAA
i_m0_wb_adr[28] => master_adr.DATAA
i_m0_wb_adr[29] => master_adr.DATAA
i_m0_wb_adr[30] => master_adr.DATAA
i_m0_wb_adr[31] => master_adr.DATAA
i_m0_wb_sel[0] => master_sel.DATAA
i_m0_wb_sel[1] => master_sel.DATAA
i_m0_wb_sel[2] => master_sel.DATAA
i_m0_wb_sel[3] => master_sel.DATAA
i_m0_wb_we => master_we.DATAA
o_m0_wb_dat[0] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[1] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[2] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[3] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[4] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[5] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[6] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[7] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[8] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[9] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[10] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[11] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[12] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[13] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[14] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[15] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[16] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[17] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[18] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[19] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[20] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[21] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[22] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[23] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[24] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[25] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[26] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[27] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[28] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[29] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[30] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[31] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
i_m0_wb_dat[0] => master_wdat.DATAA
i_m0_wb_dat[1] => master_wdat.DATAA
i_m0_wb_dat[2] => master_wdat.DATAA
i_m0_wb_dat[3] => master_wdat.DATAA
i_m0_wb_dat[4] => master_wdat.DATAA
i_m0_wb_dat[5] => master_wdat.DATAA
i_m0_wb_dat[6] => master_wdat.DATAA
i_m0_wb_dat[7] => master_wdat.DATAA
i_m0_wb_dat[8] => master_wdat.DATAA
i_m0_wb_dat[9] => master_wdat.DATAA
i_m0_wb_dat[10] => master_wdat.DATAA
i_m0_wb_dat[11] => master_wdat.DATAA
i_m0_wb_dat[12] => master_wdat.DATAA
i_m0_wb_dat[13] => master_wdat.DATAA
i_m0_wb_dat[14] => master_wdat.DATAA
i_m0_wb_dat[15] => master_wdat.DATAA
i_m0_wb_dat[16] => master_wdat.DATAA
i_m0_wb_dat[17] => master_wdat.DATAA
i_m0_wb_dat[18] => master_wdat.DATAA
i_m0_wb_dat[19] => master_wdat.DATAA
i_m0_wb_dat[20] => master_wdat.DATAA
i_m0_wb_dat[21] => master_wdat.DATAA
i_m0_wb_dat[22] => master_wdat.DATAA
i_m0_wb_dat[23] => master_wdat.DATAA
i_m0_wb_dat[24] => master_wdat.DATAA
i_m0_wb_dat[25] => master_wdat.DATAA
i_m0_wb_dat[26] => master_wdat.DATAA
i_m0_wb_dat[27] => master_wdat.DATAA
i_m0_wb_dat[28] => master_wdat.DATAA
i_m0_wb_dat[29] => master_wdat.DATAA
i_m0_wb_dat[30] => master_wdat.DATAA
i_m0_wb_dat[31] => master_wdat.DATAA
i_m0_wb_cyc => master_cyc.DATAA
i_m0_wb_cyc => current_master.DATAB
i_m0_wb_stb => m0_wb_hold_r.IN1
i_m0_wb_stb => master_stb.DATAA
o_m0_wb_ack <= o_m0_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_err <= o_m0_wb_err.DB_MAX_OUTPUT_PORT_TYPE
i_m1_wb_adr[0] => master_adr.DATAB
i_m1_wb_adr[1] => master_adr.DATAB
i_m1_wb_adr[2] => master_adr.DATAB
i_m1_wb_adr[3] => master_adr.DATAB
i_m1_wb_adr[4] => master_adr.DATAB
i_m1_wb_adr[5] => master_adr.DATAB
i_m1_wb_adr[6] => master_adr.DATAB
i_m1_wb_adr[7] => master_adr.DATAB
i_m1_wb_adr[8] => master_adr.DATAB
i_m1_wb_adr[9] => master_adr.DATAB
i_m1_wb_adr[10] => master_adr.DATAB
i_m1_wb_adr[11] => master_adr.DATAB
i_m1_wb_adr[12] => master_adr.DATAB
i_m1_wb_adr[13] => master_adr.DATAB
i_m1_wb_adr[14] => master_adr.DATAB
i_m1_wb_adr[15] => master_adr.DATAB
i_m1_wb_adr[16] => master_adr.DATAB
i_m1_wb_adr[17] => master_adr.DATAB
i_m1_wb_adr[18] => master_adr.DATAB
i_m1_wb_adr[19] => master_adr.DATAB
i_m1_wb_adr[20] => master_adr.DATAB
i_m1_wb_adr[21] => master_adr.DATAB
i_m1_wb_adr[22] => master_adr.DATAB
i_m1_wb_adr[23] => master_adr.DATAB
i_m1_wb_adr[24] => master_adr.DATAB
i_m1_wb_adr[25] => master_adr.DATAB
i_m1_wb_adr[26] => master_adr.DATAB
i_m1_wb_adr[27] => master_adr.DATAB
i_m1_wb_adr[28] => master_adr.DATAB
i_m1_wb_adr[29] => master_adr.DATAB
i_m1_wb_adr[30] => master_adr.DATAB
i_m1_wb_adr[31] => master_adr.DATAB
i_m1_wb_sel[0] => master_sel.DATAB
i_m1_wb_sel[1] => master_sel.DATAB
i_m1_wb_sel[2] => master_sel.DATAB
i_m1_wb_sel[3] => master_sel.DATAB
i_m1_wb_we => master_we.DATAB
o_m1_wb_dat[0] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[1] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[2] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[3] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[4] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[5] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[6] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[7] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[8] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[9] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[10] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[11] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[12] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[13] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[14] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[15] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[16] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[17] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[18] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[19] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[20] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[21] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[22] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[23] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[24] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[25] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[26] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[27] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[28] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[29] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[30] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[31] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
i_m1_wb_dat[0] => master_wdat.DATAB
i_m1_wb_dat[1] => master_wdat.DATAB
i_m1_wb_dat[2] => master_wdat.DATAB
i_m1_wb_dat[3] => master_wdat.DATAB
i_m1_wb_dat[4] => master_wdat.DATAB
i_m1_wb_dat[5] => master_wdat.DATAB
i_m1_wb_dat[6] => master_wdat.DATAB
i_m1_wb_dat[7] => master_wdat.DATAB
i_m1_wb_dat[8] => master_wdat.DATAB
i_m1_wb_dat[9] => master_wdat.DATAB
i_m1_wb_dat[10] => master_wdat.DATAB
i_m1_wb_dat[11] => master_wdat.DATAB
i_m1_wb_dat[12] => master_wdat.DATAB
i_m1_wb_dat[13] => master_wdat.DATAB
i_m1_wb_dat[14] => master_wdat.DATAB
i_m1_wb_dat[15] => master_wdat.DATAB
i_m1_wb_dat[16] => master_wdat.DATAB
i_m1_wb_dat[17] => master_wdat.DATAB
i_m1_wb_dat[18] => master_wdat.DATAB
i_m1_wb_dat[19] => master_wdat.DATAB
i_m1_wb_dat[20] => master_wdat.DATAB
i_m1_wb_dat[21] => master_wdat.DATAB
i_m1_wb_dat[22] => master_wdat.DATAB
i_m1_wb_dat[23] => master_wdat.DATAB
i_m1_wb_dat[24] => master_wdat.DATAB
i_m1_wb_dat[25] => master_wdat.DATAB
i_m1_wb_dat[26] => master_wdat.DATAB
i_m1_wb_dat[27] => master_wdat.DATAB
i_m1_wb_dat[28] => master_wdat.DATAB
i_m1_wb_dat[29] => master_wdat.DATAB
i_m1_wb_dat[30] => master_wdat.DATAB
i_m1_wb_dat[31] => master_wdat.DATAB
i_m1_wb_cyc => master_cyc.DATAB
i_m1_wb_stb => m1_wb_hold_r.IN1
i_m1_wb_stb => master_stb.DATAB
o_m1_wb_ack <= o_m1_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_err <= o_m1_wb_err.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_we <= o_s0_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s0_wb_dat[0] => master_rdat.DATAB
i_s0_wb_dat[1] => master_rdat.DATAB
i_s0_wb_dat[2] => master_rdat.DATAB
i_s0_wb_dat[3] => master_rdat.DATAB
i_s0_wb_dat[4] => master_rdat.DATAB
i_s0_wb_dat[5] => master_rdat.DATAB
i_s0_wb_dat[6] => master_rdat.DATAB
i_s0_wb_dat[7] => master_rdat.DATAB
i_s0_wb_dat[8] => master_rdat.DATAB
i_s0_wb_dat[9] => master_rdat.DATAB
i_s0_wb_dat[10] => master_rdat.DATAB
i_s0_wb_dat[11] => master_rdat.DATAB
i_s0_wb_dat[12] => master_rdat.DATAB
i_s0_wb_dat[13] => master_rdat.DATAB
i_s0_wb_dat[14] => master_rdat.DATAB
i_s0_wb_dat[15] => master_rdat.DATAB
i_s0_wb_dat[16] => master_rdat.DATAB
i_s0_wb_dat[17] => master_rdat.DATAB
i_s0_wb_dat[18] => master_rdat.DATAB
i_s0_wb_dat[19] => master_rdat.DATAB
i_s0_wb_dat[20] => master_rdat.DATAB
i_s0_wb_dat[21] => master_rdat.DATAB
i_s0_wb_dat[22] => master_rdat.DATAB
i_s0_wb_dat[23] => master_rdat.DATAB
i_s0_wb_dat[24] => master_rdat.DATAB
i_s0_wb_dat[25] => master_rdat.DATAB
i_s0_wb_dat[26] => master_rdat.DATAB
i_s0_wb_dat[27] => master_rdat.DATAB
i_s0_wb_dat[28] => master_rdat.DATAB
i_s0_wb_dat[29] => master_rdat.DATAB
i_s0_wb_dat[30] => master_rdat.DATAB
i_s0_wb_dat[31] => master_rdat.DATAB
o_s0_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_cyc <= o_s0_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_stb <= o_s0_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s0_wb_ack => master_ack.DATAB
i_s0_wb_err => master_err.DATAB
o_s1_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_we <= o_s1_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s1_wb_dat[0] => master_rdat.DATAB
i_s1_wb_dat[1] => master_rdat.DATAB
i_s1_wb_dat[2] => master_rdat.DATAB
i_s1_wb_dat[3] => master_rdat.DATAB
i_s1_wb_dat[4] => master_rdat.DATAB
i_s1_wb_dat[5] => master_rdat.DATAB
i_s1_wb_dat[6] => master_rdat.DATAB
i_s1_wb_dat[7] => master_rdat.DATAB
i_s1_wb_dat[8] => master_rdat.DATAB
i_s1_wb_dat[9] => master_rdat.DATAB
i_s1_wb_dat[10] => master_rdat.DATAB
i_s1_wb_dat[11] => master_rdat.DATAB
i_s1_wb_dat[12] => master_rdat.DATAB
i_s1_wb_dat[13] => master_rdat.DATAB
i_s1_wb_dat[14] => master_rdat.DATAB
i_s1_wb_dat[15] => master_rdat.DATAB
i_s1_wb_dat[16] => master_rdat.DATAB
i_s1_wb_dat[17] => master_rdat.DATAB
i_s1_wb_dat[18] => master_rdat.DATAB
i_s1_wb_dat[19] => master_rdat.DATAB
i_s1_wb_dat[20] => master_rdat.DATAB
i_s1_wb_dat[21] => master_rdat.DATAB
i_s1_wb_dat[22] => master_rdat.DATAB
i_s1_wb_dat[23] => master_rdat.DATAB
i_s1_wb_dat[24] => master_rdat.DATAB
i_s1_wb_dat[25] => master_rdat.DATAB
i_s1_wb_dat[26] => master_rdat.DATAB
i_s1_wb_dat[27] => master_rdat.DATAB
i_s1_wb_dat[28] => master_rdat.DATAB
i_s1_wb_dat[29] => master_rdat.DATAB
i_s1_wb_dat[30] => master_rdat.DATAB
i_s1_wb_dat[31] => master_rdat.DATAB
o_s1_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_cyc <= o_s1_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_stb <= o_s1_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s1_wb_ack => master_ack.DATAB
i_s1_wb_err => master_err.DATAB
o_s2_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_we <= o_s2_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s2_wb_dat[0] => master_rdat.DATAA
i_s2_wb_dat[0] => master_rdat.DATAB
i_s2_wb_dat[1] => master_rdat.DATAA
i_s2_wb_dat[1] => master_rdat.DATAB
i_s2_wb_dat[2] => master_rdat.DATAA
i_s2_wb_dat[2] => master_rdat.DATAB
i_s2_wb_dat[3] => master_rdat.DATAA
i_s2_wb_dat[3] => master_rdat.DATAB
i_s2_wb_dat[4] => master_rdat.DATAA
i_s2_wb_dat[4] => master_rdat.DATAB
i_s2_wb_dat[5] => master_rdat.DATAA
i_s2_wb_dat[5] => master_rdat.DATAB
i_s2_wb_dat[6] => master_rdat.DATAA
i_s2_wb_dat[6] => master_rdat.DATAB
i_s2_wb_dat[7] => master_rdat.DATAA
i_s2_wb_dat[7] => master_rdat.DATAB
i_s2_wb_dat[8] => master_rdat.DATAA
i_s2_wb_dat[8] => master_rdat.DATAB
i_s2_wb_dat[9] => master_rdat.DATAA
i_s2_wb_dat[9] => master_rdat.DATAB
i_s2_wb_dat[10] => master_rdat.DATAA
i_s2_wb_dat[10] => master_rdat.DATAB
i_s2_wb_dat[11] => master_rdat.DATAA
i_s2_wb_dat[11] => master_rdat.DATAB
i_s2_wb_dat[12] => master_rdat.DATAA
i_s2_wb_dat[12] => master_rdat.DATAB
i_s2_wb_dat[13] => master_rdat.DATAA
i_s2_wb_dat[13] => master_rdat.DATAB
i_s2_wb_dat[14] => master_rdat.DATAA
i_s2_wb_dat[14] => master_rdat.DATAB
i_s2_wb_dat[15] => master_rdat.DATAA
i_s2_wb_dat[15] => master_rdat.DATAB
i_s2_wb_dat[16] => master_rdat.DATAA
i_s2_wb_dat[16] => master_rdat.DATAB
i_s2_wb_dat[17] => master_rdat.DATAA
i_s2_wb_dat[17] => master_rdat.DATAB
i_s2_wb_dat[18] => master_rdat.DATAA
i_s2_wb_dat[18] => master_rdat.DATAB
i_s2_wb_dat[19] => master_rdat.DATAA
i_s2_wb_dat[19] => master_rdat.DATAB
i_s2_wb_dat[20] => master_rdat.DATAA
i_s2_wb_dat[20] => master_rdat.DATAB
i_s2_wb_dat[21] => master_rdat.DATAA
i_s2_wb_dat[21] => master_rdat.DATAB
i_s2_wb_dat[22] => master_rdat.DATAA
i_s2_wb_dat[22] => master_rdat.DATAB
i_s2_wb_dat[23] => master_rdat.DATAA
i_s2_wb_dat[23] => master_rdat.DATAB
i_s2_wb_dat[24] => master_rdat.DATAA
i_s2_wb_dat[24] => master_rdat.DATAB
i_s2_wb_dat[25] => master_rdat.DATAA
i_s2_wb_dat[25] => master_rdat.DATAB
i_s2_wb_dat[26] => master_rdat.DATAA
i_s2_wb_dat[26] => master_rdat.DATAB
i_s2_wb_dat[27] => master_rdat.DATAA
i_s2_wb_dat[27] => master_rdat.DATAB
i_s2_wb_dat[28] => master_rdat.DATAA
i_s2_wb_dat[28] => master_rdat.DATAB
i_s2_wb_dat[29] => master_rdat.DATAA
i_s2_wb_dat[29] => master_rdat.DATAB
i_s2_wb_dat[30] => master_rdat.DATAA
i_s2_wb_dat[30] => master_rdat.DATAB
i_s2_wb_dat[31] => master_rdat.DATAA
i_s2_wb_dat[31] => master_rdat.DATAB
o_s2_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_cyc <= o_s2_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_stb <= o_s2_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s2_wb_ack => master_ack.DATAA
i_s2_wb_ack => master_ack.DATAB
i_s2_wb_err => master_err.DATAA
i_s2_wb_err => master_err.DATAB
o_s3_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_we <= o_s3_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s3_wb_dat[0] => master_rdat.DATAB
i_s3_wb_dat[1] => master_rdat.DATAB
i_s3_wb_dat[2] => master_rdat.DATAB
i_s3_wb_dat[3] => master_rdat.DATAB
i_s3_wb_dat[4] => master_rdat.DATAB
i_s3_wb_dat[5] => master_rdat.DATAB
i_s3_wb_dat[6] => master_rdat.DATAB
i_s3_wb_dat[7] => master_rdat.DATAB
i_s3_wb_dat[8] => master_rdat.DATAB
i_s3_wb_dat[9] => master_rdat.DATAB
i_s3_wb_dat[10] => master_rdat.DATAB
i_s3_wb_dat[11] => master_rdat.DATAB
i_s3_wb_dat[12] => master_rdat.DATAB
i_s3_wb_dat[13] => master_rdat.DATAB
i_s3_wb_dat[14] => master_rdat.DATAB
i_s3_wb_dat[15] => master_rdat.DATAB
i_s3_wb_dat[16] => master_rdat.DATAB
i_s3_wb_dat[17] => master_rdat.DATAB
i_s3_wb_dat[18] => master_rdat.DATAB
i_s3_wb_dat[19] => master_rdat.DATAB
i_s3_wb_dat[20] => master_rdat.DATAB
i_s3_wb_dat[21] => master_rdat.DATAB
i_s3_wb_dat[22] => master_rdat.DATAB
i_s3_wb_dat[23] => master_rdat.DATAB
i_s3_wb_dat[24] => master_rdat.DATAB
i_s3_wb_dat[25] => master_rdat.DATAB
i_s3_wb_dat[26] => master_rdat.DATAB
i_s3_wb_dat[27] => master_rdat.DATAB
i_s3_wb_dat[28] => master_rdat.DATAB
i_s3_wb_dat[29] => master_rdat.DATAB
i_s3_wb_dat[30] => master_rdat.DATAB
i_s3_wb_dat[31] => master_rdat.DATAB
o_s3_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_cyc <= o_s3_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_stb <= o_s3_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s3_wb_ack => master_ack.DATAB
i_s3_wb_err => master_err.DATAB
o_s4_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_we <= o_s4_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s4_wb_dat[0] => master_rdat.DATAB
i_s4_wb_dat[1] => master_rdat.DATAB
i_s4_wb_dat[2] => master_rdat.DATAB
i_s4_wb_dat[3] => master_rdat.DATAB
i_s4_wb_dat[4] => master_rdat.DATAB
i_s4_wb_dat[5] => master_rdat.DATAB
i_s4_wb_dat[6] => master_rdat.DATAB
i_s4_wb_dat[7] => master_rdat.DATAB
i_s4_wb_dat[8] => master_rdat.DATAB
i_s4_wb_dat[9] => master_rdat.DATAB
i_s4_wb_dat[10] => master_rdat.DATAB
i_s4_wb_dat[11] => master_rdat.DATAB
i_s4_wb_dat[12] => master_rdat.DATAB
i_s4_wb_dat[13] => master_rdat.DATAB
i_s4_wb_dat[14] => master_rdat.DATAB
i_s4_wb_dat[15] => master_rdat.DATAB
i_s4_wb_dat[16] => master_rdat.DATAB
i_s4_wb_dat[17] => master_rdat.DATAB
i_s4_wb_dat[18] => master_rdat.DATAB
i_s4_wb_dat[19] => master_rdat.DATAB
i_s4_wb_dat[20] => master_rdat.DATAB
i_s4_wb_dat[21] => master_rdat.DATAB
i_s4_wb_dat[22] => master_rdat.DATAB
i_s4_wb_dat[23] => master_rdat.DATAB
i_s4_wb_dat[24] => master_rdat.DATAB
i_s4_wb_dat[25] => master_rdat.DATAB
i_s4_wb_dat[26] => master_rdat.DATAB
i_s4_wb_dat[27] => master_rdat.DATAB
i_s4_wb_dat[28] => master_rdat.DATAB
i_s4_wb_dat[29] => master_rdat.DATAB
i_s4_wb_dat[30] => master_rdat.DATAB
i_s4_wb_dat[31] => master_rdat.DATAB
o_s4_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_cyc <= o_s4_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_stb <= o_s4_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s4_wb_ack => master_ack.DATAB
i_s4_wb_err => master_err.DATAB
o_s5_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_we <= o_s5_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s5_wb_dat[0] => master_rdat.DATAB
i_s5_wb_dat[1] => master_rdat.DATAB
i_s5_wb_dat[2] => master_rdat.DATAB
i_s5_wb_dat[3] => master_rdat.DATAB
i_s5_wb_dat[4] => master_rdat.DATAB
i_s5_wb_dat[5] => master_rdat.DATAB
i_s5_wb_dat[6] => master_rdat.DATAB
i_s5_wb_dat[7] => master_rdat.DATAB
i_s5_wb_dat[8] => master_rdat.DATAB
i_s5_wb_dat[9] => master_rdat.DATAB
i_s5_wb_dat[10] => master_rdat.DATAB
i_s5_wb_dat[11] => master_rdat.DATAB
i_s5_wb_dat[12] => master_rdat.DATAB
i_s5_wb_dat[13] => master_rdat.DATAB
i_s5_wb_dat[14] => master_rdat.DATAB
i_s5_wb_dat[15] => master_rdat.DATAB
i_s5_wb_dat[16] => master_rdat.DATAB
i_s5_wb_dat[17] => master_rdat.DATAB
i_s5_wb_dat[18] => master_rdat.DATAB
i_s5_wb_dat[19] => master_rdat.DATAB
i_s5_wb_dat[20] => master_rdat.DATAB
i_s5_wb_dat[21] => master_rdat.DATAB
i_s5_wb_dat[22] => master_rdat.DATAB
i_s5_wb_dat[23] => master_rdat.DATAB
i_s5_wb_dat[24] => master_rdat.DATAB
i_s5_wb_dat[25] => master_rdat.DATAB
i_s5_wb_dat[26] => master_rdat.DATAB
i_s5_wb_dat[27] => master_rdat.DATAB
i_s5_wb_dat[28] => master_rdat.DATAB
i_s5_wb_dat[29] => master_rdat.DATAB
i_s5_wb_dat[30] => master_rdat.DATAB
i_s5_wb_dat[31] => master_rdat.DATAB
o_s5_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_cyc <= o_s5_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_stb <= o_s5_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s5_wb_ack => master_ack.DATAB
i_s5_wb_err => master_err.DATAB
o_s6_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_we <= o_s6_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s6_wb_dat[0] => master_rdat.DATAB
i_s6_wb_dat[1] => master_rdat.DATAB
i_s6_wb_dat[2] => master_rdat.DATAB
i_s6_wb_dat[3] => master_rdat.DATAB
i_s6_wb_dat[4] => master_rdat.DATAB
i_s6_wb_dat[5] => master_rdat.DATAB
i_s6_wb_dat[6] => master_rdat.DATAB
i_s6_wb_dat[7] => master_rdat.DATAB
i_s6_wb_dat[8] => master_rdat.DATAB
i_s6_wb_dat[9] => master_rdat.DATAB
i_s6_wb_dat[10] => master_rdat.DATAB
i_s6_wb_dat[11] => master_rdat.DATAB
i_s6_wb_dat[12] => master_rdat.DATAB
i_s6_wb_dat[13] => master_rdat.DATAB
i_s6_wb_dat[14] => master_rdat.DATAB
i_s6_wb_dat[15] => master_rdat.DATAB
i_s6_wb_dat[16] => master_rdat.DATAB
i_s6_wb_dat[17] => master_rdat.DATAB
i_s6_wb_dat[18] => master_rdat.DATAB
i_s6_wb_dat[19] => master_rdat.DATAB
i_s6_wb_dat[20] => master_rdat.DATAB
i_s6_wb_dat[21] => master_rdat.DATAB
i_s6_wb_dat[22] => master_rdat.DATAB
i_s6_wb_dat[23] => master_rdat.DATAB
i_s6_wb_dat[24] => master_rdat.DATAB
i_s6_wb_dat[25] => master_rdat.DATAB
i_s6_wb_dat[26] => master_rdat.DATAB
i_s6_wb_dat[27] => master_rdat.DATAB
i_s6_wb_dat[28] => master_rdat.DATAB
i_s6_wb_dat[29] => master_rdat.DATAB
i_s6_wb_dat[30] => master_rdat.DATAB
i_s6_wb_dat[31] => master_rdat.DATAB
o_s6_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_cyc <= o_s6_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_stb <= o_s6_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s6_wb_ack => master_ack.DATAB
i_s6_wb_err => master_err.DATAB
o_s7_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_we <= o_s7_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s7_wb_dat[0] => master_rdat.DATAB
i_s7_wb_dat[1] => master_rdat.DATAB
i_s7_wb_dat[2] => master_rdat.DATAB
i_s7_wb_dat[3] => master_rdat.DATAB
i_s7_wb_dat[4] => master_rdat.DATAB
i_s7_wb_dat[5] => master_rdat.DATAB
i_s7_wb_dat[6] => master_rdat.DATAB
i_s7_wb_dat[7] => master_rdat.DATAB
i_s7_wb_dat[8] => master_rdat.DATAB
i_s7_wb_dat[9] => master_rdat.DATAB
i_s7_wb_dat[10] => master_rdat.DATAB
i_s7_wb_dat[11] => master_rdat.DATAB
i_s7_wb_dat[12] => master_rdat.DATAB
i_s7_wb_dat[13] => master_rdat.DATAB
i_s7_wb_dat[14] => master_rdat.DATAB
i_s7_wb_dat[15] => master_rdat.DATAB
i_s7_wb_dat[16] => master_rdat.DATAB
i_s7_wb_dat[17] => master_rdat.DATAB
i_s7_wb_dat[18] => master_rdat.DATAB
i_s7_wb_dat[19] => master_rdat.DATAB
i_s7_wb_dat[20] => master_rdat.DATAB
i_s7_wb_dat[21] => master_rdat.DATAB
i_s7_wb_dat[22] => master_rdat.DATAB
i_s7_wb_dat[23] => master_rdat.DATAB
i_s7_wb_dat[24] => master_rdat.DATAB
i_s7_wb_dat[25] => master_rdat.DATAB
i_s7_wb_dat[26] => master_rdat.DATAB
i_s7_wb_dat[27] => master_rdat.DATAB
i_s7_wb_dat[28] => master_rdat.DATAB
i_s7_wb_dat[29] => master_rdat.DATAB
i_s7_wb_dat[30] => master_rdat.DATAB
i_s7_wb_dat[31] => master_rdat.DATAB
o_s7_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_cyc <= o_s7_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_stb <= o_s7_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s7_wb_ack => master_ack.DATAB
i_s7_wb_err => master_err.DATAB
o_s8_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_we <= o_s8_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s8_wb_dat[0] => master_rdat.DATAB
i_s8_wb_dat[1] => master_rdat.DATAB
i_s8_wb_dat[2] => master_rdat.DATAB
i_s8_wb_dat[3] => master_rdat.DATAB
i_s8_wb_dat[4] => master_rdat.DATAB
i_s8_wb_dat[5] => master_rdat.DATAB
i_s8_wb_dat[6] => master_rdat.DATAB
i_s8_wb_dat[7] => master_rdat.DATAB
i_s8_wb_dat[8] => master_rdat.DATAB
i_s8_wb_dat[9] => master_rdat.DATAB
i_s8_wb_dat[10] => master_rdat.DATAB
i_s8_wb_dat[11] => master_rdat.DATAB
i_s8_wb_dat[12] => master_rdat.DATAB
i_s8_wb_dat[13] => master_rdat.DATAB
i_s8_wb_dat[14] => master_rdat.DATAB
i_s8_wb_dat[15] => master_rdat.DATAB
i_s8_wb_dat[16] => master_rdat.DATAB
i_s8_wb_dat[17] => master_rdat.DATAB
i_s8_wb_dat[18] => master_rdat.DATAB
i_s8_wb_dat[19] => master_rdat.DATAB
i_s8_wb_dat[20] => master_rdat.DATAB
i_s8_wb_dat[21] => master_rdat.DATAB
i_s8_wb_dat[22] => master_rdat.DATAB
i_s8_wb_dat[23] => master_rdat.DATAB
i_s8_wb_dat[24] => master_rdat.DATAB
i_s8_wb_dat[25] => master_rdat.DATAB
i_s8_wb_dat[26] => master_rdat.DATAB
i_s8_wb_dat[27] => master_rdat.DATAB
i_s8_wb_dat[28] => master_rdat.DATAB
i_s8_wb_dat[29] => master_rdat.DATAB
i_s8_wb_dat[30] => master_rdat.DATAB
i_s8_wb_dat[31] => master_rdat.DATAB
o_s8_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_cyc <= o_s8_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_stb <= o_s8_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s8_wb_ack => master_ack.DATAB
i_s8_wb_err => master_err.DATAB
o_s9_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_we <= o_s9_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s9_wb_dat[0] => master_rdat.DATAB
i_s9_wb_dat[1] => master_rdat.DATAB
i_s9_wb_dat[2] => master_rdat.DATAB
i_s9_wb_dat[3] => master_rdat.DATAB
i_s9_wb_dat[4] => master_rdat.DATAB
i_s9_wb_dat[5] => master_rdat.DATAB
i_s9_wb_dat[6] => master_rdat.DATAB
i_s9_wb_dat[7] => master_rdat.DATAB
i_s9_wb_dat[8] => master_rdat.DATAB
i_s9_wb_dat[9] => master_rdat.DATAB
i_s9_wb_dat[10] => master_rdat.DATAB
i_s9_wb_dat[11] => master_rdat.DATAB
i_s9_wb_dat[12] => master_rdat.DATAB
i_s9_wb_dat[13] => master_rdat.DATAB
i_s9_wb_dat[14] => master_rdat.DATAB
i_s9_wb_dat[15] => master_rdat.DATAB
i_s9_wb_dat[16] => master_rdat.DATAB
i_s9_wb_dat[17] => master_rdat.DATAB
i_s9_wb_dat[18] => master_rdat.DATAB
i_s9_wb_dat[19] => master_rdat.DATAB
i_s9_wb_dat[20] => master_rdat.DATAB
i_s9_wb_dat[21] => master_rdat.DATAB
i_s9_wb_dat[22] => master_rdat.DATAB
i_s9_wb_dat[23] => master_rdat.DATAB
i_s9_wb_dat[24] => master_rdat.DATAB
i_s9_wb_dat[25] => master_rdat.DATAB
i_s9_wb_dat[26] => master_rdat.DATAB
i_s9_wb_dat[27] => master_rdat.DATAB
i_s9_wb_dat[28] => master_rdat.DATAB
i_s9_wb_dat[29] => master_rdat.DATAB
i_s9_wb_dat[30] => master_rdat.DATAB
i_s9_wb_dat[31] => master_rdat.DATAB
o_s9_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_cyc <= o_s9_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_stb <= o_s9_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s9_wb_ack => master_ack.DATAB
i_s9_wb_err => master_err.DATAB


