# Y86-Instruction-Set-Architecture-Processor
It is a fully functional Y86 ISA with 5 stage pipe-lining including fetch, decode, execute, memory and write-back using verilog. The processor takes care of all the pipe-lining hazards. It supports all the basic instructions
