Search.setIndex({"docnames": ["acknowledgements", "atomics", "collectives", "compiling_and_running_programs", "execution_model", "index", "intro", "library_constants", "library_setup_exit_query", "memory_management", "memory_model", "memory_ordering", "programming_model", "pt2pt_sync", "rma", "signaling", "supported_features", "writing_programs"], "filenames": ["acknowledgements.rst", "atomics.rst", "collectives.rst", "compiling_and_running_programs.rst", "execution_model.rst", "index.rst", "intro.rst", "library_constants.rst", "library_setup_exit_query.rst", "memory_management.rst", "memory_model.rst", "memory_ordering.rst", "programming_model.rst", "pt2pt_sync.rst", "rma.rst", "signaling.rst", "supported_features.rst", "writing_programs.rst"], "titles": ["Acknowledgements", "Atomic Memory Operations (AMO)", "Collective Operations", "Compiling and Running Programs", "Execution Model", "Intel\u00ae SHMEM", "Introduction", "Library Constants", "Library Setup, Exit, and Query Routines", "Memory Management", "Memory Model", "Memory Ordering", "Programming Model Overview", "Point-To-Point Synchronization", "Remote Memory Access (RMA)", "Signaling Operations", "Supported/Unsupported Features", "Writing Intel\u00ae SHMEM Programs"], "terms": {"intel": [0, 1, 2, 3, 7, 8, 9, 10, 13, 14, 15, 16], "openshmem": [0, 5, 7, 8, 12, 16, 17], "specif": [0, 6, 7, 8, 12, 16], "its": [0, 2, 4, 12, 15, 17], "mani": [0, 6], "contributor": [0, 6], "For": [0, 2, 3, 4, 6, 7, 8, 10, 12, 14, 15, 17], "more": [0, 2, 4, 6, 10, 12, 17], "detail": [0, 12], "visit": 0, "http": [0, 6], "org": [0, 6], "some": [0, 1, 2, 10, 17], "shmem": [0, 1, 2, 3, 7, 8, 9, 10, 13, 14, 15, 16], "document": 0, "librari": [0, 1, 4, 6, 12, 15, 16, 17], "routin": [0, 1, 2, 4, 5, 9, 10, 11, 12, 13, 14, 15, 16], "ar": [0, 1, 2, 4, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17], "deriv": 0, "from": [0, 1, 2, 3, 4, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17], "The": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16], "belong": 0, "open": [0, 6], "sourc": [0, 1, 2, 6, 12, 14, 15, 17], "softwar": [0, 6], "solut": [0, 6], "inc": [0, 1, 6], "osss": 0, "nonprofit": [0, 6], "organ": [0, 6, 12], "under": [0, 6], "an": [0, 1, 2, 4, 6, 7, 8, 9, 10, 12, 13, 14, 15, 17], "agreement": [0, 6], "hpe": [0, 6], "permiss": 0, "copi": [0, 2, 8, 12, 14, 15], "without": [0, 1, 6, 9, 15], "fee": 0, "all": [0, 2, 4, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 17], "part": 0, "thi": [0, 2, 3, 4, 6, 7, 8, 9, 10, 11, 12, 14, 15], "materi": 0, "i": [0, 1, 2, 3, 4, 5, 7, 8, 9, 10, 12, 13, 14, 15, 16, 17], "grant": 0, "provid": [0, 2, 3, 4, 6, 7, 8, 9, 10, 12, 13, 14, 15, 17], "titl": 0, "appear": 0, "given": [0, 2, 8, 9, 10], "download": 0, "produc": [0, 7], "project": 0, "websit": [0, 6], "follow": [0, 2, 3, 4, 7, 10, 12, 13, 15, 16, 17], "bsd": 0, "3": [0, 7], "claus": 0, "licens": 0, "c": [0, 1, 3, 4, 6, 10, 12, 14, 16], "2016": 0, "2020": 0, "stoni": 0, "brook": 0, "univers": 0, "2015": 0, "lo": 0, "alamo": 0, "nation": 0, "secur": 0, "llc": 0, "2011": 0, "houston": 0, "system": [0, 3, 12], "ut": 0, "battel": 0, "2009": 0, "silicon": 0, "graphic": 0, "intern": 0, "corp": 0, "sgi": 0, "api": [0, 6, 9, 10, 16, 17], "releas": [0, 4, 8, 9, 16], "2017": 0, "hewlett": 0, "packard": 0, "enterpris": 0, "develop": [0, 6, 16], "lp": 0, "redistribut": 0, "us": [0, 1, 3, 4, 6, 7, 8, 9, 10, 12, 13, 14, 15, 17], "binari": [0, 2, 12], "form": 0, "modif": [0, 6], "permit": [0, 4, 10], "condit": [0, 1, 2, 12, 13], "met": [0, 12], "code": [0, 3, 6, 10], "must": [0, 1, 2, 3, 4, 7, 8, 9, 10, 12, 13, 14, 15, 17], "retain": 0, "abov": 0, "list": [0, 6, 12, 14], "reproduc": 0, "other": [0, 2, 4, 8, 9, 10, 12, 15], "distribut": [0, 4], "neither": 0, "name": [0, 2, 7, 8, 10, 12, 13], "nor": 0, "mai": [0, 1, 2, 8, 9, 10, 12, 13, 14, 15], "endors": 0, "promot": 0, "product": [0, 7], "prior": [0, 1, 2, 9, 11, 12], "written": [0, 1, 2], "laboratori": 0, "lanl": 0, "u": 0, "": [0, 2, 3, 6, 9, 12, 15, 17], "govern": 0, "BY": 0, "THE": 0, "holder": 0, "AND": [0, 1, 2], "AS": 0, "ani": [0, 2, 4, 7, 8, 9, 10, 11, 12, 14, 15, 17], "express": [0, 13], "OR": [0, 1, 2], "impli": [0, 4, 15], "warranti": 0, "includ": [0, 1, 3, 4, 6, 9, 10, 12, 14, 17], "BUT": 0, "NOT": 0, "limit": 0, "TO": 0, "OF": 0, "merchant": 0, "fit": 0, "FOR": 0, "A": [0, 1, 2, 4, 8, 9, 10, 12, 13, 14, 15], "particular": [0, 4, 11, 12], "purpos": 0, "IN": 0, "NO": 0, "event": 0, "shall": [0, 9], "BE": 0, "liabl": 0, "direct": [0, 10], "indirect": 0, "incident": 0, "special": [0, 10], "exemplari": 0, "consequenti": 0, "damag": 0, "procur": 0, "substitut": 0, "good": 0, "servic": 0, "loss": 0, "data": [0, 1, 2, 4, 6, 8, 9, 10, 11, 12, 13, 14, 15, 17], "profit": 0, "busi": 0, "interrupt": 0, "howev": [0, 4, 10, 14], "caus": [0, 7, 9], "ON": 0, "theori": 0, "liabil": 0, "whether": [0, 8, 12, 13], "contract": 0, "strict": 0, "tort": 0, "neglig": 0, "otherwis": [0, 1, 2, 4, 8, 9, 13], "aris": 0, "wai": 0, "out": [0, 2, 12, 14, 15], "even": [0, 10], "IF": 0, "advis": 0, "possibl": [0, 1, 10], "SUCH": 0, "legal": 0, "technologi": 0, "requir": [0, 2, 4, 6, 8, 10, 12, 14, 17], "enabl": [0, 4, 6, 7, 8], "hardwar": [0, 12], "activ": [0, 6], "No": [0, 16], "compon": 0, "can": [0, 1, 6, 7, 8, 9, 10, 12, 13, 14, 15, 17], "absolut": 0, "your": [0, 3], "cost": 0, "result": [0, 2, 4, 6, 7, 8, 10, 12, 17], "vari": [0, 2], "corpor": 0, "logo": 0, "mark": 0, "trademark": 0, "subsidiari": 0, "brand": 0, "claim": 0, "properti": 0, "2023": 0, "cc": 0, "4": 0, "0": [0, 2, 4, 7, 8, 9, 12, 13, 16, 17], "one": [1, 2, 4, 7, 9, 10, 12, 13, 14, 15], "side": [1, 7, 12, 14], "commun": [1, 4, 6, 7, 8, 9, 12, 14, 16, 17], "mechan": [1, 2, 12, 13, 14], "combin": [1, 2], "read": [1, 4, 8, 14], "updat": [1, 2, 4, 12, 13, 14, 15], "write": [1, 3, 6, 8, 14, 15], "guarante": [1, 4, 5, 11], "describ": [1, 4, 6, 8, 12, 14, 15], "similar": [1, 2, 12], "rma": [1, 2, 5, 12, 15], "remot": [1, 2, 4, 5, 8, 9, 10, 12, 13, 15, 16], "access": [1, 5, 7, 8, 9, 10, 12, 13, 15, 16], "perform": [1, 2, 4, 6, 8, 9, 10, 11, 12, 13, 14, 15, 17], "onli": [1, 2, 4, 7, 8, 10, 12, 15], "symmetr": [1, 2, 4, 5, 7, 8, 9, 11, 12, 13, 14, 15, 17], "object": [1, 2, 4, 5, 7, 8, 9, 11, 12, 13, 14, 15, 17], "defin": [1, 2, 6, 7, 8, 10, 12, 14], "two": [1, 2, 4, 9, 13, 14, 15], "type": [1, 2, 8, 9, 10, 12, 13, 14, 15], "fetch": [1, 11, 12, 15], "return": [1, 2, 4, 8, 9, 10, 11, 12, 13, 14, 15], "origin": [1, 6, 14], "valu": [1, 2, 7, 8, 9, 11, 12, 13, 14, 15, 17], "option": [1, 12, 15], "singl": [1, 3, 4, 14], "after": [1, 4, 8, 14, 15], "ha": [1, 2, 4, 9, 10, 12, 13, 14, 15], "been": [1, 2, 8, 14, 15], "target": [1, 4, 10, 14, 16, 17], "pe": [1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17], "deliv": [1, 11, 14, 15], "call": [1, 2, 3, 4, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17], "same": [1, 2, 4, 7, 8, 10, 11, 12, 13, 15], "ishmem_atomic_": 1, "compare_swap": 1, "swap": [1, 12], "_nbi": 1, "ishmem_atomic_fetch_": 1, "add": [1, 12, 15], "xor": [1, 2], "non": [1, 4, 8, 10, 16], "issu": [1, 2, 4, 9, 11], "befor": [1, 2, 4, 8, 11, 12, 13, 14, 17], "execut": [1, 2, 5, 6, 8, 10, 12], "ishmem_quiet": [1, 5, 14, 15, 16], "ishmem_barri": 1, "ishmem_barrier_al": [1, 5, 9, 16, 17], "forc": [1, 14], "complet": [1, 2, 4, 8, 11, 12, 13, 14, 15, 17], "set": [1, 2, 4, 7, 8, 9, 12, 15], "standard": [1, 2, 6, 10, 12, 13, 14, 15], "extend": [1, 10], "bitwis": [1, 12], "exact": [1, 14], "width": [1, 14], "integ": [1, 4, 7, 8, 12, 13, 14], "11": 1, "languag": [1, 12], "header": [1, 17], "cstdint": 1, "typenam": [1, 2, 12, 13, 14, 15], "int": [1, 2, 8, 13, 14, 15, 17], "long": [1, 2, 10, 14], "longlong": [1, 2, 14], "unsign": [1, 2, 14, 15], "uint": [1, 2, 14], "ulong": [1, 2, 14], "ulonglong": [1, 2, 14], "int32_t": [1, 2, 14], "int32": [1, 2, 14], "int64_t": [1, 2, 14], "int64": [1, 2, 14], "uint32_t": [1, 2, 14], "uint32": [1, 2, 14], "uint64_t": [1, 2, 14, 15], "uint64": [1, 2, 14], "size_t": [1, 2, 9, 14, 15], "size": [1, 2, 7, 8, 9, 10, 12, 14, 16], "ptrdiff_t": [1, 2, 14], "ptrdiff": [1, 2, 14], "float": [1, 2, 14], "doubl": [1, 2, 14], "below": [1, 2, 12, 13, 14, 15], "correspond": [1, 2, 4, 8, 10, 12, 13, 14, 15, 16], "specifi": [1, 2, 4, 7, 8, 9, 10, 12, 13, 14, 15], "tabl": [1, 2, 10, 12, 13, 14, 15, 16], "templat": [1, 2, 13, 14, 15, 16], "const": [1, 2, 4, 8, 11, 14, 15], "ishmem_typename_atomic_fetch": [1, 16], "paramet": [1, 2, 8, 9, 11, 13, 14, 15], "address": [1, 2, 4, 6, 8, 9, 10, 13, 14, 15], "should": [1, 2, 13, 14, 15], "match": [1, 2, 8, 13, 14, 15], "accord": [1, 2, 13, 14, 15], "indic": [1, 8, 12, 13, 14, 15, 16], "number": [1, 2, 4, 8, 9, 10, 12, 14, 15, 17], "which": [1, 2, 4, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16], "content": [1, 15], "callabl": [1, 2, 6, 8, 9, 10, 11, 12, 13, 14, 15], "devic": [1, 2, 3, 4, 6, 7, 8, 10, 11, 12, 13, 14, 15], "descript": [1, 2, 8, 9, 11, 13, 14, 15], "It": [1, 9, 11, 12, 15], "void": [1, 2, 8, 9, 11, 13, 14, 15], "dest": [1, 2, 8, 14, 15], "ishmem_typename_atomic_set": [1, 16], "destin": [1, 2, 12, 14, 15, 17], "operand": [1, 12], "cond": 1, "ishmem_typename_atomic_compare_swap": [1, 16], "compar": [1, 12, 13], "If": [1, 7, 8, 9, 14], "equal": [1, 2, 9, 13, 14], "unchang": 1, "In": [1, 2, 4, 6, 7, 10, 12, 14, 15], "either": [1, 2, 8, 9, 10, 12], "case": [1, 4, 7, 12, 14], "old": [1, 12], "had": 1, "condition": 1, "ishmem_typename_atomic_swap": [1, 16], "previou": 1, "increment": [1, 12], "ishmem_typename_atomic_fetch_inc": [1, 16], "datatyp": [1, 2, 10], "These": [1, 9, 12, 13, 14], "increas": [1, 4], "ishmem_typename_atomic_inc": [1, 16], "ishmem_typename_atomic_fetch_add": [1, 16], "addit": [1, 2, 4, 6, 12], "anoth": [1, 2, 6, 12, 13, 15, 17], "between": [1, 2, 6, 8, 10, 12, 13, 14, 15], "time": [1, 2, 12], "ishmem_typename_atomic_add": [1, 16], "ishmem_typename_atomic_fetch_and": [1, 16], "point": [1, 2, 4, 5, 9, 12, 15, 16], "immedi": [1, 12], "ishmem_typename_atomic_and": [1, 16], "ishmem_typename_atomic_fetch_or": [1, 16], "ishmem_typename_atomic_or": [1, 16], "exclus": [1, 10, 16], "ishmem_typename_atomic_fetch_xor": 1, "ishmem_typename_atomic_xor": 1, "doe": [2, 7, 8, 9, 11, 12, 13, 14, 15], "yet": [2, 12], "support": [2, 4, 5, 6, 7, 8, 10, 12, 13, 14, 15], "team": [2, 12, 16], "base": [2, 6, 10, 12, 13, 15], "world": 2, "kernel": [2, 4, 6, 7, 8, 10, 12, 17], "host": [2, 4, 6, 7, 8, 9, 10, 11, 13, 14, 15], "initi": [2, 4, 6, 8, 9, 10, 12, 13, 14, 15, 17], "exampl": [2, 3, 4, 7, 8, 10, 12, 15, 17], "program": [2, 4, 6, 7, 8, 9, 10], "undefin": [2, 4, 8, 9, 10, 14], "behavior": [2, 4, 6, 8, 9, 10, 14], "regist": 2, "arriv": 2, "barrier": [2, 8, 9, 12, 17], "block": [2, 4, 5, 8, 9, 12, 13, 16], "until": [2, 4, 8, 12, 13], "local": [2, 4, 8, 9, 10, 12, 13, 14, 15], "memori": [2, 4, 5, 6, 7, 8, 12, 13, 15, 16, 17], "synchron": [2, 4, 5, 12, 14, 15, 16], "onc": 2, "have": [2, 6, 8, 10, 12, 13, 17], "ensur": [2, 6, 8, 9, 11, 12, 13], "previous": [2, 8], "store": [2, 8, 10, 12], "via": [2, 10, 14], "ishmem": [2, 4, 8, 9, 10, 13, 17], "amo": [2, 4, 5, 10, 11, 12, 13], "ishmem_int_add": 2, "ishmem_put_nbi": [2, 5], "ishmem_get_nbi": [2, 5], "group": [2, 4, 11, 12, 13, 14, 15], "sycl": [2, 3, 4, 6, 8, 10, 11, 12, 13, 14, 15, 17], "sub_group": [2, 11, 12, 13, 14, 15], "unlik": [2, 12], "allow": [2, 4, 7, 9, 10, 12], "thread": [2, 4, 12, 13], "within": [2, 8, 10, 12, 13, 17], "cooper": 2, "toward": 2, "when": [2, 4, 6, 8, 9, 10, 11, 12, 14], "invok": [2, 3, 5, 12, 14], "ident": [2, 4, 9, 12], "argument": [2, 3, 4, 8, 9, 10, 12, 13], "suspend": 2, "contrast": [2, 9], "visibl": [2, 11], "sync": 2, "exchang": [2, 12], "fix": [2, 4, 9, 12], "amount": [2, 12], "contigu": [2, 12, 14, 15], "pair": 2, "particip": [2, 6, 8, 9, 12], "ishmem_typename_alltoal": [2, 16], "nelem": [2, 14, 15], "ishmem_alltoallmem": 2, "larg": [2, 7], "enough": 2, "receiv": [2, 7, 14], "total": [2, 4, 8, 17], "element": [2, 4, 9, 12, 14, 15], "each": [2, 3, 4, 9, 10, 12, 17], "contain": [2, 4, 10, 12, 13, 14, 15], "order": [2, 4, 5, 12, 13, 14, 15, 16], "byte": [2, 7, 9, 14, 15], "zero": [2, 4, 9], "success": [2, 14, 15], "nonzero": 2, "8": [2, 16], "bit": [2, 9, 15], "being": [2, 14], "sent": 2, "n": [2, 3], "where": [2, 3, 4, 8, 10, 12, 16], "differ": [2, 4, 6, 9, 10, 12, 14], "arrai": [2, 9, 10, 14, 15], "pass": [2, 3, 6, 10, 12, 14], "th": 2, "j": 2, "send": [2, 17], "readi": [2, 12], "accept": 2, "upon": 2, "true": [2, 8, 13], "Its": 2, "function": [2, 8, 12, 14, 15, 16], "ishmemx_typename_alltoall_work_group": [2, 16], "ishmemx_alltoallmem_work_group": 2, "semant": [2, 6, 9, 12], "broadcast": [2, 12], "ishmem_typename_broadcast": [2, 16], "pe_root": 2, "ishmem_broadcastmem": [2, 16], "across": [2, 4, 6, 9, 12], "thei": [2, 4, 8, 10, 14, 17], "pe_siz": 2, "1": [2, 4, 6, 7, 8, 9, 12, 13, 14, 16, 17], "safe": 2, "reus": 2, "ishmemx_typename_broadcast_work_group": [2, 16], "ishmemx_broadcastmem_work_group": [2, 16], "concaten": [2, 12], "multipl": [2, 4, 6, 9, 12], "everi": [2, 10, 12], "ishmem_typename_collect": [2, 16], "ishmem_typename_fcollect": [2, 16], "ishmem_collectmem": [2, 16], "ishmem_fcollectmem": [2, 16], "ishmem_": 2, "collectmem": 2, "item": [2, 12, 14], "over": [2, 12], "processor": 2, "while": [2, 4], "ishmemx_typename_collect_work_group": [2, 16], "ishmemx_typename_fcollect_work_group": [2, 16], "ishmemx_collectmem_work_group": [2, 16], "ishmemx_fcollectmem_work_group": [2, 16], "collectmem_work_group": 2, "reduct": [2, 4, 12], "char": [2, 8, 14], "max": [2, 4, 6], "min": 2, "sum": 2, "prod": 2, "sign": [2, 14], "schar": [2, 14], "short": [2, 14], "uchar": [2, 14], "ushort": [2, 14], "int8_t": [2, 14], "int8": [2, 14], "int16_t": [2, 14], "int16": [2, 14], "uint8_t": [2, 14], "uint8": [2, 14], "uint16_t": [2, 14], "uint16": [2, 14], "ishmem_typename_and_reduc": 2, "nreduc": 2, "ishmem_typename_or_reduc": 2, "ishmem_typename_xor_reduc": 2, "ishmem_typename_max_reduc": 2, "ishmem_typename_min_reduc": 2, "ishmem_typename_sum_reduc": 2, "ishmem_typename_prod_reduc": 2, "length": [2, 7], "separ": 2, "comput": [2, 3, 4, 6, 12], "associ": [2, 4, 12, 13], "determin": [2, 10, 15], "place": [2, 4, 7], "buffer": [2, 4, 8, 12, 17], "do": [2, 4, 7, 10, 14, 17], "overlap": [2, 4, 12, 15], "That": 2, "disjoint": 2, "ishmemx_typename_and_reduce_work_group": 2, "ishmemx_typename_or_reduce_work_group": 2, "ishmemx_typename_xor_reduce_work_group": 2, "ishmemx_typename_max_reduce_work_group": 2, "ishmemx_typename_min_reduce_work_group": 2, "ishmemx_typename_sum_reduce_work_group": 2, "ishmemx_typename_prod_reduce_work_group": 2, "so": [2, 3, 4, 7, 9], "slightli": 2, "becaus": [2, 4, 8], "let": [3, 17], "consid": [3, 4, 14, 15], "simpl": [3, 17], "section": [3, 4, 6, 10, 12, 13, 14, 15], "assum": [3, 8], "file": [3, 17], "ishmem_exampl": 3, "cpp": 3, "To": [3, 5, 6, 17], "we": [3, 17], "necessari": [3, 7], "flag": [3, 12, 15], "oneapi": 3, "dpc": [3, 10, 12], "icpx": 3, "ishmem_install_dir": 3, "l": 3, "lib": 3, "fsycl": 3, "std": [3, 17], "gnu": 3, "1z": 3, "o": [3, 4], "lsma": 3, "lpmi": 3, "lze_load": 3, "ldl": 3, "path": [3, 4], "instal": 3, "directori": 3, "launcher": [3, 4], "script": [3, 4], "ishmrun": [3, 4], "assign": [3, 4, 8, 9], "environ": [3, 4, 5, 8, 12, 14, 16], "variabl": [3, 4, 5, 10, 12, 13, 15, 16], "ze_affinity_mask": [3, 4], "ishmrum": 3, "first": [3, 4, 8, 17], "process": [3, 4, 7, 8, 12], "bin": 3, "user": [3, 6, 7, 8, 9, 12], "portabl": [3, 6, 13], "batch": 3, "aprun": 3, "12": 3, "6": [3, 14], "launch": [3, 4, 14], "per": [3, 4, 7], "node": [3, 4, 6, 7], "consist": [4, 8, 10, 15], "typic": 4, "usag": [4, 7], "spmd": [4, 12], "abl": 4, "diverg": 4, "control": 4, "often": 4, "implement": [4, 6, 7, 8, 10, 12, 13, 16], "creat": [4, 10, 12], "runtim": [4, 8, 12, 17], "map": 4, "than": [4, 8, 12, 13, 14], "avail": [4, 5, 6, 7, 9], "those": 4, "compil": [4, 5], "run": [4, 6, 8, 12], "center": [4, 6], "gpu": [4, 6, 7, 8, 10, 12], "seri": [4, 6], "util": 4, "multi": [4, 6], "tile": 4, "architectur": [4, 10], "version": [4, 6, 7, 8, 9, 12], "2": [4, 7], "By": [4, 8], "default": [4, 7, 8], "individu": 4, "make": [4, 12], "up": 4, "enableimplicitsc": 4, "implicit": [4, 8], "scale": [4, 7, 14], "mode": 4, "driver": 4, "automat": 4, "usual": 4, "reason": 4, "loos": 4, "coupl": 4, "reli": [4, 12], "among": [4, 12], "phase": 4, "begin": 4, "ishmem_init": [4, 5, 16, 17], "conclud": 4, "ishmem_fin": [4, 5, 16, 17], "dure": [4, 10, 12], "pend": [4, 8, 9], "resourc": [4, 8, 12, 17], "collect": [4, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16], "lead": 4, "final": [4, 12, 17], "subsequ": [4, 8, 9, 11, 12, 14, 15, 17], "also": [4, 9, 10, 12], "wait": [4, 8, 10, 11, 12, 13], "wait_and_throw": [4, 8, 17], "queue": [4, 8, 10], "identifi": [4, 12, 17], "uniqu": [4, 12], "monoton": 4, "manner": 4, "less": [4, 8, 13], "e": [4, 6, 7, 10, 12], "g": [4, 7, 10, 12], "put": [4, 5, 12, 14, 17], "get": [4, 11, 12, 14], "dictat": 4, "flow": 4, "construct": 4, "durat": 4, "pointer": [4, 5, 8, 9, 12], "except": 4, "physic": 4, "locat": [4, 10, 13, 14], "ishmem_ptr": [4, 5, 10, 16], "through": [4, 6, 10, 12, 15], "similarli": [4, 7], "wa": 4, "qualifi": 4, "made": [4, 9], "atom": [4, 5, 12, 16], "inform": [4, 6, 7, 12], "regard": 4, "see": [4, 6, 10, 12], "what": 5, "model": [5, 6], "overview": [5, 17], "work_group": 5, "oper": [5, 6, 8, 9, 10, 11, 12, 13, 14, 16, 17], "unsupport": 5, "featur": [5, 12], "setup": [5, 12, 16], "exit": [5, 9], "queri": [5, 12, 16, 17], "ishmemx_init_attr": [5, 16], "ishmem_my_p": [5, 16, 17], "ishmem_n_p": [5, 16, 17], "ishmem_info_get_vers": [5, 16], "ishmem_info_get_nam": [5, 16], "manag": [5, 10, 12, 16], "ishmem_malloc": [5, 10, 16, 17], "ishmem_fre": [5, 16, 17], "ishmem_align": [5, 16], "ishmem_calloc": [5, 16, 17], "ishmem_put": [5, 8], "ishmemx_put_work_group": [5, 12], "ishmem_p": 5, "ishmem_iput": 5, "ishmemx_iput_work_group": 5, "ishmem_get": 5, "ishmemx_get_work_group": [5, 12], "ishmem_g": 5, "ishmem_iget": [5, 8], "ishmemx_iget_work_group": 5, "nonblock": [5, 11], "ishmemx_put_nbi_work_group": [5, 12], "ishmemx_get_nbi_work_group": [5, 12], "ishmem_atomic_fetch": 5, "ishmem_atomic_set": 5, "ishmem_atomic_compare_swap": 5, "ishmem_atomic_swap": 5, "ishmem_atomic_fetch_inc": 5, "ishmem_atomic_inc": 5, "ishmem_atomic_fetch_add": 5, "ishmem_atomic_add": 5, "ishmem_atomic_fetch_and": 5, "ishmem_atomic_and": 5, "ishmem_atomic_fetch_or": 5, "ishmem_atomic_or": 5, "ishmem_atomic_fetch_xor": 5, "ishmem_atomic_xor": 5, "signal": [5, 12, 16], "ishmem_put_sign": 5, "ishmemx_put_signal_work_group": [5, 12], "ishmem_put_nbi_sign": 5, "ishmemx_put_nbi_signal_work_group": 5, "ishmem_signal_fetch": [5, 16], "ishmemx_barrier_all_work_group": [5, 12, 16], "ishmem_sync_al": [5, 16], "ishmemx_sync_all_work_group": [5, 12, 16], "ishmem_alltoal": 5, "ishmemx_alltoall_work_group": 5, "ishmem_broadcast": 5, "ishmemx_broadcast_work_group": [5, 12], "ishmem_collect": 5, "ishmem_fcollect": 5, "ishmemx_": 5, "f": [5, 12], "collect_work_group": 5, "ishmem_reduc": 5, "ishmemx_reduce_work_group": 5, "ishmem_wait_until": [5, 16], "ishmemx_wait_until_work_group": [5, 12, 16], "ishmem_test": [5, 16], "ishmemx_test_work_group": [5, 12, 16], "ishmem_f": [5, 14, 15, 16], "ishmemx_fence_work_group": [5, 14, 15, 16], "ishmemx_quiet_work_group": [5, 14, 15, 16], "notic": 5, "disclaim": 5, "interfac": [6, 8, 10, 12, 13, 14, 16], "applic": [6, 12, 17], "both": [6, 10, 12, 14, 15], "new": [6, 12], "directli": [6, 8, 12], "optim": [6, 12], "connect": [6, 7, 10, 12], "text": [6, 7, 10, 12], "x": [6, 7, 10, 12], "link": [6, 7, 10, 12], "fabric": [6, 7, 10, 12], "request": [6, 12], "cpu": 6, "transfer": [6, 8, 12, 14, 15], "network": [6, 12], "establish": 6, "most": [6, 7, 8], "suitabl": [6, 9], "driven": 6, "augment": [6, 10], "acceler": 6, "expos": 6, "subtl": 6, "context": [6, 9, 12, 16], "adjust": 6, "partit": 6, "global": [6, 8, 10], "space": [6, 9], "pga": [6, 12], "aim": 6, "aid": 6, "facilit": 6, "uniform": 6, "predict": 6, "explicitli": 6, "state": 6, "continu": 6, "As": [6, 8, 14], "exist": [6, 8], "vendor": [6, 7, 8], "compliant": 6, "help": [6, 7], "platform": 6, "deal": 6, "effort": 6, "committe": 6, "input": 6, "pleas": [6, 12], "www": 6, "site": 6, "refer": [6, 8, 10, 12, 14], "valid": [6, 8, 10, 12, 17], "verif": 6, "suit": 6, "tool": 6, "mail": 6, "infrastructur": 6, "own": 6, "ishmem_major_vers": [7, 8, 16], "repres": [7, 8, 14, 15], "major": [7, 8], "ishmem_minor_vers": [7, 8, 16], "minor": [7, 8], "ishmem_max_name_len": [7, 8, 16], "maximum": 7, "ishmem_vendor_str": [7, 8, 16], "string": [7, 8], "termin": [7, 8], "null": [7, 8, 9], "charact": [7, 8], "configur": 7, "about": [7, 12], "ishmem_vers": [7, 16], "print": 7, "startup": 7, "ishmem_info": [7, 16], "ishmem_symmetric_s": [7, 16], "heap": [7, 8, 9, 10], "least": [7, 8, 9], "ceil": 7, "numer": [7, 13], "prefix": 7, "factor": 7, "suffix": 7, "k": 7, "multipli": 7, "10": 7, "kibibyt": 7, "m": 7, "20": [7, 14], "mebibyt": 7, "30": 7, "gibibyt": 7, "t": 7, "40": 7, "tebibyt": 7, "20m": 7, "equival": [7, 9], "20971520": 7, "1m": 7, "3250586": 7, "recogn": 7, "ignor": 7, "20kk": 7, "5m": 7, "yield": 7, "invalid": [7, 14], "error": [7, 17], "ishmem_debug": [7, 16], "debug": 7, "messag": 7, "ishmem_shmem_lib_nam": [7, 16], "share": [7, 10, 12], "libshmem": 7, "dynam": [7, 9, 10], "load": [7, 8, 10], "libsma": 7, "ishmem_enable_gpu_ipc": [7, 16], "intra": 7, "inter": 7, "ipc": 7, "super": 7, "situat": 7, "ishmem_enable_gpu_ipc_pidfd": [7, 16], "pidfd": 7, "fail": [7, 17], "older": 7, "linux": 7, "systiem": 7, "ishmem_enable_accessible_host_heap": 7, "unifi": [7, 10, 12], "alloc": [7, 9, 10, 12, 17], "monitor": 8, "parallel": [8, 12, 17], "At": [8, 14, 15], "end": [8, 12], "enum": 8, "ishmemx_runtime_type_t": 8, "ishmem_runtime_openshmem": 8, "ishmem_runtime_mpi": 8, "ishmem_runtime_pmi": 8, "mpi": 8, "pmi": 8, "struct": 8, "ishmemx_attr_t": 8, "bool": 8, "initialize_runtim": 8, "declar": 8, "attribut": [8, 12], "enumer": 8, "build": 8, "fals": 8, "boolean": 8, "attr": 8, "npe": [8, 17], "current": [8, 16], "portion": 8, "There": 8, "enter": 8, "last": 8, "encount": 8, "still": 8, "longer": 8, "referenc": [8, 10], "ordinari": 8, "effici": 8, "mean": [8, 12, 14], "accomplish": 8, "sequenc": [8, 15], "pattern": [8, 12, 17], "like": 8, "constant": [8, 12, 13, 15, 16], "dealloc": [9, 12], "align": [9, 10], "action": 9, "procedur": 9, "entri": 9, "soon": 9, "respons": 9, "ptr": 9, "malloc": 9, "privat": [9, 10, 12], "uniniti": 9, "further": 9, "involv": [9, 12], "futur": [9, 16], "whose": [9, 13], "sizeof": [9, 17], "power": 9, "count": 9, "lowest": 9, "region": [9, 10], "succe": 9, "cannot": 10, "static": 10, "kind": 10, "On": [10, 12], "hand": [10, 12], "resid": [10, 12, 14], "diagram": 10, "show": 10, "layout": 10, "illustr": 10, "desir": 10, "manipul": 10, "arithmet": 10, "index": 10, "structur": 10, "union": 10, "member": 10, "remain": 10, "were": 10, "gener": [10, 14, 16], "natur": [10, 12], "underli": [10, 12], "memcpi": 10, "malloc_host": [10, 17], "acces": 10, "degre": 10, "though": 10, "programm": 10, "obtain": [10, 12], "ishmem_optr": 10, "concurr": 10, "test": [10, 12, 13], "scenario": 10, "deliveri": [11, 14, 15], "fenc": [11, 12], "outstand": 11, "quiet": [11, 12, 14, 15], "itself": 12, "kei": 12, "hide": 12, "latenc": [12, 14], "ideal": 12, "unstructur": 12, "small": 12, "medium": 12, "potenti": 12, "low": [12, 14], "high": 12, "bandwidth": 12, "highli": 12, "scalabl": 12, "style": [12, 17], "start": [12, 14], "leverag": 12, "divid": 12, "problem": 12, "sub": 12, "solv": 12, "independ": 12, "coordin": 12, "bind": 12, "fortran": 12, "2008": 12, "titanium": 12, "x10": 12, "chapel": 12, "correct": [12, 17], "b": 12, "find": 12, "them": 12, "realloc": 12, "subset": 12, "ad": 12, "d": 12, "h": [12, 14, 17], "meet": [12, 13], "wherea": 12, "root": 12, "contribut": 12, "stride": [12, 14], "extens": 12, "explicit": 12, "nd": 12, "rang": 12, "work": 12, "comprehens": 12, "book": 12, "onlin": 12, "introduc": [12, 14, 15], "explain": 12, "concept": 12, "subgroup": 12, "depend": 12, "achiev": 12, "better": 12, "respect": [12, 15], "chunk": 12, "restrict": 12, "expens": 12, "leader": 12, "latter": 12, "dramat": 12, "effect": 12, "simultan": 12, "post": 12, "appli": 12, "transmiss": 12, "furthermor": [12, 14, 15], "assur": [12, 17], "op": 12, "relev": 12, "ishmemx_typename_put_work_group": [12, 14, 16], "ishmemx_putmem_work_group": [12, 14], "ishmemx_typename_get_work_group": [12, 14, 16], "ishmemx_getmem_work_group": [12, 14], "ishmemx_typename_put_nbi_work_group": [12, 14, 16], "ishmemx_putmem_nbi_work_group": [12, 14], "ishmemx_typename_get_nbi_work_group": [12, 14, 16], "ishmemx_getmem_nbi_work_group": [12, 14], "ishmemx_typename_put_signal_work_group": [12, 15, 16], "ishmemx_putmem_signal_work_group": [12, 15], "ishmemx_put_signal_nbi_work_group": [12, 15], "ishmemx_typename_put_signal_nbi_work_group": [12, 15, 16], "ishmemx_collect_work_group": 12, "ishmemx_fcollect_work_group": 12, "ishmemx_op_reduce_work_group": 12, "ishmemx_typename_op_reduce_work_group": [12, 16], "ishmemx_typename_wait_until_work_group": [12, 13], "ishmemx_typename_test_work_group": [12, 13], "discuss": 13, "observ": 13, "enforc": 13, "ivar": 13, "cmp_valu": 13, "comparison": 13, "present": 13, "ishmem_cmp_eq": 13, "ishmem_cmp_n": 13, "Not": 13, "ishmem_cmp_gt": 13, "greater": [13, 14], "ishmem_cmp_g": 13, "ishmem_cmp_lt": 13, "ishmem_cmp_l": 13, "chang": 13, "ishmem_typename_wait_until": 13, "cmp": 13, "satisfi": [13, 15], "fulli": 13, "ishmem_typename_test": 13, "evalu": 13, "passiv": 14, "characterist": 14, "decoupl": 14, "One": 14, "sender": 14, "design": 14, "neg": 14, "job": 14, "c11": [14, 16], "select": [14, 16], "5": 14, "scalar": 14, "Such": 14, "stdint": 14, "c996": 14, "7": 14, "18": 14, "translat": 14, "implemement": 14, "method": [14, 15], "ishmem_typename_put": [14, 16], "ishmem_putmem": [14, 15, 16], "word": [14, 15], "occur": 14, "unless": [14, 15], "put_work_group": 14, "ishmem_typename_p": [14, 16], "veri": 14, "capabl": 14, "dst": [14, 17], "sst": 14, "ishmem_typename_iput": [14, 16], "consecut": 14, "iput": 14, "necessarili": 14, "ishmemx_typename_iput_work_group": [14, 16], "ishmem_typename_get": [14, 16], "ishmem_getmem": [14, 16], "ishmem_typename_g": [14, 16], "ishmem_typename_iget": [14, 16], "iget": 14, "ishmemx_typename_iget_work_group": [14, 16], "ishmem_typename_put_nbi": [14, 16], "ishmem_putmem_nbi": 14, "ishmem_typename_get_nbi": [14, 16], "ishmem_getmem_nbi": 14, "variant": 15, "With": 15, "ishmem_signal_set": 15, "64": [15, 16], "ishmem_signal_add": 15, "sig_addr": 15, "sig_op": 15, "ishmem_typename_put_sign": [15, 16], "ishmem_typename_putmem_sign": 15, "ishmem_putmem_sign": [15, 16], "variou": 15, "ishmem_put_signal_nbi": 15, "ishmem_typename_put_signal_nbi": [15, 16], "expect": 15, "strive": 16, "eventu": 16, "ye": 16, "ishmem_init_thread": 16, "ishmem_global_exit": 16, "ishmem_pe_access": 16, "ishmem_addr_access": 16, "ishmem_team_ptr": 16, "ishmem_realloc": 16, "ishmem_malloc_with_hint": 16, "ishmemx_typename_putmem_work_group": 16, "ishmemx_typename_getmem_work_group": 16, "ishmem_typename_putmem_nbi": 16, "ishmemx_typename_putmem_nbi_work_group": 16, "ishmem_typename_getmem_nbi": 16, "ishmemx_typename_getmem_nbi_work_group": 16, "putsiz": 16, "getsiz": 16, "16": [16, 17], "32": 16, "128": 16, "ishmem_typename_fetch_xor": 16, "ishmem_typename_xor": 16, "ishmem_putmem_signal_nbi": 16, "ishmemx_putmem_signal_nbi_work_group": 16, "putsize_sign": 16, "getsize_sign": 16, "ishmemx_typename_alltoalls_work_group": 16, "ishmem_typename_op_reduc": 16, "mutual": 16, "ishmem_thread_singl": 16, "ishmem_thread_funnel": 16, "ishmem_thread_seri": 16, "ishmem_thread_multipl": 16, "replac": 16, "cl": 17, "hpp": 17, "here": 17, "how": 17, "now": 17, "my_p": 17, "cout": 17, "hello": 17, "endl": 17, "src": 17, "array_s": 17, "auto": 17, "e_init": 17, "q": 17, "submit": 17, "handler": 17, "parallel_for": 17, "nd_rang": 17, "nd_item": 17, "idx": 17, "get_global_id": 17, "0xface": 17, "ring": 17, "largest": 17, "e1": 17, "single_task": 17, "my_dev_p": 17, "my_dev_np": 17, "ishmem_int_put": 17, "verifi": 17, "need": 17, "e_verifi": 17, "cerr": 17, "check": 17, "free": 17, "found": [], "repositori": [], "intend": [], "basic": [], "real": [], "sampl": [], "excel": 17}, "objects": {"": [[7, 0, 1, "c.ISHMEM_DEBUG", "ISHMEM_DEBUG"], [7, 0, 1, "c.ISHMEM_ENABLE_ACCESSIBLE_HOST_HEAP", "ISHMEM_ENABLE_ACCESSIBLE_HOST_HEAP"], [7, 0, 1, "c.ISHMEM_ENABLE_GPU_IPC", "ISHMEM_ENABLE_GPU_IPC"], [7, 0, 1, "c.ISHMEM_ENABLE_GPU_IPC_PIDFD", "ISHMEM_ENABLE_GPU_IPC_PIDFD"], [7, 0, 1, "c.ISHMEM_INFO", "ISHMEM_INFO"], [7, 0, 1, "c.ISHMEM_MAJOR_VERSION", "ISHMEM_MAJOR_VERSION"], [7, 0, 1, "c.ISHMEM_MAX_NAME_LEN", "ISHMEM_MAX_NAME_LEN"], [7, 0, 1, "c.ISHMEM_MINOR_VERSION", "ISHMEM_MINOR_VERSION"], [8, 0, 1, "c.ISHMEM_RUNTIME_MPI", "ISHMEM_RUNTIME_MPI"], [8, 0, 1, "c.ISHMEM_RUNTIME_OPENSHMEM", "ISHMEM_RUNTIME_OPENSHMEM"], [8, 0, 1, "c.ISHMEM_RUNTIME_PMI", "ISHMEM_RUNTIME_PMI"], [7, 0, 1, "c.ISHMEM_SHMEM_LIB_NAME", "ISHMEM_SHMEM_LIB_NAME"], [7, 0, 1, "c.ISHMEM_SYMMETRIC_SIZE", "ISHMEM_SYMMETRIC_SIZE"], [7, 0, 1, "c.ISHMEM_VENDOR_STRING", "ISHMEM_VENDOR_STRING"], [7, 0, 1, "c.ISHMEM_VERSION", "ISHMEM_VERSION"], [8, 1, 1, "c.gpu", "gpu"], [8, 1, 1, "c.initialize_runtime", "initialize_runtime"], [8, 1, 1, "c.runtime", "runtime"], [2, 2, 1, "_CPPv424ishmem_TYPENAME_alltoallP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_alltoall"], [2, 3, 1, "_CPPv424ishmem_TYPENAME_alltoallP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_alltoall::dest"], [2, 3, 1, "_CPPv424ishmem_TYPENAME_alltoallP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_alltoall::nelems"], [2, 3, 1, "_CPPv424ishmem_TYPENAME_alltoallP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_alltoall::source"], [2, 2, 1, "_CPPv426ishmem_TYPENAME_and_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_and_reduce"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_and_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_and_reduce::dest"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_and_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_and_reduce::nreduce"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_and_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_and_reduce::source"], [1, 2, 1, "_CPPv426ishmem_TYPENAME_atomic_addP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_add"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_addP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_add::dest"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_addP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_add::pe"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_addP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_add::value"], [1, 2, 1, "_CPPv426ishmem_TYPENAME_atomic_andP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_and"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_andP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_and::dest"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_andP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_and::pe"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_andP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_and::value"], [1, 2, 1, "_CPPv435ishmem_TYPENAME_atomic_compare_swapP4TYPE4TYPE4TYPEi", "ishmem_TYPENAME_atomic_compare_swap"], [1, 3, 1, "_CPPv435ishmem_TYPENAME_atomic_compare_swapP4TYPE4TYPE4TYPEi", "ishmem_TYPENAME_atomic_compare_swap::cond"], [1, 3, 1, "_CPPv435ishmem_TYPENAME_atomic_compare_swapP4TYPE4TYPE4TYPEi", "ishmem_TYPENAME_atomic_compare_swap::dest"], [1, 3, 1, "_CPPv435ishmem_TYPENAME_atomic_compare_swapP4TYPE4TYPE4TYPEi", "ishmem_TYPENAME_atomic_compare_swap::pe"], [1, 3, 1, "_CPPv435ishmem_TYPENAME_atomic_compare_swapP4TYPE4TYPE4TYPEi", "ishmem_TYPENAME_atomic_compare_swap::value"], [1, 2, 1, "_CPPv428ishmem_TYPENAME_atomic_fetchPK4TYPEi", "ishmem_TYPENAME_atomic_fetch"], [1, 3, 1, "_CPPv428ishmem_TYPENAME_atomic_fetchPK4TYPEi", "ishmem_TYPENAME_atomic_fetch::pe"], [1, 3, 1, "_CPPv428ishmem_TYPENAME_atomic_fetchPK4TYPEi", "ishmem_TYPENAME_atomic_fetch::source"], [1, 2, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_addP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_add"], [1, 3, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_addP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_add::dest"], [1, 3, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_addP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_add::pe"], [1, 3, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_addP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_add::value"], [1, 2, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_andP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_and"], [1, 3, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_andP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_and::dest"], [1, 3, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_andP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_and::pe"], [1, 3, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_andP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_and::value"], [1, 2, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_incP4TYPEi", "ishmem_TYPENAME_atomic_fetch_inc"], [1, 3, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_incP4TYPEi", "ishmem_TYPENAME_atomic_fetch_inc::dest"], [1, 3, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_incP4TYPEi", "ishmem_TYPENAME_atomic_fetch_inc::pe"], [1, 2, 1, "_CPPv431ishmem_TYPENAME_atomic_fetch_orP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_or"], [1, 3, 1, "_CPPv431ishmem_TYPENAME_atomic_fetch_orP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_or::dest"], [1, 3, 1, "_CPPv431ishmem_TYPENAME_atomic_fetch_orP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_or::pe"], [1, 3, 1, "_CPPv431ishmem_TYPENAME_atomic_fetch_orP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_or::value"], [1, 2, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_xorP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_xor"], [1, 3, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_xorP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_xor::dest"], [1, 3, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_xorP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_xor::pe"], [1, 3, 1, "_CPPv432ishmem_TYPENAME_atomic_fetch_xorP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_fetch_xor::value"], [1, 2, 1, "_CPPv426ishmem_TYPENAME_atomic_incP4TYPEi", "ishmem_TYPENAME_atomic_inc"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_incP4TYPEi", "ishmem_TYPENAME_atomic_inc::dest"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_incP4TYPEi", "ishmem_TYPENAME_atomic_inc::pe"], [1, 2, 1, "_CPPv425ishmem_TYPENAME_atomic_orP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_or"], [1, 3, 1, "_CPPv425ishmem_TYPENAME_atomic_orP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_or::dest"], [1, 3, 1, "_CPPv425ishmem_TYPENAME_atomic_orP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_or::pe"], [1, 3, 1, "_CPPv425ishmem_TYPENAME_atomic_orP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_or::value"], [1, 2, 1, "_CPPv426ishmem_TYPENAME_atomic_setP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_set"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_setP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_set::dest"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_setP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_set::pe"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_setP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_set::value"], [1, 2, 1, "_CPPv427ishmem_TYPENAME_atomic_swapP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_swap"], [1, 3, 1, "_CPPv427ishmem_TYPENAME_atomic_swapP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_swap::dest"], [1, 3, 1, "_CPPv427ishmem_TYPENAME_atomic_swapP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_swap::pe"], [1, 3, 1, "_CPPv427ishmem_TYPENAME_atomic_swapP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_swap::value"], [1, 2, 1, "_CPPv426ishmem_TYPENAME_atomic_xorP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_xor"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_xorP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_xor::dest"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_xorP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_xor::pe"], [1, 3, 1, "_CPPv426ishmem_TYPENAME_atomic_xorP4TYPE4TYPEi", "ishmem_TYPENAME_atomic_xor::value"], [2, 2, 1, "_CPPv425ishmem_TYPENAME_broadcastP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_broadcast"], [2, 3, 1, "_CPPv425ishmem_TYPENAME_broadcastP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_broadcast::PE_root"], [2, 3, 1, "_CPPv425ishmem_TYPENAME_broadcastP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_broadcast::dest"], [2, 3, 1, "_CPPv425ishmem_TYPENAME_broadcastP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_broadcast::nelems"], [2, 3, 1, "_CPPv425ishmem_TYPENAME_broadcastP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_broadcast::source"], [2, 2, 1, "_CPPv423ishmem_TYPENAME_collectP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_collect"], [2, 3, 1, "_CPPv423ishmem_TYPENAME_collectP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_collect::dest"], [2, 3, 1, "_CPPv423ishmem_TYPENAME_collectP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_collect::nelems"], [2, 3, 1, "_CPPv423ishmem_TYPENAME_collectP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_collect::source"], [2, 2, 1, "_CPPv424ishmem_TYPENAME_fcollectP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_fcollect"], [2, 3, 1, "_CPPv424ishmem_TYPENAME_fcollectP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_fcollect::dest"], [2, 3, 1, "_CPPv424ishmem_TYPENAME_fcollectP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_fcollect::nelems"], [2, 3, 1, "_CPPv424ishmem_TYPENAME_fcollectP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_fcollect::source"], [14, 2, 1, "_CPPv417ishmem_TYPENAME_gPK4TYPEi", "ishmem_TYPENAME_g"], [14, 3, 1, "_CPPv417ishmem_TYPENAME_gPK4TYPEi", "ishmem_TYPENAME_g::pe"], [14, 3, 1, "_CPPv417ishmem_TYPENAME_gPK4TYPEi", "ishmem_TYPENAME_g::source"], [14, 2, 1, "_CPPv419ishmem_TYPENAME_getP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_get"], [14, 3, 1, "_CPPv419ishmem_TYPENAME_getP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_get::dest"], [14, 3, 1, "_CPPv419ishmem_TYPENAME_getP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_get::nelems"], [14, 3, 1, "_CPPv419ishmem_TYPENAME_getP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_get::pe"], [14, 3, 1, "_CPPv419ishmem_TYPENAME_getP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_get::source"], [14, 2, 1, "_CPPv423ishmem_TYPENAME_get_nbiP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_get_nbi"], [14, 3, 1, "_CPPv423ishmem_TYPENAME_get_nbiP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_get_nbi::dest"], [14, 3, 1, "_CPPv423ishmem_TYPENAME_get_nbiP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_get_nbi::nelems"], [14, 3, 1, "_CPPv423ishmem_TYPENAME_get_nbiP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_get_nbi::pe"], [14, 3, 1, "_CPPv423ishmem_TYPENAME_get_nbiP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_get_nbi::source"], [14, 2, 1, "_CPPv420ishmem_TYPENAME_igetP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iget"], [14, 3, 1, "_CPPv420ishmem_TYPENAME_igetP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iget::dest"], [14, 3, 1, "_CPPv420ishmem_TYPENAME_igetP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iget::dst"], [14, 3, 1, "_CPPv420ishmem_TYPENAME_igetP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iget::nelems"], [14, 3, 1, "_CPPv420ishmem_TYPENAME_igetP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iget::pe"], [14, 3, 1, "_CPPv420ishmem_TYPENAME_igetP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iget::source"], [14, 3, 1, "_CPPv420ishmem_TYPENAME_igetP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iget::sst"], [14, 2, 1, "_CPPv420ishmem_TYPENAME_iputP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iput"], [14, 3, 1, "_CPPv420ishmem_TYPENAME_iputP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iput::dest"], [14, 3, 1, "_CPPv420ishmem_TYPENAME_iputP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iput::dst"], [14, 3, 1, "_CPPv420ishmem_TYPENAME_iputP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iput::nelems"], [14, 3, 1, "_CPPv420ishmem_TYPENAME_iputP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iput::pe"], [14, 3, 1, "_CPPv420ishmem_TYPENAME_iputP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iput::source"], [14, 3, 1, "_CPPv420ishmem_TYPENAME_iputP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_TYPENAME_iput::sst"], [2, 2, 1, "_CPPv426ishmem_TYPENAME_max_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_max_reduce"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_max_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_max_reduce::dest"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_max_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_max_reduce::nreduce"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_max_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_max_reduce::source"], [2, 2, 1, "_CPPv426ishmem_TYPENAME_min_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_min_reduce"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_min_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_min_reduce::dest"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_min_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_min_reduce::nreduce"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_min_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_min_reduce::source"], [2, 2, 1, "_CPPv425ishmem_TYPENAME_or_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_or_reduce"], [2, 3, 1, "_CPPv425ishmem_TYPENAME_or_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_or_reduce::dest"], [2, 3, 1, "_CPPv425ishmem_TYPENAME_or_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_or_reduce::nreduce"], [2, 3, 1, "_CPPv425ishmem_TYPENAME_or_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_or_reduce::source"], [14, 2, 1, "_CPPv417ishmem_TYPENAME_pP4TYPE4TYPEi", "ishmem_TYPENAME_p"], [14, 3, 1, "_CPPv417ishmem_TYPENAME_pP4TYPE4TYPEi", "ishmem_TYPENAME_p::dest"], [14, 3, 1, "_CPPv417ishmem_TYPENAME_pP4TYPE4TYPEi", "ishmem_TYPENAME_p::pe"], [14, 3, 1, "_CPPv417ishmem_TYPENAME_pP4TYPE4TYPEi", "ishmem_TYPENAME_p::value"], [2, 2, 1, "_CPPv427ishmem_TYPENAME_prod_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_prod_reduce"], [2, 3, 1, "_CPPv427ishmem_TYPENAME_prod_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_prod_reduce::dest"], [2, 3, 1, "_CPPv427ishmem_TYPENAME_prod_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_prod_reduce::nreduce"], [2, 3, 1, "_CPPv427ishmem_TYPENAME_prod_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_prod_reduce::source"], [14, 2, 1, "_CPPv419ishmem_TYPENAME_putP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_put"], [14, 3, 1, "_CPPv419ishmem_TYPENAME_putP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_put::dest"], [14, 3, 1, "_CPPv419ishmem_TYPENAME_putP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_put::nelems"], [14, 3, 1, "_CPPv419ishmem_TYPENAME_putP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_put::pe"], [14, 3, 1, "_CPPv419ishmem_TYPENAME_putP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_put::source"], [14, 2, 1, "_CPPv423ishmem_TYPENAME_put_nbiP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_put_nbi"], [14, 3, 1, "_CPPv423ishmem_TYPENAME_put_nbiP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_put_nbi::dest"], [14, 3, 1, "_CPPv423ishmem_TYPENAME_put_nbiP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_put_nbi::nelems"], [14, 3, 1, "_CPPv423ishmem_TYPENAME_put_nbiP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_put_nbi::pe"], [14, 3, 1, "_CPPv423ishmem_TYPENAME_put_nbiP4TYPEPK4TYPE6size_ti", "ishmem_TYPENAME_put_nbi::source"], [15, 2, 1, "_CPPv426ishmem_TYPENAME_put_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal"], [15, 3, 1, "_CPPv426ishmem_TYPENAME_put_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal::dest"], [15, 3, 1, "_CPPv426ishmem_TYPENAME_put_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal::nelems"], [15, 3, 1, "_CPPv426ishmem_TYPENAME_put_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal::pe"], [15, 3, 1, "_CPPv426ishmem_TYPENAME_put_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal::sig_addr"], [15, 3, 1, "_CPPv426ishmem_TYPENAME_put_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal::sig_op"], [15, 3, 1, "_CPPv426ishmem_TYPENAME_put_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal::signal"], [15, 3, 1, "_CPPv426ishmem_TYPENAME_put_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal::source"], [15, 2, 1, "_CPPv430ishmem_TYPENAME_put_signal_nbiP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal_nbi"], [15, 3, 1, "_CPPv430ishmem_TYPENAME_put_signal_nbiP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal_nbi::dest"], [15, 3, 1, "_CPPv430ishmem_TYPENAME_put_signal_nbiP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal_nbi::nelems"], [15, 3, 1, "_CPPv430ishmem_TYPENAME_put_signal_nbiP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal_nbi::pe"], [15, 3, 1, "_CPPv430ishmem_TYPENAME_put_signal_nbiP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal_nbi::sig_addr"], [15, 3, 1, "_CPPv430ishmem_TYPENAME_put_signal_nbiP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal_nbi::sig_op"], [15, 3, 1, "_CPPv430ishmem_TYPENAME_put_signal_nbiP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal_nbi::signal"], [15, 3, 1, "_CPPv430ishmem_TYPENAME_put_signal_nbiP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_put_signal_nbi::source"], [15, 2, 1, "_CPPv429ishmem_TYPENAME_putmem_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_putmem_signal"], [15, 3, 1, "_CPPv429ishmem_TYPENAME_putmem_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_putmem_signal::dest"], [15, 3, 1, "_CPPv429ishmem_TYPENAME_putmem_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_putmem_signal::nelems"], [15, 3, 1, "_CPPv429ishmem_TYPENAME_putmem_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_putmem_signal::pe"], [15, 3, 1, "_CPPv429ishmem_TYPENAME_putmem_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_putmem_signal::sig_addr"], [15, 3, 1, "_CPPv429ishmem_TYPENAME_putmem_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_putmem_signal::sig_op"], [15, 3, 1, "_CPPv429ishmem_TYPENAME_putmem_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_putmem_signal::signal"], [15, 3, 1, "_CPPv429ishmem_TYPENAME_putmem_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_TYPENAME_putmem_signal::source"], [2, 2, 1, "_CPPv426ishmem_TYPENAME_sum_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_sum_reduce"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_sum_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_sum_reduce::dest"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_sum_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_sum_reduce::nreduce"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_sum_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_sum_reduce::source"], [13, 2, 1, "_CPPv420ishmem_TYPENAME_testP4TYPEi4TYPE", "ishmem_TYPENAME_test"], [13, 3, 1, "_CPPv420ishmem_TYPENAME_testP4TYPEi4TYPE", "ishmem_TYPENAME_test::cmp"], [13, 3, 1, "_CPPv420ishmem_TYPENAME_testP4TYPEi4TYPE", "ishmem_TYPENAME_test::cmp_value"], [13, 3, 1, "_CPPv420ishmem_TYPENAME_testP4TYPEi4TYPE", "ishmem_TYPENAME_test::ivar"], [13, 2, 1, "_CPPv426ishmem_TYPENAME_wait_untilP4TYPEi4TYPE", "ishmem_TYPENAME_wait_until"], [13, 3, 1, "_CPPv426ishmem_TYPENAME_wait_untilP4TYPEi4TYPE", "ishmem_TYPENAME_wait_until::cmp"], [13, 3, 1, "_CPPv426ishmem_TYPENAME_wait_untilP4TYPEi4TYPE", "ishmem_TYPENAME_wait_until::cmp_value"], [13, 3, 1, "_CPPv426ishmem_TYPENAME_wait_untilP4TYPEi4TYPE", "ishmem_TYPENAME_wait_until::ivar"], [2, 2, 1, "_CPPv426ishmem_TYPENAME_xor_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_xor_reduce"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_xor_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_xor_reduce::dest"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_xor_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_xor_reduce::nreduce"], [2, 3, 1, "_CPPv426ishmem_TYPENAME_xor_reduceP4TYPEPK4TYPE6size_t", "ishmem_TYPENAME_xor_reduce::source"], [9, 2, 1, "_CPPv412ishmem_align6size_t6size_t", "ishmem_align"], [9, 3, 1, "_CPPv412ishmem_align6size_t6size_t", "ishmem_align::alignment"], [9, 3, 1, "_CPPv412ishmem_align6size_t6size_t", "ishmem_align::size"], [2, 2, 1, "_CPPv418ishmem_alltoallmemPvPKv6size_t", "ishmem_alltoallmem"], [2, 3, 1, "_CPPv418ishmem_alltoallmemPvPKv6size_t", "ishmem_alltoallmem::dest"], [2, 3, 1, "_CPPv418ishmem_alltoallmemPvPKv6size_t", "ishmem_alltoallmem::nelems"], [2, 3, 1, "_CPPv418ishmem_alltoallmemPvPKv6size_t", "ishmem_alltoallmem::source"], [1, 2, 1, "_CPPv4I0E17ishmem_atomic_addvP4TYPE4TYPEi", "ishmem_atomic_add"], [1, 4, 1, "_CPPv4I0E17ishmem_atomic_addvP4TYPE4TYPEi", "ishmem_atomic_add::TYPE"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_addvP4TYPE4TYPEi", "ishmem_atomic_add::dest"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_addvP4TYPE4TYPEi", "ishmem_atomic_add::pe"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_addvP4TYPE4TYPEi", "ishmem_atomic_add::value"], [1, 2, 1, "_CPPv4I0E17ishmem_atomic_andvP4TYPE4TYPEi", "ishmem_atomic_and"], [1, 4, 1, "_CPPv4I0E17ishmem_atomic_andvP4TYPE4TYPEi", "ishmem_atomic_and::TYPE"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_andvP4TYPE4TYPEi", "ishmem_atomic_and::dest"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_andvP4TYPE4TYPEi", "ishmem_atomic_and::pe"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_andvP4TYPE4TYPEi", "ishmem_atomic_and::value"], [1, 2, 1, "_CPPv4I0E26ishmem_atomic_compare_swap4TYPEP4TYPE4TYPE4TYPEi", "ishmem_atomic_compare_swap"], [1, 4, 1, "_CPPv4I0E26ishmem_atomic_compare_swap4TYPEP4TYPE4TYPE4TYPEi", "ishmem_atomic_compare_swap::TYPE"], [1, 3, 1, "_CPPv4I0E26ishmem_atomic_compare_swap4TYPEP4TYPE4TYPE4TYPEi", "ishmem_atomic_compare_swap::cond"], [1, 3, 1, "_CPPv4I0E26ishmem_atomic_compare_swap4TYPEP4TYPE4TYPE4TYPEi", "ishmem_atomic_compare_swap::dest"], [1, 3, 1, "_CPPv4I0E26ishmem_atomic_compare_swap4TYPEP4TYPE4TYPE4TYPEi", "ishmem_atomic_compare_swap::pe"], [1, 3, 1, "_CPPv4I0E26ishmem_atomic_compare_swap4TYPEP4TYPE4TYPE4TYPEi", "ishmem_atomic_compare_swap::value"], [1, 2, 1, "_CPPv4I0E19ishmem_atomic_fetch4TYPEPK4TYPEi", "ishmem_atomic_fetch"], [1, 4, 1, "_CPPv4I0E19ishmem_atomic_fetch4TYPEPK4TYPEi", "ishmem_atomic_fetch::TYPE"], [1, 3, 1, "_CPPv4I0E19ishmem_atomic_fetch4TYPEPK4TYPEi", "ishmem_atomic_fetch::pe"], [1, 3, 1, "_CPPv4I0E19ishmem_atomic_fetch4TYPEPK4TYPEi", "ishmem_atomic_fetch::source"], [1, 2, 1, "_CPPv4I0E23ishmem_atomic_fetch_add4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_add"], [1, 4, 1, "_CPPv4I0E23ishmem_atomic_fetch_add4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_add::TYPE"], [1, 3, 1, "_CPPv4I0E23ishmem_atomic_fetch_add4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_add::dest"], [1, 3, 1, "_CPPv4I0E23ishmem_atomic_fetch_add4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_add::pe"], [1, 3, 1, "_CPPv4I0E23ishmem_atomic_fetch_add4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_add::value"], [1, 2, 1, "_CPPv4I0E23ishmem_atomic_fetch_and4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_and"], [1, 4, 1, "_CPPv4I0E23ishmem_atomic_fetch_and4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_and::TYPE"], [1, 3, 1, "_CPPv4I0E23ishmem_atomic_fetch_and4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_and::dest"], [1, 3, 1, "_CPPv4I0E23ishmem_atomic_fetch_and4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_and::pe"], [1, 3, 1, "_CPPv4I0E23ishmem_atomic_fetch_and4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_and::value"], [1, 2, 1, "_CPPv4I0E23ishmem_atomic_fetch_inc4TYPEP4TYPEi", "ishmem_atomic_fetch_inc"], [1, 4, 1, "_CPPv4I0E23ishmem_atomic_fetch_inc4TYPEP4TYPEi", "ishmem_atomic_fetch_inc::TYPE"], [1, 3, 1, "_CPPv4I0E23ishmem_atomic_fetch_inc4TYPEP4TYPEi", "ishmem_atomic_fetch_inc::dest"], [1, 3, 1, "_CPPv4I0E23ishmem_atomic_fetch_inc4TYPEP4TYPEi", "ishmem_atomic_fetch_inc::pe"], [1, 2, 1, "_CPPv4I0E22ishmem_atomic_fetch_or4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_or"], [1, 4, 1, "_CPPv4I0E22ishmem_atomic_fetch_or4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_or::TYPE"], [1, 3, 1, "_CPPv4I0E22ishmem_atomic_fetch_or4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_or::dest"], [1, 3, 1, "_CPPv4I0E22ishmem_atomic_fetch_or4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_or::pe"], [1, 3, 1, "_CPPv4I0E22ishmem_atomic_fetch_or4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_or::value"], [1, 2, 1, "_CPPv4I0E23ishmem_atomic_fetch_xor4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_xor"], [1, 4, 1, "_CPPv4I0E23ishmem_atomic_fetch_xor4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_xor::TYPE"], [1, 3, 1, "_CPPv4I0E23ishmem_atomic_fetch_xor4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_xor::dest"], [1, 3, 1, "_CPPv4I0E23ishmem_atomic_fetch_xor4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_xor::pe"], [1, 3, 1, "_CPPv4I0E23ishmem_atomic_fetch_xor4TYPEP4TYPE4TYPEi", "ishmem_atomic_fetch_xor::value"], [1, 2, 1, "_CPPv4I0E17ishmem_atomic_incvP4TYPEi", "ishmem_atomic_inc"], [1, 4, 1, "_CPPv4I0E17ishmem_atomic_incvP4TYPEi", "ishmem_atomic_inc::TYPE"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_incvP4TYPEi", "ishmem_atomic_inc::dest"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_incvP4TYPEi", "ishmem_atomic_inc::pe"], [1, 2, 1, "_CPPv4I0E16ishmem_atomic_orvP4TYPE4TYPEi", "ishmem_atomic_or"], [1, 4, 1, "_CPPv4I0E16ishmem_atomic_orvP4TYPE4TYPEi", "ishmem_atomic_or::TYPE"], [1, 3, 1, "_CPPv4I0E16ishmem_atomic_orvP4TYPE4TYPEi", "ishmem_atomic_or::dest"], [1, 3, 1, "_CPPv4I0E16ishmem_atomic_orvP4TYPE4TYPEi", "ishmem_atomic_or::pe"], [1, 3, 1, "_CPPv4I0E16ishmem_atomic_orvP4TYPE4TYPEi", "ishmem_atomic_or::value"], [1, 2, 1, "_CPPv4I0E17ishmem_atomic_setvP4TYPE4TYPEi", "ishmem_atomic_set"], [1, 4, 1, "_CPPv4I0E17ishmem_atomic_setvP4TYPE4TYPEi", "ishmem_atomic_set::TYPE"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_setvP4TYPE4TYPEi", "ishmem_atomic_set::dest"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_setvP4TYPE4TYPEi", "ishmem_atomic_set::pe"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_setvP4TYPE4TYPEi", "ishmem_atomic_set::value"], [1, 2, 1, "_CPPv4I0E18ishmem_atomic_swap4TYPEP4TYPE4TYPEi", "ishmem_atomic_swap"], [1, 4, 1, "_CPPv4I0E18ishmem_atomic_swap4TYPEP4TYPE4TYPEi", "ishmem_atomic_swap::TYPE"], [1, 3, 1, "_CPPv4I0E18ishmem_atomic_swap4TYPEP4TYPE4TYPEi", "ishmem_atomic_swap::dest"], [1, 3, 1, "_CPPv4I0E18ishmem_atomic_swap4TYPEP4TYPE4TYPEi", "ishmem_atomic_swap::pe"], [1, 3, 1, "_CPPv4I0E18ishmem_atomic_swap4TYPEP4TYPE4TYPEi", "ishmem_atomic_swap::value"], [1, 2, 1, "_CPPv4I0E17ishmem_atomic_xorvP4TYPE4TYPEi", "ishmem_atomic_xor"], [1, 4, 1, "_CPPv4I0E17ishmem_atomic_xorvP4TYPE4TYPEi", "ishmem_atomic_xor::TYPE"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_xorvP4TYPE4TYPEi", "ishmem_atomic_xor::dest"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_xorvP4TYPE4TYPEi", "ishmem_atomic_xor::pe"], [1, 3, 1, "_CPPv4I0E17ishmem_atomic_xorvP4TYPE4TYPEi", "ishmem_atomic_xor::value"], [2, 2, 1, "_CPPv418ishmem_barrier_allv", "ishmem_barrier_all"], [2, 2, 1, "_CPPv419ishmem_broadcastmemPvPKv6size_ti", "ishmem_broadcastmem"], [2, 3, 1, "_CPPv419ishmem_broadcastmemPvPKv6size_ti", "ishmem_broadcastmem::PE_root"], [2, 3, 1, "_CPPv419ishmem_broadcastmemPvPKv6size_ti", "ishmem_broadcastmem::dest"], [2, 3, 1, "_CPPv419ishmem_broadcastmemPvPKv6size_ti", "ishmem_broadcastmem::nelems"], [2, 3, 1, "_CPPv419ishmem_broadcastmemPvPKv6size_ti", "ishmem_broadcastmem::source"], [9, 2, 1, "_CPPv413ishmem_calloc6size_t6size_t", "ishmem_calloc"], [9, 3, 1, "_CPPv413ishmem_calloc6size_t6size_t", "ishmem_calloc::count"], [9, 3, 1, "_CPPv413ishmem_calloc6size_t6size_t", "ishmem_calloc::size"], [2, 2, 1, "_CPPv417ishmem_collectmemPvPKv6size_t", "ishmem_collectmem"], [2, 3, 1, "_CPPv417ishmem_collectmemPvPKv6size_t", "ishmem_collectmem::dest"], [2, 3, 1, "_CPPv417ishmem_collectmemPvPKv6size_t", "ishmem_collectmem::nelems"], [2, 3, 1, "_CPPv417ishmem_collectmemPvPKv6size_t", "ishmem_collectmem::source"], [2, 2, 1, "_CPPv418ishmem_fcollectmemPvPKv6size_t", "ishmem_fcollectmem"], [2, 3, 1, "_CPPv418ishmem_fcollectmemPvPKv6size_t", "ishmem_fcollectmem::dest"], [2, 3, 1, "_CPPv418ishmem_fcollectmemPvPKv6size_t", "ishmem_fcollectmem::nelems"], [2, 3, 1, "_CPPv418ishmem_fcollectmemPvPKv6size_t", "ishmem_fcollectmem::source"], [11, 2, 1, "_CPPv412ishmem_fencev", "ishmem_fence"], [8, 2, 1, "_CPPv415ishmem_finalizev", "ishmem_finalize"], [9, 2, 1, "_CPPv411ishmem_freePv", "ishmem_free"], [9, 3, 1, "_CPPv411ishmem_freePv", "ishmem_free::ptr"], [14, 2, 1, "_CPPv4I0E8ishmem_g4TYPEPK4TYPEi", "ishmem_g"], [14, 4, 1, "_CPPv4I0E8ishmem_g4TYPEPK4TYPEi", "ishmem_g::TYPE"], [14, 3, 1, "_CPPv4I0E8ishmem_g4TYPEPK4TYPEi", "ishmem_g::pe"], [14, 3, 1, "_CPPv4I0E8ishmem_g4TYPEPK4TYPEi", "ishmem_g::source"], [14, 2, 1, "_CPPv4I0E10ishmem_getvP4TYPEPK4TYPE6size_ti", "ishmem_get"], [14, 4, 1, "_CPPv4I0E10ishmem_getvP4TYPEPK4TYPE6size_ti", "ishmem_get::TYPE"], [14, 3, 1, "_CPPv4I0E10ishmem_getvP4TYPEPK4TYPE6size_ti", "ishmem_get::dest"], [14, 3, 1, "_CPPv4I0E10ishmem_getvP4TYPEPK4TYPE6size_ti", "ishmem_get::nelems"], [14, 3, 1, "_CPPv4I0E10ishmem_getvP4TYPEPK4TYPE6size_ti", "ishmem_get::pe"], [14, 3, 1, "_CPPv4I0E10ishmem_getvP4TYPEPK4TYPE6size_ti", "ishmem_get::source"], [14, 2, 1, "_CPPv4I0E14ishmem_get_nbivP4TYPEPK4TYPE6size_ti", "ishmem_get_nbi"], [14, 4, 1, "_CPPv4I0E14ishmem_get_nbivP4TYPEPK4TYPE6size_ti", "ishmem_get_nbi::TYPE"], [14, 3, 1, "_CPPv4I0E14ishmem_get_nbivP4TYPEPK4TYPE6size_ti", "ishmem_get_nbi::dest"], [14, 3, 1, "_CPPv4I0E14ishmem_get_nbivP4TYPEPK4TYPE6size_ti", "ishmem_get_nbi::nelems"], [14, 3, 1, "_CPPv4I0E14ishmem_get_nbivP4TYPEPK4TYPE6size_ti", "ishmem_get_nbi::pe"], [14, 3, 1, "_CPPv4I0E14ishmem_get_nbivP4TYPEPK4TYPE6size_ti", "ishmem_get_nbi::source"], [14, 2, 1, "_CPPv413ishmem_getmemPvPKv6size_ti", "ishmem_getmem"], [14, 3, 1, "_CPPv413ishmem_getmemPvPKv6size_ti", "ishmem_getmem::dest"], [14, 3, 1, "_CPPv413ishmem_getmemPvPKv6size_ti", "ishmem_getmem::nelems"], [14, 3, 1, "_CPPv413ishmem_getmemPvPKv6size_ti", "ishmem_getmem::pe"], [14, 3, 1, "_CPPv413ishmem_getmemPvPKv6size_ti", "ishmem_getmem::source"], [14, 2, 1, "_CPPv417ishmem_getmem_nbiPvPKv6size_ti", "ishmem_getmem_nbi"], [14, 3, 1, "_CPPv417ishmem_getmem_nbiPvPKv6size_ti", "ishmem_getmem_nbi::dest"], [14, 3, 1, "_CPPv417ishmem_getmem_nbiPvPKv6size_ti", "ishmem_getmem_nbi::nelems"], [14, 3, 1, "_CPPv417ishmem_getmem_nbiPvPKv6size_ti", "ishmem_getmem_nbi::pe"], [14, 3, 1, "_CPPv417ishmem_getmem_nbiPvPKv6size_ti", "ishmem_getmem_nbi::source"], [14, 2, 1, "_CPPv4I0E11ishmem_igetvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iget"], [14, 4, 1, "_CPPv4I0E11ishmem_igetvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iget::TYPE"], [14, 3, 1, "_CPPv4I0E11ishmem_igetvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iget::dest"], [14, 3, 1, "_CPPv4I0E11ishmem_igetvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iget::dst"], [14, 3, 1, "_CPPv4I0E11ishmem_igetvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iget::nelems"], [14, 3, 1, "_CPPv4I0E11ishmem_igetvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iget::pe"], [14, 3, 1, "_CPPv4I0E11ishmem_igetvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iget::source"], [14, 3, 1, "_CPPv4I0E11ishmem_igetvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iget::sst"], [8, 2, 1, "_CPPv420ishmem_info_get_namePc", "ishmem_info_get_name"], [8, 3, 1, "_CPPv420ishmem_info_get_namePc", "ishmem_info_get_name::name"], [8, 2, 1, "_CPPv423ishmem_info_get_versionPiPi", "ishmem_info_get_version"], [8, 3, 1, "_CPPv423ishmem_info_get_versionPiPi", "ishmem_info_get_version::major"], [8, 3, 1, "_CPPv423ishmem_info_get_versionPiPi", "ishmem_info_get_version::minor"], [8, 2, 1, "_CPPv411ishmem_initv", "ishmem_init"], [14, 2, 1, "_CPPv4I0E11ishmem_iputvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iput"], [14, 4, 1, "_CPPv4I0E11ishmem_iputvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iput::TYPE"], [14, 3, 1, "_CPPv4I0E11ishmem_iputvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iput::dest"], [14, 3, 1, "_CPPv4I0E11ishmem_iputvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iput::dst"], [14, 3, 1, "_CPPv4I0E11ishmem_iputvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iput::nelems"], [14, 3, 1, "_CPPv4I0E11ishmem_iputvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iput::pe"], [14, 3, 1, "_CPPv4I0E11ishmem_iputvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iput::source"], [14, 3, 1, "_CPPv4I0E11ishmem_iputvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti", "ishmem_iput::sst"], [9, 2, 1, "_CPPv413ishmem_malloc6size_t", "ishmem_malloc"], [9, 3, 1, "_CPPv413ishmem_malloc6size_t", "ishmem_malloc::size"], [8, 2, 1, "_CPPv412ishmem_my_pev", "ishmem_my_pe"], [8, 2, 1, "_CPPv412ishmem_n_pesv", "ishmem_n_pes"], [14, 2, 1, "_CPPv4I0E8ishmem_pvP4TYPE4TYPEi", "ishmem_p"], [14, 4, 1, "_CPPv4I0E8ishmem_pvP4TYPE4TYPEi", "ishmem_p::TYPE"], [14, 3, 1, "_CPPv4I0E8ishmem_pvP4TYPE4TYPEi", "ishmem_p::dest"], [14, 3, 1, "_CPPv4I0E8ishmem_pvP4TYPE4TYPEi", "ishmem_p::pe"], [14, 3, 1, "_CPPv4I0E8ishmem_pvP4TYPE4TYPEi", "ishmem_p::value"], [8, 2, 1, "_CPPv410ishmem_ptrPKvi", "ishmem_ptr"], [8, 3, 1, "_CPPv410ishmem_ptrPKvi", "ishmem_ptr::dest"], [8, 3, 1, "_CPPv410ishmem_ptrPKvi", "ishmem_ptr::pe"], [14, 2, 1, "_CPPv4I0E10ishmem_putvP4TYPEPK4TYPE6size_ti", "ishmem_put"], [14, 4, 1, "_CPPv4I0E10ishmem_putvP4TYPEPK4TYPE6size_ti", "ishmem_put::TYPE"], [14, 3, 1, "_CPPv4I0E10ishmem_putvP4TYPEPK4TYPE6size_ti", "ishmem_put::dest"], [14, 3, 1, "_CPPv4I0E10ishmem_putvP4TYPEPK4TYPE6size_ti", "ishmem_put::nelems"], [14, 3, 1, "_CPPv4I0E10ishmem_putvP4TYPEPK4TYPE6size_ti", "ishmem_put::pe"], [14, 3, 1, "_CPPv4I0E10ishmem_putvP4TYPEPK4TYPE6size_ti", "ishmem_put::source"], [14, 2, 1, "_CPPv4I0E14ishmem_put_nbivP4TYPEPK4TYPE6size_ti", "ishmem_put_nbi"], [14, 4, 1, "_CPPv4I0E14ishmem_put_nbivP4TYPEPK4TYPE6size_ti", "ishmem_put_nbi::TYPE"], [14, 3, 1, "_CPPv4I0E14ishmem_put_nbivP4TYPEPK4TYPE6size_ti", "ishmem_put_nbi::dest"], [14, 3, 1, "_CPPv4I0E14ishmem_put_nbivP4TYPEPK4TYPE6size_ti", "ishmem_put_nbi::nelems"], [14, 3, 1, "_CPPv4I0E14ishmem_put_nbivP4TYPEPK4TYPE6size_ti", "ishmem_put_nbi::pe"], [14, 3, 1, "_CPPv4I0E14ishmem_put_nbivP4TYPEPK4TYPE6size_ti", "ishmem_put_nbi::source"], [15, 2, 1, "_CPPv4I0E17ishmem_put_signalvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal"], [15, 4, 1, "_CPPv4I0E17ishmem_put_signalvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal::TYPE"], [15, 3, 1, "_CPPv4I0E17ishmem_put_signalvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal::dest"], [15, 3, 1, "_CPPv4I0E17ishmem_put_signalvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal::nelems"], [15, 3, 1, "_CPPv4I0E17ishmem_put_signalvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal::pe"], [15, 3, 1, "_CPPv4I0E17ishmem_put_signalvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal::sig_addr"], [15, 3, 1, "_CPPv4I0E17ishmem_put_signalvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal::sig_op"], [15, 3, 1, "_CPPv4I0E17ishmem_put_signalvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal::signal"], [15, 3, 1, "_CPPv4I0E17ishmem_put_signalvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal::source"], [15, 2, 1, "_CPPv4I0E21ishmem_put_signal_nbivP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal_nbi"], [15, 4, 1, "_CPPv4I0E21ishmem_put_signal_nbivP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal_nbi::TYPE"], [15, 3, 1, "_CPPv4I0E21ishmem_put_signal_nbivP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal_nbi::dest"], [15, 3, 1, "_CPPv4I0E21ishmem_put_signal_nbivP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal_nbi::nelems"], [15, 3, 1, "_CPPv4I0E21ishmem_put_signal_nbivP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal_nbi::pe"], [15, 3, 1, "_CPPv4I0E21ishmem_put_signal_nbivP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal_nbi::sig_addr"], [15, 3, 1, "_CPPv4I0E21ishmem_put_signal_nbivP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal_nbi::sig_op"], [15, 3, 1, "_CPPv4I0E21ishmem_put_signal_nbivP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal_nbi::signal"], [15, 3, 1, "_CPPv4I0E21ishmem_put_signal_nbivP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii", "ishmem_put_signal_nbi::source"], [14, 2, 1, "_CPPv413ishmem_putmemPvPKv6size_ti", "ishmem_putmem"], [14, 3, 1, "_CPPv413ishmem_putmemPvPKv6size_ti", "ishmem_putmem::dest"], [14, 3, 1, "_CPPv413ishmem_putmemPvPKv6size_ti", "ishmem_putmem::nelems"], [14, 3, 1, "_CPPv413ishmem_putmemPvPKv6size_ti", "ishmem_putmem::pe"], [14, 3, 1, "_CPPv413ishmem_putmemPvPKv6size_ti", "ishmem_putmem::source"], [14, 2, 1, "_CPPv417ishmem_putmem_nbiPvPKv6size_ti", "ishmem_putmem_nbi"], [14, 3, 1, "_CPPv417ishmem_putmem_nbiPvPKv6size_ti", "ishmem_putmem_nbi::dest"], [14, 3, 1, "_CPPv417ishmem_putmem_nbiPvPKv6size_ti", "ishmem_putmem_nbi::nelems"], [14, 3, 1, "_CPPv417ishmem_putmem_nbiPvPKv6size_ti", "ishmem_putmem_nbi::pe"], [14, 3, 1, "_CPPv417ishmem_putmem_nbiPvPKv6size_ti", "ishmem_putmem_nbi::source"], [11, 2, 1, "_CPPv412ishmem_quietv", "ishmem_quiet"], [15, 2, 1, "_CPPv419ishmem_signal_fetchPK8uint64_t", "ishmem_signal_fetch"], [15, 3, 1, "_CPPv419ishmem_signal_fetchPK8uint64_t", "ishmem_signal_fetch::sig_addr"], [2, 2, 1, "_CPPv415ishmem_sync_allv", "ishmem_sync_all"], [2, 2, 1, "_CPPv4I0E36ishmemx_TYPENAME_alltoall_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_alltoall_work_group"], [2, 4, 1, "_CPPv4I0E36ishmemx_TYPENAME_alltoall_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_alltoall_work_group::Group"], [2, 3, 1, "_CPPv4I0E36ishmemx_TYPENAME_alltoall_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_alltoall_work_group::dest"], [2, 3, 1, "_CPPv4I0E36ishmemx_TYPENAME_alltoall_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_alltoall_work_group::group"], [2, 3, 1, "_CPPv4I0E36ishmemx_TYPENAME_alltoall_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_alltoall_work_group::nelems"], [2, 3, 1, "_CPPv4I0E36ishmemx_TYPENAME_alltoall_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_alltoall_work_group::source"], [2, 2, 1, "_CPPv4I0E38ishmemx_TYPENAME_and_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_and_reduce_work_group"], [2, 4, 1, "_CPPv4I0E38ishmemx_TYPENAME_and_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_and_reduce_work_group::Group"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_and_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_and_reduce_work_group::dest"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_and_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_and_reduce_work_group::group"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_and_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_and_reduce_work_group::nreduce"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_and_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_and_reduce_work_group::source"], [2, 2, 1, "_CPPv4I0E37ishmemx_TYPENAME_broadcast_work_groupiP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_broadcast_work_group"], [2, 4, 1, "_CPPv4I0E37ishmemx_TYPENAME_broadcast_work_groupiP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_broadcast_work_group::Group"], [2, 3, 1, "_CPPv4I0E37ishmemx_TYPENAME_broadcast_work_groupiP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_broadcast_work_group::PE_root"], [2, 3, 1, "_CPPv4I0E37ishmemx_TYPENAME_broadcast_work_groupiP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_broadcast_work_group::dest"], [2, 3, 1, "_CPPv4I0E37ishmemx_TYPENAME_broadcast_work_groupiP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_broadcast_work_group::group"], [2, 3, 1, "_CPPv4I0E37ishmemx_TYPENAME_broadcast_work_groupiP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_broadcast_work_group::nelems"], [2, 3, 1, "_CPPv4I0E37ishmemx_TYPENAME_broadcast_work_groupiP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_broadcast_work_group::source"], [2, 2, 1, "_CPPv4I0E35ishmemx_TYPENAME_collect_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_collect_work_group"], [2, 4, 1, "_CPPv4I0E35ishmemx_TYPENAME_collect_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_collect_work_group::Group"], [2, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_collect_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_collect_work_group::dest"], [2, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_collect_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_collect_work_group::group"], [2, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_collect_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_collect_work_group::nelems"], [2, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_collect_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_collect_work_group::source"], [2, 2, 1, "_CPPv4I0E36ishmemx_TYPENAME_fcollect_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_fcollect_work_group"], [2, 4, 1, "_CPPv4I0E36ishmemx_TYPENAME_fcollect_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_fcollect_work_group::Group"], [2, 3, 1, "_CPPv4I0E36ishmemx_TYPENAME_fcollect_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_fcollect_work_group::dest"], [2, 3, 1, "_CPPv4I0E36ishmemx_TYPENAME_fcollect_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_fcollect_work_group::group"], [2, 3, 1, "_CPPv4I0E36ishmemx_TYPENAME_fcollect_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_fcollect_work_group::nelems"], [2, 3, 1, "_CPPv4I0E36ishmemx_TYPENAME_fcollect_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_fcollect_work_group::source"], [14, 2, 1, "_CPPv4I0E35ishmemx_TYPENAME_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_nbi_work_group"], [14, 4, 1, "_CPPv4I0E35ishmemx_TYPENAME_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_nbi_work_group::Group"], [14, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_nbi_work_group::dest"], [14, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_nbi_work_group::group"], [14, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_nbi_work_group::nelems"], [14, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_nbi_work_group::pe"], [14, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_nbi_work_group::source"], [14, 2, 1, "_CPPv4I0E31ishmemx_TYPENAME_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_work_group"], [14, 4, 1, "_CPPv4I0E31ishmemx_TYPENAME_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_work_group::Group"], [14, 3, 1, "_CPPv4I0E31ishmemx_TYPENAME_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_work_group::dest"], [14, 3, 1, "_CPPv4I0E31ishmemx_TYPENAME_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_work_group::group"], [14, 3, 1, "_CPPv4I0E31ishmemx_TYPENAME_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_work_group::nelems"], [14, 3, 1, "_CPPv4I0E31ishmemx_TYPENAME_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_work_group::pe"], [14, 3, 1, "_CPPv4I0E31ishmemx_TYPENAME_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_get_work_group::source"], [14, 2, 1, "_CPPv4I0E32ishmemx_TYPENAME_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iget_work_group"], [14, 4, 1, "_CPPv4I0E32ishmemx_TYPENAME_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iget_work_group::Group"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iget_work_group::dest"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iget_work_group::dst"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iget_work_group::group"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iget_work_group::nelems"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iget_work_group::pe"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iget_work_group::source"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iget_work_group::sst"], [14, 2, 1, "_CPPv4I0E32ishmemx_TYPENAME_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iput_work_group"], [14, 4, 1, "_CPPv4I0E32ishmemx_TYPENAME_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iput_work_group::Group"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iput_work_group::dest"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iput_work_group::dst"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iput_work_group::group"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iput_work_group::nelems"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iput_work_group::pe"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iput_work_group::source"], [14, 3, 1, "_CPPv4I0E32ishmemx_TYPENAME_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_TYPENAME_iput_work_group::sst"], [2, 2, 1, "_CPPv4I0E38ishmemx_TYPENAME_max_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_max_reduce_work_group"], [2, 4, 1, "_CPPv4I0E38ishmemx_TYPENAME_max_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_max_reduce_work_group::Group"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_max_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_max_reduce_work_group::dest"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_max_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_max_reduce_work_group::group"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_max_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_max_reduce_work_group::nreduce"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_max_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_max_reduce_work_group::source"], [2, 2, 1, "_CPPv4I0E38ishmemx_TYPENAME_min_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_min_reduce_work_group"], [2, 4, 1, "_CPPv4I0E38ishmemx_TYPENAME_min_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_min_reduce_work_group::Group"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_min_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_min_reduce_work_group::dest"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_min_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_min_reduce_work_group::group"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_min_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_min_reduce_work_group::nreduce"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_min_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_min_reduce_work_group::source"], [2, 2, 1, "_CPPv4I0E37ishmemx_TYPENAME_or_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_or_reduce_work_group"], [2, 4, 1, "_CPPv4I0E37ishmemx_TYPENAME_or_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_or_reduce_work_group::Group"], [2, 3, 1, "_CPPv4I0E37ishmemx_TYPENAME_or_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_or_reduce_work_group::dest"], [2, 3, 1, "_CPPv4I0E37ishmemx_TYPENAME_or_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_or_reduce_work_group::group"], [2, 3, 1, "_CPPv4I0E37ishmemx_TYPENAME_or_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_or_reduce_work_group::nreduce"], [2, 3, 1, "_CPPv4I0E37ishmemx_TYPENAME_or_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_or_reduce_work_group::source"], [2, 2, 1, "_CPPv4I0E39ishmemx_TYPENAME_prod_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_prod_reduce_work_group"], [2, 4, 1, "_CPPv4I0E39ishmemx_TYPENAME_prod_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_prod_reduce_work_group::Group"], [2, 3, 1, "_CPPv4I0E39ishmemx_TYPENAME_prod_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_prod_reduce_work_group::dest"], [2, 3, 1, "_CPPv4I0E39ishmemx_TYPENAME_prod_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_prod_reduce_work_group::group"], [2, 3, 1, "_CPPv4I0E39ishmemx_TYPENAME_prod_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_prod_reduce_work_group::nreduce"], [2, 3, 1, "_CPPv4I0E39ishmemx_TYPENAME_prod_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_prod_reduce_work_group::source"], [14, 2, 1, "_CPPv4I0E35ishmemx_TYPENAME_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_nbi_work_group"], [14, 4, 1, "_CPPv4I0E35ishmemx_TYPENAME_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_nbi_work_group::Group"], [14, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_nbi_work_group::dest"], [14, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_nbi_work_group::group"], [14, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_nbi_work_group::nelems"], [14, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_nbi_work_group::pe"], [14, 3, 1, "_CPPv4I0E35ishmemx_TYPENAME_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_nbi_work_group::source"], [15, 2, 1, "_CPPv4I0E42ishmemx_TYPENAME_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_nbi_work_group"], [15, 4, 1, "_CPPv4I0E42ishmemx_TYPENAME_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_nbi_work_group::Group"], [15, 3, 1, "_CPPv4I0E42ishmemx_TYPENAME_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_nbi_work_group::dest"], [15, 3, 1, "_CPPv4I0E42ishmemx_TYPENAME_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_nbi_work_group::group"], [15, 3, 1, "_CPPv4I0E42ishmemx_TYPENAME_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_nbi_work_group::nelems"], [15, 3, 1, "_CPPv4I0E42ishmemx_TYPENAME_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_nbi_work_group::pe"], [15, 3, 1, "_CPPv4I0E42ishmemx_TYPENAME_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_nbi_work_group::sig_addr"], [15, 3, 1, "_CPPv4I0E42ishmemx_TYPENAME_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_nbi_work_group::sig_op"], [15, 3, 1, "_CPPv4I0E42ishmemx_TYPENAME_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_nbi_work_group::signal"], [15, 3, 1, "_CPPv4I0E42ishmemx_TYPENAME_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_nbi_work_group::source"], [15, 2, 1, "_CPPv4I0E38ishmemx_TYPENAME_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_work_group"], [15, 4, 1, "_CPPv4I0E38ishmemx_TYPENAME_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_work_group::Group"], [15, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_work_group::dest"], [15, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_work_group::group"], [15, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_work_group::nelems"], [15, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_work_group::pe"], [15, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_work_group::sig_addr"], [15, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_work_group::sig_op"], [15, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_work_group::signal"], [15, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_TYPENAME_put_signal_work_group::source"], [14, 2, 1, "_CPPv4I0E31ishmemx_TYPENAME_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_work_group"], [14, 4, 1, "_CPPv4I0E31ishmemx_TYPENAME_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_work_group::Group"], [14, 3, 1, "_CPPv4I0E31ishmemx_TYPENAME_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_work_group::dest"], [14, 3, 1, "_CPPv4I0E31ishmemx_TYPENAME_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_work_group::group"], [14, 3, 1, "_CPPv4I0E31ishmemx_TYPENAME_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_work_group::nelems"], [14, 3, 1, "_CPPv4I0E31ishmemx_TYPENAME_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_work_group::pe"], [14, 3, 1, "_CPPv4I0E31ishmemx_TYPENAME_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_TYPENAME_put_work_group::source"], [2, 2, 1, "_CPPv4I0E38ishmemx_TYPENAME_sum_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_sum_reduce_work_group"], [2, 4, 1, "_CPPv4I0E38ishmemx_TYPENAME_sum_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_sum_reduce_work_group::Group"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_sum_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_sum_reduce_work_group::dest"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_sum_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_sum_reduce_work_group::group"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_sum_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_sum_reduce_work_group::nreduce"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_sum_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_sum_reduce_work_group::source"], [13, 2, 1, "_CPPv432ishmemx_TYPENAME_test_work_groupP4TYPEi4TYPE", "ishmemx_TYPENAME_test_work_group"], [13, 3, 1, "_CPPv432ishmemx_TYPENAME_test_work_groupP4TYPEi4TYPE", "ishmemx_TYPENAME_test_work_group::cmp"], [13, 3, 1, "_CPPv432ishmemx_TYPENAME_test_work_groupP4TYPEi4TYPE", "ishmemx_TYPENAME_test_work_group::cmp_value"], [13, 3, 1, "_CPPv432ishmemx_TYPENAME_test_work_groupP4TYPEi4TYPE", "ishmemx_TYPENAME_test_work_group::ivar"], [13, 2, 1, "_CPPv4I0E38ishmemx_TYPENAME_wait_until_work_groupvP4TYPEi4TYPE", "ishmemx_TYPENAME_wait_until_work_group"], [13, 4, 1, "_CPPv4I0E38ishmemx_TYPENAME_wait_until_work_groupvP4TYPEi4TYPE", "ishmemx_TYPENAME_wait_until_work_group::Group"], [13, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_wait_until_work_groupvP4TYPEi4TYPE", "ishmemx_TYPENAME_wait_until_work_group::cmp"], [13, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_wait_until_work_groupvP4TYPEi4TYPE", "ishmemx_TYPENAME_wait_until_work_group::cmp_value"], [13, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_wait_until_work_groupvP4TYPEi4TYPE", "ishmemx_TYPENAME_wait_until_work_group::ivar"], [2, 2, 1, "_CPPv4I0E38ishmemx_TYPENAME_xor_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_xor_reduce_work_group"], [2, 4, 1, "_CPPv4I0E38ishmemx_TYPENAME_xor_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_xor_reduce_work_group::Group"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_xor_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_xor_reduce_work_group::dest"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_xor_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_xor_reduce_work_group::group"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_xor_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_xor_reduce_work_group::nreduce"], [2, 3, 1, "_CPPv4I0E38ishmemx_TYPENAME_xor_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group", "ishmemx_TYPENAME_xor_reduce_work_group::source"], [2, 2, 1, "_CPPv4I0E30ishmemx_alltoallmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_alltoallmem_work_group"], [2, 4, 1, "_CPPv4I0E30ishmemx_alltoallmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_alltoallmem_work_group::Group"], [2, 3, 1, "_CPPv4I0E30ishmemx_alltoallmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_alltoallmem_work_group::dest"], [2, 3, 1, "_CPPv4I0E30ishmemx_alltoallmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_alltoallmem_work_group::group"], [2, 3, 1, "_CPPv4I0E30ishmemx_alltoallmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_alltoallmem_work_group::nelems"], [2, 3, 1, "_CPPv4I0E30ishmemx_alltoallmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_alltoallmem_work_group::source"], [8, 5, 1, "_CPPv414ishmemx_attr_t", "ishmemx_attr_t"], [2, 2, 1, "_CPPv4I0E30ishmemx_barrier_all_work_groupvRK5Group", "ishmemx_barrier_all_work_group"], [2, 4, 1, "_CPPv4I0E30ishmemx_barrier_all_work_groupvRK5Group", "ishmemx_barrier_all_work_group::Group"], [2, 3, 1, "_CPPv4I0E30ishmemx_barrier_all_work_groupvRK5Group", "ishmemx_barrier_all_work_group::group"], [2, 2, 1, "_CPPv4I0E31ishmemx_broadcastmem_work_groupiPvPKv6size_tiRK5Group", "ishmemx_broadcastmem_work_group"], [2, 4, 1, "_CPPv4I0E31ishmemx_broadcastmem_work_groupiPvPKv6size_tiRK5Group", "ishmemx_broadcastmem_work_group::Group"], [2, 3, 1, "_CPPv4I0E31ishmemx_broadcastmem_work_groupiPvPKv6size_tiRK5Group", "ishmemx_broadcastmem_work_group::PE_root"], [2, 3, 1, "_CPPv4I0E31ishmemx_broadcastmem_work_groupiPvPKv6size_tiRK5Group", "ishmemx_broadcastmem_work_group::dest"], [2, 3, 1, "_CPPv4I0E31ishmemx_broadcastmem_work_groupiPvPKv6size_tiRK5Group", "ishmemx_broadcastmem_work_group::group"], [2, 3, 1, "_CPPv4I0E31ishmemx_broadcastmem_work_groupiPvPKv6size_tiRK5Group", "ishmemx_broadcastmem_work_group::nelems"], [2, 3, 1, "_CPPv4I0E31ishmemx_broadcastmem_work_groupiPvPKv6size_tiRK5Group", "ishmemx_broadcastmem_work_group::source"], [2, 2, 1, "_CPPv4I0E29ishmemx_collectmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_collectmem_work_group"], [2, 4, 1, "_CPPv4I0E29ishmemx_collectmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_collectmem_work_group::Group"], [2, 3, 1, "_CPPv4I0E29ishmemx_collectmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_collectmem_work_group::dest"], [2, 3, 1, "_CPPv4I0E29ishmemx_collectmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_collectmem_work_group::group"], [2, 3, 1, "_CPPv4I0E29ishmemx_collectmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_collectmem_work_group::nelems"], [2, 3, 1, "_CPPv4I0E29ishmemx_collectmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_collectmem_work_group::source"], [2, 2, 1, "_CPPv4I0E30ishmemx_fcollectmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_fcollectmem_work_group"], [2, 4, 1, "_CPPv4I0E30ishmemx_fcollectmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_fcollectmem_work_group::Group"], [2, 3, 1, "_CPPv4I0E30ishmemx_fcollectmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_fcollectmem_work_group::dest"], [2, 3, 1, "_CPPv4I0E30ishmemx_fcollectmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_fcollectmem_work_group::group"], [2, 3, 1, "_CPPv4I0E30ishmemx_fcollectmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_fcollectmem_work_group::nelems"], [2, 3, 1, "_CPPv4I0E30ishmemx_fcollectmem_work_groupiPvPKv6size_tRK5Group", "ishmemx_fcollectmem_work_group::source"], [11, 2, 1, "_CPPv424ishmemx_fence_work_groupRK5Group", "ishmemx_fence_work_group"], [11, 3, 1, "_CPPv424ishmemx_fence_work_groupRK5Group", "ishmemx_fence_work_group::group"], [14, 2, 1, "_CPPv4I00E26ishmemx_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_nbi_work_group"], [14, 4, 1, "_CPPv4I00E26ishmemx_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_nbi_work_group::Group"], [14, 4, 1, "_CPPv4I00E26ishmemx_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_nbi_work_group::TYPE"], [14, 3, 1, "_CPPv4I00E26ishmemx_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_nbi_work_group::dest"], [14, 3, 1, "_CPPv4I00E26ishmemx_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_nbi_work_group::group"], [14, 3, 1, "_CPPv4I00E26ishmemx_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_nbi_work_group::nelems"], [14, 3, 1, "_CPPv4I00E26ishmemx_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_nbi_work_group::pe"], [14, 3, 1, "_CPPv4I00E26ishmemx_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_nbi_work_group::source"], [14, 2, 1, "_CPPv4I00E22ishmemx_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_work_group"], [14, 4, 1, "_CPPv4I00E22ishmemx_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_work_group::Group"], [14, 4, 1, "_CPPv4I00E22ishmemx_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_work_group::TYPE"], [14, 3, 1, "_CPPv4I00E22ishmemx_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_work_group::dest"], [14, 3, 1, "_CPPv4I00E22ishmemx_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_work_group::group"], [14, 3, 1, "_CPPv4I00E22ishmemx_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_work_group::nelems"], [14, 3, 1, "_CPPv4I00E22ishmemx_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_work_group::pe"], [14, 3, 1, "_CPPv4I00E22ishmemx_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_get_work_group::source"], [14, 2, 1, "_CPPv4I0E29ishmemx_getmem_nbi_work_groupvPvPKv6size_ti", "ishmemx_getmem_nbi_work_group"], [14, 4, 1, "_CPPv4I0E29ishmemx_getmem_nbi_work_groupvPvPKv6size_ti", "ishmemx_getmem_nbi_work_group::Group"], [14, 3, 1, "_CPPv4I0E29ishmemx_getmem_nbi_work_groupvPvPKv6size_ti", "ishmemx_getmem_nbi_work_group::dest"], [14, 3, 1, "_CPPv4I0E29ishmemx_getmem_nbi_work_groupvPvPKv6size_ti", "ishmemx_getmem_nbi_work_group::nelems"], [14, 3, 1, "_CPPv4I0E29ishmemx_getmem_nbi_work_groupvPvPKv6size_ti", "ishmemx_getmem_nbi_work_group::pe"], [14, 3, 1, "_CPPv4I0E29ishmemx_getmem_nbi_work_groupvPvPKv6size_ti", "ishmemx_getmem_nbi_work_group::source"], [14, 2, 1, "_CPPv4I0E25ishmemx_getmem_work_groupvPvPKv6size_ti", "ishmemx_getmem_work_group"], [14, 4, 1, "_CPPv4I0E25ishmemx_getmem_work_groupvPvPKv6size_ti", "ishmemx_getmem_work_group::Group"], [14, 3, 1, "_CPPv4I0E25ishmemx_getmem_work_groupvPvPKv6size_ti", "ishmemx_getmem_work_group::dest"], [14, 3, 1, "_CPPv4I0E25ishmemx_getmem_work_groupvPvPKv6size_ti", "ishmemx_getmem_work_group::nelems"], [14, 3, 1, "_CPPv4I0E25ishmemx_getmem_work_groupvPvPKv6size_ti", "ishmemx_getmem_work_group::pe"], [14, 3, 1, "_CPPv4I0E25ishmemx_getmem_work_groupvPvPKv6size_ti", "ishmemx_getmem_work_group::source"], [14, 2, 1, "_CPPv4I00E23ishmemx_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iget_work_group"], [14, 4, 1, "_CPPv4I00E23ishmemx_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iget_work_group::Group"], [14, 4, 1, "_CPPv4I00E23ishmemx_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iget_work_group::TYPE"], [14, 3, 1, "_CPPv4I00E23ishmemx_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iget_work_group::dest"], [14, 3, 1, "_CPPv4I00E23ishmemx_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iget_work_group::dst"], [14, 3, 1, "_CPPv4I00E23ishmemx_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iget_work_group::group"], [14, 3, 1, "_CPPv4I00E23ishmemx_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iget_work_group::nelems"], [14, 3, 1, "_CPPv4I00E23ishmemx_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iget_work_group::pe"], [14, 3, 1, "_CPPv4I00E23ishmemx_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iget_work_group::source"], [14, 3, 1, "_CPPv4I00E23ishmemx_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iget_work_group::sst"], [8, 2, 1, "_CPPv417ishmemx_init_attrP14ishmemx_attr_t", "ishmemx_init_attr"], [8, 3, 1, "_CPPv417ishmemx_init_attrP14ishmemx_attr_t", "ishmemx_init_attr::attr"], [14, 2, 1, "_CPPv4I00E23ishmemx_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iput_work_group"], [14, 4, 1, "_CPPv4I00E23ishmemx_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iput_work_group::Group"], [14, 4, 1, "_CPPv4I00E23ishmemx_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iput_work_group::TYPE"], [14, 3, 1, "_CPPv4I00E23ishmemx_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iput_work_group::dest"], [14, 3, 1, "_CPPv4I00E23ishmemx_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iput_work_group::dst"], [14, 3, 1, "_CPPv4I00E23ishmemx_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iput_work_group::group"], [14, 3, 1, "_CPPv4I00E23ishmemx_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iput_work_group::nelems"], [14, 3, 1, "_CPPv4I00E23ishmemx_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iput_work_group::pe"], [14, 3, 1, "_CPPv4I00E23ishmemx_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iput_work_group::source"], [14, 3, 1, "_CPPv4I00E23ishmemx_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group", "ishmemx_iput_work_group::sst"], [14, 2, 1, "_CPPv4I00E26ishmemx_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_nbi_work_group"], [14, 4, 1, "_CPPv4I00E26ishmemx_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_nbi_work_group::Group"], [14, 4, 1, "_CPPv4I00E26ishmemx_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_nbi_work_group::TYPE"], [14, 3, 1, "_CPPv4I00E26ishmemx_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_nbi_work_group::dest"], [14, 3, 1, "_CPPv4I00E26ishmemx_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_nbi_work_group::group"], [14, 3, 1, "_CPPv4I00E26ishmemx_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_nbi_work_group::nelems"], [14, 3, 1, "_CPPv4I00E26ishmemx_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_nbi_work_group::pe"], [14, 3, 1, "_CPPv4I00E26ishmemx_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_nbi_work_group::source"], [15, 2, 1, "_CPPv4I00E33ishmemx_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_nbi_work_group"], [15, 4, 1, "_CPPv4I00E33ishmemx_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_nbi_work_group::Group"], [15, 4, 1, "_CPPv4I00E33ishmemx_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_nbi_work_group::TYPE"], [15, 3, 1, "_CPPv4I00E33ishmemx_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_nbi_work_group::dest"], [15, 3, 1, "_CPPv4I00E33ishmemx_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_nbi_work_group::group"], [15, 3, 1, "_CPPv4I00E33ishmemx_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_nbi_work_group::nelems"], [15, 3, 1, "_CPPv4I00E33ishmemx_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_nbi_work_group::pe"], [15, 3, 1, "_CPPv4I00E33ishmemx_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_nbi_work_group::sig_addr"], [15, 3, 1, "_CPPv4I00E33ishmemx_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_nbi_work_group::sig_op"], [15, 3, 1, "_CPPv4I00E33ishmemx_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_nbi_work_group::signal"], [15, 3, 1, "_CPPv4I00E33ishmemx_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_nbi_work_group::source"], [15, 2, 1, "_CPPv4I00E29ishmemx_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_work_group"], [15, 4, 1, "_CPPv4I00E29ishmemx_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_work_group::Group"], [15, 4, 1, "_CPPv4I00E29ishmemx_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_work_group::TYPE"], [15, 3, 1, "_CPPv4I00E29ishmemx_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_work_group::dest"], [15, 3, 1, "_CPPv4I00E29ishmemx_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_work_group::group"], [15, 3, 1, "_CPPv4I00E29ishmemx_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_work_group::nelems"], [15, 3, 1, "_CPPv4I00E29ishmemx_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_work_group::pe"], [15, 3, 1, "_CPPv4I00E29ishmemx_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_work_group::sig_addr"], [15, 3, 1, "_CPPv4I00E29ishmemx_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_work_group::sig_op"], [15, 3, 1, "_CPPv4I00E29ishmemx_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_work_group::signal"], [15, 3, 1, "_CPPv4I00E29ishmemx_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_put_signal_work_group::source"], [14, 2, 1, "_CPPv4I00E22ishmemx_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_work_group"], [14, 4, 1, "_CPPv4I00E22ishmemx_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_work_group::Group"], [14, 4, 1, "_CPPv4I00E22ishmemx_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_work_group::TYPE"], [14, 3, 1, "_CPPv4I00E22ishmemx_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_work_group::dest"], [14, 3, 1, "_CPPv4I00E22ishmemx_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_work_group::group"], [14, 3, 1, "_CPPv4I00E22ishmemx_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_work_group::nelems"], [14, 3, 1, "_CPPv4I00E22ishmemx_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_work_group::pe"], [14, 3, 1, "_CPPv4I00E22ishmemx_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group", "ishmemx_put_work_group::source"], [14, 2, 1, "_CPPv4I0E29ishmemx_putmem_nbi_work_groupvPvPKv6size_ti", "ishmemx_putmem_nbi_work_group"], [14, 4, 1, "_CPPv4I0E29ishmemx_putmem_nbi_work_groupvPvPKv6size_ti", "ishmemx_putmem_nbi_work_group::Group"], [14, 3, 1, "_CPPv4I0E29ishmemx_putmem_nbi_work_groupvPvPKv6size_ti", "ishmemx_putmem_nbi_work_group::dest"], [14, 3, 1, "_CPPv4I0E29ishmemx_putmem_nbi_work_groupvPvPKv6size_ti", "ishmemx_putmem_nbi_work_group::nelems"], [14, 3, 1, "_CPPv4I0E29ishmemx_putmem_nbi_work_groupvPvPKv6size_ti", "ishmemx_putmem_nbi_work_group::pe"], [14, 3, 1, "_CPPv4I0E29ishmemx_putmem_nbi_work_groupvPvPKv6size_ti", "ishmemx_putmem_nbi_work_group::source"], [15, 2, 1, "_CPPv4I0E32ishmemx_putmem_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_putmem_signal_work_group"], [15, 4, 1, "_CPPv4I0E32ishmemx_putmem_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_putmem_signal_work_group::Group"], [15, 3, 1, "_CPPv4I0E32ishmemx_putmem_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_putmem_signal_work_group::dest"], [15, 3, 1, "_CPPv4I0E32ishmemx_putmem_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_putmem_signal_work_group::group"], [15, 3, 1, "_CPPv4I0E32ishmemx_putmem_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_putmem_signal_work_group::nelems"], [15, 3, 1, "_CPPv4I0E32ishmemx_putmem_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_putmem_signal_work_group::pe"], [15, 3, 1, "_CPPv4I0E32ishmemx_putmem_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_putmem_signal_work_group::sig_addr"], [15, 3, 1, "_CPPv4I0E32ishmemx_putmem_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_putmem_signal_work_group::sig_op"], [15, 3, 1, "_CPPv4I0E32ishmemx_putmem_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_putmem_signal_work_group::signal"], [15, 3, 1, "_CPPv4I0E32ishmemx_putmem_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group", "ishmemx_putmem_signal_work_group::source"], [14, 2, 1, "_CPPv4I0E25ishmemx_putmem_work_groupvPvPKv6size_tiRK5Group", "ishmemx_putmem_work_group"], [14, 4, 1, "_CPPv4I0E25ishmemx_putmem_work_groupvPvPKv6size_tiRK5Group", "ishmemx_putmem_work_group::Group"], [14, 3, 1, "_CPPv4I0E25ishmemx_putmem_work_groupvPvPKv6size_tiRK5Group", "ishmemx_putmem_work_group::dest"], [14, 3, 1, "_CPPv4I0E25ishmemx_putmem_work_groupvPvPKv6size_tiRK5Group", "ishmemx_putmem_work_group::group"], [14, 3, 1, "_CPPv4I0E25ishmemx_putmem_work_groupvPvPKv6size_tiRK5Group", "ishmemx_putmem_work_group::nelems"], [14, 3, 1, "_CPPv4I0E25ishmemx_putmem_work_groupvPvPKv6size_tiRK5Group", "ishmemx_putmem_work_group::pe"], [14, 3, 1, "_CPPv4I0E25ishmemx_putmem_work_groupvPvPKv6size_tiRK5Group", "ishmemx_putmem_work_group::source"], [11, 2, 1, "_CPPv424ishmemx_quiet_work_groupRK5Group", "ishmemx_quiet_work_group"], [11, 3, 1, "_CPPv424ishmemx_quiet_work_groupRK5Group", "ishmemx_quiet_work_group::group"], [8, 6, 1, "_CPPv422ishmemx_runtime_type_t", "ishmemx_runtime_type_t"], [2, 2, 1, "_CPPv4I0E27ishmemx_sync_all_work_groupvRK5Group", "ishmemx_sync_all_work_group"], [2, 4, 1, "_CPPv4I0E27ishmemx_sync_all_work_groupvRK5Group", "ishmemx_sync_all_work_group::Group"], [2, 3, 1, "_CPPv4I0E27ishmemx_sync_all_work_groupvRK5Group", "ishmemx_sync_all_work_group::group"]]}, "objtypes": {"0": "c:macro", "1": "c:member", "2": "cpp:function", "3": "cpp:functionParam", "4": "cpp:templateParam", "5": "cpp:class", "6": "cpp:enum"}, "objnames": {"0": ["c", "macro", "C macro"], "1": ["c", "member", "C member"], "2": ["cpp", "function", "C++ function"], "3": ["cpp", "functionParam", "C++ function parameter"], "4": ["cpp", "templateParam", "C++ template parameter"], "5": ["cpp", "class", "C++ class"], "6": ["cpp", "enum", "C++ enum"]}, "titleterms": {"acknowledg": [0, 5], "notic": 0, "disclaim": 0, "copyright": [0, 5], "atom": [1, 10, 15], "memori": [1, 9, 10, 11, 14], "oper": [1, 2, 4, 15], "amo": 1, "ishmem_atomic_fetch": 1, "ishmem_atomic_set": 1, "ishmem_atomic_compare_swap": 1, "ishmem_atomic_swap": 1, "ishmem_atomic_fetch_inc": 1, "ishmem_atomic_inc": 1, "ishmem_atomic_fetch_add": 1, "ishmem_atomic_add": 1, "ishmem_atomic_fetch_and": 1, "ishmem_atomic_and": 1, "ishmem_atomic_fetch_or": 1, "ishmem_atomic_or": 1, "ishmem_atomic_fetch_xor": 1, "ishmem_atomic_xor": 1, "collect": 2, "ishmem_barrier_al": 2, "ishmemx_barrier_all_work_group": 2, "ishmem_sync_al": 2, "ishmemx_sync_all_work_group": 2, "ishmem_alltoal": 2, "ishmemx_alltoall_work_group": 2, "ishmem_broadcast": 2, "ishmemx_broadcast_work_group": 2, "ishmem_collect": 2, "ishmem_fcollect": 2, "ishmemx_": 2, "f": 2, "collect_work_group": 2, "ishmem_reduc": 2, "ishmemx_reduce_work_group": 2, "compil": 3, "run": [3, 5], "program": [3, 5, 12, 17], "execut": 4, "model": [4, 10, 12], "invok": 4, "intel": [4, 5, 6, 12, 17], "shmem": [4, 5, 6, 12, 17], "introduct": [5, 6], "essenti": 5, "librari": [5, 7, 8], "constant": [5, 7], "env": 5, "var": 5, "api": [5, 12], "write": [5, 17], "what": 6, "i": 6, "openshmem": 6, "environ": 7, "variabl": 7, "setup": 8, "exit": 8, "queri": 8, "routin": 8, "ishmem_init": 8, "ishmemx_init_attr": 8, "ishmem_my_p": 8, "ishmem_n_p": 8, "ishmem_fin": 8, "ishmem_ptr": 8, "ishmem_info_get_vers": 8, "ishmem_info_get_nam": 8, "manag": 9, "ishmem_malloc": 9, "ishmem_fre": 9, "ishmem_align": 9, "ishmem_calloc": 9, "pointer": 10, "symmetr": 10, "object": 10, "guarante": [10, 15], "order": 11, "ishmem_f": 11, "ishmemx_fence_work_group": 11, "ishmem_quiet": 11, "ishmemx_quiet_work_group": 11, "overview": 12, "The": 12, "work_group": 12, "point": 13, "To": 13, "synchron": 13, "ishmem_wait_until": 13, "ishmemx_wait_until_work_group": 13, "ishmem_test": 13, "ishmemx_test_work_group": 13, "remot": 14, "access": 14, "rma": 14, "block": [14, 15], "ishmem_put": 14, "ishmemx_put_work_group": 14, "ishmem_p": 14, "ishmem_iput": 14, "ishmemx_iput_work_group": 14, "ishmem_get": 14, "ishmemx_get_work_group": 14, "ishmem_g": 14, "ishmem_iget": 14, "ishmemx_iget_work_group": 14, "nonblock": [14, 15], "ishmem_put_nbi": 14, "ishmemx_put_nbi_work_group": 14, "ishmem_get_nbi": 14, "ishmemx_get_nbi_work_group": 14, "signal": 15, "avail": 15, "put": 15, "ishmem_put_sign": 15, "ishmemx_put_signal_work_group": 15, "ishmem_put_nbi_sign": 15, "ishmemx_put_nbi_signal_work_group": 15, "ishmem_signal_fetch": 15, "support": 16, "unsupport": 16, "featur": 16}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"Acknowledgements": [[0, "acknowledgements"]], "Notices & Disclaimers": [[0, "notices-disclaimers"]], "Copyright": [[0, "copyright"]], "Atomic Memory Operations (AMO)": [[1, "atomic-memory-operations-amo"]], "ISHMEM_ATOMIC_FETCH": [[1, "ishmem-atomic-fetch"]], "ISHMEM_ATOMIC_SET": [[1, "ishmem-atomic-set"]], "ISHMEM_ATOMIC_COMPARE_SWAP": [[1, "ishmem-atomic-compare-swap"]], "ISHMEM_ATOMIC_SWAP": [[1, "ishmem-atomic-swap"]], "ISHMEM_ATOMIC_FETCH_INC": [[1, "ishmem-atomic-fetch-inc"]], "ISHMEM_ATOMIC_INC": [[1, "ishmem-atomic-inc"]], "ISHMEM_ATOMIC_FETCH_ADD": [[1, "ishmem-atomic-fetch-add"]], "ISHMEM_ATOMIC_ADD": [[1, "ishmem-atomic-add"]], "ISHMEM_ATOMIC_FETCH_AND": [[1, "ishmem-atomic-fetch-and"]], "ISHMEM_ATOMIC_AND": [[1, "ishmem-atomic-and"]], "ISHMEM_ATOMIC_FETCH_OR": [[1, "ishmem-atomic-fetch-or"]], "ISHMEM_ATOMIC_OR": [[1, "ishmem-atomic-or"]], "ISHMEM_ATOMIC_FETCH_XOR": [[1, "ishmem-atomic-fetch-xor"]], "ISHMEM_ATOMIC_XOR": [[1, "ishmem-atomic-xor"]], "Collective Operations": [[2, "collective-operations"]], "ISHMEM_BARRIER_ALL": [[2, "ishmem-barrier-all"]], "ISHMEMX_BARRIER_ALL_WORK_GROUP": [[2, "ishmemx-barrier-all-work-group"]], "ISHMEM_SYNC_ALL": [[2, "ishmem-sync-all"]], "ISHMEMX_SYNC_ALL_WORK_GROUP": [[2, "ishmemx-sync-all-work-group"]], "ISHMEM_ALLTOALL": [[2, "ishmem-alltoall"]], "ISHMEMX_ALLTOALL_WORK_GROUP": [[2, "ishmemx-alltoall-work-group"]], "ISHMEM_BROADCAST": [[2, "ishmem-broadcast"]], "ISHMEMX_BROADCAST_WORK_GROUP": [[2, "ishmemx-broadcast-work-group"]], "ISHMEM_COLLECT, ISHMEM_FCOLLECT": [[2, "ishmem-collect-ishmem-fcollect"]], "ISHMEMX_[F]COLLECT_WORK_GROUP": [[2, "ishmemx-f-collect-work-group"]], "ISHMEM_REDUCE": [[2, "ishmem-reduce"]], "ISHMEMX_REDUCE_WORK_GROUP": [[2, "ishmemx-reduce-work-group"]], "Compiling and Running Programs": [[3, "compiling-and-running-programs"]], "Execution Model": [[4, "execution-model"]], "Invoking Intel\u00ae SHMEM Operations": [[4, "invoking-intel-shmem-operations"]], "Intel\u00ae SHMEM": [[5, "intel-shmem"]], "Introduction / Essentials": [[5, null]], "Library Constants and Env Vars": [[5, null]], "Intel\u00ae SHMEM API": [[5, null]], "Writing and Running Programs": [[5, null]], "Acknowledgements / Copyright": [[5, null]], "Introduction": [[6, "introduction"]], "What is Intel\u00ae SHMEM?": [[6, "what-is-intel-shmem"]], "What is OpenSHMEM?": [[6, "what-is-openshmem"]], "Library Constants": [[7, "library-constants"]], "Environment Variables": [[7, "environment-variables"]], "Library Setup, Exit, and Query Routines": [[8, "library-setup-exit-and-query-routines"]], "ISHMEM_INIT": [[8, "id1"]], "ISHMEMX_INIT_ATTR": [[8, "ishmemx-init-attr"]], "ISHMEM_MY_PE": [[8, "ishmem-my-pe"]], "ISHMEM_N_PES": [[8, "ishmem-n-pes"]], "ISHMEM_FINALIZE": [[8, "ishmem-finalize"]], "ISHMEM_PTR": [[8, "ishmem-ptr"]], "ISHMEM_INFO_GET_VERSION": [[8, "ishmem-info-get-version"]], "ISHMEM_INFO_GET_NAME": [[8, "ishmem-info-get-name"]], "Memory Management": [[9, "memory-management"]], "ISHMEM_MALLOC": [[9, "ishmem-malloc"]], "ISHMEM_FREE": [[9, "ishmem-free"]], "ISHMEM_ALIGN": [[9, "ishmem-align"]], "ISHMEM_CALLOC": [[9, "ishmem-calloc"]], "Memory Model": [[10, "memory-model"]], "Pointers to Symmetric Objects": [[10, "pointers-to-symmetric-objects"]], "Atomicity Guarantees": [[10, "atomicity-guarantees"]], "Memory Ordering": [[11, "memory-ordering"]], "ISHMEM_FENCE": [[11, "ishmem-fence"]], "ISHMEMX_FENCE_WORK_GROUP": [[11, "ishmemx-fence-work-group"]], "ISHMEM_QUIET": [[11, "ishmem-quiet"]], "ISHMEMX_QUIET_WORK_GROUP": [[11, "ishmemx-quiet-work-group"]], "Programming Model Overview": [[12, "programming-model-overview"]], "The Intel\u00ae SHMEM APIs Overview": [[12, "the-intel-shmem-apis-overview"]], "The work_group APIs Overview": [[12, "the-work-group-apis-overview"]], "Point-To-Point Synchronization": [[13, "point-to-point-synchronization"]], "ISHMEM_WAIT_UNTIL": [[13, "ishmem-wait-until"]], "ISHMEMX_WAIT_UNTIL_WORK_GROUP": [[13, "ishmemx-wait-until-work-group"]], "ISHMEM_TEST": [[13, "ishmem-test"]], "ISHMEMX_TEST_WORK_GROUP": [[13, "ishmemx-test-work-group"]], "Remote Memory Access (RMA)": [[14, "remote-memory-access-rma"]], "Blocking RMA": [[14, "blocking-rma"]], "ISHMEM_PUT": [[14, "ishmem-put"]], "ISHMEMX_PUT_WORK_GROUP": [[14, "ishmemx-put-work-group"]], "ISHMEM_P": [[14, "ishmem-p"]], "ISHMEM_IPUT": [[14, "ishmem-iput"]], "ISHMEMX_IPUT_WORK_GROUP": [[14, "ishmemx-iput-work-group"]], "ISHMEM_GET": [[14, "ishmem-get"]], "ISHMEMX_GET_WORK_GROUP": [[14, "ishmemx-get-work-group"]], "ISHMEM_G": [[14, "ishmem-g"]], "ISHMEM_IGET": [[14, "ishmem-iget"]], "ISHMEMX_IGET_WORK_GROUP": [[14, "ishmemx-iget-work-group"]], "Nonblocking RMA": [[14, "nonblocking-rma"]], "ISHMEM_PUT_NBI": [[14, "ishmem-put-nbi"]], "ISHMEMX_PUT_NBI_WORK_GROUP": [[14, "ishmemx-put-nbi-work-group"]], "ISHMEM_GET_NBI": [[14, "ishmem-get-nbi"]], "ISHMEMX_GET_NBI_WORK_GROUP": [[14, "ishmemx-get-nbi-work-group"]], "Signaling Operations": [[15, "signaling-operations"]], "Atomicity Guarantees for Signaling Operations": [[15, "atomicity-guarantees-for-signaling-operations"]], "Available Signal Operators": [[15, "available-signal-operators"]], "Blocking Put-Signal": [[15, "blocking-put-signal"]], "ISHMEM_PUT_SIGNAL": [[15, "ishmem-put-signal"]], "ISHMEMX_PUT_SIGNAL_WORK_GROUP": [[15, "ishmemx-put-signal-work-group"]], "Nonblocking Put-Signal": [[15, "nonblocking-put-signal"]], "ISHMEM_PUT_NBI_SIGNAL": [[15, "ishmem-put-nbi-signal"]], "ISHMEMX_PUT_NBI_SIGNAL_WORK_GROUP": [[15, "ishmemx-put-nbi-signal-work-group"]], "ISHMEM_SIGNAL_FETCH": [[15, "ishmem-signal-fetch"]], "Supported/Unsupported Features": [[16, "supported-unsupported-features"]], "Writing Intel\u00ae SHMEM Programs": [[17, "writing-intel-shmem-programs"]]}, "indexentries": {"ishmem_typename_atomic_add (c++ function)": [[1, "_CPPv426ishmem_TYPENAME_atomic_addP4TYPE4TYPEi"]], "ishmem_typename_atomic_and (c++ function)": [[1, "_CPPv426ishmem_TYPENAME_atomic_andP4TYPE4TYPEi"]], "ishmem_typename_atomic_compare_swap (c++ function)": [[1, "_CPPv435ishmem_TYPENAME_atomic_compare_swapP4TYPE4TYPE4TYPEi"]], "ishmem_typename_atomic_fetch (c++ function)": [[1, "_CPPv428ishmem_TYPENAME_atomic_fetchPK4TYPEi"]], "ishmem_typename_atomic_fetch_add (c++ function)": [[1, "_CPPv432ishmem_TYPENAME_atomic_fetch_addP4TYPE4TYPEi"]], "ishmem_typename_atomic_fetch_and (c++ function)": [[1, "_CPPv432ishmem_TYPENAME_atomic_fetch_andP4TYPE4TYPEi"]], "ishmem_typename_atomic_fetch_inc (c++ function)": [[1, "_CPPv432ishmem_TYPENAME_atomic_fetch_incP4TYPEi"]], "ishmem_typename_atomic_fetch_or (c++ function)": [[1, "_CPPv431ishmem_TYPENAME_atomic_fetch_orP4TYPE4TYPEi"]], "ishmem_typename_atomic_fetch_xor (c++ function)": [[1, "_CPPv432ishmem_TYPENAME_atomic_fetch_xorP4TYPE4TYPEi"]], "ishmem_typename_atomic_inc (c++ function)": [[1, "_CPPv426ishmem_TYPENAME_atomic_incP4TYPEi"]], "ishmem_typename_atomic_or (c++ function)": [[1, "_CPPv425ishmem_TYPENAME_atomic_orP4TYPE4TYPEi"]], "ishmem_typename_atomic_set (c++ function)": [[1, "_CPPv426ishmem_TYPENAME_atomic_setP4TYPE4TYPEi"]], "ishmem_typename_atomic_swap (c++ function)": [[1, "_CPPv427ishmem_TYPENAME_atomic_swapP4TYPE4TYPEi"]], "ishmem_typename_atomic_xor (c++ function)": [[1, "_CPPv426ishmem_TYPENAME_atomic_xorP4TYPE4TYPEi"]], "ishmem_atomic_add (c++ function)": [[1, "_CPPv4I0E17ishmem_atomic_addvP4TYPE4TYPEi"]], "ishmem_atomic_and (c++ function)": [[1, "_CPPv4I0E17ishmem_atomic_andvP4TYPE4TYPEi"]], "ishmem_atomic_compare_swap (c++ function)": [[1, "_CPPv4I0E26ishmem_atomic_compare_swap4TYPEP4TYPE4TYPE4TYPEi"]], "ishmem_atomic_fetch (c++ function)": [[1, "_CPPv4I0E19ishmem_atomic_fetch4TYPEPK4TYPEi"]], "ishmem_atomic_fetch_add (c++ function)": [[1, "_CPPv4I0E23ishmem_atomic_fetch_add4TYPEP4TYPE4TYPEi"]], "ishmem_atomic_fetch_and (c++ function)": [[1, "_CPPv4I0E23ishmem_atomic_fetch_and4TYPEP4TYPE4TYPEi"]], "ishmem_atomic_fetch_inc (c++ function)": [[1, "_CPPv4I0E23ishmem_atomic_fetch_inc4TYPEP4TYPEi"]], "ishmem_atomic_fetch_or (c++ function)": [[1, "_CPPv4I0E22ishmem_atomic_fetch_or4TYPEP4TYPE4TYPEi"]], "ishmem_atomic_fetch_xor (c++ function)": [[1, "_CPPv4I0E23ishmem_atomic_fetch_xor4TYPEP4TYPE4TYPEi"]], "ishmem_atomic_inc (c++ function)": [[1, "_CPPv4I0E17ishmem_atomic_incvP4TYPEi"]], "ishmem_atomic_or (c++ function)": [[1, "_CPPv4I0E16ishmem_atomic_orvP4TYPE4TYPEi"]], "ishmem_atomic_set (c++ function)": [[1, "_CPPv4I0E17ishmem_atomic_setvP4TYPE4TYPEi"]], "ishmem_atomic_swap (c++ function)": [[1, "_CPPv4I0E18ishmem_atomic_swap4TYPEP4TYPE4TYPEi"]], "ishmem_atomic_xor (c++ function)": [[1, "_CPPv4I0E17ishmem_atomic_xorvP4TYPE4TYPEi"]], "ishmem_typename_alltoall (c++ function)": [[2, "_CPPv424ishmem_TYPENAME_alltoallP4TYPEPK4TYPE6size_t"]], "ishmem_typename_and_reduce (c++ function)": [[2, "_CPPv426ishmem_TYPENAME_and_reduceP4TYPEPK4TYPE6size_t"]], "ishmem_typename_broadcast (c++ function)": [[2, "_CPPv425ishmem_TYPENAME_broadcastP4TYPEPK4TYPE6size_ti"]], "ishmem_typename_collect (c++ function)": [[2, "_CPPv423ishmem_TYPENAME_collectP4TYPEPK4TYPE6size_t"]], "ishmem_typename_fcollect (c++ function)": [[2, "_CPPv424ishmem_TYPENAME_fcollectP4TYPEPK4TYPE6size_t"]], "ishmem_typename_max_reduce (c++ function)": [[2, "_CPPv426ishmem_TYPENAME_max_reduceP4TYPEPK4TYPE6size_t"]], "ishmem_typename_min_reduce (c++ function)": [[2, "_CPPv426ishmem_TYPENAME_min_reduceP4TYPEPK4TYPE6size_t"]], "ishmem_typename_or_reduce (c++ function)": [[2, "_CPPv425ishmem_TYPENAME_or_reduceP4TYPEPK4TYPE6size_t"]], "ishmem_typename_prod_reduce (c++ function)": [[2, "_CPPv427ishmem_TYPENAME_prod_reduceP4TYPEPK4TYPE6size_t"]], "ishmem_typename_sum_reduce (c++ function)": [[2, "_CPPv426ishmem_TYPENAME_sum_reduceP4TYPEPK4TYPE6size_t"]], "ishmem_typename_xor_reduce (c++ function)": [[2, "_CPPv426ishmem_TYPENAME_xor_reduceP4TYPEPK4TYPE6size_t"]], "ishmem_alltoallmem (c++ function)": [[2, "_CPPv418ishmem_alltoallmemPvPKv6size_t"]], "ishmem_barrier_all (c++ function)": [[2, "_CPPv418ishmem_barrier_allv"]], "ishmem_broadcastmem (c++ function)": [[2, "_CPPv419ishmem_broadcastmemPvPKv6size_ti"]], "ishmem_collectmem (c++ function)": [[2, "_CPPv417ishmem_collectmemPvPKv6size_t"]], "ishmem_fcollectmem (c++ function)": [[2, "_CPPv418ishmem_fcollectmemPvPKv6size_t"]], "ishmem_sync_all (c++ function)": [[2, "_CPPv415ishmem_sync_allv"]], "ishmemx_typename_alltoall_work_group (c++ function)": [[2, "_CPPv4I0E36ishmemx_TYPENAME_alltoall_work_groupiP4TYPEPK4TYPE6size_tRK5Group"]], "ishmemx_typename_and_reduce_work_group (c++ function)": [[2, "_CPPv4I0E38ishmemx_TYPENAME_and_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group"]], "ishmemx_typename_broadcast_work_group (c++ function)": [[2, "_CPPv4I0E37ishmemx_TYPENAME_broadcast_work_groupiP4TYPEPK4TYPE6size_tiRK5Group"]], "ishmemx_typename_collect_work_group (c++ function)": [[2, "_CPPv4I0E35ishmemx_TYPENAME_collect_work_groupiP4TYPEPK4TYPE6size_tRK5Group"]], "ishmemx_typename_fcollect_work_group (c++ function)": [[2, "_CPPv4I0E36ishmemx_TYPENAME_fcollect_work_groupiP4TYPEPK4TYPE6size_tRK5Group"]], "ishmemx_typename_max_reduce_work_group (c++ function)": [[2, "_CPPv4I0E38ishmemx_TYPENAME_max_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group"]], "ishmemx_typename_min_reduce_work_group (c++ function)": [[2, "_CPPv4I0E38ishmemx_TYPENAME_min_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group"]], "ishmemx_typename_or_reduce_work_group (c++ function)": [[2, "_CPPv4I0E37ishmemx_TYPENAME_or_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group"]], "ishmemx_typename_prod_reduce_work_group (c++ function)": [[2, "_CPPv4I0E39ishmemx_TYPENAME_prod_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group"]], "ishmemx_typename_sum_reduce_work_group (c++ function)": [[2, "_CPPv4I0E38ishmemx_TYPENAME_sum_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group"]], "ishmemx_typename_xor_reduce_work_group (c++ function)": [[2, "_CPPv4I0E38ishmemx_TYPENAME_xor_reduce_work_groupiP4TYPEPK4TYPE6size_tRK5Group"]], "ishmemx_alltoallmem_work_group (c++ function)": [[2, "_CPPv4I0E30ishmemx_alltoallmem_work_groupiPvPKv6size_tRK5Group"]], "ishmemx_barrier_all_work_group (c++ function)": [[2, "_CPPv4I0E30ishmemx_barrier_all_work_groupvRK5Group"]], "ishmemx_broadcastmem_work_group (c++ function)": [[2, "_CPPv4I0E31ishmemx_broadcastmem_work_groupiPvPKv6size_tiRK5Group"]], "ishmemx_collectmem_work_group (c++ function)": [[2, "_CPPv4I0E29ishmemx_collectmem_work_groupiPvPKv6size_tRK5Group"]], "ishmemx_fcollectmem_work_group (c++ function)": [[2, "_CPPv4I0E30ishmemx_fcollectmem_work_groupiPvPKv6size_tRK5Group"]], "ishmemx_sync_all_work_group (c++ function)": [[2, "_CPPv4I0E27ishmemx_sync_all_work_groupvRK5Group"]], "ishmem_debug (c macro)": [[7, "c.ISHMEM_DEBUG"]], "ishmem_enable_accessible_host_heap (c macro)": [[7, "c.ISHMEM_ENABLE_ACCESSIBLE_HOST_HEAP"]], "ishmem_enable_gpu_ipc (c macro)": [[7, "c.ISHMEM_ENABLE_GPU_IPC"]], "ishmem_enable_gpu_ipc_pidfd (c macro)": [[7, "c.ISHMEM_ENABLE_GPU_IPC_PIDFD"]], "ishmem_info (c macro)": [[7, "c.ISHMEM_INFO"]], "ishmem_major_version (c macro)": [[7, "c.ISHMEM_MAJOR_VERSION"]], "ishmem_max_name_len (c macro)": [[7, "c.ISHMEM_MAX_NAME_LEN"]], "ishmem_minor_version (c macro)": [[7, "c.ISHMEM_MINOR_VERSION"]], "ishmem_shmem_lib_name (c macro)": [[7, "c.ISHMEM_SHMEM_LIB_NAME"]], "ishmem_symmetric_size (c macro)": [[7, "c.ISHMEM_SYMMETRIC_SIZE"]], "ishmem_vendor_string (c macro)": [[7, "c.ISHMEM_VENDOR_STRING"]], "ishmem_version (c macro)": [[7, "c.ISHMEM_VERSION"]], "ishmem_runtime_mpi (c macro)": [[8, "c.ISHMEM_RUNTIME_MPI"]], "ishmem_runtime_openshmem (c macro)": [[8, "c.ISHMEM_RUNTIME_OPENSHMEM"]], "ishmem_runtime_pmi (c macro)": [[8, "c.ISHMEM_RUNTIME_PMI"]], "gpu (c var)": [[8, "c.gpu"]], "initialize_runtime (c var)": [[8, "c.initialize_runtime"]], "ishmem_finalize (c++ function)": [[8, "_CPPv415ishmem_finalizev"]], "ishmem_info_get_name (c++ function)": [[8, "_CPPv420ishmem_info_get_namePc"]], "ishmem_info_get_version (c++ function)": [[8, "_CPPv423ishmem_info_get_versionPiPi"]], "ishmem_init (c++ function)": [[8, "_CPPv411ishmem_initv"]], "ishmem_my_pe (c++ function)": [[8, "_CPPv412ishmem_my_pev"]], "ishmem_n_pes (c++ function)": [[8, "_CPPv412ishmem_n_pesv"]], "ishmem_ptr (c++ function)": [[8, "_CPPv410ishmem_ptrPKvi"]], "ishmemx_attr_t (c++ struct)": [[8, "_CPPv414ishmemx_attr_t"]], "ishmemx_init_attr (c++ function)": [[8, "_CPPv417ishmemx_init_attrP14ishmemx_attr_t"]], "ishmemx_runtime_type_t (c++ enum)": [[8, "_CPPv422ishmemx_runtime_type_t"]], "runtime (c var)": [[8, "c.runtime"]], "ishmem_align (c++ function)": [[9, "_CPPv412ishmem_align6size_t6size_t"]], "ishmem_calloc (c++ function)": [[9, "_CPPv413ishmem_calloc6size_t6size_t"]], "ishmem_free (c++ function)": [[9, "_CPPv411ishmem_freePv"]], "ishmem_malloc (c++ function)": [[9, "_CPPv413ishmem_malloc6size_t"]], "ishmem_fence (c++ function)": [[11, "_CPPv412ishmem_fencev"]], "ishmem_quiet (c++ function)": [[11, "_CPPv412ishmem_quietv"]], "ishmemx_fence_work_group (c++ function)": [[11, "_CPPv424ishmemx_fence_work_groupRK5Group"]], "ishmemx_quiet_work_group (c++ function)": [[11, "_CPPv424ishmemx_quiet_work_groupRK5Group"]], "ishmem_typename_test (c++ function)": [[13, "_CPPv420ishmem_TYPENAME_testP4TYPEi4TYPE"]], "ishmem_typename_wait_until (c++ function)": [[13, "_CPPv426ishmem_TYPENAME_wait_untilP4TYPEi4TYPE"]], "ishmemx_typename_test_work_group (c++ function)": [[13, "_CPPv432ishmemx_TYPENAME_test_work_groupP4TYPEi4TYPE"]], "ishmemx_typename_wait_until_work_group (c++ function)": [[13, "_CPPv4I0E38ishmemx_TYPENAME_wait_until_work_groupvP4TYPEi4TYPE"]], "ishmem_typename_g (c++ function)": [[14, "_CPPv417ishmem_TYPENAME_gPK4TYPEi"]], "ishmem_typename_get (c++ function)": [[14, "_CPPv419ishmem_TYPENAME_getP4TYPEPK4TYPE6size_ti"]], "ishmem_typename_get_nbi (c++ function)": [[14, "_CPPv423ishmem_TYPENAME_get_nbiP4TYPEPK4TYPE6size_ti"]], "ishmem_typename_iget (c++ function)": [[14, "_CPPv420ishmem_TYPENAME_igetP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti"]], "ishmem_typename_iput (c++ function)": [[14, "_CPPv420ishmem_TYPENAME_iputP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti"]], "ishmem_typename_p (c++ function)": [[14, "_CPPv417ishmem_TYPENAME_pP4TYPE4TYPEi"]], "ishmem_typename_put (c++ function)": [[14, "_CPPv419ishmem_TYPENAME_putP4TYPEPK4TYPE6size_ti"]], "ishmem_typename_put_nbi (c++ function)": [[14, "_CPPv423ishmem_TYPENAME_put_nbiP4TYPEPK4TYPE6size_ti"]], "ishmem_g (c++ function)": [[14, "_CPPv4I0E8ishmem_g4TYPEPK4TYPEi"]], "ishmem_get (c++ function)": [[14, "_CPPv4I0E10ishmem_getvP4TYPEPK4TYPE6size_ti"]], "ishmem_get_nbi (c++ function)": [[14, "_CPPv4I0E14ishmem_get_nbivP4TYPEPK4TYPE6size_ti"]], "ishmem_getmem (c++ function)": [[14, "_CPPv413ishmem_getmemPvPKv6size_ti"]], "ishmem_getmem_nbi (c++ function)": [[14, "_CPPv417ishmem_getmem_nbiPvPKv6size_ti"]], "ishmem_iget (c++ function)": [[14, "_CPPv4I0E11ishmem_igetvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti"]], "ishmem_iput (c++ function)": [[14, "_CPPv4I0E11ishmem_iputvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_ti"]], "ishmem_p (c++ function)": [[14, "_CPPv4I0E8ishmem_pvP4TYPE4TYPEi"]], "ishmem_put (c++ function)": [[14, "_CPPv4I0E10ishmem_putvP4TYPEPK4TYPE6size_ti"]], "ishmem_put_nbi (c++ function)": [[14, "_CPPv4I0E14ishmem_put_nbivP4TYPEPK4TYPE6size_ti"]], "ishmem_putmem (c++ function)": [[14, "_CPPv413ishmem_putmemPvPKv6size_ti"]], "ishmem_putmem_nbi (c++ function)": [[14, "_CPPv417ishmem_putmem_nbiPvPKv6size_ti"]], "ishmemx_typename_get_nbi_work_group (c++ function)": [[14, "_CPPv4I0E35ishmemx_TYPENAME_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group"]], "ishmemx_typename_get_work_group (c++ function)": [[14, "_CPPv4I0E31ishmemx_TYPENAME_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group"]], "ishmemx_typename_iget_work_group (c++ function)": [[14, "_CPPv4I0E32ishmemx_TYPENAME_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group"]], "ishmemx_typename_iput_work_group (c++ function)": [[14, "_CPPv4I0E32ishmemx_TYPENAME_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group"]], "ishmemx_typename_put_nbi_work_group (c++ function)": [[14, "_CPPv4I0E35ishmemx_TYPENAME_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group"]], "ishmemx_typename_put_work_group (c++ function)": [[14, "_CPPv4I0E31ishmemx_TYPENAME_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group"]], "ishmemx_get_nbi_work_group (c++ function)": [[14, "_CPPv4I00E26ishmemx_get_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group"]], "ishmemx_get_work_group (c++ function)": [[14, "_CPPv4I00E22ishmemx_get_work_groupvP4TYPEPK4TYPE6size_tiRK5Group"]], "ishmemx_getmem_nbi_work_group (c++ function)": [[14, "_CPPv4I0E29ishmemx_getmem_nbi_work_groupvPvPKv6size_ti"]], "ishmemx_getmem_work_group (c++ function)": [[14, "_CPPv4I0E25ishmemx_getmem_work_groupvPvPKv6size_ti"]], "ishmemx_iget_work_group (c++ function)": [[14, "_CPPv4I00E23ishmemx_iget_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group"]], "ishmemx_iput_work_group (c++ function)": [[14, "_CPPv4I00E23ishmemx_iput_work_groupvP4TYPEPK4TYPE9ptrdiff_t9ptrdiff_t6size_tiRK5Group"]], "ishmemx_put_nbi_work_group (c++ function)": [[14, "_CPPv4I00E26ishmemx_put_nbi_work_groupvP4TYPEPK4TYPE6size_tiRK5Group"]], "ishmemx_put_work_group (c++ function)": [[14, "_CPPv4I00E22ishmemx_put_work_groupvP4TYPEPK4TYPE6size_tiRK5Group"]], "ishmemx_putmem_nbi_work_group (c++ function)": [[14, "_CPPv4I0E29ishmemx_putmem_nbi_work_groupvPvPKv6size_ti"]], "ishmemx_putmem_work_group (c++ function)": [[14, "_CPPv4I0E25ishmemx_putmem_work_groupvPvPKv6size_tiRK5Group"]], "ishmem_typename_put_signal (c++ function)": [[15, "_CPPv426ishmem_TYPENAME_put_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii"]], "ishmem_typename_put_signal_nbi (c++ function)": [[15, "_CPPv430ishmem_TYPENAME_put_signal_nbiP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii"]], "ishmem_typename_putmem_signal (c++ function)": [[15, "_CPPv429ishmem_TYPENAME_putmem_signalP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii"]], "ishmem_put_signal (c++ function)": [[15, "_CPPv4I0E17ishmem_put_signalvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii"]], "ishmem_put_signal_nbi (c++ function)": [[15, "_CPPv4I0E21ishmem_put_signal_nbivP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tii"]], "ishmem_signal_fetch (c++ function)": [[15, "_CPPv419ishmem_signal_fetchPK8uint64_t"]], "ishmemx_typename_put_signal_nbi_work_group (c++ function)": [[15, "_CPPv4I0E42ishmemx_TYPENAME_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group"]], "ishmemx_typename_put_signal_work_group (c++ function)": [[15, "_CPPv4I0E38ishmemx_TYPENAME_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group"]], "ishmemx_put_signal_nbi_work_group (c++ function)": [[15, "_CPPv4I00E33ishmemx_put_signal_nbi_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group"]], "ishmemx_put_signal_work_group (c++ function)": [[15, "_CPPv4I00E29ishmemx_put_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group"]], "ishmemx_putmem_signal_work_group (c++ function)": [[15, "_CPPv4I0E32ishmemx_putmem_signal_work_groupvP4TYPEPK4TYPE6size_tP8uint64_t8uint64_tiiRK5Group"]]}})