{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1757779739101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1757779739101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 13 11:08:58 2025 " "Processing started: Sat Sep 13 11:08:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1757779739101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1757779739101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light_mooreversion -c traffic_light_mooreversion " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light_mooreversion -c traffic_light_mooreversion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1757779739101 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1757779739421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_mooreversion.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light_mooreversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_mooreversion " "Found entity 1: traffic_light_mooreversion" {  } { { "traffic_light_mooreversion.v" "" { Text "C:/Verilog_training/traffic_light_mooreversion/traffic_light_mooreversion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1757779739493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1757779739493 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "next_count traffic_light_mooreversion.v(10) " "Verilog HDL Module Declaration error at traffic_light_mooreversion.v(10): top module port \"next_count\" is not found in the port list" {  } { { "traffic_light_mooreversion.v" "" { Text "C:/Verilog_training/traffic_light_mooreversion/traffic_light_mooreversion.v" 10 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1757779739495 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13087 " "Peak virtual memory: 13087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1757779739545 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 13 11:08:59 2025 " "Processing ended: Sat Sep 13 11:08:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1757779739545 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1757779739545 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1757779739545 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1757779739545 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1757779740127 ""}
