
---------- Begin Simulation Statistics ----------
final_tick                               1068679737500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 561225                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742560                       # Number of bytes of host memory used
host_op_rate                                  1055374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   356.36                       # Real time elapsed on the host
host_tick_rate                             2998846935                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200000001                       # Number of instructions simulated
sim_ops                                     376096902                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.068680                       # Number of seconds simulated
sim_ticks                                1068679737500                       # Number of ticks simulated
system.cpu.Branches                          36861425                       # Number of branches fetched
system.cpu.committedInsts                   200000001                       # Number of instructions committed
system.cpu.committedOps                     376096902                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2137359475                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2137359475                       # Number of busy cycles
system.cpu.num_cc_register_reads            179681237                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           124286874                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     31650558                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               66627640                       # Number of float alu accesses
system.cpu.num_fp_insts                      66627640                       # number of float instructions
system.cpu.num_fp_register_reads             66388078                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              298242                       # number of times the floating registers were written
system.cpu.num_func_calls                     2495524                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             375626420                       # Number of integer alu accesses
system.cpu.num_int_insts                    375626420                       # number of integer instructions
system.cpu.num_int_register_reads           741970105                       # number of times the integer registers were read
system.cpu.num_int_register_writes          259795671                       # number of times the integer registers were written
system.cpu.num_load_insts                    31981010                       # Number of load instructions
system.cpu.num_mem_refs                     111980336                       # number of memory refs
system.cpu.num_store_insts                   79999326                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                435852      0.12%      0.12% # Class of executed instruction
system.cpu.op_class::IntAlu                 263147685     69.96%     70.08% # Class of executed instruction
system.cpu.op_class::IntMult                    12654      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::IntDiv                    537623      0.14%     70.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1361      0.00%     70.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     70.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1286      0.00%     70.22% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.22% # Class of executed instruction
system.cpu.op_class::SimdAlu                     6596      0.00%     70.22% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     70.22% # Class of executed instruction
system.cpu.op_class::SimdCvt                     6304      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdMisc                   10605      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdShift                    727      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  29      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   5      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  5      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.23% # Class of executed instruction
system.cpu.op_class::MemRead                 31710157      8.43%     78.66% # Class of executed instruction
system.cpu.op_class::MemWrite                13673317      3.64%     82.29% # Class of executed instruction
system.cpu.op_class::FloatMemRead              270853      0.07%     82.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66326009     17.63%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  376141112                       # Class of executed instruction
system.cpu.workload.numSyscalls                   174                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8296597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16626127                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9024657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1010                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18050337                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1010                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    103289673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        103289673                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    103289673                       # number of overall hits
system.cpu.dcache.overall_hits::total       103289673                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8646809                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8646809                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8646809                       # number of overall misses
system.cpu.dcache.overall_misses::total       8646809                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 689914447000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 689914447000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 689914447000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 689914447000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    111936482                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    111936482                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    111936482                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    111936482                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.077247                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077247                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.077247                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077247                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79788.329660                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79788.329660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79788.329660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79788.329660                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8522347                       # number of writebacks
system.cpu.dcache.writebacks::total           8522347                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      8646809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8646809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8646809                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8646809                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 681267638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 681267638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 681267638000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 681267638000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.077247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.077247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.077247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.077247                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78788.329660                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78788.329660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78788.329660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78788.329660                       # average overall mshr miss latency
system.cpu.dcache.replacements                8646297                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     31749896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31749896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       231224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        231224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5799960500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5799960500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31981120                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31981120                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007230                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007230                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25083.730495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25083.730495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       231224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       231224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5568736500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5568736500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24083.730495                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24083.730495                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     71539777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71539777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8415585                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8415585                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 684114486500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 684114486500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     79955362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     79955362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.105254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.105254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81291.376238                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81291.376238                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8415585                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8415585                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 675698901500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 675698901500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.105254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.105254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80291.376238                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80291.376238                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.971446                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           111936482                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8646809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.945409                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.971446                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         232519773                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        232519773                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    31981171                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    79999347                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         75396                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        186766                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    270409988                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        270409988                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    270409988                       # number of overall hits
system.cpu.icache.overall_hits::total       270409988                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       378871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         378871                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       378871                       # number of overall misses
system.cpu.icache.overall_misses::total        378871                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5066022500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5066022500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5066022500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5066022500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    270788859                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    270788859                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    270788859                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    270788859                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001399                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001399                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001399                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001399                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13371.365188                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13371.365188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13371.365188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13371.365188                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       378360                       # number of writebacks
system.cpu.icache.writebacks::total            378360                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       378871                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       378871                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       378871                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       378871                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4687151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4687151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4687151500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4687151500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001399                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001399                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001399                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001399                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12371.365188                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12371.365188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12371.365188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12371.365188                       # average overall mshr miss latency
system.cpu.icache.replacements                 378360                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    270409988                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       270409988                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       378871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        378871                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5066022500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5066022500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    270788859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    270788859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001399                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001399                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13371.365188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13371.365188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       378871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       378871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4687151500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4687151500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001399                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001399                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12371.365188                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12371.365188                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.540068                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           270788859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            378871                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            714.725748                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.540068                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954180                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954180                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         541956589                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        541956589                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   270788913                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1068679737500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               376930                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               319220                       # number of demand (read+write) hits
system.l2.demand_hits::total                   696150                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              376930                       # number of overall hits
system.l2.overall_hits::.cpu.data              319220                       # number of overall hits
system.l2.overall_hits::total                  696150                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1941                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8327589                       # number of demand (read+write) misses
system.l2.demand_misses::total                8329530                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1941                       # number of overall misses
system.l2.overall_misses::.cpu.data           8327589                       # number of overall misses
system.l2.overall_misses::total               8329530                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    155527000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 664931936000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     665087463000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    155527000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 664931936000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    665087463000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           378871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          8646809                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9025680                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          378871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         8646809                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9025680                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.005123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.963082                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922870                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.005123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.963082                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922870                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80127.253993                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79846.872366                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79846.937702                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80127.253993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79846.872366                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79846.937702                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8292326                       # number of writebacks
system.l2.writebacks::total                   8292326                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8327589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8329530                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8327589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8329530                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    136117000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 581656046000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 581792163000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    136117000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 581656046000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 581792163000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.005123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.963082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922870                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.005123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.963082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.922870                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70127.253993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69846.872366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69846.937702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70127.253993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69846.872366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69846.937702                       # average overall mshr miss latency
system.l2.replacements                        8297605                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8522347                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8522347                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8522347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8522347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       378360                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           378360                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       378360                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       378360                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            123746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                123746                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8291839                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8291839                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 661775055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  661775055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8415585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8415585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.985296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79810.408162                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79810.408162                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8291839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8291839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 578856665000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 578856665000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.985296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69810.408162                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69810.408162                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         376930                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             376930                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    155527000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    155527000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       378871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         378871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.005123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80127.253993                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80127.253993                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    136117000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136117000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.005123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70127.253993                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70127.253993                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        195474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            195474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        35750                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           35750                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3156881000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3156881000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       231224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        231224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88304.363636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88304.363636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        35750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        35750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2799381000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2799381000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78304.363636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78304.363636                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32674.576968                       # Cycle average of tags in use
system.l2.tags.total_refs                    18050334                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8330373                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.166810                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      85.968526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       126.902872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32461.705570                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.990653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997149                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1436                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 152733061                       # Number of tag accesses
system.l2.tags.data_accesses                152733061                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8292326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8327585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004550266500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       518016                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       518016                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24696083                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7788736                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8329530                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8292326                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8329530                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8292326                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8329530                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8292326                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8329525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 515439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 518033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 518026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 518022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 518019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 518024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 518038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 518024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 520712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 518026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 518019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 518019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 518016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 518016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 518019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 518016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       518016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.079640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.012772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.826346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       518013    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        518016                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       518016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.128017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516058     99.62%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.01%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1778      0.34%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              148      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        518016                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               533089920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            530708864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    498.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    496.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1068664414500                       # Total gap between requests
system.mem_ctrls.avgGap                      64292.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       124224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    532965440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    530707008                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 116240.624427484305                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 498713900.243664026260                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 496600608.561645984650                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1941                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      8327589                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      8292326                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     56661000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 242241167250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 26050461524750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29191.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29088.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3141514.40                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       124224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    532965696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     533089920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       124224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       124224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    530708864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    530708864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1941                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      8327589                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        8329530                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      8292326                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       8292326                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       116241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    498714140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        498830380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       116241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       116241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    496602345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       496602345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    496602345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       116241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    498714140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       995432726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              8329526                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8292297                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       520340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       520325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       520582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       520441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       520542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       520774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       520879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       520625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       520840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       521059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       520711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       520636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       520676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       520446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       520423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       520227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       517946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       518028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       518160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       518045                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       518195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       518413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       518583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       518380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       518633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       518728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       518312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       518377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       518376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       518117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       518046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       517958                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             86119215750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           41647630000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       242297828250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10339.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29089.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             7652379                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7673367                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.87                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1296077                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   820.782000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   657.493909                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   338.462671                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       123449      9.52%      9.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        37708      2.91%     12.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        48377      3.73%     16.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        47298      3.65%     19.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34426      2.66%     22.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        55462      4.28%     26.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        31498      2.43%     29.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        71816      5.54%     34.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       846043     65.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1296077                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             533089664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          530707008                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              498.830141                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              496.600609                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.78                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4629790200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2460791850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    29734587120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   21640815000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 84360569280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 224102530380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 221655098880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  588584182710                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   550.758251                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 570001251750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  35685520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 462992965750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4624199580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2457820365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    29738228520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   21644975340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 84360569280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 223882981770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 221839981920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  588548756775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   550.725101                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 570484971250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  35685520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 462509246250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37691                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8292326                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4271                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8291839                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8291839                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37691                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     24955657                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     24955657                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               24955657                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1063798784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1063798784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1063798784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8329530                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8329530    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8329530                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         49798631500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43792667500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            610095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16814673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       378360                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          129229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8415585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8415585                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        378871                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       231224                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1136102                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25939915                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              27076017                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     48462784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1098825984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1147288768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         8297605                       # Total snoops (count)
system.tol2bus.snoopTraffic                 530708864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17323285                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007639                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17322274     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1011      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17323285                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1068679737500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        17925875500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         568306500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12970213500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
