#contributor : Aaron , generated by script from template provided by Xilinx
#name : S6_STARTUP_SPARTAN6
#key:S6_STARTUP_SPARTAN6
# --

STARTUP_SPARTAN6 U_STARTUP_SPARTAN6 (
   .CFGCLK(CFGCLK),       // 1-bit output: Configuration logic main clock output.
   .CFGMCLK(CFGMCLK),     // 1-bit output: Configuration internal oscillator clock output.
   .EOS(EOS),             // 1-bit output: Active high output signal indicates the End Of Configuration.
   .CLK(CLK),             // 1-bit input: User startup-clock input
   .GSR(GSR),             // 1-bit input: Global Set/Reset input (GSR cannot be used for the port name)
   .GTS(GTS),             // 1-bit input: Global 3-state input (GTS cannot be used for the port name)
   .KEYCLEARB(KEYCLEARB)  // 1-bit input: Clear AES Decrypter Key input from Battery-Backed RAM (BBRAM)
);

