Warning (10268): Verilog HDL information at load_store_TB.v(145): always construct contains both blocking and non-blocking assignments File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/LAB4b-tbs/load_store_TB.v Line: 145
