# sv-60-day-plan
My journey from basics to intermediate in SystemVerilog
