// Seed: 2046632337
module module_0 (
    input  tri1  id_0,
    input  uwire id_1,
    output tri0  id_2
    , id_5,
    input  tri   id_3
);
  assign id_5 = ~id_0;
  assign id_2 = id_1 <= 1;
  assign id_2 = id_1;
  assign id_5 = id_5 ? id_3 : 1;
  id_6(
      .id_0(id_3)
  );
endmodule
module module_1 (
    output wire  id_0,
    output wand  id_1,
    input  tri0  id_2,
    output wire  id_3,
    input  tri0  id_4,
    output tri1  id_5,
    input  uwire id_6
);
  assign id_5 = id_6;
  module_0(
      id_4, id_2, id_5, id_2
  );
endmodule
