<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Inc/stm32l4xx_hal_nand.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32l4xx__hal__nand_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32l4xx_hal_nand.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l4xx__hal__nand_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef __STM32L4xx_HAL_NAND_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define __STM32L4xx_HAL_NAND_H</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#if defined(FMC_BANK3)</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32l4xx__ll__fmc_8h.html">stm32l4xx_ll_fmc.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Exported typedef ----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  HAL_NAND_STATE_RESET     = 0x00U,  </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  HAL_NAND_STATE_READY     = 0x01U,  </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  HAL_NAND_STATE_BUSY      = 0x02U,  </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  HAL_NAND_STATE_ERROR     = 0x03U   </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;}HAL_NAND_StateTypeDef;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html">   61</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="comment">/*&lt;! NAND memory electronic signature maker and device IDs */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#a9a1270cc7f7e022d33b1939cb8be2c02">   64</a></span>&#160;  uint8_t <a class="code" href="stm32l4xx__hal__nand_8h.html#a9a1270cc7f7e022d33b1939cb8be2c02">Maker_Id</a>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#ac88e9bd63c93e0302ec29ea907cf170b">   66</a></span>&#160;  uint8_t <a class="code" href="stm32l4xx__hal__nand_8h.html#ac88e9bd63c93e0302ec29ea907cf170b">Device_Id</a>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#af7f3d4bcf95c4f768348a7c791f853a2">   68</a></span>&#160;  uint8_t <a class="code" href="stm32l4xx__hal__nand_8h.html#af7f3d4bcf95c4f768348a7c791f853a2">Third_Id</a>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#a80e1ade2cdd2a26829f4d147145d35de">   70</a></span>&#160;  uint8_t <a class="code" href="stm32l4xx__hal__nand_8h.html#a80e1ade2cdd2a26829f4d147145d35de">Fourth_Id</a>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;}<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__IDTypeDef">NAND_IDTypeDef</a>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;{</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#a76bd3814966f573a4eb35111b61c80fa">   78</a></span>&#160;  uint16_t <a class="code" href="stm32l4xx__hal__nand_8h.html#a76bd3814966f573a4eb35111b61c80fa">Page</a>;   </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#a6bb11309d59c3fbe976cd35d3bf5e0e8">   80</a></span>&#160;  uint16_t <a class="code" href="stm32l4xx__hal__nand_8h.html#a6bb11309d59c3fbe976cd35d3bf5e0e8">Plane</a>;  </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#ace8d69c1a2ebda7f8ab981b1eb9a1186">   82</a></span>&#160;  uint16_t <a class="code" href="stm32l4xx__hal__nand_8h.html#ace8d69c1a2ebda7f8ab981b1eb9a1186">Block</a>;  </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#a962ae46e153f8864627565455922794d">   90</a></span>&#160;  uint32_t        <a class="code" href="stm32l4xx__hal__nand_8h.html#a962ae46e153f8864627565455922794d">PageSize</a>;              </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#a6cbe5de301ff40bec088857c7d3b11e7">   93</a></span>&#160;  uint32_t        <a class="code" href="stm32l4xx__hal__nand_8h.html#a6cbe5de301ff40bec088857c7d3b11e7">SpareAreaSize</a>;         </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#a6bad4ac2ae7b06264a6214d97fa37334">   96</a></span>&#160;  uint32_t        <a class="code" href="stm32l4xx__hal__nand_8h.html#a6bad4ac2ae7b06264a6214d97fa37334">BlockSize</a>;             </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#a1bbe031ea60b814a4e9ca422380f8266">   98</a></span>&#160;  uint32_t        <a class="code" href="stm32l4xx__hal__nand_8h.html#a1bbe031ea60b814a4e9ca422380f8266">BlockNbr</a>;              </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#aa7df5ba30ec67be1c9ad8570c8e7e9a8">  100</a></span>&#160;  uint32_t        <a class="code" href="stm32l4xx__hal__nand_8h.html#aa7df5ba30ec67be1c9ad8570c8e7e9a8">PlaneNbr</a>;              </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#ac27339383e247c07902b19205faa4eb1">  102</a></span>&#160;  uint32_t        <a class="code" href="stm32l4xx__hal__nand_8h.html#ac27339383e247c07902b19205faa4eb1">PlaneSize</a>;             </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#a4cbde56fea4668b64488a327b83d4e83">  104</a></span>&#160;  FunctionalState <a class="code" href="stm32l4xx__hal__nand_8h.html#a4cbde56fea4668b64488a327b83d4e83">ExtraCommandEnable</a>;    </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;} <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__DeviceConfigTypeDef">NAND_DeviceConfigTypeDef</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html">  115</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;{</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#a34f9fc5fe7833f85c8c3b1ddb5082cfd">  117</a></span>&#160;  FMC_NAND_TypeDef             *<a class="code" href="stm32l4xx__hal__nand_8h.html#a34f9fc5fe7833f85c8c3b1ddb5082cfd">Instance</a>;  </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#a02c45ccf809efb0a2259705f8d03606a">  119</a></span>&#160;  <a class="code" href="group__FMC__LL__Exported__typedef.html#structFMC__NAND__InitTypeDef">FMC_NAND_InitTypeDef</a>         <a class="code" href="stm32l4xx__hal__nand_8h.html#a02c45ccf809efb0a2259705f8d03606a">Init</a>;       </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#a5713caecf00ecc61599747399590282c">  121</a></span>&#160;  <a class="code" href="stm32l4xx__hal__def_8h.html#ab367482e943333a1299294eadaad284b">HAL_LockTypeDef</a>              <a class="code" href="stm32l4xx__hal__nand_8h.html#a5713caecf00ecc61599747399590282c">Lock</a>;       </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#abb48919ca9a9d368fd8c5d5a15823ce5">  123</a></span>&#160;  __IO HAL_NAND_StateTypeDef   <a class="code" href="stm32l4xx__hal__nand_8h.html#abb48919ca9a9d368fd8c5d5a15823ce5">State</a>;      </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="stm32l4xx__hal__nand_8h.html#aa1acc3126daec8a360e2fa6f580e3561">  125</a></span>&#160;  <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__DeviceConfigTypeDef">NAND_DeviceConfigTypeDef</a>     <a class="code" href="stm32l4xx__hal__nand_8h.html#aa1acc3126daec8a360e2fa6f580e3561">Config</a>;     </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;} <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define __HAL_NAND_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)-&gt;State = HAL_NAND_STATE_RESET)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* Initialization/de-initialization functions  ********************************/</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group1.html#ga0df41a0a8daae436832cd465b7b422b3">HAL_NAND_Init</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="group__FMC__LL__Exported__typedef.html#structFMC__NAND__PCC__TimingTypeDef">FMC_NAND_PCC_TimingTypeDef</a> *ComSpace_Timing, <a class="code" href="group__FMC__LL__Exported__typedef.html#structFMC__NAND__PCC__TimingTypeDef">FMC_NAND_PCC_TimingTypeDef</a> *AttSpace_Timing);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group1.html#gaa112425b9194b40f519e9fb6118c70fa">HAL_NAND_DeInit</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group1.html#ga6bd8a6bb2d4cd752611d4fbcdceb1aa4">HAL_NAND_ConfigDevice</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__DeviceConfigTypeDef">NAND_DeviceConfigTypeDef</a> *pDeviceConfig);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group1.html#ga9899354ee96eac1da4197075f6c2f774">HAL_NAND_Read_ID</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__IDTypeDef">NAND_IDTypeDef</a> *pNAND_ID);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keywordtype">void</span>               <a class="code" href="group__NAND__Exported__Functions__Group1.html#ga57ef3814180cf717dabf240a2b396404">HAL_NAND_MspInit</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="keywordtype">void</span>               <a class="code" href="group__NAND__Exported__Functions__Group1.html#ga182939bc00bdda782830b706f5a7c763">HAL_NAND_MspDeInit</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keywordtype">void</span>               <a class="code" href="group__NAND__Exported__Functions__Group1.html#ga93151bf1a6e4f193327afb2881a4efdd">HAL_NAND_IRQHandler</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keywordtype">void</span>               <a class="code" href="group__NAND__Exported__Functions__Group1.html#ga376a6982016a02dea68e76e2a2fb8cc4">HAL_NAND_ITCallback</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* IO operation functions  ****************************************************/</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group2.html#gab137d707e4b3ee23d32cc49fbe45ed5b">HAL_NAND_Reset</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand);</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group2.html#ga88f64880b8435ffde88f8e43e9b6eb43">HAL_NAND_Read_Page_8b</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint8_t *pBuffer, uint32_t NumPageToRead);</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group2.html#gaba01cc60ac7b85e5dcd64dc74bf5115e">HAL_NAND_Write_Page_8b</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint8_t *pBuffer, uint32_t NumPageToWrite);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group2.html#ga7ccdb17336cafb6188a33a9ab1b03719">HAL_NAND_Read_SpareArea_8b</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint8_t *pBuffer, uint32_t NumSpareAreaToRead);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group2.html#gafa3b1c56821926e5ec0f6cbf703eb07d">HAL_NAND_Write_SpareArea_8b</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint8_t *pBuffer, uint32_t NumSpareAreaTowrite);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group2.html#ga12fd96e1602e7ec56237d90f5bd16c84">HAL_NAND_Read_Page_16b</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint16_t *pBuffer, uint32_t NumPageToRead);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group2.html#ga39a997ea7f5390d992ac6b2621afc32d">HAL_NAND_Write_Page_16b</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint16_t *pBuffer, uint32_t NumPageToWrite);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group2.html#ga270713c9a3630fb532981ef1014fa392">HAL_NAND_Read_SpareArea_16b</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint16_t *pBuffer, uint32_t NumSpareAreaToRead);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group2.html#gad8542d4140f3ac2e6f30f31261844746">HAL_NAND_Write_SpareArea_16b</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint16_t *pBuffer, uint32_t NumSpareAreaTowrite);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group2.html#gab59a9ca3f34e9154b67595db1471b33c">HAL_NAND_Erase_Block</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;uint32_t           <a class="code" href="group__NAND__Exported__Functions__Group2.html#gae2a8dd61d92a8f108e9708f39e3e1aac">HAL_NAND_Address_Inc</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* NAND Control functions  ****************************************************/</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group3.html#ga91316bfd4f3ad4770bbb06e02071ce35">HAL_NAND_ECC_Enable</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group3.html#ga29344a7cb80d2713e5f0d0738abcff51">HAL_NAND_ECC_Disable</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;HAL_StatusTypeDef  <a class="code" href="group__NAND__Exported__Functions__Group3.html#gaa7a44e9d310ac35802936c8427055daf">HAL_NAND_GetECC</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, uint32_t *ECCval, uint32_t Timeout);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/* NAND State functions *******************************************************/</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;HAL_NAND_StateTypeDef <a class="code" href="group__NAND__Exported__Functions__Group4.html#ga49a9b2dd282dcdf6e0670952e1bf57af">HAL_NAND_GetState</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand);</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;uint32_t              <a class="code" href="group__NAND__Exported__Functions__Group4.html#gabf19dc1c0c665d8ba9589dbf5e751cd9">HAL_NAND_Read_Status</a>(<a class="code" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define NAND_DEVICE                FMC_BANK3</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define NAND_WRITE_TIMEOUT         ((uint32_t)0x01000000U)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define CMD_AREA                   ((uint32_t)(1&lt;&lt;16))  </span><span class="comment">/* A16 = CLE high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define ADDR_AREA                  ((uint32_t)(1&lt;&lt;17))  </span><span class="comment">/* A17 = ALE high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define NAND_CMD_AREA_A            ((uint8_t)0x00U)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define NAND_CMD_AREA_B            ((uint8_t)0x01U)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define NAND_CMD_AREA_C            ((uint8_t)0x50U)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define NAND_CMD_AREA_TRUE1        ((uint8_t)0x30U)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define NAND_CMD_WRITE0            ((uint8_t)0x80U)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define NAND_CMD_WRITE_TRUE1       ((uint8_t)0x10U)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define NAND_CMD_ERASE0            ((uint8_t)0x60U)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define NAND_CMD_ERASE1            ((uint8_t)0xD0U)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define NAND_CMD_READID            ((uint8_t)0x90U)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define NAND_CMD_STATUS            ((uint8_t)0x70U)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define NAND_CMD_LOCK_STATUS       ((uint8_t)0x7AU)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define NAND_CMD_RESET             ((uint8_t)0xFFU)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* NAND memory status */</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define NAND_VALID_ADDRESS         ((uint32_t)0x00000100U)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define NAND_INVALID_ADDRESS       ((uint32_t)0x00000200U)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define NAND_TIMEOUT_ERROR         ((uint32_t)0x00000400U)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define NAND_BUSY                  ((uint32_t)0x00000000U)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define NAND_ERROR                 ((uint32_t)0x00000001U)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define NAND_READY                 ((uint32_t)0x00000040U)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define ARRAY_ADDRESS(__ADDRESS__ , __HANDLE__) (((__ADDRESS__)-&gt;Page) + \</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">                         (((__ADDRESS__)-&gt;Block + (((__ADDRESS__)-&gt;Plane) * ((__HANDLE__)-&gt;Config.PlaneSize)))* ((__HANDLE__)-&gt;Config.BlockSize)))</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define COLUMN_ADDRESS( __HANDLE__) ((__HANDLE__)-&gt;Config.PageSize)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define ADDR_1ST_CYCLE(__ADDRESS__)       (uint8_t)(__ADDRESS__)              </span><span class="comment">/* 1st addressing cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define ADDR_2ND_CYCLE(__ADDRESS__)       (uint8_t)((__ADDRESS__) &gt;&gt; 8)       </span><span class="comment">/* 2nd addressing cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define ADDR_3RD_CYCLE(__ADDRESS__)       (uint8_t)((__ADDRESS__) &gt;&gt; 16)      </span><span class="comment">/* 3rd addressing cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define ADDR_4TH_CYCLE(__ADDRESS__)       (uint8_t)((__ADDRESS__) &gt;&gt; 24)      </span><span class="comment">/* 4th addressing cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define COLUMN_1ST_CYCLE(__ADDRESS__)     (uint8_t)(__ADDRESS__)              </span><span class="comment">/* 1st Column addressing cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define COLUMN_2ND_CYCLE(__ADDRESS__)     (uint8_t)((__ADDRESS__) &gt;&gt; 8)       </span><span class="comment">/* 2nd Column addressing cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FMC_BANK3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32L4xx_HAL_NAND_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__NAND__Exported__Functions__Group3_html_ga29344a7cb80d2713e5f0d0738abcff51"><div class="ttname"><a href="group__NAND__Exported__Functions__Group3.html#ga29344a7cb80d2713e5f0d0738abcff51">HAL_NAND_ECC_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_ECC_Disable(NAND_HandleTypeDef *hnand)</div><div class="ttdoc">Disable dynamically NAND ECC feature.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l01709">stm32l4xx_hal_nand.c:1709</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_a9a1270cc7f7e022d33b1939cb8be2c02"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#a9a1270cc7f7e022d33b1939cb8be2c02">NAND_IDTypeDef::Maker_Id</a></div><div class="ttdeci">uint8_t Maker_Id</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00064">stm32l4xx_hal_nand.h:64</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group2_html_ga12fd96e1602e7ec56237d90f5bd16c84"><div class="ttname"><a href="group__NAND__Exported__Functions__Group2.html#ga12fd96e1602e7ec56237d90f5bd16c84">HAL_NAND_Read_Page_16b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_Read_Page_16b(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint16_t *pBuffer, uint32_t NumPageToRead)</div><div class="ttdoc">Read Page(s) from NAND memory block (16-bits addressing)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00572">stm32l4xx_hal_nand.c:572</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group2_html_gab137d707e4b3ee23d32cc49fbe45ed5b"><div class="ttname"><a href="group__NAND__Exported__Functions__Group2.html#gab137d707e4b3ee23d32cc49fbe45ed5b">HAL_NAND_Reset</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_Reset(NAND_HandleTypeDef *hnand)</div><div class="ttdoc">NAND memory reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00367">stm32l4xx_hal_nand.c:367</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group1_html_ga182939bc00bdda782830b706f5a7c763"><div class="ttname"><a href="group__NAND__Exported__Functions__Group1.html#ga182939bc00bdda782830b706f5a7c763">HAL_NAND_MspDeInit</a></div><div class="ttdeci">void HAL_NAND_MspDeInit(NAND_HandleTypeDef *hnand)</div><div class="ttdoc">DeInitialize the NAND MSP.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00199">stm32l4xx_hal_nand.c:199</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_ac88e9bd63c93e0302ec29ea907cf170b"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#ac88e9bd63c93e0302ec29ea907cf170b">NAND_IDTypeDef::Device_Id</a></div><div class="ttdeci">uint8_t Device_Id</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00066">stm32l4xx_hal_nand.h:66</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_a6bad4ac2ae7b06264a6214d97fa37334"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#a6bad4ac2ae7b06264a6214d97fa37334">NAND_DeviceConfigTypeDef::BlockSize</a></div><div class="ttdeci">uint32_t BlockSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00096">stm32l4xx_hal_nand.h:96</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_a962ae46e153f8864627565455922794d"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#a962ae46e153f8864627565455922794d">NAND_DeviceConfigTypeDef::PageSize</a></div><div class="ttdeci">uint32_t PageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00090">stm32l4xx_hal_nand.h:90</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_a76bd3814966f573a4eb35111b61c80fa"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#a76bd3814966f573a4eb35111b61c80fa">NAND_AddressTypeDef::Page</a></div><div class="ttdeci">uint16_t Page</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00078">stm32l4xx_hal_nand.h:78</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Exported__typedef_html_structFMC__NAND__InitTypeDef"><div class="ttname"><a href="group__FMC__LL__Exported__typedef.html#structFMC__NAND__InitTypeDef">FMC_NAND_InitTypeDef</a></div><div class="ttdoc">FMC NAND Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__fmc_8h_source.html#l00283">stm32l4xx_ll_fmc.h:283</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_a6bb11309d59c3fbe976cd35d3bf5e0e8"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#a6bb11309d59c3fbe976cd35d3bf5e0e8">NAND_AddressTypeDef::Plane</a></div><div class="ttdeci">uint16_t Plane</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00080">stm32l4xx_hal_nand.h:80</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_ac27339383e247c07902b19205faa4eb1"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#ac27339383e247c07902b19205faa4eb1">NAND_DeviceConfigTypeDef::PlaneSize</a></div><div class="ttdeci">uint32_t PlaneSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00102">stm32l4xx_hal_nand.h:102</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group2_html_gaba01cc60ac7b85e5dcd64dc74bf5115e"><div class="ttname"><a href="group__NAND__Exported__Functions__Group2.html#gaba01cc60ac7b85e5dcd64dc74bf5115e">HAL_NAND_Write_Page_8b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_Write_Page_8b(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumPageToWrite)</div><div class="ttdoc">Write Page(s) to NAND memory block (8-bits addressing)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00714">stm32l4xx_hal_nand.c:714</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_aa7df5ba30ec67be1c9ad8570c8e7e9a8"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#aa7df5ba30ec67be1c9ad8570c8e7e9a8">NAND_DeviceConfigTypeDef::PlaneNbr</a></div><div class="ttdeci">uint32_t PlaneNbr</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00100">stm32l4xx_hal_nand.h:100</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group2_html_gae2a8dd61d92a8f108e9708f39e3e1aac"><div class="ttname"><a href="group__NAND__Exported__Functions__Group2.html#gae2a8dd61d92a8f108e9708f39e3e1aac">HAL_NAND_Address_Inc</a></div><div class="ttdeci">uint32_t HAL_NAND_Address_Inc(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress)</div><div class="ttdoc">Increment the NAND memory address.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l01630">stm32l4xx_hal_nand.c:1630</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_structNAND__HandleTypeDef"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a></div><div class="ttdoc">NAND handle Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00115">stm32l4xx_hal_nand.h:115</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group1_html_gaa112425b9194b40f519e9fb6118c70fa"><div class="ttname"><a href="group__NAND__Exported__Functions__Group1.html#gaa112425b9194b40f519e9fb6118c70fa">HAL_NAND_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_DeInit(NAND_HandleTypeDef *hnand)</div><div class="ttdoc">Perform NAND memory De-Initialization sequence.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00160">stm32l4xx_hal_nand.c:160</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_a80e1ade2cdd2a26829f4d147145d35de"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#a80e1ade2cdd2a26829f4d147145d35de">NAND_IDTypeDef::Fourth_Id</a></div><div class="ttdeci">uint8_t Fourth_Id</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00070">stm32l4xx_hal_nand.h:70</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group2_html_ga88f64880b8435ffde88f8e43e9b6eb43"><div class="ttname"><a href="group__NAND__Exported__Functions__Group2.html#ga88f64880b8435ffde88f8e43e9b6eb43">HAL_NAND_Read_Page_8b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_Read_Page_8b(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumPageToRead)</div><div class="ttdoc">Read Page(s) from NAND memory block (8-bits addressing)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00429">stm32l4xx_hal_nand.c:429</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_a34f9fc5fe7833f85c8c3b1ddb5082cfd"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#a34f9fc5fe7833f85c8c3b1ddb5082cfd">NAND_HandleTypeDef::Instance</a></div><div class="ttdeci">FMC_NAND_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00117">stm32l4xx_hal_nand.h:117</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group4_html_ga49a9b2dd282dcdf6e0670952e1bf57af"><div class="ttname"><a href="group__NAND__Exported__Functions__Group4.html#ga49a9b2dd282dcdf6e0670952e1bf57af">HAL_NAND_GetState</a></div><div class="ttdeci">HAL_NAND_StateTypeDef HAL_NAND_GetState(NAND_HandleTypeDef *hnand)</div><div class="ttdoc">Return the NAND state.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l01785">stm32l4xx_hal_nand.c:1785</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_a5713caecf00ecc61599747399590282c"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#a5713caecf00ecc61599747399590282c">NAND_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00121">stm32l4xx_hal_nand.h:121</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group2_html_gafa3b1c56821926e5ec0f6cbf703eb07d"><div class="ttname"><a href="group__NAND__Exported__Functions__Group2.html#gafa3b1c56821926e5ec0f6cbf703eb07d">HAL_NAND_Write_SpareArea_8b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_Write_SpareArea_8b(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumSpareAreaTowrite)</div><div class="ttdoc">Write Spare area(s) to NAND memory (8-bits addressing)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l01288">stm32l4xx_hal_nand.c:1288</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_a1bbe031ea60b814a4e9ca422380f8266"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#a1bbe031ea60b814a4e9ca422380f8266">NAND_DeviceConfigTypeDef::BlockNbr</a></div><div class="ttdeci">uint32_t BlockNbr</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00098">stm32l4xx_hal_nand.h:98</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_af7f3d4bcf95c4f768348a7c791f853a2"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#af7f3d4bcf95c4f768348a7c791f853a2">NAND_IDTypeDef::Third_Id</a></div><div class="ttdeci">uint8_t Third_Id</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00068">stm32l4xx_hal_nand.h:68</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group1_html_ga0df41a0a8daae436832cd465b7b422b3"><div class="ttname"><a href="group__NAND__Exported__Functions__Group1.html#ga0df41a0a8daae436832cd465b7b422b3">HAL_NAND_Init</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_Init(NAND_HandleTypeDef *hnand, FMC_NAND_PCC_TimingTypeDef *ComSpace_Timing, FMC_NAND_PCC_TimingTypeDef *AttSpace_Timing)</div><div class="ttdoc">Perform NAND memory Initialization sequence.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00120">stm32l4xx_hal_nand.c:120</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group3_html_ga91316bfd4f3ad4770bbb06e02071ce35"><div class="ttname"><a href="group__NAND__Exported__Functions__Group3.html#ga91316bfd4f3ad4770bbb06e02071ce35">HAL_NAND_ECC_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_ECC_Enable(NAND_HandleTypeDef *hnand)</div><div class="ttdoc">Enable dynamically NAND ECC feature.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l01683">stm32l4xx_hal_nand.c:1683</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group2_html_ga7ccdb17336cafb6188a33a9ab1b03719"><div class="ttname"><a href="group__NAND__Exported__Functions__Group2.html#ga7ccdb17336cafb6188a33a9ab1b03719">HAL_NAND_Read_SpareArea_8b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_Read_SpareArea_8b(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer, uint32_t NumSpareAreaToRead)</div><div class="ttdoc">Read Spare area(s) from NAND memory (8-bits addressing)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00990">stm32l4xx_hal_nand.c:990</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group3_html_gaa7a44e9d310ac35802936c8427055daf"><div class="ttname"><a href="group__NAND__Exported__Functions__Group3.html#gaa7a44e9d310ac35802936c8427055daf">HAL_NAND_GetECC</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_GetECC(NAND_HandleTypeDef *hnand, uint32_t *ECCval, uint32_t Timeout)</div><div class="ttdoc">Get NAND ECC value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l01737">stm32l4xx_hal_nand.c:1737</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group2_html_ga270713c9a3630fb532981ef1014fa392"><div class="ttname"><a href="group__NAND__Exported__Functions__Group2.html#ga270713c9a3630fb532981ef1014fa392">HAL_NAND_Read_SpareArea_16b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_Read_SpareArea_16b(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint16_t *pBuffer, uint32_t NumSpareAreaToRead)</div><div class="ttdoc">Read Spare area(s) from NAND memory (16-bits addressing)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l01139">stm32l4xx_hal_nand.c:1139</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group1_html_ga9899354ee96eac1da4197075f6c2f774"><div class="ttname"><a href="group__NAND__Exported__Functions__Group1.html#ga9899354ee96eac1da4197075f6c2f774">HAL_NAND_Read_ID</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_Read_ID(NAND_HandleTypeDef *hnand, NAND_IDTypeDef *pNAND_ID)</div><div class="ttdoc">Read the NAND memory electronic signature.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00302">stm32l4xx_hal_nand.c:302</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_a6cbe5de301ff40bec088857c7d3b11e7"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#a6cbe5de301ff40bec088857c7d3b11e7">NAND_DeviceConfigTypeDef::SpareAreaSize</a></div><div class="ttdeci">uint32_t SpareAreaSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00093">stm32l4xx_hal_nand.h:93</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group2_html_gad8542d4140f3ac2e6f30f31261844746"><div class="ttname"><a href="group__NAND__Exported__Functions__Group2.html#gad8542d4140f3ac2e6f30f31261844746">HAL_NAND_Write_SpareArea_16b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_Write_SpareArea_16b(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint16_t *pBuffer, uint32_t NumSpareAreaTowrite)</div><div class="ttdoc">Write Spare area(s) to NAND memory (16-bits addressing)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l01435">stm32l4xx_hal_nand.c:1435</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_ace8d69c1a2ebda7f8ab981b1eb9a1186"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#ace8d69c1a2ebda7f8ab981b1eb9a1186">NAND_AddressTypeDef::Block</a></div><div class="ttdeci">uint16_t Block</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00082">stm32l4xx_hal_nand.h:82</a></div></div>
<div class="ttc" id="astm32l4xx__ll__fmc_8h_html"><div class="ttname"><a href="stm32l4xx__ll__fmc_8h.html">stm32l4xx_ll_fmc.h</a></div><div class="ttdoc">Header file of FMC HAL module.</div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group1_html_ga93151bf1a6e4f193327afb2881a4efdd"><div class="ttname"><a href="group__NAND__Exported__Functions__Group1.html#ga93151bf1a6e4f193327afb2881a4efdd">HAL_NAND_IRQHandler</a></div><div class="ttdeci">void HAL_NAND_IRQHandler(NAND_HandleTypeDef *hnand)</div><div class="ttdoc">This function handles NAND device interrupt request.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00216">stm32l4xx_hal_nand.c:216</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_a4cbde56fea4668b64488a327b83d4e83"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#a4cbde56fea4668b64488a327b83d4e83">NAND_DeviceConfigTypeDef::ExtraCommandEnable</a></div><div class="ttdeci">FunctionalState ExtraCommandEnable</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00104">stm32l4xx_hal_nand.h:104</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_structNAND__DeviceConfigTypeDef"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#structNAND__DeviceConfigTypeDef">NAND_DeviceConfigTypeDef</a></div><div class="ttdoc">NAND Memory info Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00088">stm32l4xx_hal_nand.h:88</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group2_html_ga39a997ea7f5390d992ac6b2621afc32d"><div class="ttname"><a href="group__NAND__Exported__Functions__Group2.html#ga39a997ea7f5390d992ac6b2621afc32d">HAL_NAND_Write_Page_16b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_Write_Page_16b(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint16_t *pBuffer, uint32_t NumPageToWrite)</div><div class="ttdoc">Write Page(s) to NAND memory block (16-bits addressing)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00852">stm32l4xx_hal_nand.c:852</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group1_html_ga376a6982016a02dea68e76e2a2fb8cc4"><div class="ttname"><a href="group__NAND__Exported__Functions__Group1.html#ga376a6982016a02dea68e76e2a2fb8cc4">HAL_NAND_ITCallback</a></div><div class="ttdeci">void HAL_NAND_ITCallback(NAND_HandleTypeDef *hnand)</div><div class="ttdoc">NAND interrupt feature callback.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00266">stm32l4xx_hal_nand.c:266</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group4_html_gabf19dc1c0c665d8ba9589dbf5e751cd9"><div class="ttname"><a href="group__NAND__Exported__Functions__Group4.html#gabf19dc1c0c665d8ba9589dbf5e751cd9">HAL_NAND_Read_Status</a></div><div class="ttdeci">uint32_t HAL_NAND_Read_Status(NAND_HandleTypeDef *hnand)</div><div class="ttdoc">NAND memory read status.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l01797">stm32l4xx_hal_nand.c:1797</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group2_html_gab59a9ca3f34e9154b67595db1471b33c"><div class="ttname"><a href="group__NAND__Exported__Functions__Group2.html#gab59a9ca3f34e9154b67595db1471b33c">HAL_NAND_Erase_Block</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_Erase_Block(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress)</div><div class="ttdoc">NAND memory Block erase.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l01580">stm32l4xx_hal_nand.c:1580</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Exported__typedef_html_structFMC__NAND__PCC__TimingTypeDef"><div class="ttname"><a href="group__FMC__LL__Exported__typedef.html#structFMC__NAND__PCC__TimingTypeDef">FMC_NAND_PCC_TimingTypeDef</a></div><div class="ttdoc">FMC NAND Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__ll__fmc_8h_source.html#l00312">stm32l4xx_ll_fmc.h:312</a></div></div>
<div class="ttc" id="astm32l4xx__hal__def_8h_html_ab367482e943333a1299294eadaad284b"><div class="ttname"><a href="stm32l4xx__hal__def_8h.html#ab367482e943333a1299294eadaad284b">HAL_LockTypeDef</a></div><div class="ttdeci">HAL_LockTypeDef</div><div class="ttdoc">HAL Lock structures definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__def_8h_source.html#l00050">stm32l4xx_hal_def.h:50</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group1_html_ga57ef3814180cf717dabf240a2b396404"><div class="ttname"><a href="group__NAND__Exported__Functions__Group1.html#ga57ef3814180cf717dabf240a2b396404">HAL_NAND_MspInit</a></div><div class="ttdeci">void HAL_NAND_MspInit(NAND_HandleTypeDef *hnand)</div><div class="ttdoc">Initialize the NAND MSP.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00183">stm32l4xx_hal_nand.c:183</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_structNAND__AddressTypeDef"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a></div><div class="ttdoc">NAND Memory address Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00076">stm32l4xx_hal_nand.h:76</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_abb48919ca9a9d368fd8c5d5a15823ce5"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#abb48919ca9a9d368fd8c5d5a15823ce5">NAND_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_NAND_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00123">stm32l4xx_hal_nand.h:123</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_structNAND__IDTypeDef"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#structNAND__IDTypeDef">NAND_IDTypeDef</a></div><div class="ttdoc">NAND Memory electronic signature Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00061">stm32l4xx_hal_nand.h:61</a></div></div>
<div class="ttc" id="agroup__NAND__Exported__Functions__Group1_html_ga6bd8a6bb2d4cd752611d4fbcdceb1aa4"><div class="ttname"><a href="group__NAND__Exported__Functions__Group1.html#ga6bd8a6bb2d4cd752611d4fbcdceb1aa4">HAL_NAND_ConfigDevice</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_NAND_ConfigDevice(NAND_HandleTypeDef *hnand, NAND_DeviceConfigTypeDef *pDeviceConfig)</div><div class="ttdoc">Configure the device: Enter the physical parameters of the device.</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8c_source.html#l00406">stm32l4xx_hal_nand.c:406</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_a02c45ccf809efb0a2259705f8d03606a"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#a02c45ccf809efb0a2259705f8d03606a">NAND_HandleTypeDef::Init</a></div><div class="ttdeci">FMC_NAND_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00119">stm32l4xx_hal_nand.h:119</a></div></div>
<div class="ttc" id="astm32l4xx__hal__nand_8h_html_aa1acc3126daec8a360e2fa6f580e3561"><div class="ttname"><a href="stm32l4xx__hal__nand_8h.html#aa1acc3126daec8a360e2fa6f580e3561">NAND_HandleTypeDef::Config</a></div><div class="ttdeci">NAND_DeviceConfigTypeDef Config</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx__hal__nand_8h_source.html#l00125">stm32l4xx_hal_nand.h:125</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l4xx__hal__nand_8h.html">stm32l4xx_hal_nand.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
