<annotationInfo>
<item  id="7" filename="/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h" linenumber="301" name="p_Result_s" contextFuncName="setSch" moduleName="dummy_proc_fe" rtlName="config_data_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="12" filename="fft/solution1/fft_top.cpp" linenumber="12" name="icmp_ln12" contextFuncName="dummy_proc_fe" moduleName="dummy_proc_fe" rtlName="icmp_ln12_fu_135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="14" filename="fft/solution1/fft_top.cpp" linenumber="12" name="i" contextFuncName="dummy_proc_fe" moduleName="dummy_proc_fe" rtlName="i_fu_141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="8" filename="fft/solution1/fft_top.cpp" linenumber="24" name="icmp_ln24" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="icmp_ln24_fu_152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="10" filename="fft/solution1/fft_top.cpp" linenumber="24" name="i" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="i_fu_158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="16" filename="fft/solution1/fft_top.cpp" linenumber="26" name="tmp_V_6" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_V_6_fu_164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="17" filename="fft/solution1/fft_top.cpp" linenumber="26" name="icmp_ln935" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="icmp_ln935_fu_168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="18" filename="fft/solution1/fft_top.cpp" linenumber="26" name="p_Result_12" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="p_Result_12_reg_794" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="19" filename="fft/solution1/fft_top.cpp" linenumber="26" name="tmp_V" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_V_fu_182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="20" filename="fft/solution1/fft_top.cpp" linenumber="26" name="tmp_V_7" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_V_7_fu_188_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="21" filename="fft/solution1/fft_top.cpp" linenumber="26" name="p_Result_s" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="p_Result_s_fu_196_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="22" filename="fft/solution1/fft_top.cpp" linenumber="26" name="p_Result_13" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="p_Result_13_fu_254_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="23" filename="fft/solution1/fft_top.cpp" linenumber="26" name="l" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="l_fu_261_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="24" filename="fft/solution1/fft_top.cpp" linenumber="26" name="sub_ln944" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="sub_ln944_fu_269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="25" filename="fft/solution1/fft_top.cpp" linenumber="26" name="trunc_ln944" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="trunc_ln944_fu_275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="26" filename="fft/solution1/fft_top.cpp" linenumber="26" name="lsb_index" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="lsb_index_fu_279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="27" filename="fft/solution1/fft_top.cpp" linenumber="26" name="tmp_6" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_6_reg_852" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="28" filename="fft/solution1/fft_top.cpp" linenumber="26" name="icmp_ln947" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="icmp_ln947_fu_364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="29" filename="fft/solution1/fft_top.cpp" linenumber="26" name="trunc_ln947" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="trunc_ln947_fu_295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="30" filename="fft/solution1/fft_top.cpp" linenumber="26" name="sub_ln947" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="sub_ln947_fu_299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="31" filename="fft/solution1/fft_top.cpp" linenumber="26" name="zext_ln947" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="zext_ln947_fu_369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="32" filename="fft/solution1/fft_top.cpp" linenumber="26" name="lshr_ln947" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="lshr_ln947_fu_372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="33" filename="fft/solution1/fft_top.cpp" linenumber="26" name="p_Result_3" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="p_Result_3_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="34" filename="fft/solution1/fft_top.cpp" linenumber="26" name="icmp_ln947_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="icmp_ln947_1_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="35" filename="fft/solution1/fft_top.cpp" linenumber="26" name="a" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="a_fu_389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="36" filename="fft/solution1/fft_top.cpp" linenumber="26" name="tmp_8" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_8_fu_395_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="37" filename="fft/solution1/fft_top.cpp" linenumber="26" name="xor_ln949" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="xor_ln949_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="38" filename="fft/solution1/fft_top.cpp" linenumber="26" name="add_ln949" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="add_ln949_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="39" filename="fft/solution1/fft_top.cpp" linenumber="26" name="p_Result_4" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="p_Result_4_fu_413_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="40" filename="fft/solution1/fft_top.cpp" linenumber="26" name="and_ln949" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="and_ln949_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="41" filename="fft/solution1/fft_top.cpp" linenumber="26" name="or_ln949_2" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="or_ln949_2_fu_426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="42" filename="fft/solution1/fft_top.cpp" linenumber="26" name="or_ln" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="or_ln_fu_432_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="43" filename="fft/solution1/fft_top.cpp" linenumber="26" name="m" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="m_fu_440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="44" filename="fft/solution1/fft_top.cpp" linenumber="26" name="zext_ln957_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="zext_ln957_1_fu_443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="45" filename="fft/solution1/fft_top.cpp" linenumber="26" name="icmp_ln958" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="icmp_ln958_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="46" filename="fft/solution1/fft_top.cpp" linenumber="26" name="add_ln958" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="add_ln958_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="47" filename="fft/solution1/fft_top.cpp" linenumber="26" name="lshr_ln958" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="lshr_ln958_fu_456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="48" filename="fft/solution1/fft_top.cpp" linenumber="26" name="zext_ln958" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="zext_ln958_fu_462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="49" filename="fft/solution1/fft_top.cpp" linenumber="26" name="sub_ln958" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="sub_ln958_fu_466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="50" filename="fft/solution1/fft_top.cpp" linenumber="26" name="zext_ln958_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="zext_ln958_1_fu_471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="51" filename="fft/solution1/fft_top.cpp" linenumber="26" name="shl_ln958" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="shl_ln958_fu_475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="52" filename="fft/solution1/fft_top.cpp" linenumber="26" name="m_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="m_1_fu_481_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="53" filename="fft/solution1/fft_top.cpp" linenumber="26" name="zext_ln961" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="zext_ln961_fu_489_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="54" filename="fft/solution1/fft_top.cpp" linenumber="26" name="m_2" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="m_2_fu_493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="55" filename="fft/solution1/fft_top.cpp" linenumber="26" name="m_s" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="m_s_reg_899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="56" filename="fft/solution1/fft_top.cpp" linenumber="26" name="m_15" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="m_15_fu_670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="57" filename="fft/solution1/fft_top.cpp" linenumber="26" name="tmp_9" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_9_reg_904" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="58" filename="fft/solution1/fft_top.cpp" linenumber="26" name="select_ln964" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="select_ln964_fu_673_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="59" filename="fft/solution1/fft_top.cpp" linenumber="26" name="trunc_ln943" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="trunc_ln943_fu_305_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="60" filename="fft/solution1/fft_top.cpp" linenumber="26" name="sub_ln964" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="sub_ln964_fu_680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="61" filename="fft/solution1/fft_top.cpp" linenumber="26" name="add_ln964" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="add_ln964_fu_685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="62" filename="fft/solution1/fft_top.cpp" linenumber="26" name="tmp_5" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_5_fu_691_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="63" filename="fft/solution1/fft_top.cpp" linenumber="26" name="p_Result_14" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="p_Result_14_fu_698_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="64" filename="fft/solution1/fft_top.cpp" linenumber="26" name="trunc_ln738" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="trunc_ln738_fu_710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="65" filename="fft/solution1/fft_top.cpp" linenumber="26" name="bitcast_ln739" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="bitcast_ln739_fu_714_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="66" filename="fft/solution1/fft_top.cpp" linenumber="26" name="re" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="re_fu_718_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="67" filename="fft/solution1/fft_top.cpp" linenumber="27" name="tmp_V_8" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_V_8_fu_206_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="68" filename="fft/solution1/fft_top.cpp" linenumber="27" name="icmp_ln935_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="icmp_ln935_1_fu_216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="69" filename="fft/solution1/fft_top.cpp" linenumber="27" name="p_Result_15" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="p_Result_15_reg_817" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="70" filename="fft/solution1/fft_top.cpp" linenumber="27" name="tmp_V_4" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_V_4_fu_230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="71" filename="fft/solution1/fft_top.cpp" linenumber="27" name="tmp_V_9" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_V_9_fu_236_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="72" filename="fft/solution1/fft_top.cpp" linenumber="27" name="p_Result_7" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="p_Result_7_fu_244_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="73" filename="fft/solution1/fft_top.cpp" linenumber="27" name="p_Result_16" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="p_Result_16_fu_309_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="74" filename="fft/solution1/fft_top.cpp" linenumber="27" name="l_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="l_1_fu_316_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="75" filename="fft/solution1/fft_top.cpp" linenumber="27" name="sub_ln944_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="sub_ln944_1_fu_324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="76" filename="fft/solution1/fft_top.cpp" linenumber="27" name="trunc_ln944_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="trunc_ln944_1_fu_330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="77" filename="fft/solution1/fft_top.cpp" linenumber="27" name="lsb_index_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="lsb_index_1_fu_334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="78" filename="fft/solution1/fft_top.cpp" linenumber="27" name="tmp_11" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_11_reg_884" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="79" filename="fft/solution1/fft_top.cpp" linenumber="27" name="icmp_ln947_2" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="icmp_ln947_2_fu_517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="80" filename="fft/solution1/fft_top.cpp" linenumber="27" name="trunc_ln947_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="trunc_ln947_1_fu_350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="81" filename="fft/solution1/fft_top.cpp" linenumber="27" name="sub_ln947_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="sub_ln947_1_fu_354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="82" filename="fft/solution1/fft_top.cpp" linenumber="27" name="zext_ln947_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="zext_ln947_1_fu_522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="83" filename="fft/solution1/fft_top.cpp" linenumber="27" name="lshr_ln947_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="lshr_ln947_1_fu_525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="84" filename="fft/solution1/fft_top.cpp" linenumber="27" name="p_Result_9" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="p_Result_9_fu_531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="85" filename="fft/solution1/fft_top.cpp" linenumber="27" name="icmp_ln947_3" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="icmp_ln947_3_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="86" filename="fft/solution1/fft_top.cpp" linenumber="27" name="a_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="a_1_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="87" filename="fft/solution1/fft_top.cpp" linenumber="27" name="tmp_12" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_12_fu_548_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="88" filename="fft/solution1/fft_top.cpp" linenumber="27" name="xor_ln949_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="xor_ln949_1_fu_555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="89" filename="fft/solution1/fft_top.cpp" linenumber="27" name="add_ln949_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="add_ln949_1_fu_561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="90" filename="fft/solution1/fft_top.cpp" linenumber="27" name="p_Result_10" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="p_Result_10_fu_566_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="91" filename="fft/solution1/fft_top.cpp" linenumber="27" name="and_ln949_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="and_ln949_1_fu_573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="92" filename="fft/solution1/fft_top.cpp" linenumber="27" name="or_ln949" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="or_ln949_fu_579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="93" filename="fft/solution1/fft_top.cpp" linenumber="27" name="or_ln949_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="or_ln949_1_fu_585_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="94" filename="fft/solution1/fft_top.cpp" linenumber="27" name="m_9" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="m_9_fu_593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="95" filename="fft/solution1/fft_top.cpp" linenumber="27" name="zext_ln957_2" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="zext_ln957_2_fu_596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="96" filename="fft/solution1/fft_top.cpp" linenumber="27" name="icmp_ln958_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="icmp_ln958_1_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="97" filename="fft/solution1/fft_top.cpp" linenumber="27" name="add_ln958_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="add_ln958_1_fu_604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="98" filename="fft/solution1/fft_top.cpp" linenumber="27" name="lshr_ln958_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="lshr_ln958_1_fu_609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="99" filename="fft/solution1/fft_top.cpp" linenumber="27" name="zext_ln958_2" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="zext_ln958_2_fu_615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="100" filename="fft/solution1/fft_top.cpp" linenumber="27" name="sub_ln958_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="sub_ln958_1_fu_619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="101" filename="fft/solution1/fft_top.cpp" linenumber="27" name="zext_ln958_3" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="zext_ln958_3_fu_624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="102" filename="fft/solution1/fft_top.cpp" linenumber="27" name="shl_ln958_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="shl_ln958_1_fu_628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="103" filename="fft/solution1/fft_top.cpp" linenumber="27" name="m_10" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="m_10_fu_634_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="104" filename="fft/solution1/fft_top.cpp" linenumber="27" name="zext_ln961_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="zext_ln961_1_fu_642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="105" filename="fft/solution1/fft_top.cpp" linenumber="27" name="m_12" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="m_12_fu_646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="106" filename="fft/solution1/fft_top.cpp" linenumber="27" name="m_3" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="m_3_reg_909" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="107" filename="fft/solution1/fft_top.cpp" linenumber="27" name="m_16" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="m_16_fu_725_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="108" filename="fft/solution1/fft_top.cpp" linenumber="27" name="tmp_13" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_13_reg_914" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="109" filename="fft/solution1/fft_top.cpp" linenumber="27" name="select_ln964_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="select_ln964_1_fu_728_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="110" filename="fft/solution1/fft_top.cpp" linenumber="27" name="trunc_ln943_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="trunc_ln943_1_fu_360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="111" filename="fft/solution1/fft_top.cpp" linenumber="27" name="sub_ln964_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="sub_ln964_1_fu_735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="112" filename="fft/solution1/fft_top.cpp" linenumber="27" name="add_ln964_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="add_ln964_1_fu_740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="113" filename="fft/solution1/fft_top.cpp" linenumber="27" name="tmp_7" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="tmp_7_fu_746_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="114" filename="fft/solution1/fft_top.cpp" linenumber="27" name="p_Result_17" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="p_Result_17_fu_753_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="115" filename="fft/solution1/fft_top.cpp" linenumber="27" name="trunc_ln738_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="trunc_ln738_1_fu_765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="116" filename="fft/solution1/fft_top.cpp" linenumber="27" name="bitcast_ln739_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="bitcast_ln739_1_fu_769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="117" filename="fft/solution1/fft_top.cpp" linenumber="27" name="im" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="im_fu_773_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="118" filename="fft/solution1/fft_top.cpp" linenumber="28" name="tmp" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="fft_top_fmul_32nscud_U5" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="119" filename="fft/solution1/fft_top.cpp" linenumber="28" name="tmp_1" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="fft_top_fmul_32nscud_U6" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="120" filename="fft/solution1/fft_top.cpp" linenumber="28" name="tmp_2" contextFuncName="dummy_proc_be" moduleName="dummy_proc_be" rtlName="fft_top_fadd_32nsbkb_U4" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"&gt;&lt;\/item&gt;
<item  id="3" filename="fft/solution1/fft_top.cpp" linenumber="43" name="fft_config_data_V" contextFuncName="fft_top" moduleName="fft_top" rtlName="fft_config_data_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"><\/item>
<item  id="18" filename="fft/solution1/fft_top.cpp" linenumber="47" name="_ln47" contextFuncName="fft_top" moduleName="fft_top" rtlName="dummy_proc_fe_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"><\/item>
<item  id="24" filename="fft/solution1/fft_top.cpp" linenumber="49" name="_ln49" contextFuncName="fft_top" moduleName="fft_top" rtlName="fft_config1_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"><\/item>
<item  id="27" filename="fft/solution1/fft_top.cpp" linenumber="50" name="_ln50" contextFuncName="fft_top" moduleName="fft_top" rtlName="dummy_proc_be_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/gigo/FPGA_Academy"><\/item>
</annotationInfo>
