# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do Assignment_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Luong\ Anh/Desktop/ktmt/Assignment_2 {C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:32:00 on May 09,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Luong Anh/Desktop/ktmt/Assignment_2" C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v 
# -- Compiling module IMEM
# 
# Top level modules:
# 	IMEM
# End time: 15:32:00 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Luong\ Anh/Desktop/ktmt/Assignment_2 {C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:32:00 on May 09,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Luong Anh/Desktop/ktmt/Assignment_2" C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v 
# -- Compiling module IMEM_BRAM
# 
# Top level modules:
# 	IMEM_BRAM
# End time: 15:32:00 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Luong\ Anh/Desktop/ktmt/Assignment_2 {C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/t_IMEM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:32:00 on May 09,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Luong Anh/Desktop/ktmt/Assignment_2" C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/t_IMEM.v 
# -- Compiling module t_IMEM
# 
# Top level modules:
# 	t_IMEM
# End time: 15:32:00 on May 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  t_IMEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" t_IMEM 
# Start time: 15:32:00 on May 09,2017
# Loading work.t_IMEM
# Loading work.IMEM
# Loading work.IMEM_BRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM1 File: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v(7): [PCDPC] - Port size (32) does not match connection size (8) for port 'q'. The port definition is at: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM1 File: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v(8): [PCDPC] - Port size (8) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM2 File: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM2 File: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v(8): [PCDPC] - Port size (32) does not match connection size (8) for port 'q'. The port definition is at: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM2 File: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v(9): [PCDPC] - Port size (8) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM3 File: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM3 File: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v(9): [PCDPC] - Port size (32) does not match connection size (8) for port 'q'. The port definition is at: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM3 File: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM4 File: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM4 File: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v
# ** Warning: (vsim-3015) C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM.v(10): [PCDPC] - Port size (32) does not match connection size (8) for port 'q'. The port definition is at: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM4 File: C:/Users/Luong Anh/Desktop/ktmt/Assignment_2/IMEM_BRAM.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-PLI-3412) Memory address read on line 513 of file "mem.ver" is out of bounds specified for readmem command.  (Current address [256], address range [0:255])    : /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v(48558)
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM1/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-PLI-3412) Memory address read on line 513 of file "mem.ver" is out of bounds specified for readmem command.  (Current address [256], address range [0:255])    : /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v(48558)
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM2/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-PLI-3412) Memory address read on line 513 of file "mem.ver" is out of bounds specified for readmem command.  (Current address [256], address range [0:255])    : /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v(48558)
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM3/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-PLI-3412) Memory address read on line 513 of file "mem.ver" is out of bounds specified for readmem command.  (Current address [256], address range [0:255])    : /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v(48558)
#    Time: 0 ps  Iteration: 0  Instance: /t_IMEM/f/RAM4/altsyncram_component/m_default/altsyncram_inst
# Break key hit
# Break in Module altsyncram_body at /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v line 48811
# End time: 15:32:32 on May 09,2017, Elapsed time: 0:00:32
# Errors: 0, Warnings: 15
