{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616414250045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616414250045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 19:57:29 2021 " "Processing started: Mon Mar 22 19:57:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616414250045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616414250045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616414250045 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "24 " "User specified to use only one processors but 24 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1616414250190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMEM.BDF 1 1 " "Found 1 design units, including 1 entities, in source file DMEM.BDF" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.BDF" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/DMEM.BDF" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616414254529 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Serial_slow.bdf " "Can't analyze file -- file output_files/Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616414254529 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Serial_slow.bdf " "Can't analyze file -- file Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616414254530 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/1024_Slow.bdf " "Can't analyze file -- file output_files/1024_Slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616414254530 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_8_and_16.bdf " "Can't analyze file -- file Clock_divider_8_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616414254530 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_1024.bdf " "Can't analyze file -- file Clock_divider_1024.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616414254530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_dividers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clock_dividers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_dividers " "Found entity 1: Clock_dividers" {  } { { "Clock_dividers.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Clock_dividers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616414254531 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_4_and_16.bdf " "Can't analyze file -- file Clock_divider_4_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616414254531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider_512.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider_512.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_512 " "Found entity 1: Clock_divider_512" {  } { { "Clock_divider_512.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Clock_divider_512.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616414254531 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Clock_divider_4_8_and_32.bdf " "Can't analyze file -- file output_files/Clock_divider_4_8_and_32.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616414254532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider_4_16_and_64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider_4_16_and_64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_4_16_and_64 " "Found entity 1: Clock_divider_4_16_and_64" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Clock_divider_4_16_and_64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616414254532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281_CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i281_CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i281_CPU " "Found entity 1: i281_CPU" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616414254532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i281_CPU " "Elaborating entity \"i281_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616414254566 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ProgramCounter.bdf 1 1 " "Using design file ProgramCounter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254569 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst17 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst17\"" {  } { { "i281_CPU.bdf" "inst17" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 1472 2768 3000 1600 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254569 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_2to1mux.bdf 1 1 " "Using design file _2to1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1mux " "Found entity 1: _2to1mux" {  } { { "_2to1mux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/_2to1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254571 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1mux ProgramCounter:inst17\|_2to1mux:inst1 " "Elaborating entity \"_2to1mux\" for hierarchy \"ProgramCounter:inst17\|_2to1mux:inst1\"" {  } { { "ProgramCounter.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ProgramCounter.bdf" { { 184 264 360 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_dividers Clock_dividers:inst4 " "Elaborating entity \"Clock_dividers\" for hierarchy \"Clock_dividers:inst4\"" {  } { { "i281_CPU.bdf" "inst4" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 208 240 480 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_4_16_and_64 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4 " "Elaborating entity \"Clock_divider_4_16_and_64\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\"" {  } { { "Clock_dividers.bdf" "inst4" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Clock_dividers.bdf" { { 264 800 968 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_512 Clock_dividers:inst4\|Clock_divider_512:inst " "Elaborating entity \"Clock_divider_512\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_512:inst\"" {  } { { "Clock_dividers.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Clock_dividers.bdf" { { 264 576 728 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Control_FSM.bdf 1 1 " "Using design file Control_FSM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "Control_FSM.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Control_FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM Control_FSM:inst23 " "Elaborating entity \"Control_FSM\" for hierarchy \"Control_FSM:inst23\"" {  } { { "i281_CPU.bdf" "inst23" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 32 3576 3896 544 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "NOOP " "Pin \"NOOP\" not connected" {  } { { "Control_FSM.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Control_FSM.bdf" { { 112 656 672 280 "NOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1616414254578 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CARRY_FLAG " "Pin \"CARRY_FLAG\" not connected" {  } { { "Control_FSM.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Control_FSM.bdf" { { 112 904 920 280 "CARRY_FLAG" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1616414254578 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.bdf 1 1 " "Using design file ALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254581 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "i281_CPU.bdf" "inst6" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 672 3144 3432 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254581 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Flag_Registers.bdf 1 1 " "Using design file Flag_Registers.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Flag_Registers " "Found entity 1: Flag_Registers" {  } { { "Flag_Registers.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Flag_Registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254583 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag_Registers ALU:inst6\|Flag_Registers:inst1 " "Elaborating entity \"Flag_Registers\" for hierarchy \"ALU:inst6\|Flag_Registers:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ALU.bdf" { { 560 1472 1704 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254583 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_Flag_Calculator.bdf 1 1 " "Using design file ALU_Flag_Calculator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Flag_Calculator " "Found entity 1: ALU_Flag_Calculator" {  } { { "ALU_Flag_Calculator.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ALU_Flag_Calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Flag_Calculator ALU:inst6\|ALU_Flag_Calculator:inst3 " "Elaborating entity \"ALU_Flag_Calculator\" for hierarchy \"ALU:inst6\|ALU_Flag_Calculator:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ALU.bdf" { { 344 1168 1376 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254588 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8WidWideBusMux.bdf 1 1 " "Using design file 8WidWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8WidWideBusMux " "Found entity 1: 8WidWideBusMux" {  } { { "8WidWideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/8WidWideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254591 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8WidWideBusMux ALU:inst6\|8WidWideBusMux:inst4 " "Elaborating entity \"8WidWideBusMux\" for hierarchy \"ALU:inst6\|8WidWideBusMux:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ALU.bdf" { { 328 872 1056 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254591 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ShiftNoDff.bdf 1 1 " "Using design file ShiftNoDff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftNoDff " "Found entity 1: ShiftNoDff" {  } { { "ShiftNoDff.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ShiftNoDff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254596 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftNoDff ALU:inst6\|ShiftNoDff:inst " "Elaborating entity \"ShiftNoDff\" for hierarchy \"ALU:inst6\|ShiftNoDff:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ALU.bdf" { { 232 464 728 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitAdder.bdf 1 1 " "Using design file 8bitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitAdder " "Found entity 1: 8bitAdder" {  } { { "8bitAdder.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/8bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitAdder ALU:inst6\|8bitAdder:inst5 " "Elaborating entity \"8bitAdder\" for hierarchy \"ALU:inst6\|8bitAdder:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ALU.bdf" { { 448 440 720 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254601 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FullAdder.bdf 1 1 " "Using design file FullAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254603 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:inst6\|8bitAdder:inst5\|FullAdder:inst32 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:inst6\|8bitAdder:inst5\|FullAdder:inst32\"" {  } { { "8bitAdder.bdf" "inst32" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/8bitAdder.bdf" { { 592 592 688 688 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4x8BitRegisters.bdf 1 1 " "Using design file 4x8BitRegisters.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4x8BitRegisters " "Found entity 1: 4x8BitRegisters" {  } { { "4x8BitRegisters.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/4x8BitRegisters.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4x8BitRegisters 4x8BitRegisters:inst " "Elaborating entity \"4x8BitRegisters\" for hierarchy \"4x8BitRegisters:inst\"" {  } { { "i281_CPU.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 672 2456 2776 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254607 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Registers8bit.bdf 1 1 " "Using design file Registers8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers8bit " "Found entity 1: Registers8bit" {  } { { "Registers8bit.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Registers8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers8bit 4x8BitRegisters:inst\|Registers8bit:A " "Elaborating entity \"Registers8bit\" for hierarchy \"4x8BitRegisters:inst\|Registers8bit:A\"" {  } { { "4x8BitRegisters.bdf" "A" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/4x8BitRegisters.bdf" { { 160 816 1088 288 "A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254609 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2BitDecoderWithEnable.bdf 1 1 " "Using design file 2BitDecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2BitDecoderWithEnable " "Found entity 1: 2BitDecoderWithEnable" {  } { { "2BitDecoderWithEnable.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/2BitDecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2BitDecoderWithEnable 4x8BitRegisters:inst\|2BitDecoderWithEnable:inst " "Elaborating entity \"2BitDecoderWithEnable\" for hierarchy \"4x8BitRegisters:inst\|2BitDecoderWithEnable:inst\"" {  } { { "4x8BitRegisters.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/4x8BitRegisters.bdf" { { 752 224 528 848 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254612 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8wide4to1BusMUX.bdf 1 1 " "Using design file 8wide4to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8wide4to1BusMUX " "Found entity 1: 8wide4to1BusMUX" {  } { { "8wide4to1BusMUX.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/8wide4to1BusMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide4to1BusMUX 4x8BitRegisters:inst\|8wide4to1BusMUX:inst5 " "Elaborating entity \"8wide4to1BusMUX\" for hierarchy \"4x8BitRegisters:inst\|8wide4to1BusMUX:inst5\"" {  } { { "4x8BitRegisters.bdf" "inst5" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/4x8BitRegisters.bdf" { { 664 1376 1592 792 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254619 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IMEM.bdf 1 1 " "Using design file IMEM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/IMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst22 " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst22\"" {  } { { "i281_CPU.bdf" "inst22" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 1040 1360 1744 1200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254636 ""}
{ "Warning" "WSGN_SEARCH_FILE" "16Wide4To1BusMux.bdf 1 1 " "Using design file 16Wide4To1BusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16Wide4To1BusMux " "Found entity 1: 16Wide4To1BusMux" {  } { { "16Wide4To1BusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/16Wide4To1BusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254638 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16Wide4To1BusMux IMEM:inst22\|16Wide4To1BusMux:inst252 " "Elaborating entity \"16Wide4To1BusMux\" for hierarchy \"IMEM:inst22\|16Wide4To1BusMux:inst252\"" {  } { { "IMEM.bdf" "inst252" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/IMEM.bdf" { { 280 2344 2576 408 "inst252" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254638 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SixteenWideBusMux.bdf 1 1 " "Using design file SixteenWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenWideBusMux " "Found entity 1: SixteenWideBusMux" {  } { { "SixteenWideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/SixteenWideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254639 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenWideBusMux IMEM:inst22\|16Wide4To1BusMux:inst252\|SixteenWideBusMux:inst10 " "Elaborating entity \"SixteenWideBusMux\" for hierarchy \"IMEM:inst22\|16Wide4To1BusMux:inst252\|SixteenWideBusMux:inst10\"" {  } { { "16Wide4To1BusMux.bdf" "inst10" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/16Wide4To1BusMux.bdf" { { 56 184 376 152 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254639 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ReadOnly_16x16_Register_File_Low.bdf 1 1 " "Using design file ReadOnly_16x16_Register_File_Low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_Low " "Found entity 1: ReadOnly_16x16_Register_File_Low" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ReadOnly_16x16_Register_File_Low.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254655 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_Low IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2 " "Elaborating entity \"ReadOnly_16x16_Register_File_Low\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\"" {  } { { "IMEM.bdf" "inst2" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/IMEM.bdf" { { 392 1832 2128 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254655 ""}
{ "Warning" "WSGN_SEARCH_FILE" "C16to1BusMUX.bdf 1 1 " "Using design file C16to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 C16to1BusMUX " "Found entity 1: C16to1BusMUX" {  } { { "C16to1BusMUX.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/C16to1BusMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C16to1BusMUX IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|C16to1BusMUX:inst35 " "Elaborating entity \"C16to1BusMUX\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|C16to1BusMUX:inst35\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst35" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ReadOnly_16x16_Register_File_Low.bdf" { { 56 2104 2368 376 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254674 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Registers16bit.bdf 1 1 " "Using design file Registers16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers16bit " "Found entity 1: Registers16bit" {  } { { "Registers16bit.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Registers16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers16bit IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|Registers16bit:inst22 " "Elaborating entity \"Registers16bit\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|Registers16bit:inst22\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst22" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ReadOnly_16x16_Register_File_Low.bdf" { { 456 1136 1424 584 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254752 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ONES.v 1 1 " "Using design file ONES.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ONES " "Found entity 1: ONES" {  } { { "ONES.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ONES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254762 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONES IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|ONES:inst1 " "Elaborating entity \"ONES\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|ONES:inst1\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ReadOnly_16x16_Register_File_Low.bdf" { { 16 0 192 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4to16DecoderWithEnable.bdf 1 1 " "Using design file 4to16DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4to16DecoderWithEnable " "Found entity 1: 4to16DecoderWithEnable" {  } { { "4to16DecoderWithEnable.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/4to16DecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to16DecoderWithEnable IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|4to16DecoderWithEnable:inst37 " "Elaborating entity \"4to16DecoderWithEnable\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|4to16DecoderWithEnable:inst37\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst37" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ReadOnly_16x16_Register_File_Low.bdf" { { 104 -136 176 200 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254764 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BIOS_Hardcoded_Low.v 1 1 " "Using design file BIOS_Hardcoded_Low.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS_Hardcoded_Low " "Found entity 1: BIOS_Hardcoded_Low" {  } { { "BIOS_Hardcoded_Low.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/BIOS_Hardcoded_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS_Hardcoded_Low IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|BIOS_Hardcoded_Low:inst " "Elaborating entity \"BIOS_Hardcoded_Low\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|BIOS_Hardcoded_Low:inst\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ReadOnly_16x16_Register_File_Low.bdf" { { 1568 -144 0 1872 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254771 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to4DecoderWithEnable.bdf 1 1 " "Using design file 2to4DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to4DecoderWithEnable " "Found entity 1: 2to4DecoderWithEnable" {  } { { "2to4DecoderWithEnable.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/2to4DecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to4DecoderWithEnable IMEM:inst22\|2to4DecoderWithEnable:inst7 " "Elaborating entity \"2to4DecoderWithEnable\" for hierarchy \"IMEM:inst22\|2to4DecoderWithEnable:inst7\"" {  } { { "IMEM.bdf" "inst7" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/IMEM.bdf" { { 544 1000 1304 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ReadOnly_16x16_Register_File_High.bdf 1 1 " "Using design file ReadOnly_16x16_Register_File_High.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_High " "Found entity 1: ReadOnly_16x16_Register_File_High" {  } { { "ReadOnly_16x16_Register_File_High.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ReadOnly_16x16_Register_File_High.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414254901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414254901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_High IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251 " "Elaborating entity \"ReadOnly_16x16_Register_File_High\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\"" {  } { { "IMEM.bdf" "inst251" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/IMEM.bdf" { { 592 1832 2128 752 "inst251" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414254902 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BIOS_Hardcoded_High.v 1 1 " "Using design file BIOS_Hardcoded_High.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS_Hardcoded_High " "Found entity 1: BIOS_Hardcoded_High" {  } { { "BIOS_Hardcoded_High.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/BIOS_Hardcoded_High.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS_Hardcoded_High IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\|BIOS_Hardcoded_High:inst " "Elaborating entity \"BIOS_Hardcoded_High\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\|BIOS_Hardcoded_High:inst\"" {  } { { "ReadOnly_16x16_Register_File_High.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/ReadOnly_16x16_Register_File_High.bdf" { { 1576 -560 -416 1880 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255003 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IMEM_low.bdf 1 1 " "Using design file IMEM_low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_low " "Found entity 1: IMEM_low" {  } { { "IMEM_low.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/IMEM_low.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255131 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_low IMEM:inst22\|IMEM_low:inst5 " "Elaborating entity \"IMEM_low\" for hierarchy \"IMEM:inst22\|IMEM_low:inst5\"" {  } { { "IMEM.bdf" "inst5" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/IMEM.bdf" { { 888 1832 2128 1048 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255132 ""}
{ "Warning" "WSGN_SEARCH_FILE" "User_Code_Low.v 1 1 " "Using design file User_Code_Low.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 User_Code_Low " "Found entity 1: User_Code_Low" {  } { { "User_Code_Low.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/User_Code_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "User_Code_Low IMEM:inst22\|IMEM_low:inst5\|User_Code_Low:inst " "Elaborating entity \"User_Code_Low\" for hierarchy \"IMEM:inst22\|IMEM_low:inst5\|User_Code_Low:inst\"" {  } { { "IMEM_low.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/IMEM_low.bdf" { { 1920 496 640 2224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255232 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IMEM_high.bdf 1 1 " "Using design file IMEM_high.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_high " "Found entity 1: IMEM_high" {  } { { "IMEM_high.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/IMEM_high.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255358 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_high IMEM:inst22\|IMEM_high:inst1 " "Elaborating entity \"IMEM_high\" for hierarchy \"IMEM:inst22\|IMEM_high:inst1\"" {  } { { "IMEM.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/IMEM.bdf" { { 1088 1832 2128 1248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "User_Code_High.v 1 1 " "Using design file User_Code_High.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 User_Code_High " "Found entity 1: User_Code_High" {  } { { "User_Code_High.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/User_Code_High.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255459 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "User_Code_High IMEM:inst22\|IMEM_high:inst1\|User_Code_High:inst3 " "Elaborating entity \"User_Code_High\" for hierarchy \"IMEM:inst22\|IMEM_high:inst1\|User_Code_High:inst3\"" {  } { { "IMEM_high.bdf" "inst3" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/IMEM_high.bdf" { { 2624 568 712 2928 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:inst8 " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:inst8\"" {  } { { "i281_CPU.bdf" "inst8" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 760 3792 4096 952 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255585 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8wide16to1BusMUX.bdf 1 1 " "Using design file 8wide16to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8wide16to1BusMUX " "Found entity 1: 8wide16to1BusMUX" {  } { { "8wide16to1BusMUX.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/8wide16to1BusMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255596 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide16to1BusMUX DMEM:inst8\|8wide16to1BusMUX:inst24 " "Elaborating entity \"8wide16to1BusMUX\" for hierarchy \"DMEM:inst8\|8wide16to1BusMUX:inst24\"" {  } { { "DMEM.BDF" "inst24" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/DMEM.BDF" { { 552 3872 4096 872 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "User_Data.v 1 1 " "Using design file User_Data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 User_Data " "Found entity 1: User_Data" {  } { { "User_Data.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/User_Data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "User_Data DMEM:inst8\|User_Data:inst5 " "Elaborating entity \"User_Data\" for hierarchy \"DMEM:inst8\|User_Data:inst5\"" {  } { { "DMEM.BDF" "inst5" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/DMEM.BDF" { { 1696 1216 1352 2000 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255637 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Opcode_Decoder.bdf 1 1 " "Using design file Opcode_Decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_Decoder " "Found entity 1: Opcode_Decoder" {  } { { "Opcode_Decoder.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Opcode_Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode_Decoder Opcode_Decoder:inst1 " "Elaborating entity \"Opcode_Decoder\" for hierarchy \"Opcode_Decoder:inst1\"" {  } { { "i281_CPU.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 32 1984 2224 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1to2DecoderWithEnable.bdf 1 1 " "Using design file 1to2DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1to2DecoderWithEnable " "Found entity 1: 1to2DecoderWithEnable" {  } { { "1to2DecoderWithEnable.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/1to2DecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1to2DecoderWithEnable Opcode_Decoder:inst1\|1to2DecoderWithEnable:inst6 " "Elaborating entity \"1to2DecoderWithEnable\" for hierarchy \"Opcode_Decoder:inst1\|1to2DecoderWithEnable:inst6\"" {  } { { "Opcode_Decoder.bdf" "inst6" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Opcode_Decoder.bdf" { { -112 1568 1840 -16 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "6WideBusMux.bdf 1 1 " "Using design file 6WideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 6WideBusMux " "Found entity 1: 6WideBusMux" {  } { { "6WideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/6WideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255698 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6WideBusMux 6WideBusMux:Program_Counter_Multiplexer " "Elaborating entity \"6WideBusMux\" for hierarchy \"6WideBusMux:Program_Counter_Multiplexer\"" {  } { { "i281_CPU.bdf" "Program_Counter_Multiplexer" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 1488 2432 2640 1584 "Program_Counter_Multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255698 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "_2to1mux inst5 " "Block or symbol \"_2to1mux\" of instance \"inst5\" overlaps another block or symbol" {  } { { "6WideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/6WideBusMux.bdf" { { 824 744 840 920 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1616414255699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "6bitAdder.bdf 1 1 " "Using design file 6bitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 6bitAdder " "Found entity 1: 6bitAdder" {  } { { "6bitAdder.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/6bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6bitAdder 6bitAdder:Program_Counter_Increment_By_1 " "Elaborating entity \"6bitAdder\" for hierarchy \"6bitAdder:Program_Counter_Increment_By_1\"" {  } { { "i281_CPU.bdf" "Program_Counter_Increment_By_1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 1424 1592 1872 1520 "Program_Counter_Increment_By_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255701 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Video_Card.bdf 1 1 " "Using design file Video_Card.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Card " "Found entity 1: Video_Card" {  } { { "Video_Card.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Video_Card.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Card Video_Card:inst7 " "Elaborating entity \"Video_Card\" for hierarchy \"Video_Card:inst7\"" {  } { { "i281_CPU.bdf" "inst7" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 784 4160 4448 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "7WidWideBusMux.bdf 1 1 " "Using design file 7WidWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7WidWideBusMux " "Found entity 1: 7WidWideBusMux" {  } { { "7WidWideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/7WidWideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255707 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7WidWideBusMux Video_Card:inst7\|7WidWideBusMux:inst43 " "Elaborating entity \"7WidWideBusMux\" for hierarchy \"Video_Card:inst7\|7WidWideBusMux:inst43\"" {  } { { "Video_Card.bdf" "inst43" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Video_Card.bdf" { { 160 1432 1616 256 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255707 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BusNot inst1 " "Block or symbol \"BusNot\" of instance \"inst1\" overlaps another block or symbol" {  } { { "7WidWideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/7WidWideBusMux.bdf" { { -832 280 520 -736 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1616414255708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BusNot.bdf 1 1 " "Using design file BusNot.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BusNot " "Found entity 1: BusNot" {  } { { "BusNot.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/BusNot.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusNot Video_Card:inst7\|7WidWideBusMux:inst43\|BusNot:inst1 " "Elaborating entity \"BusNot\" for hierarchy \"Video_Card:inst7\|7WidWideBusMux:inst43\|BusNot:inst1\"" {  } { { "7WidWideBusMux.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/7WidWideBusMux.bdf" { { -832 280 520 -736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder_BUSOUT.v 1 1 " "Using design file seven_seg_decoder_BUSOUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_BUSOUT " "Found entity 1: seven_seg_decoder_BUSOUT" {  } { { "seven_seg_decoder_BUSOUT.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/seven_seg_decoder_BUSOUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_BUSOUT Video_Card:inst7\|seven_seg_decoder_BUSOUT:inst2 " "Elaborating entity \"seven_seg_decoder_BUSOUT\" for hierarchy \"Video_Card:inst7\|seven_seg_decoder_BUSOUT:inst2\"" {  } { { "Video_Card.bdf" "inst2" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Video_Card.bdf" { { 192 968 1192 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255713 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4WideBusMux.bdf 1 1 " "Using design file 4WideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4WideBusMux " "Found entity 1: 4WideBusMux" {  } { { "4WideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/4WideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616414255714 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616414255714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4WideBusMux Video_Card:inst7\|4WideBusMux:inst37 " "Elaborating entity \"4WideBusMux\" for hierarchy \"Video_Card:inst7\|4WideBusMux:inst37\"" {  } { { "Video_Card.bdf" "inst37" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/Video_Card.bdf" { { 192 696 904 288 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414255715 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst12\|inst3~0 " "Found clock multiplexer _2to1mux:inst12\|inst3~0" {  } { { "_2to1mux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/_2to1mux.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616414257780 "|i281_CPU|_2to1mux:inst12|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst151\|inst3~0 " "Found clock multiplexer _2to1mux:inst151\|inst3~0" {  } { { "_2to1mux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/_2to1mux.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616414257780 "|i281_CPU|_2to1mux:inst151|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst10\|inst3~0 " "Found clock multiplexer _2to1mux:inst10\|inst3~0" {  } { { "_2to1mux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/_2to1mux.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616414257780 "|i281_CPU|_2to1mux:inst10|inst3~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1616414257780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616414258826 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616414259925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616414259925 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[8\] " "No output dependent on input pin \"Switch_Input\[8\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616414259996 "|i281_CPU|Switch_Input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[9\] " "No output dependent on input pin \"Switch_Input\[9\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616414259996 "|i281_CPU|Switch_Input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[10\] " "No output dependent on input pin \"Switch_Input\[10\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616414259996 "|i281_CPU|Switch_Input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[11\] " "No output dependent on input pin \"Switch_Input\[11\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616414259996 "|i281_CPU|Switch_Input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[12\] " "No output dependent on input pin \"Switch_Input\[12\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616414259996 "|i281_CPU|Switch_Input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[13\] " "No output dependent on input pin \"Switch_Input\[13\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616414259996 "|i281_CPU|Switch_Input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[14\] " "No output dependent on input pin \"Switch_Input\[14\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616414259996 "|i281_CPU|Switch_Input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[15\] " "No output dependent on input pin \"Switch_Input\[15\]\"" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware/i281_CPU.bdf" { { 936 904 1096 952 "Switch_Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616414259996 "|i281_CPU|Switch_Input[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616414259996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "743 " "Implemented 743 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616414259996 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616414259996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "638 " "Implemented 638 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616414259996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616414259996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616414260010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 19:57:40 2021 " "Processing ended: Mon Mar 22 19:57:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616414260010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616414260010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616414260010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616414260010 ""}
