
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v
# synth_design -part xc7z020clg484-3 -top f33m_mult2 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f33m_mult2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 57232 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.996 ; gain = 71.895 ; free physical = 245959 ; free virtual = 313854
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f33m_mult2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:11]
INFO: [Synth 8-6157] synthesizing module 'f33m_mux2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:61]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mux2' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:61]
INFO: [Synth 8-6157] synthesizing module 'f33m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:74]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:875]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux6' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:875]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:218]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:275]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:865]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:865]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:185]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:185]
INFO: [Synth 8-6155] done synthesizing module 'func8' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:275]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:175]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:175]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:261]
INFO: [Synth 8-6155] done synthesizing module 'func7' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:261]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:218]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:888]
INFO: [Synth 8-6155] done synthesizing module 'func6' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:888]
INFO: [Synth 8-6157] synthesizing module 'f3m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:207]
INFO: [Synth 8-6155] done synthesizing module 'f3m_neg' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:207]
INFO: [Synth 8-6157] synthesizing module 'f3m_add3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:199]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add3' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:199]
INFO: [Synth 8-6157] synthesizing module 'f3m_add4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:166]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add4' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:166]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mult' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:74]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mult2' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.762 ; gain = 156.660 ; free physical = 247095 ; free virtual = 314989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1586.762 ; gain = 156.660 ; free physical = 247133 ; free virtual = 315026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.758 ; gain = 164.656 ; free physical = 247140 ; free virtual = 315033
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.391 ; gain = 280.289 ; free physical = 246798 ; free virtual = 314723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 3     
	              194 Bit    Registers := 10    
	               34 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module f33m_mult2 
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f33m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 1     
	              194 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2027.594 ; gain = 597.492 ; free physical = 246491 ; free virtual = 314270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 2027.598 ; gain = 597.496 ; free physical = 246078 ; free virtual = 313863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 2324.594 ; gain = 894.492 ; free physical = 244782 ; free virtual = 312563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 2324.598 ; gain = 894.496 ; free physical = 244649 ; free virtual = 312431
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 2324.598 ; gain = 894.496 ; free physical = 244647 ; free virtual = 312430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 2324.598 ; gain = 894.496 ; free physical = 244719 ; free virtual = 312502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 2324.598 ; gain = 894.496 ; free physical = 244720 ; free virtual = 312503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 2324.598 ; gain = 894.496 ; free physical = 244819 ; free virtual = 312601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 2324.598 ; gain = 894.496 ; free physical = 244819 ; free virtual = 312602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    18|
|3     |LUT3 |     3|
|4     |LUT4 |  2314|
|5     |LUT5 |   766|
|6     |LUT6 |  1963|
|7     |FDRE |  3741|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |  8808|
|2     |  ins10  |f33m_mux2   |  1170|
|3     |  ins11  |f33m_mult   |  5290|
|4     |    ins2 |f3m_mux6    |   776|
|5     |    ins3 |f3m_mult    |  2167|
|6     |    ins4 |func6_1     |     4|
|7     |  ins12  |func6       |     6|
|8     |  ins9   |f33m_mux2_0 |  1170|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 2324.598 ; gain = 894.496 ; free physical = 244819 ; free virtual = 312602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 2324.598 ; gain = 894.496 ; free physical = 244820 ; free virtual = 312602
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 2324.602 ; gain = 894.496 ; free physical = 244829 ; free virtual = 312612
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.770 ; gain = 0.000 ; free physical = 244339 ; free virtual = 312134
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 2386.770 ; gain = 956.766 ; free physical = 244468 ; free virtual = 312264
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2458.805 ; gain = 72.035 ; free physical = 245993 ; free virtual = 313780
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.805 ; gain = 0.000 ; free physical = 245993 ; free virtual = 313780
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.816 ; gain = 0.000 ; free physical = 245977 ; free virtual = 313770
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.094 ; gain = 0.004 ; free physical = 245753 ; free virtual = 313533

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 78489617

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245755 ; free virtual = 313535

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 78489617

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245419 ; free virtual = 313200
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 78489617

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245398 ; free virtual = 313179
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 78489617

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245391 ; free virtual = 313171
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 78489617

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245385 ; free virtual = 313166
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 78489617

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245372 ; free virtual = 313153
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 78489617

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245370 ; free virtual = 313151
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245370 ; free virtual = 313151
Ending Logic Optimization Task | Checksum: 78489617

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245370 ; free virtual = 313151

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 78489617

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245355 ; free virtual = 313138

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 78489617

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245359 ; free virtual = 313143

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245360 ; free virtual = 313143
Ending Netlist Obfuscation Task | Checksum: 78489617

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.094 ; gain = 0.000 ; free physical = 245358 ; free virtual = 313143
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2599.094 ; gain = 0.004 ; free physical = 245356 ; free virtual = 313141
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 78489617
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f33m_mult2 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2631.078 ; gain = 0.000 ; free physical = 245297 ; free virtual = 313087
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.961 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2631.078 ; gain = 0.000 ; free physical = 245283 ; free virtual = 313074
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.242 ; gain = 183.164 ; free physical = 245129 ; free virtual = 312918
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2857.266 ; gain = 43.023 ; free physical = 245125 ; free virtual = 312915
Power optimization passes: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2857.266 ; gain = 226.188 ; free physical = 245125 ; free virtual = 312915

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245094 ; free virtual = 312884


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f33m_mult2 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 8 accepted clusters 8

Number of Slice Registers augmented: 0 newly gated: 2 Total: 3743
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/8 RAMS dropped: 0/0 Clusters dropped: 0/8 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: dbf29516

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244833 ; free virtual = 312615
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: dbf29516
Power optimization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2857.266 ; gain = 258.172 ; free physical = 244880 ; free virtual = 312661
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26841024 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8459fad1

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244888 ; free virtual = 312669
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 8459fad1

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244895 ; free virtual = 312676
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 8459fad1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244865 ; free virtual = 312653
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 8459fad1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244867 ; free virtual = 312656
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 8459fad1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244865 ; free virtual = 312657

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244865 ; free virtual = 312657
Ending Netlist Obfuscation Task | Checksum: 8459fad1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244861 ; free virtual = 312653
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244836 ; free virtual = 312632
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2782d1ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244835 ; free virtual = 312630
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244799 ; free virtual = 312579

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0c3147af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244754 ; free virtual = 312534

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cefe3427

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244591 ; free virtual = 312371

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cefe3427

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244591 ; free virtual = 312371
Phase 1 Placer Initialization | Checksum: cefe3427

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244589 ; free virtual = 312369

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1084d026d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244554 ; free virtual = 312334

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244732 ; free virtual = 312512

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 109524062

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244731 ; free virtual = 312511
Phase 2 Global Placement | Checksum: 730a8cd0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244719 ; free virtual = 312499

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 730a8cd0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244719 ; free virtual = 312498

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b1c0263f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312447

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 8d0a1e11

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244679 ; free virtual = 312459

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ff1c4314

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244678 ; free virtual = 312458

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 5261dac0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244757 ; free virtual = 312545

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: cb0f8aca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244687 ; free virtual = 312475

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16d725d65

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244692 ; free virtual = 312480
Phase 3 Detail Placement | Checksum: 16d725d65

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244690 ; free virtual = 312478

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b687529b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b687529b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244635 ; free virtual = 312416
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.708. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d87e5096

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244574 ; free virtual = 312355
Phase 4.1 Post Commit Optimization | Checksum: 1d87e5096

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244567 ; free virtual = 312348

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d87e5096

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244553 ; free virtual = 312333

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d87e5096

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244546 ; free virtual = 312326

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244550 ; free virtual = 312330
Phase 4.4 Final Placement Cleanup | Checksum: 186acb121

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244561 ; free virtual = 312341
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 186acb121

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244555 ; free virtual = 312335
Ending Placer Task | Checksum: b3960cbe

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244536 ; free virtual = 312317
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244513 ; free virtual = 312293
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244519 ; free virtual = 312299
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244508 ; free virtual = 312290
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 244409 ; free virtual = 312199
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a00391f7 ConstDB: 0 ShapeSum: 13927ac7 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a0[256]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[256]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[256]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[256]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[433]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[433]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[433]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[433]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[550]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[550]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[550]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[550]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[552]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[552]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[552]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[552]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[556]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[556]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[556]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[556]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[562]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[562]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[562]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[562]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[258]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[258]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[258]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[258]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[259]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[259]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[259]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[259]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[453]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[453]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[453]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[453]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[452]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[452]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[452]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[452]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[450]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[450]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[450]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[450]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[451]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[451]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[451]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[451]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[445]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[445]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[445]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[445]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[432]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[432]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[432]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[432]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[356]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[356]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[356]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[356]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[357]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[357]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[357]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[357]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[362]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[362]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[362]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[362]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[363]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[363]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[363]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[363]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[563]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[563]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[563]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[563]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[457]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[457]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[457]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[457]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[448]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[448]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[448]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[448]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[449]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[449]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[449]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[449]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[439]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[439]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[439]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[439]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[237]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[237]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[237]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[237]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[431]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[431]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[431]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[431]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[545]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[545]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[545]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[545]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[546]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[546]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[546]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[546]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[360]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[360]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[360]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[360]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[567]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[567]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[567]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[567]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[456]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[456]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[456]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[456]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 112db082c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245996 ; free virtual = 313769
Post Restoration Checksum: NetGraph: bdc51fd8 NumContArr: 5515e854 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 112db082c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 246028 ; free virtual = 313805

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 112db082c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 246014 ; free virtual = 313787

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 112db082c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 246026 ; free virtual = 313798
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 257869cb8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245954 ; free virtual = 313729
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.879  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1fd24ac63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245911 ; free virtual = 313686

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b2abcb28

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245857 ; free virtual = 313632

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 756
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.323  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 258bbe321

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245722 ; free virtual = 313504
Phase 4 Rip-up And Reroute | Checksum: 258bbe321

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245720 ; free virtual = 313503

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 258bbe321

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245720 ; free virtual = 313498

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 258bbe321

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245721 ; free virtual = 313499
Phase 5 Delay and Skew Optimization | Checksum: 258bbe321

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245720 ; free virtual = 313498

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d08a6732

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245715 ; free virtual = 313493
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.323  | TNS=0.000  | WHS=0.105  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d08a6732

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245715 ; free virtual = 313493
Phase 6 Post Hold Fix | Checksum: 1d08a6732

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245714 ; free virtual = 313492

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.770374 %
  Global Horizontal Routing Utilization  = 1.02451 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2532fd7bd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245702 ; free virtual = 313480

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2532fd7bd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245691 ; free virtual = 313470

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24af58cce

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245700 ; free virtual = 313478

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.323  | TNS=0.000  | WHS=0.105  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24af58cce

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245697 ; free virtual = 313474
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245747 ; free virtual = 313525

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245748 ; free virtual = 313526
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245747 ; free virtual = 313524
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245750 ; free virtual = 313530
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2857.266 ; gain = 0.000 ; free physical = 245728 ; free virtual = 313516
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2865.285 ; gain = 0.000 ; free physical = 245638 ; free virtual = 313425
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:17:45 2022...
