 Timing Path to outReg/Q_reg[56]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_224/A1     NOR2_X1       Fall  1.9530 0.0000 0.0230                      1.41309                                                   | 
|    M64/RESULT/i_0/i_224/ZN     NOR2_X1       Rise  2.0100 0.0570 0.0400             0.348629 6.68337  7.03199           1       100                    | 
|    M64/RESULT/i_0/i_223/A2     NOR2_X4       Rise  2.0100 0.0000 0.0400                      6.68337                                                   | 
|    M64/RESULT/i_0/i_223/ZN     NOR2_X4       Fall  2.0310 0.0210 0.0240             15.119   7.05278  22.1718           4       100                    | 
|    M64/RESULT/i_0/i_222/B2     OAI21_X1      Fall  2.0370 0.0060 0.0250                      1.55833                                                   | 
|    M64/RESULT/i_0/i_222/ZN     OAI21_X1      Rise  2.0890 0.0520 0.0320             0.623346 3.84836  4.47171           2       100                    | 
|    M64/RESULT/i_0/i_220/B2     OAI22_X1      Rise  2.0890 0.0000 0.0320                      1.61561                                                   | 
|    M64/RESULT/i_0/i_220/ZN     OAI22_X1      Fall  2.1220 0.0330 0.0210             0.558876 3.36443  3.92331           2       100                    | 
|    M64/RESULT/i_0/i_219/A      INV_X1        Fall  2.1220 0.0000 0.0210                      1.54936                                                   | 
|    M64/RESULT/i_0/i_219/ZN     INV_X1        Rise  2.1480 0.0260 0.0150             0.796091 3.84775  4.64385           2       100                    | 
|    M64/RESULT/i_0/i_138/B2     OAI22_X1      Rise  2.1480 0.0000 0.0150                      1.61561                                                   | 
|    M64/RESULT/i_0/i_138/ZN     OAI22_X1      Fall  2.1750 0.0270 0.0190             0.755141 2.57361  3.32875           1       100                    | 
|    M64/RESULT/i_0/i_137/B      XNOR2_X1      Fall  2.1750 0.0000 0.0190                      2.36817                                                   | 
|    M64/RESULT/i_0/i_137/ZN     XNOR2_X1      Rise  2.2090 0.0340 0.0170             0.306927 0.97463  1.28156           1       100                    | 
|    M64/RESULT/i_0/sum[56]                    Rise  2.2090 0.0000                                                                                       | 
|    M64/RESULT/S[56]                          Rise  2.2090 0.0000                                                                                       | 
|    M64/c[56]                                 Rise  2.2090 0.0000                                                                                       | 
|    outReg/D[56]                              Rise  2.2090 0.0000                                                                                       | 
|    outReg/i_0_58/A2            AND2_X1       Rise  2.2090 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_58/ZN            AND2_X1       Rise  2.2420 0.0330 0.0080             0.314847 1.14029  1.45514           1       100                    | 
|    outReg/Q_reg[56]/D          DFF_X1        Rise  2.2420 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[56]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[56]/CK         DFF_X1        Rise  0.3190 0.0160 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3190 2.3190 | 
| library setup check                      | -0.0320 2.2870 | 
| data required time                       |  2.2870        | 
|                                          |                | 
| data required time                       |  2.2870        | 
| data arrival time                        | -2.2420        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[52]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_224/A1     NOR2_X1       Fall  1.9530 0.0000 0.0230                      1.41309                                                   | 
|    M64/RESULT/i_0/i_224/ZN     NOR2_X1       Rise  2.0100 0.0570 0.0400             0.348629 6.68337  7.03199           1       100                    | 
|    M64/RESULT/i_0/i_223/A2     NOR2_X4       Rise  2.0100 0.0000 0.0400                      6.68337                                                   | 
|    M64/RESULT/i_0/i_223/ZN     NOR2_X4       Fall  2.0310 0.0210 0.0240             15.119   7.05278  22.1718           4       100                    | 
|    M64/RESULT/i_0/i_134/B2     OAI21_X1      Fall  2.0370 0.0060 0.0250                      1.55833                                                   | 
|    M64/RESULT/i_0/i_134/ZN     OAI21_X1      Rise  2.0880 0.0510 0.0310             0.496299 3.84836  4.34466           2       100                    | 
|    M64/RESULT/i_0/i_132/B2     OAI22_X1      Rise  2.0880 0.0000 0.0310                      1.61561                                                   | 
|    M64/RESULT/i_0/i_132/ZN     OAI22_X1      Fall  2.1210 0.0330 0.0210             0.755643 3.35061  4.10625           2       100                    | 
|    M64/RESULT/i_0/i_131/A      INV_X1        Fall  2.1210 0.0000 0.0210                      1.54936                                                   | 
|    M64/RESULT/i_0/i_131/ZN     INV_X1        Rise  2.1470 0.0260 0.0150             0.883089 3.84775  4.73084           2       100                    | 
|    M64/RESULT/i_0/i_125/B2     OAI22_X1      Rise  2.1470 0.0000 0.0150                      1.61561                                                   | 
|    M64/RESULT/i_0/i_125/ZN     OAI22_X1      Fall  2.1730 0.0260 0.0170             0.385328 2.57361  2.95894           1       100                    | 
|    M64/RESULT/i_0/i_124/B      XNOR2_X1      Fall  2.1730 0.0000 0.0170                      2.36817                                                   | 
|    M64/RESULT/i_0/i_124/ZN     XNOR2_X1      Rise  2.2050 0.0320 0.0160             0.230434 0.97463  1.20506           1       100                    | 
|    M64/RESULT/i_0/sum[52]                    Rise  2.2050 0.0000                                                                                       | 
|    M64/RESULT/S[52]                          Rise  2.2050 0.0000                                                                                       | 
|    M64/c[52]                                 Rise  2.2050 0.0000                                                                                       | 
|    outReg/D[52]                              Rise  2.2050 0.0000                                                                                       | 
|    outReg/i_0_54/A2            AND2_X1       Rise  2.2050 0.0000 0.0160                      0.97463                                                   | 
|    outReg/i_0_54/ZN            AND2_X1       Rise  2.2380 0.0330 0.0080             0.414205 1.14029  1.5545            1       100                    | 
|    outReg/Q_reg[52]/D          DFF_X1        Rise  2.2380 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[52]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[52]/CK         DFF_X1        Rise  0.3180 0.0150 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0320 2.2860 | 
| data required time                       |  2.2860        | 
|                                          |                | 
| data required time                       |  2.2860        | 
| data arrival time                        | -2.2380        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[53]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_224/A1     NOR2_X1       Fall  1.9530 0.0000 0.0230                      1.41309                                                   | 
|    M64/RESULT/i_0/i_224/ZN     NOR2_X1       Rise  2.0100 0.0570 0.0400             0.348629 6.68337  7.03199           1       100                    | 
|    M64/RESULT/i_0/i_223/A2     NOR2_X4       Rise  2.0100 0.0000 0.0400                      6.68337                                                   | 
|    M64/RESULT/i_0/i_223/ZN     NOR2_X4       Fall  2.0310 0.0210 0.0240             15.119   7.05278  22.1718           4       100                    | 
|    M64/RESULT/i_0/i_134/B2     OAI21_X1      Fall  2.0370 0.0060 0.0250                      1.55833                                                   | 
|    M64/RESULT/i_0/i_134/ZN     OAI21_X1      Rise  2.0880 0.0510 0.0310             0.496299 3.84836  4.34466           2       100                    | 
|    M64/RESULT/i_0/i_132/B2     OAI22_X1      Rise  2.0880 0.0000 0.0310                      1.61561                                                   | 
|    M64/RESULT/i_0/i_132/ZN     OAI22_X1      Fall  2.1210 0.0330 0.0210             0.755643 3.35061  4.10625           2       100                    | 
|    M64/RESULT/i_0/i_129/A3     NAND3_X1      Fall  2.1210 0.0000 0.0210                      1.48627                                                   | 
|    M64/RESULT/i_0/i_129/ZN     NAND3_X1      Rise  2.1480 0.0270 0.0130             0.347253 1.67072  2.01797           1       100                    | 
|    M64/RESULT/i_0/i_128/A      OAI21_X1      Rise  2.1480 0.0000 0.0130                      1.67072                                                   | 
|    M64/RESULT/i_0/i_128/ZN     OAI21_X1      Fall  2.1710 0.0230 0.0120             0.809651 2.57361  3.38326           1       100                    | 
|    M64/RESULT/i_0/i_127/B      XNOR2_X1      Fall  2.1710 0.0000 0.0120                      2.36817                                                   | 
|    M64/RESULT/i_0/i_127/ZN     XNOR2_X1      Rise  2.2010 0.0300 0.0160             0.224273 0.97463  1.1989            1       100                    | 
|    M64/RESULT/i_0/sum[53]                    Rise  2.2010 0.0000                                                                                       | 
|    M64/RESULT/S[53]                          Rise  2.2010 0.0000                                                                                       | 
|    M64/c[53]                                 Rise  2.2010 0.0000                                                                                       | 
|    outReg/D[53]                              Rise  2.2010 0.0000                                                                                       | 
|    outReg/i_0_55/A2            AND2_X1       Rise  2.2010 0.0000 0.0160                      0.97463                                                   | 
|    outReg/i_0_55/ZN            AND2_X1       Rise  2.2340 0.0330 0.0080             0.371606 1.14029  1.5119            1       100                    | 
|    outReg/Q_reg[53]/D          DFF_X1        Rise  2.2340 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[53]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[53]/CK         DFF_X1        Rise  0.3180 0.0150 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0320 2.2860 | 
| data required time                       |  2.2860        | 
|                                          |                | 
| data required time                       |  2.2860        | 
| data arrival time                        | -2.2340        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0550        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[51]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_224/A1     NOR2_X1       Fall  1.9530 0.0000 0.0230                      1.41309                                                   | 
|    M64/RESULT/i_0/i_224/ZN     NOR2_X1       Rise  2.0100 0.0570 0.0400             0.348629 6.68337  7.03199           1       100                    | 
|    M64/RESULT/i_0/i_223/A2     NOR2_X4       Rise  2.0100 0.0000 0.0400                      6.68337                                                   | 
|    M64/RESULT/i_0/i_223/ZN     NOR2_X4       Fall  2.0310 0.0210 0.0240             15.119   7.05278  22.1718           4       100                    | 
|    M64/RESULT/i_0/i_134/B2     OAI21_X1      Fall  2.0370 0.0060 0.0250                      1.55833                                                   | 
|    M64/RESULT/i_0/i_134/ZN     OAI21_X1      Rise  2.0880 0.0510 0.0310             0.496299 3.84836  4.34466           2       100                    | 
|    M64/RESULT/i_0/i_132/B2     OAI22_X1      Rise  2.0880 0.0000 0.0310                      1.61561                                                   | 
|    M64/RESULT/i_0/i_132/ZN     OAI22_X1      Fall  2.1210 0.0330 0.0210             0.755643 3.35061  4.10625           2       100                    | 
|    M64/RESULT/i_0/i_131/A      INV_X1        Fall  2.1210 0.0000 0.0210                      1.54936                                                   | 
|    M64/RESULT/i_0/i_131/ZN     INV_X1        Rise  2.1470 0.0260 0.0150             0.883089 3.84775  4.73084           2       100                    | 
|    M64/RESULT/i_0/i_123/A      XOR2_X1       Rise  2.1470 0.0000 0.0150                      2.23214                                                   | 
|    M64/RESULT/i_0/i_123/Z      XOR2_X1       Rise  2.1930 0.0460 0.0200             0.281694 0.97463  1.25632           1       100                    | 
|    M64/RESULT/i_0/sum[51]                    Rise  2.1930 0.0000                                                                                       | 
|    M64/RESULT/S[51]                          Rise  2.1930 0.0000                                                                                       | 
|    M64/c[51]                                 Rise  2.1930 0.0000                                                                                       | 
|    outReg/D[51]                              Rise  2.1930 0.0000                                                                                       | 
|    outReg/i_0_53/A2            AND2_X1       Rise  2.1930 0.0000 0.0200                      0.97463                                                   | 
|    outReg/i_0_53/ZN            AND2_X1       Rise  2.2270 0.0340 0.0090             0.57249  1.14029  1.71278           1       100                    | 
|    outReg/Q_reg[51]/D          DFF_X1        Rise  2.2270 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[51]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[51]/CK         DFF_X1        Rise  0.3180 0.0150 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0320 2.2860 | 
| data required time                       |  2.2860        | 
|                                          |                | 
| data required time                       |  2.2860        | 
| data arrival time                        | -2.2270        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[55]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_224/A1     NOR2_X1       Fall  1.9530 0.0000 0.0230                      1.41309                                                   | 
|    M64/RESULT/i_0/i_224/ZN     NOR2_X1       Rise  2.0100 0.0570 0.0400             0.348629 6.68337  7.03199           1       100                    | 
|    M64/RESULT/i_0/i_223/A2     NOR2_X4       Rise  2.0100 0.0000 0.0400                      6.68337                                                   | 
|    M64/RESULT/i_0/i_223/ZN     NOR2_X4       Fall  2.0310 0.0210 0.0240             15.119   7.05278  22.1718           4       100                    | 
|    M64/RESULT/i_0/i_222/B2     OAI21_X1      Fall  2.0370 0.0060 0.0250                      1.55833                                                   | 
|    M64/RESULT/i_0/i_222/ZN     OAI21_X1      Rise  2.0890 0.0520 0.0320             0.623346 3.84836  4.47171           2       100                    | 
|    M64/RESULT/i_0/i_220/B2     OAI22_X1      Rise  2.0890 0.0000 0.0320                      1.61561                                                   | 
|    M64/RESULT/i_0/i_220/ZN     OAI22_X1      Fall  2.1220 0.0330 0.0210             0.558876 3.36443  3.92331           2       100                    | 
|    M64/RESULT/i_0/i_219/A      INV_X1        Fall  2.1220 0.0000 0.0210                      1.54936                                                   | 
|    M64/RESULT/i_0/i_219/ZN     INV_X1        Rise  2.1480 0.0260 0.0150             0.796091 3.84775  4.64385           2       100                    | 
|    M64/RESULT/i_0/i_215/A      XOR2_X1       Rise  2.1480 0.0000 0.0150                      2.23214                                                   | 
|    M64/RESULT/i_0/i_215/Z      XOR2_X1       Rise  2.1940 0.0460 0.0200             0.346135 0.97463  1.32076           1       100                    | 
|    M64/RESULT/i_0/sum[55]                    Rise  2.1940 0.0000                                                                                       | 
|    M64/RESULT/S[55]                          Rise  2.1940 0.0000                                                                                       | 
|    M64/c[55]                                 Rise  2.1940 0.0000                                                                                       | 
|    outReg/D[55]                              Rise  2.1940 0.0000                                                                                       | 
|    outReg/i_0_57/A2            AND2_X1       Rise  2.1940 0.0000 0.0200                      0.97463                                                   | 
|    outReg/i_0_57/ZN            AND2_X1       Rise  2.2280 0.0340 0.0080             0.386822 1.14029  1.52711           1       100                    | 
|    outReg/Q_reg[55]/D          DFF_X1        Rise  2.2280 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[55]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[55]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0320 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -2.2280        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0630        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[57]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_224/A1     NOR2_X1       Fall  1.9530 0.0000 0.0230                      1.41309                                                   | 
|    M64/RESULT/i_0/i_224/ZN     NOR2_X1       Rise  2.0100 0.0570 0.0400             0.348629 6.68337  7.03199           1       100                    | 
|    M64/RESULT/i_0/i_223/A2     NOR2_X4       Rise  2.0100 0.0000 0.0400                      6.68337                                                   | 
|    M64/RESULT/i_0/i_223/ZN     NOR2_X4       Fall  2.0310 0.0210 0.0240             15.119   7.05278  22.1718           4       100                    | 
|    M64/RESULT/i_0/i_222/B2     OAI21_X1      Fall  2.0370 0.0060 0.0250                      1.55833                                                   | 
|    M64/RESULT/i_0/i_222/ZN     OAI21_X1      Rise  2.0890 0.0520 0.0320             0.623346 3.84836  4.47171           2       100                    | 
|    M64/RESULT/i_0/i_220/B2     OAI22_X1      Rise  2.0890 0.0000 0.0320                      1.61561                                                   | 
|    M64/RESULT/i_0/i_220/ZN     OAI22_X1      Fall  2.1220 0.0330 0.0210             0.558876 3.36443  3.92331           2       100                    | 
|    M64/RESULT/i_0/i_332/A2     NAND2_X1      Fall  2.1220 0.0000 0.0210                      1.50228                                                   | 
|    M64/RESULT/i_0/i_332/ZN     NAND2_X1      Rise  2.1450 0.0230 0.0110             0.171536 1.67685  1.84839           1       100                    | 
|    M64/RESULT/i_0/i_333/B2     AOI21_X1      Rise  2.1450 0.0000 0.0110                      1.67685                                                   | 
|    M64/RESULT/i_0/i_333/ZN     AOI21_X1      Fall  2.1620 0.0170 0.0100             0.191411 2.23275  2.42416           1       100                    | 
|    M64/RESULT/i_0/i_335/A      XNOR2_X1      Fall  2.1620 0.0000 0.0100                      2.12585                                                   | 
|    M64/RESULT/i_0/i_335/ZN     XNOR2_X1      Fall  2.1990 0.0370 0.0120             0.150187 0.97463  1.12482           1       100                    | 
|    M64/RESULT/i_0/sum[57]                    Fall  2.1990 0.0000                                                                                       | 
|    M64/RESULT/S[57]                          Fall  2.1990 0.0000                                                                                       | 
|    M64/c[57]                                 Fall  2.1990 0.0000                                                                                       | 
|    outReg/D[57]                              Fall  2.1990 0.0000                                                                                       | 
|    outReg/i_0_59/A2            AND2_X1       Fall  2.1990 0.0000 0.0120                      0.894119                                                  | 
|    outReg/i_0_59/ZN            AND2_X1       Fall  2.2310 0.0320 0.0060             0.23499  1.14029  1.37528           1       100                    | 
|    outReg/Q_reg[57]/D          DFF_X1        Fall  2.2310 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[57]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[57]/CK         DFF_X1        Rise  0.3190 0.0160 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3190 2.3190 | 
| library setup check                      | -0.0210 2.2980 | 
| data required time                       |  2.2980        | 
|                                          |                | 
| data required time                       |  2.2980        | 
| data arrival time                        | -2.2310        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[49]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_224/A1     NOR2_X1       Fall  1.9530 0.0000 0.0230                      1.41309                                                   | 
|    M64/RESULT/i_0/i_224/ZN     NOR2_X1       Rise  2.0100 0.0570 0.0400             0.348629 6.68337  7.03199           1       100                    | 
|    M64/RESULT/i_0/i_223/A2     NOR2_X4       Rise  2.0100 0.0000 0.0400                      6.68337                                                   | 
|    M64/RESULT/i_0/i_223/ZN     NOR2_X4       Fall  2.0310 0.0210 0.0240             15.119   7.05278  22.1718           4       100                    | 
|    M64/RESULT/i_0/i_119/B2     AOI21_X1      Fall  2.0370 0.0060 0.0250                      1.40993                                                   | 
|    M64/RESULT/i_0/i_119/ZN     AOI21_X1      Rise  2.0900 0.0530 0.0350             0.749138 3.80404  4.55317           2       100                    | 
|    M64/RESULT/i_0/i_118/B2     OAI21_X1      Rise  2.0900 0.0000 0.0350                      1.57189                                                   | 
|    M64/RESULT/i_0/i_118/ZN     OAI21_X1      Fall  2.1130 0.0230 0.0140             0.22274  1.70023  1.92297           1       100                    | 
|    M64/RESULT/i_0/i_117/A      INV_X1        Fall  2.1130 0.0000 0.0140                      1.54936                                                   | 
|    M64/RESULT/i_0/i_117/ZN     INV_X1        Rise  2.1350 0.0220 0.0130             0.450896 3.80404  4.25493           2       100                    | 
|    M64/RESULT/i_0/i_115/B2     OAI21_X1      Rise  2.1350 0.0000 0.0130                      1.57189                                                   | 
|    M64/RESULT/i_0/i_115/ZN     OAI21_X1      Fall  2.1550 0.0200 0.0110             0.215855 2.57361  2.78946           1       100                    | 
|    M64/RESULT/i_0/i_114/B      XNOR2_X1      Fall  2.1550 0.0000 0.0110                      2.36817                                                   | 
|    M64/RESULT/i_0/i_114/ZN     XNOR2_X1      Rise  2.1850 0.0300 0.0170             0.301107 0.97463  1.27574           1       100                    | 
|    M64/RESULT/i_0/sum[49]                    Rise  2.1850 0.0000                                                                                       | 
|    M64/RESULT/S[49]                          Rise  2.1850 0.0000                                                                                       | 
|    M64/c[49]                                 Rise  2.1850 0.0000                                                                                       | 
|    outReg/D[49]                              Rise  2.1850 0.0000                                                                                       | 
|    outReg/i_0_51/A2            AND2_X1       Rise  2.1850 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_51/ZN            AND2_X1       Rise  2.2180 0.0330 0.0080             0.278785 1.14029  1.41908           1       100                    | 
|    outReg/Q_reg[49]/D          DFF_X1        Rise  2.2180 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[49]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[49]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0320 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -2.2180        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0730        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[61]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_343/B1     OAI21_X4      Fall  1.9530 0.0000 0.0230                      5.55605                                                   | 
|    M64/RESULT/i_0/i_343/ZN     OAI21_X4      Rise  2.0060 0.0530 0.0420             21.2928  3.29401  24.5868           2       100                    | 
|    M64/RESULT/i_0/i_359/B1     AOI21_X1      Rise  2.0140 0.0080 0.0420    0.0010            1.647                                                     | 
|    M64/RESULT/i_0/i_359/ZN     AOI21_X1      Fall  2.0350 0.0210 0.0150             0.254475 1.65135  1.90582           1       100                    | 
|    M64/RESULT/i_0/i_358/A2     NOR2_X1       Fall  2.0350 0.0000 0.0150                      1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN     NOR2_X1       Rise  2.0860 0.0510 0.0340             0.716687 5.00287  5.71956           3       100                    | 
|    M64/RESULT/i_0/i_146/A1     NOR2_X1       Rise  2.0860 0.0000 0.0340                      1.71447                                                   | 
|    M64/RESULT/i_0/i_146/ZN     NOR2_X1       Fall  2.1020 0.0160 0.0140             0.363769 3.22324  3.58701           2       100                    | 
|    M64/RESULT/i_0/i_145/B2     OAI21_X1      Fall  2.1020 0.0000 0.0140                      1.55833                                                   | 
|    M64/RESULT/i_0/i_145/ZN     OAI21_X1      Rise  2.1410 0.0390 0.0240             0.241386 2.57361  2.81499           1       100                    | 
|    M64/RESULT/i_0/i_144/B      XNOR2_X1      Rise  2.1410 0.0000 0.0240                      2.57361                                                   | 
|    M64/RESULT/i_0/i_144/ZN     XNOR2_X1      Rise  2.1820 0.0410 0.0170             0.203469 0.97463  1.1781            1       100                    | 
|    M64/RESULT/i_0/sum[61]                    Rise  2.1820 0.0000                                                                                       | 
|    M64/RESULT/S[61]                          Rise  2.1820 0.0000                                                                                       | 
|    M64/c[61]                                 Rise  2.1820 0.0000                                                                                       | 
|    outReg/D[61]                              Rise  2.1820 0.0000                                                                                       | 
|    outReg/i_0_63/A2            AND2_X1       Rise  2.1820 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_63/ZN            AND2_X1       Rise  2.2160 0.0340 0.0080             0.518882 1.14029  1.65917           1       100                    | 
|    outReg/Q_reg[61]/D          DFF_X1        Rise  2.2160 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[61]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[61]/CK         DFF_X1        Rise  0.3180 0.0150 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0320 2.2860 | 
| data required time                       |  2.2860        | 
|                                          |                | 
| data required time                       |  2.2860        | 
| data arrival time                        | -2.2160        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0730        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[60]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_343/B1     OAI21_X4      Fall  1.9530 0.0000 0.0230                      5.55605                                                   | 
|    M64/RESULT/i_0/i_343/ZN     OAI21_X4      Rise  2.0060 0.0530 0.0420             21.2928  3.29401  24.5868           2       100                    | 
|    M64/RESULT/i_0/i_359/B1     AOI21_X1      Rise  2.0140 0.0080 0.0420    0.0010            1.647                                                     | 
|    M64/RESULT/i_0/i_359/ZN     AOI21_X1      Fall  2.0350 0.0210 0.0150             0.254475 1.65135  1.90582           1       100                    | 
|    M64/RESULT/i_0/i_358/A2     NOR2_X1       Fall  2.0350 0.0000 0.0150                      1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN     NOR2_X1       Rise  2.0860 0.0510 0.0340             0.716687 5.00287  5.71956           3       100                    | 
|    M64/RESULT/i_0/i_146/A1     NOR2_X1       Rise  2.0860 0.0000 0.0340                      1.71447                                                   | 
|    M64/RESULT/i_0/i_146/ZN     NOR2_X1       Fall  2.1020 0.0160 0.0140             0.363769 3.22324  3.58701           2       100                    | 
|    M64/RESULT/i_0/i_142/A2     NOR2_X1       Fall  2.1020 0.0000 0.0140                      1.56385                                                   | 
|    M64/RESULT/i_0/i_142/ZN     NOR2_X1       Rise  2.1380 0.0360 0.0210             0.257534 2.57361  2.83114           1       100                    | 
|    M64/RESULT/i_0/i_141/B      XNOR2_X1      Rise  2.1380 0.0000 0.0210                      2.57361                                                   | 
|    M64/RESULT/i_0/i_141/ZN     XNOR2_X1      Rise  2.1790 0.0410 0.0170             0.319901 0.97463  1.29453           1       100                    | 
|    M64/RESULT/i_0/sum[60]                    Rise  2.1790 0.0000                                                                                       | 
|    M64/RESULT/S[60]                          Rise  2.1790 0.0000                                                                                       | 
|    M64/c[60]                                 Rise  2.1790 0.0000                                                                                       | 
|    outReg/D[60]                              Rise  2.1790 0.0000                                                                                       | 
|    outReg/i_0_62/A2            AND2_X1       Rise  2.1790 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_62/ZN            AND2_X1       Rise  2.2130 0.0340 0.0090             0.776817 1.14029  1.91711           1       100                    | 
|    outReg/Q_reg[60]/D          DFF_X1        Rise  2.2130 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[60]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[60]/CK         DFF_X1        Rise  0.3180 0.0150 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0320 2.2860 | 
| data required time                       |  2.2860        | 
|                                          |                | 
| data required time                       |  2.2860        | 
| data arrival time                        | -2.2130        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[48]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_224/A1     NOR2_X1       Fall  1.9530 0.0000 0.0230                      1.41309                                                   | 
|    M64/RESULT/i_0/i_224/ZN     NOR2_X1       Rise  2.0100 0.0570 0.0400             0.348629 6.68337  7.03199           1       100                    | 
|    M64/RESULT/i_0/i_223/A2     NOR2_X4       Rise  2.0100 0.0000 0.0400                      6.68337                                                   | 
|    M64/RESULT/i_0/i_223/ZN     NOR2_X4       Fall  2.0310 0.0210 0.0240             15.119   7.05278  22.1718           4       100                    | 
|    M64/RESULT/i_0/i_119/B2     AOI21_X1      Fall  2.0370 0.0060 0.0250                      1.40993                                                   | 
|    M64/RESULT/i_0/i_119/ZN     AOI21_X1      Rise  2.0900 0.0530 0.0350             0.749138 3.80404  4.55317           2       100                    | 
|    M64/RESULT/i_0/i_118/B2     OAI21_X1      Rise  2.0900 0.0000 0.0350                      1.57189                                                   | 
|    M64/RESULT/i_0/i_118/ZN     OAI21_X1      Fall  2.1130 0.0230 0.0140             0.22274  1.70023  1.92297           1       100                    | 
|    M64/RESULT/i_0/i_117/A      INV_X1        Fall  2.1130 0.0000 0.0140                      1.54936                                                   | 
|    M64/RESULT/i_0/i_117/ZN     INV_X1        Rise  2.1350 0.0220 0.0130             0.450896 3.80404  4.25493           2       100                    | 
|    M64/RESULT/i_0/i_112/A      XOR2_X1       Rise  2.1350 0.0000 0.0130                      2.23214                                                   | 
|    M64/RESULT/i_0/i_112/Z      XOR2_X1       Rise  2.1800 0.0450 0.0190             0.233607 0.97463  1.20824           1       100                    | 
|    M64/RESULT/i_0/sum[48]                    Rise  2.1800 0.0000                                                                                       | 
|    M64/RESULT/S[48]                          Rise  2.1800 0.0000                                                                                       | 
|    M64/c[48]                                 Rise  2.1800 0.0000                                                                                       | 
|    outReg/D[48]                              Rise  2.1800 0.0000                                                                                       | 
|    outReg/i_0_50/A2            AND2_X1       Rise  2.1800 0.0000 0.0190                      0.97463                                                   | 
|    outReg/i_0_50/ZN            AND2_X1       Rise  2.2140 0.0340 0.0080             0.449763 1.14029  1.59005           1       100                    | 
|    outReg/Q_reg[48]/D          DFF_X1        Rise  2.2140 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[48]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[48]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0320 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -2.2140        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[63]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_343/B1     OAI21_X4      Fall  1.9530 0.0000 0.0230                      5.55605                                                   | 
|    M64/RESULT/i_0/i_343/ZN     OAI21_X4      Rise  2.0060 0.0530 0.0420             21.2928  3.29401  24.5868           2       100                    | 
|    M64/RESULT/i_0/i_341/B1     AOI21_X1      Rise  2.0140 0.0080 0.0420    0.0010            1.647                                                     | 
|    M64/RESULT/i_0/i_341/ZN     AOI21_X1      Fall  2.0430 0.0290 0.0180             0.593433 3.89419  4.48763           2       100                    | 
|    M64/RESULT/i_0/i_366/B1     OAI21_X1      Fall  2.0430 0.0000 0.0180                      1.45983                                                   | 
|    M64/RESULT/i_0/i_366/ZN     OAI21_X1      Rise  2.0740 0.0310 0.0190             0.246745 1.67685  1.9236            1       100                    | 
|    M64/RESULT/i_0/i_365/B2     AOI21_X1      Rise  2.0740 0.0000 0.0190                      1.67685                                                   | 
|    M64/RESULT/i_0/i_365/ZN     AOI21_X1      Fall  2.0970 0.0230 0.0180             0.513174 3.85911  4.37228           2       100                    | 
|    M64/RESULT/i_0/i_383/A      AOI21_X1      Fall  2.0970 0.0000 0.0180                      1.53534                                                   | 
|    M64/RESULT/i_0/i_383/ZN     AOI21_X1      Rise  2.1420 0.0450 0.0230             0.434861 1.57189  2.00675           1       100                    | 
|    M64/RESULT/i_0/i_382/B2     OAI21_X1      Rise  2.1420 0.0000 0.0230                      1.57189                                                   | 
|    M64/RESULT/i_0/i_382/ZN     OAI21_X1      Fall  2.1630 0.0210 0.0120             0.315647 1.59903  1.91468           1       100                    | 
|    M64/RESULT/i_0/i_378/A1     NAND2_X1      Fall  2.1630 0.0000 0.0120                      1.5292                                                    | 
|    M64/RESULT/i_0/i_378/ZN     NAND2_X1      Rise  2.1770 0.0140 0.0090             0.191721 0.918145 1.10987           1       100                    | 
|    M64/RESULT/i_0/sum[63]                    Rise  2.1770 0.0000                                                                                       | 
|    M64/RESULT/S[63]                          Rise  2.1770 0.0000                                                                                       | 
|    M64/c[63]                                 Rise  2.1770 0.0000                                                                                       | 
|    outReg/D[63]                              Rise  2.1770 0.0000                                                                                       | 
|    outReg/i_0_65/A1            AND2_X1       Rise  2.1770 0.0000 0.0090                      0.918145                                                  | 
|    outReg/i_0_65/ZN            AND2_X1       Rise  2.2060 0.0290 0.0080             0.232404 1.14029  1.37269           1       100                    | 
|    outReg/Q_reg[63]/D          DFF_X1        Rise  2.2060 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[63]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[63]/CK         DFF_X1        Rise  0.3180 0.0150 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0320 2.2860 | 
| data required time                       |  2.2860        | 
|                                          |                | 
| data required time                       |  2.2860        | 
| data arrival time                        | -2.2060        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[47]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_224/A1     NOR2_X1       Fall  1.9530 0.0000 0.0230                      1.41309                                                   | 
|    M64/RESULT/i_0/i_224/ZN     NOR2_X1       Rise  2.0100 0.0570 0.0400             0.348629 6.68337  7.03199           1       100                    | 
|    M64/RESULT/i_0/i_223/A2     NOR2_X4       Rise  2.0100 0.0000 0.0400                      6.68337                                                   | 
|    M64/RESULT/i_0/i_223/ZN     NOR2_X4       Fall  2.0310 0.0210 0.0240             15.119   7.05278  22.1718           4       100                    | 
|    M64/RESULT/i_0/i_119/B2     AOI21_X1      Fall  2.0370 0.0060 0.0250                      1.40993                                                   | 
|    M64/RESULT/i_0/i_119/ZN     AOI21_X1      Rise  2.0900 0.0530 0.0350             0.749138 3.80404  4.55317           2       100                    | 
|    M64/RESULT/i_0/i_111/A      XOR2_X1       Rise  2.0900 0.0000 0.0350                      2.23214                                                   | 
|    M64/RESULT/i_0/i_111/Z      XOR2_X1       Rise  2.1430 0.0530 0.0220             0.890596 0.97463  1.86523           1       100                    | 
|    M64/RESULT/i_0/sum[47]                    Rise  2.1430 0.0000                                                                                       | 
|    M64/RESULT/S[47]                          Rise  2.1430 0.0000                                                                                       | 
|    M64/c[47]                                 Rise  2.1430 0.0000                                                                                       | 
|    outReg/D[47]                              Rise  2.1430 0.0000                                                                                       | 
|    outReg/i_0_49/A2            AND2_X1       Rise  2.1460 0.0030 0.0220    0.0030            0.97463                                                   | 
|    outReg/i_0_49/ZN            AND2_X1       Rise  2.1800 0.0340 0.0080             0.215412 1.14029  1.3557            1       100                    | 
|    outReg/Q_reg[47]/D          DFF_X1        Rise  2.1800 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[47]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[47]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0320 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -2.1800        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1110        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[59]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_343/B1     OAI21_X4      Fall  1.9530 0.0000 0.0230                      5.55605                                                   | 
|    M64/RESULT/i_0/i_343/ZN     OAI21_X4      Rise  2.0060 0.0530 0.0420             21.2928  3.29401  24.5868           2       100                    | 
|    M64/RESULT/i_0/i_359/B1     AOI21_X1      Rise  2.0140 0.0080 0.0420    0.0010            1.647                                                     | 
|    M64/RESULT/i_0/i_359/ZN     AOI21_X1      Fall  2.0350 0.0210 0.0150             0.254475 1.65135  1.90582           1       100                    | 
|    M64/RESULT/i_0/i_358/A2     NOR2_X1       Fall  2.0350 0.0000 0.0150                      1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN     NOR2_X1       Rise  2.0860 0.0510 0.0340             0.716687 5.00287  5.71956           3       100                    | 
|    M64/RESULT/i_0/i_355/A      AOI21_X1      Rise  2.0860 0.0000 0.0340                      1.62635                                                   | 
|    M64/RESULT/i_0/i_355/ZN     AOI21_X1      Fall  2.1060 0.0200 0.0170             0.137199 2.23275  2.36995           1       100                    | 
|    M64/RESULT/i_0/i_353/A      XNOR2_X1      Fall  2.1060 0.0000 0.0170                      2.12585                                                   | 
|    M64/RESULT/i_0/i_353/ZN     XNOR2_X1      Fall  2.1470 0.0410 0.0120             0.413433 0.97463  1.38806           1       100                    | 
|    M64/RESULT/i_0/sum[59]                    Fall  2.1470 0.0000                                                                                       | 
|    M64/RESULT/S[59]                          Fall  2.1470 0.0000                                                                                       | 
|    M64/c[59]                                 Fall  2.1470 0.0000                                                                                       | 
|    outReg/D[59]                              Fall  2.1470 0.0000                                                                                       | 
|    outReg/i_0_61/A2            AND2_X1       Fall  2.1470 0.0000 0.0120                      0.894119                                                  | 
|    outReg/i_0_61/ZN            AND2_X1       Fall  2.1790 0.0320 0.0060             0.293164 1.14029  1.43345           1       100                    | 
|    outReg/Q_reg[59]/D          DFF_X1        Fall  2.1790 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[59]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[59]/CK         DFF_X1        Rise  0.3180 0.0150 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0210 2.2970 | 
| data required time                       |  2.2970        | 
|                                          |                | 
| data required time                       |  2.2970        | 
| data arrival time                        | -2.1790        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1210        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[40]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[5]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q           DFF_X1        Rise  0.4130 0.1190 0.0240             1.46668  7.90977  9.37645           2       100      F             | 
|    inRegA/Q[5]                               Rise  0.4130 0.0000                                                                                       | 
|    M64/a[5]                                  Rise  0.4130 0.0000                                                                                       | 
|    M64/i_0_0_11/A              INV_X4        Rise  0.4130 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_11/ZN             INV_X4        Fall  0.4540 0.0410 0.0260             39.7887  51.1917  90.9803           31      100                    | 
|    M64/i_0_0_203/A2            NOR2_X1       Fall  0.4990 0.0450 0.0570                      1.56385                                                   | 
|    M64/i_0_0_203/ZN            NOR2_X1       Rise  0.5710 0.0720 0.0410             1.21139  5.49384  6.70522           3       100                    | 
|    M64/A1_2/in3[10]                          Rise  0.5710 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A          XNOR2_X1      Rise  0.5710 0.0000 0.0410                      2.23275                                                   | 
|    M64/A1_2/i_0_108/ZN         XNOR2_X1      Rise  0.6210 0.0500 0.0250             0.367175 2.57361  2.94078           1       100                    | 
|    M64/A1_2/i_0_107/B          XNOR2_X1      Rise  0.6210 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_107/ZN         XNOR2_X1      Rise  0.6750 0.0540 0.0400             0.693412 5.49384  6.18725           3       100                    | 
|    M64/A1_2/sum[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A          XNOR2_X1      Rise  0.6750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN         XNOR2_X1      Rise  0.7250 0.0500 0.0240             0.305833 2.57361  2.87944           1       100                    | 
|    M64/A2_1/i_0_114/B          XNOR2_X1      Rise  0.7250 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN         XNOR2_X1      Rise  0.7790 0.0540 0.0400             0.531207 5.8097   6.34091           3       100                    | 
|    M64/A2_1/sum[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B          XNOR2_X1      Rise  0.7790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN         XNOR2_X1      Rise  0.8280 0.0490 0.0250             0.440291 2.57361  3.0139            1       100                    | 
|    M64/A3_1/i_0_116/B          XNOR2_X1      Rise  0.8280 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN         XNOR2_X1      Rise  0.8820 0.0540 0.0400             0.525385 5.8097   6.33509           3       100                    | 
|    M64/A3_1/sum[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B          XNOR2_X1      Rise  0.8820 0.0000 0.0400                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN         XNOR2_X1      Rise  0.9310 0.0490 0.0250             0.246334 2.57361  2.81994           1       100                    | 
|    M64/A4_1/i_0_122/B          XNOR2_X1      Rise  0.9310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN         XNOR2_X1      Rise  0.9860 0.0550 0.0430             1.03314  5.8097   6.84284           3       100                    | 
|    M64/A4_1/sum[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B          XNOR2_X1      Rise  0.9860 0.0000 0.0430                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN         XNOR2_X1      Fall  1.0140 0.0280 0.0180             0.326413 2.57361  2.90002           1       100                    | 
|    M64/A5_1/i_0_132/B          XNOR2_X1      Fall  1.0140 0.0000 0.0180                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN         XNOR2_X1      Fall  1.0620 0.0480 0.0150             0.655324 3.38608  4.04141           2       100                    | 
|    M64/A5_1/sum[10]                          Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/in1[10]                            Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/i_0_145/B            XOR2_X1       Fall  1.0620 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z            XOR2_X1       Fall  1.1240 0.0620 0.0140             0.464345 3.38608  3.85043           2       100                    | 
|    M64/A6/sum[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/in1[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/i_0_141/B            XOR2_X1       Fall  1.1240 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z            XOR2_X1       Fall  1.1860 0.0620 0.0140             0.723208 3.38608  4.10929           2       100                    | 
|    M64/A7/sum[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/in1[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/i_0_121/B            XOR2_X1       Fall  1.1860 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z            XOR2_X1       Fall  1.2470 0.0610 0.0140             0.452252 3.38608  3.83834           2       100                    | 
|    M64/A8/sum[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/in1[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/i_0_57/B             XOR2_X1       Fall  1.2470 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z             XOR2_X1       Fall  1.3080 0.0610 0.0130             0.326061 3.23609  3.56215           2       100                    | 
|    M64/A9/sum[10]                            Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/a[10]                          Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                      Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2     NAND2_X1      Fall  1.3080 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN     NAND2_X1      Rise  1.3390 0.0310 0.0200             1.07694  5.54986  6.6268            3       100                    | 
|    M64/RESULT/i_0/i_207/B1     AOI21_X1      Rise  1.3390 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Fall  1.3660 0.0270 0.0160             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Fall  1.3660 0.0000 0.0160                      2.88084                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Rise  1.3930 0.0270 0.0260             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Rise  1.3930 0.0000 0.0260                      6.20185                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Fall  1.4100 0.0170 0.0100             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Fall  1.4100 0.0000 0.0100                      3.20412                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Rise  1.4640 0.0540 0.0400             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Rise  1.4640 0.0000 0.0400                      1.6163                                                    | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Fall  1.4910 0.0270 0.0170             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Fall  1.4910 0.0000 0.0170                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Rise  1.5750 0.0840 0.0430             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Rise  1.5750 0.0000 0.0430                      1.6163                                                    | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Fall  1.6010 0.0260 0.0170             1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Fall  1.6010 0.0000 0.0170                      3.49679                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Rise  1.6970 0.0960 0.0560             0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Rise  1.6970 0.0000 0.0560                      1.6163                                                    | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Fall  1.7260 0.0290 0.0210             0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Fall  1.7260 0.0000 0.0210                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Rise  1.8260 0.1000 0.0560             1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_96/B1      OAI21_X1      Rise  1.8260 0.0000 0.0560                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN      OAI21_X1      Fall  1.8630 0.0370 0.0240             0.195629 6.25843  6.45405           1       100                    | 
|    M64/RESULT/i_0/i_95/A       INV_X4        Fall  1.8630 0.0000 0.0240                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN      INV_X4        Rise  1.8970 0.0340 0.0260             30.4516  5.48089  35.9325           3       100                    | 
|    M64/RESULT/i_0/i_94/B2      OAI21_X1      Rise  1.9090 0.0120 0.0270    0.0010            1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN      OAI21_X1      Fall  1.9310 0.0220 0.0160             0.335142 1.70023  2.03537           1       100                    | 
|    M64/RESULT/i_0/i_93/A       INV_X1        Fall  1.9310 0.0000 0.0160                      1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN      INV_X1        Rise  1.9590 0.0280 0.0170             0.864228 5.48089  6.34512           3       100                    | 
|    M64/RESULT/i_0/i_92/B2      OAI21_X1      Rise  1.9590 0.0000 0.0170                      1.57189                                                   | 
|    M64/RESULT/i_0/i_92/ZN      OAI21_X1      Fall  1.9870 0.0280 0.0200             0.568945 5.5659   6.13484           2       100                    | 
|    M64/RESULT/i_0/i_90/B2      OAI22_X2      Fall  1.9870 0.0000 0.0200                      3.20412                                                   | 
|    M64/RESULT/i_0/i_90/ZN      OAI22_X2      Rise  2.0360 0.0490 0.0310             0.603659 3.35061  3.95427           2       100                    | 
|    M64/RESULT/i_0/i_89/A       INV_X1        Rise  2.0360 0.0000 0.0310                      1.70023                                                   | 
|    M64/RESULT/i_0/i_89/ZN      INV_X1        Fall  2.0560 0.0200 0.0130             0.725251 5.56529  6.29054           2       100                    | 
|    M64/RESULT/i_0/i_83/B2      OAI22_X2      Fall  2.0560 0.0000 0.0130                      3.20412                                                   | 
|    M64/RESULT/i_0/i_83/ZN      OAI22_X2      Rise  2.0990 0.0430 0.0290             0.301534 2.57361  2.87514           1       100                    | 
|    M64/RESULT/i_0/i_82/B       XNOR2_X1      Rise  2.0990 0.0000 0.0290                      2.57361                                                   | 
|    M64/RESULT/i_0/i_82/ZN      XNOR2_X1      Rise  2.1410 0.0420 0.0160             0.144583 0.97463  1.11921           1       100                    | 
|    M64/RESULT/i_0/sum[40]                    Rise  2.1410 0.0000                                                                                       | 
|    M64/RESULT/S[40]                          Rise  2.1410 0.0000                                                                                       | 
|    M64/c[40]                                 Rise  2.1410 0.0000                                                                                       | 
|    outReg/D[40]                              Rise  2.1410 0.0000                                                                                       | 
|    outReg/i_0_42/A2            AND2_X1       Rise  2.1410 0.0000 0.0160                      0.97463                                                   | 
|    outReg/i_0_42/ZN            AND2_X1       Rise  2.1730 0.0320 0.0080             0.253612 1.14029  1.3939            1       100                    | 
|    outReg/Q_reg[40]/D          DFF_X1        Rise  2.1730 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[40]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[40]/CK         DFF_X1        Rise  0.3230 0.0200 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0320 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.1730        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1210        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[54]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_224/A1     NOR2_X1       Fall  1.9530 0.0000 0.0230                      1.41309                                                   | 
|    M64/RESULT/i_0/i_224/ZN     NOR2_X1       Rise  2.0100 0.0570 0.0400             0.348629 6.68337  7.03199           1       100                    | 
|    M64/RESULT/i_0/i_223/A2     NOR2_X4       Rise  2.0100 0.0000 0.0400                      6.68337                                                   | 
|    M64/RESULT/i_0/i_223/ZN     NOR2_X4       Fall  2.0310 0.0210 0.0240             15.119   7.05278  22.1718           4       100                    | 
|    M64/RESULT/i_0/i_222/B2     OAI21_X1      Fall  2.0370 0.0060 0.0250                      1.55833                                                   | 
|    M64/RESULT/i_0/i_222/ZN     OAI21_X1      Rise  2.0890 0.0520 0.0320             0.623346 3.84836  4.47171           2       100                    | 
|    M64/RESULT/i_0/i_136/A      XNOR2_X1      Rise  2.0890 0.0000 0.0320                      2.23275                                                   | 
|    M64/RESULT/i_0/i_136/ZN     XNOR2_X1      Rise  2.1320 0.0430 0.0170             0.261029 0.97463  1.23566           1       100                    | 
|    M64/RESULT/i_0/sum[54]                    Rise  2.1320 0.0000                                                                                       | 
|    M64/RESULT/S[54]                          Rise  2.1320 0.0000                                                                                       | 
|    M64/c[54]                                 Rise  2.1320 0.0000                                                                                       | 
|    outReg/D[54]                              Rise  2.1320 0.0000                                                                                       | 
|    outReg/i_0_56/A2            AND2_X1       Rise  2.1320 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_56/ZN            AND2_X1       Rise  2.1660 0.0340 0.0090             0.5804   1.14029  1.72069           1       100                    | 
|    outReg/Q_reg[54]/D          DFF_X1        Rise  2.1660 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[54]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[54]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0320 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -2.1660        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1250        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[50]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_224/A1     NOR2_X1       Fall  1.9530 0.0000 0.0230                      1.41309                                                   | 
|    M64/RESULT/i_0/i_224/ZN     NOR2_X1       Rise  2.0100 0.0570 0.0400             0.348629 6.68337  7.03199           1       100                    | 
|    M64/RESULT/i_0/i_223/A2     NOR2_X4       Rise  2.0100 0.0000 0.0400                      6.68337                                                   | 
|    M64/RESULT/i_0/i_223/ZN     NOR2_X4       Fall  2.0310 0.0210 0.0240             15.119   7.05278  22.1718           4       100                    | 
|    M64/RESULT/i_0/i_134/B2     OAI21_X1      Fall  2.0370 0.0060 0.0250                      1.55833                                                   | 
|    M64/RESULT/i_0/i_134/ZN     OAI21_X1      Rise  2.0880 0.0510 0.0310             0.496299 3.84836  4.34466           2       100                    | 
|    M64/RESULT/i_0/i_122/A      XNOR2_X1      Rise  2.0880 0.0000 0.0310                      2.23275                                                   | 
|    M64/RESULT/i_0/i_122/ZN     XNOR2_X1      Rise  2.1310 0.0430 0.0180             0.443304 0.97463  1.41793           1       100                    | 
|    M64/RESULT/i_0/sum[50]                    Rise  2.1310 0.0000                                                                                       | 
|    M64/RESULT/S[50]                          Rise  2.1310 0.0000                                                                                       | 
|    M64/c[50]                                 Rise  2.1310 0.0000                                                                                       | 
|    outReg/D[50]                              Rise  2.1310 0.0000                                                                                       | 
|    outReg/i_0_52/A2            AND2_X1       Rise  2.1310 0.0000 0.0180                      0.97463                                                   | 
|    outReg/i_0_52/ZN            AND2_X1       Rise  2.1640 0.0330 0.0080             0.351145 1.14029  1.49143           1       100                    | 
|    outReg/Q_reg[50]/D          DFF_X1        Rise  2.1640 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[50]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[50]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0320 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -2.1640        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1270        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[62]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_343/B1     OAI21_X4      Fall  1.9530 0.0000 0.0230                      5.55605                                                   | 
|    M64/RESULT/i_0/i_343/ZN     OAI21_X4      Rise  2.0060 0.0530 0.0420             21.2928  3.29401  24.5868           2       100                    | 
|    M64/RESULT/i_0/i_341/B1     AOI21_X1      Rise  2.0140 0.0080 0.0420    0.0010            1.647                                                     | 
|    M64/RESULT/i_0/i_341/ZN     AOI21_X1      Fall  2.0430 0.0290 0.0180             0.593433 3.89419  4.48763           2       100                    | 
|    M64/RESULT/i_0/i_366/B1     OAI21_X1      Fall  2.0430 0.0000 0.0180                      1.45983                                                   | 
|    M64/RESULT/i_0/i_366/ZN     OAI21_X1      Rise  2.0740 0.0310 0.0190             0.246745 1.67685  1.9236            1       100                    | 
|    M64/RESULT/i_0/i_365/B2     AOI21_X1      Rise  2.0740 0.0000 0.0190                      1.67685                                                   | 
|    M64/RESULT/i_0/i_365/ZN     AOI21_X1      Fall  2.0970 0.0230 0.0180             0.513174 3.85911  4.37228           2       100                    | 
|    M64/RESULT/i_0/i_363/A      XNOR2_X1      Fall  2.0970 0.0000 0.0180                      2.12585                                                   | 
|    M64/RESULT/i_0/i_363/ZN     XNOR2_X1      Fall  2.1380 0.0410 0.0140             0.30968  0.97463  1.28431           1       100                    | 
|    M64/RESULT/i_0/sum[62]                    Fall  2.1380 0.0000                                                                                       | 
|    M64/RESULT/S[62]                          Fall  2.1380 0.0000                                                                                       | 
|    M64/c[62]                                 Fall  2.1380 0.0000                                                                                       | 
|    outReg/D[62]                              Fall  2.1380 0.0000                                                                                       | 
|    outReg/i_0_64/A2            AND2_X1       Fall  2.1380 0.0000 0.0140                      0.894119                                                  | 
|    outReg/i_0_64/ZN            AND2_X1       Fall  2.1710 0.0330 0.0060             0.437731 1.14029  1.57802           1       100                    | 
|    outReg/Q_reg[62]/D          DFF_X1        Fall  2.1710 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[62]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[62]/CK         DFF_X1        Rise  0.3180 0.0150 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0210 2.2970 | 
| data required time                       |  2.2970        | 
|                                          |                | 
| data required time                       |  2.2970        | 
| data arrival time                        | -2.1710        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1290        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[39]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230 0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                           | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                           | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230          6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250 35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500          1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420 1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                           | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420          2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250 0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250          2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420 1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420          2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250 0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250          2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410 0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410          2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240 0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240          2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410 0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410          2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250 0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410 0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240 0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240          2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280 0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                           | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                           | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280          2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310 0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310          2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320 0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320          2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330 0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330          2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400 0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400          1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140 0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140          1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420 0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420          3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190 0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190          5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110 1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110          3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210 2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210          1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610 0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610          6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180 1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540 1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540          3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180 0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Fall  1.7060 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Rise  1.7960 0.0900 0.0600 0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Rise  1.7960 0.0000 0.0600          6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Fall  1.8200 0.0240 0.0190 1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_96/B1      OAI21_X1      Fall  1.8200 0.0000 0.0190          1.45983                                                   | 
|    M64/RESULT/i_0/i_96/ZN      OAI21_X1      Rise  1.8750 0.0550 0.0400 0.195629 6.25843  6.45405           1       100                    | 
|    M64/RESULT/i_0/i_95/A       INV_X4        Rise  1.8750 0.0000 0.0400          6.25843                                                   | 
|    M64/RESULT/i_0/i_95/ZN      INV_X4        Fall  1.8980 0.0230 0.0180 30.4516  5.48089  35.9325           3       100                    | 
|    M64/RESULT/i_0/i_94/B2      OAI21_X1      Fall  1.9090 0.0110 0.0200          1.55833                                                   | 
|    M64/RESULT/i_0/i_94/ZN      OAI21_X1      Rise  1.9470 0.0380 0.0200 0.335142 1.70023  2.03537           1       100                    | 
|    M64/RESULT/i_0/i_93/A       INV_X1        Rise  1.9470 0.0000 0.0200          1.70023                                                   | 
|    M64/RESULT/i_0/i_93/ZN      INV_X1        Fall  1.9650 0.0180 0.0100 0.864228 5.48089  6.34512           3       100                    | 
|    M64/RESULT/i_0/i_92/B2      OAI21_X1      Fall  1.9650 0.0000 0.0100          1.55833                                                   | 
|    M64/RESULT/i_0/i_92/ZN      OAI21_X1      Rise  2.0200 0.0550 0.0390 0.568945 5.5659   6.13484           2       100                    | 
|    M64/RESULT/i_0/i_90/B2      OAI22_X2      Rise  2.0200 0.0000 0.0390          3.33315                                                   | 
|    M64/RESULT/i_0/i_90/ZN      OAI22_X2      Fall  2.0500 0.0300 0.0200 0.603659 3.35061  3.95427           2       100                    | 
|    M64/RESULT/i_0/i_89/A       INV_X1        Fall  2.0500 0.0000 0.0200          1.54936                                                   | 
|    M64/RESULT/i_0/i_89/ZN      INV_X1        Rise  2.0800 0.0300 0.0180 0.725251 5.56529  6.29054           2       100                    | 
|    M64/RESULT/i_0/i_81/A       XOR2_X1       Rise  2.0800 0.0000 0.0180          2.23214                                                   | 
|    M64/RESULT/i_0/i_81/Z       XOR2_X1       Rise  2.1270 0.0470 0.0190 0.261014 0.97463  1.23564           1       100                    | 
|    M64/RESULT/i_0/sum[39]                    Rise  2.1270 0.0000                                                                           | 
|    M64/RESULT/S[39]                          Rise  2.1270 0.0000                                                                           | 
|    M64/c[39]                                 Rise  2.1270 0.0000                                                                           | 
|    outReg/D[39]                              Rise  2.1270 0.0000                                                                           | 
|    outReg/i_0_41/A2            AND2_X1       Rise  2.1270 0.0000 0.0190          0.97463                                                   | 
|    outReg/i_0_41/ZN            AND2_X1       Rise  2.1610 0.0340 0.0080 0.413677 1.14029  1.55397           1       100                    | 
|    outReg/Q_reg[39]/D          DFF_X1        Rise  2.1610 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[39]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[39]/CK         DFF_X1        Rise  0.3230 0.0200 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0320 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.1610        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1330        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[41]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230 0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                           | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                           | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230          6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250 35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500          1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420 1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                           | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420          2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250 0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250          2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420 1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420          2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250 0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250          2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410 0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410          2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240 0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240          2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410 0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410          2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250 0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410 0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240 0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240          2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280 0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                           | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                           | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280          2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310 0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310          2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320 0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320          2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330 0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330          2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400 0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400          1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140 0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140          1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420 0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420          3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190 0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190          5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110 1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110          3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210 2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210          1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610 0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610          6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180 1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540 1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540          3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180 0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Fall  1.7060 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Rise  1.7960 0.0900 0.0600 0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Rise  1.7960 0.0000 0.0600          6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Fall  1.8200 0.0240 0.0190 1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_96/B1      OAI21_X1      Fall  1.8200 0.0000 0.0190          1.45983                                                   | 
|    M64/RESULT/i_0/i_96/ZN      OAI21_X1      Rise  1.8750 0.0550 0.0400 0.195629 6.25843  6.45405           1       100                    | 
|    M64/RESULT/i_0/i_95/A       INV_X4        Rise  1.8750 0.0000 0.0400          6.25843                                                   | 
|    M64/RESULT/i_0/i_95/ZN      INV_X4        Fall  1.8980 0.0230 0.0180 30.4516  5.48089  35.9325           3       100                    | 
|    M64/RESULT/i_0/i_94/B2      OAI21_X1      Fall  1.9090 0.0110 0.0200          1.55833                                                   | 
|    M64/RESULT/i_0/i_94/ZN      OAI21_X1      Rise  1.9470 0.0380 0.0200 0.335142 1.70023  2.03537           1       100                    | 
|    M64/RESULT/i_0/i_93/A       INV_X1        Rise  1.9470 0.0000 0.0200          1.70023                                                   | 
|    M64/RESULT/i_0/i_93/ZN      INV_X1        Fall  1.9650 0.0180 0.0100 0.864228 5.48089  6.34512           3       100                    | 
|    M64/RESULT/i_0/i_92/B2      OAI21_X1      Fall  1.9650 0.0000 0.0100          1.55833                                                   | 
|    M64/RESULT/i_0/i_92/ZN      OAI21_X1      Rise  2.0200 0.0550 0.0390 0.568945 5.5659   6.13484           2       100                    | 
|    M64/RESULT/i_0/i_90/B2      OAI22_X2      Rise  2.0200 0.0000 0.0390          3.33315                                                   | 
|    M64/RESULT/i_0/i_90/ZN      OAI22_X2      Fall  2.0500 0.0300 0.0200 0.603659 3.35061  3.95427           2       100                    | 
|    M64/RESULT/i_0/i_87/A3      NAND3_X1      Fall  2.0500 0.0000 0.0200          1.48627                                                   | 
|    M64/RESULT/i_0/i_87/ZN      NAND3_X1      Rise  2.0760 0.0260 0.0130 0.221036 1.67072  1.89175           1       100                    | 
|    M64/RESULT/i_0/i_86/A       OAI21_X1      Rise  2.0760 0.0000 0.0130          1.67072                                                   | 
|    M64/RESULT/i_0/i_86/ZN      OAI21_X1      Fall  2.0980 0.0220 0.0110 0.248114 2.57361  2.82172           1       100                    | 
|    M64/RESULT/i_0/i_85/B       XNOR2_X1      Fall  2.0980 0.0000 0.0110          2.36817                                                   | 
|    M64/RESULT/i_0/i_85/ZN      XNOR2_X1      Rise  2.1280 0.0300 0.0160 0.237533 0.97463  1.21216           1       100                    | 
|    M64/RESULT/i_0/sum[41]                    Rise  2.1280 0.0000                                                                           | 
|    M64/RESULT/S[41]                          Rise  2.1280 0.0000                                                                           | 
|    M64/c[41]                                 Rise  2.1280 0.0000                                                                           | 
|    outReg/D[41]                              Rise  2.1280 0.0000                                                                           | 
|    outReg/i_0_43/A2            AND2_X1       Rise  2.1280 0.0000 0.0160          0.97463                                                   | 
|    outReg/i_0_43/ZN            AND2_X1       Rise  2.1600 0.0320 0.0080 0.283573 1.14029  1.42386           1       100                    | 
|    outReg/Q_reg[41]/D          DFF_X1        Rise  2.1600 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[41]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[41]/CK         DFF_X1        Rise  0.3230 0.0200 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0320 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.1600        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1340        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[45]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_107/B1     AOI21_X1      Fall  1.9530 0.0000 0.0230                      1.44682                                                   | 
|    M64/RESULT/i_0/i_107/ZN     AOI21_X1      Rise  1.9990 0.0460 0.0350             0.675472 3.80404  4.47951           2       100                    | 
|    M64/RESULT/i_0/i_106/B2     OAI21_X1      Rise  1.9990 0.0000 0.0350                      1.57189                                                   | 
|    M64/RESULT/i_0/i_106/ZN     OAI21_X1      Fall  2.0220 0.0230 0.0140             0.176549 1.70023  1.87678           1       100                    | 
|    M64/RESULT/i_0/i_105/A      INV_X1        Fall  2.0220 0.0000 0.0140                      1.54936                                                   | 
|    M64/RESULT/i_0/i_105/ZN     INV_X1        Rise  2.0450 0.0230 0.0140             0.922328 3.80404  4.72637           2       100                    | 
|    M64/RESULT/i_0/i_103/B2     OAI21_X1      Rise  2.0460 0.0010 0.0140    0.0010            1.57189                                                   | 
|    M64/RESULT/i_0/i_103/ZN     OAI21_X1      Fall  2.0660 0.0200 0.0110             0.138937 2.41145  2.55039           1       100                    | 
|    M64/RESULT/i_0/i_102/B      XOR2_X1       Fall  2.0660 0.0000 0.0110                      2.41145                                                   | 
|    M64/RESULT/i_0/i_102/Z      XOR2_X1       Fall  2.1210 0.0550 0.0110             0.174224 0.97463  1.14885           1       100                    | 
|    M64/RESULT/i_0/sum[45]                    Fall  2.1210 0.0000                                                                                       | 
|    M64/RESULT/S[45]                          Fall  2.1210 0.0000                                                                                       | 
|    M64/c[45]                                 Fall  2.1210 0.0000                                                                                       | 
|    outReg/D[45]                              Fall  2.1210 0.0000                                                                                       | 
|    outReg/i_0_47/A2            AND2_X1       Fall  2.1210 0.0000 0.0110                      0.894119                                                  | 
|    outReg/i_0_47/ZN            AND2_X1       Fall  2.1520 0.0310 0.0060             0.358612 1.14029  1.4989            1       100                    | 
|    outReg/Q_reg[45]/D          DFF_X1        Fall  2.1520 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[45]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[45]/CK         DFF_X1        Rise  0.3080 0.0050 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3080 2.3080 | 
| library setup check                      | -0.0210 2.2870 | 
| data required time                       |  2.2870        | 
|                                          |                | 
| data required time                       |  2.2870        | 
| data arrival time                        | -2.1520        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[37]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[5]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q           DFF_X1        Rise  0.4130 0.1190 0.0240             1.46668  7.90977  9.37645           2       100      F             | 
|    inRegA/Q[5]                               Rise  0.4130 0.0000                                                                                       | 
|    M64/a[5]                                  Rise  0.4130 0.0000                                                                                       | 
|    M64/i_0_0_11/A              INV_X4        Rise  0.4130 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_11/ZN             INV_X4        Fall  0.4540 0.0410 0.0260             39.7887  51.1917  90.9803           31      100                    | 
|    M64/i_0_0_203/A2            NOR2_X1       Fall  0.4990 0.0450 0.0570                      1.56385                                                   | 
|    M64/i_0_0_203/ZN            NOR2_X1       Rise  0.5710 0.0720 0.0410             1.21139  5.49384  6.70522           3       100                    | 
|    M64/A1_2/in3[10]                          Rise  0.5710 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A          XNOR2_X1      Rise  0.5710 0.0000 0.0410                      2.23275                                                   | 
|    M64/A1_2/i_0_108/ZN         XNOR2_X1      Rise  0.6210 0.0500 0.0250             0.367175 2.57361  2.94078           1       100                    | 
|    M64/A1_2/i_0_107/B          XNOR2_X1      Rise  0.6210 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_107/ZN         XNOR2_X1      Rise  0.6750 0.0540 0.0400             0.693412 5.49384  6.18725           3       100                    | 
|    M64/A1_2/sum[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A          XNOR2_X1      Rise  0.6750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN         XNOR2_X1      Rise  0.7250 0.0500 0.0240             0.305833 2.57361  2.87944           1       100                    | 
|    M64/A2_1/i_0_114/B          XNOR2_X1      Rise  0.7250 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN         XNOR2_X1      Rise  0.7790 0.0540 0.0400             0.531207 5.8097   6.34091           3       100                    | 
|    M64/A2_1/sum[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B          XNOR2_X1      Rise  0.7790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN         XNOR2_X1      Rise  0.8280 0.0490 0.0250             0.440291 2.57361  3.0139            1       100                    | 
|    M64/A3_1/i_0_116/B          XNOR2_X1      Rise  0.8280 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN         XNOR2_X1      Rise  0.8820 0.0540 0.0400             0.525385 5.8097   6.33509           3       100                    | 
|    M64/A3_1/sum[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B          XNOR2_X1      Rise  0.8820 0.0000 0.0400                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN         XNOR2_X1      Rise  0.9310 0.0490 0.0250             0.246334 2.57361  2.81994           1       100                    | 
|    M64/A4_1/i_0_122/B          XNOR2_X1      Rise  0.9310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN         XNOR2_X1      Rise  0.9860 0.0550 0.0430             1.03314  5.8097   6.84284           3       100                    | 
|    M64/A4_1/sum[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B          XNOR2_X1      Rise  0.9860 0.0000 0.0430                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN         XNOR2_X1      Fall  1.0140 0.0280 0.0180             0.326413 2.57361  2.90002           1       100                    | 
|    M64/A5_1/i_0_132/B          XNOR2_X1      Fall  1.0140 0.0000 0.0180                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN         XNOR2_X1      Fall  1.0620 0.0480 0.0150             0.655324 3.38608  4.04141           2       100                    | 
|    M64/A5_1/sum[10]                          Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/in1[10]                            Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/i_0_145/B            XOR2_X1       Fall  1.0620 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z            XOR2_X1       Fall  1.1240 0.0620 0.0140             0.464345 3.38608  3.85043           2       100                    | 
|    M64/A6/sum[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/in1[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/i_0_141/B            XOR2_X1       Fall  1.1240 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z            XOR2_X1       Fall  1.1860 0.0620 0.0140             0.723208 3.38608  4.10929           2       100                    | 
|    M64/A7/sum[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/in1[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/i_0_121/B            XOR2_X1       Fall  1.1860 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z            XOR2_X1       Fall  1.2470 0.0610 0.0140             0.452252 3.38608  3.83834           2       100                    | 
|    M64/A8/sum[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/in1[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/i_0_57/B             XOR2_X1       Fall  1.2470 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z             XOR2_X1       Fall  1.3080 0.0610 0.0130             0.326061 3.23609  3.56215           2       100                    | 
|    M64/A9/sum[10]                            Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/a[10]                          Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                      Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2     NAND2_X1      Fall  1.3080 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN     NAND2_X1      Rise  1.3390 0.0310 0.0200             1.07694  5.54986  6.6268            3       100                    | 
|    M64/RESULT/i_0/i_207/B1     AOI21_X1      Rise  1.3390 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Fall  1.3660 0.0270 0.0160             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Fall  1.3660 0.0000 0.0160                      2.88084                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Rise  1.3930 0.0270 0.0260             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Rise  1.3930 0.0000 0.0260                      6.20185                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Fall  1.4100 0.0170 0.0100             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Fall  1.4100 0.0000 0.0100                      3.20412                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Rise  1.4640 0.0540 0.0400             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Rise  1.4640 0.0000 0.0400                      1.6163                                                    | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Fall  1.4910 0.0270 0.0170             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Fall  1.4910 0.0000 0.0170                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Rise  1.5750 0.0840 0.0430             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Rise  1.5750 0.0000 0.0430                      1.6163                                                    | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Fall  1.6010 0.0260 0.0170             1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Fall  1.6010 0.0000 0.0170                      3.49679                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Rise  1.6970 0.0960 0.0560             0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Rise  1.6970 0.0000 0.0560                      1.6163                                                    | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Fall  1.7260 0.0290 0.0210             0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Fall  1.7260 0.0000 0.0210                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Rise  1.8260 0.1000 0.0560             1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_96/B1      OAI21_X1      Rise  1.8260 0.0000 0.0560                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN      OAI21_X1      Fall  1.8630 0.0370 0.0240             0.195629 6.25843  6.45405           1       100                    | 
|    M64/RESULT/i_0/i_95/A       INV_X4        Fall  1.8630 0.0000 0.0240                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN      INV_X4        Rise  1.8970 0.0340 0.0260             30.4516  5.48089  35.9325           3       100                    | 
|    M64/RESULT/i_0/i_94/B2      OAI21_X1      Rise  1.9090 0.0120 0.0270    0.0010            1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN      OAI21_X1      Fall  1.9310 0.0220 0.0160             0.335142 1.70023  2.03537           1       100                    | 
|    M64/RESULT/i_0/i_93/A       INV_X1        Fall  1.9310 0.0000 0.0160                      1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN      INV_X1        Rise  1.9590 0.0280 0.0170             0.864228 5.48089  6.34512           3       100                    | 
|    M64/RESULT/i_0/i_77/B2      AOI21_X1      Rise  1.9590 0.0000 0.0170                      1.67685                                                   | 
|    M64/RESULT/i_0/i_77/ZN      AOI21_X1      Fall  1.9830 0.0240 0.0140             1.16351  3.80404  4.96754           2       100                    | 
|    M64/RESULT/i_0/i_76/B2      OAI21_X1      Fall  1.9830 0.0000 0.0140                      1.55833                                                   | 
|    M64/RESULT/i_0/i_76/ZN      OAI21_X1      Rise  2.0200 0.0370 0.0210             0.584989 1.70023  2.28522           1       100                    | 
|    M64/RESULT/i_0/i_75/A       INV_X1        Rise  2.0200 0.0000 0.0210                      1.70023                                                   | 
|    M64/RESULT/i_0/i_75/ZN      INV_X1        Fall  2.0340 0.0140 0.0090             0.285427 3.80404  4.08946           2       100                    | 
|    M64/RESULT/i_0/i_73/B2      OAI21_X1      Fall  2.0340 0.0000 0.0090                      1.55833                                                   | 
|    M64/RESULT/i_0/i_73/ZN      OAI21_X1      Rise  2.0710 0.0370 0.0230             0.190408 2.57361  2.76402           1       100                    | 
|    M64/RESULT/i_0/i_72/B       XNOR2_X1      Rise  2.0710 0.0000 0.0230                      2.57361                                                   | 
|    M64/RESULT/i_0/i_72/ZN      XNOR2_X1      Rise  2.1120 0.0410 0.0160             0.23453  0.97463  1.20916           1       100                    | 
|    M64/RESULT/i_0/sum[37]                    Rise  2.1120 0.0000                                                                                       | 
|    M64/RESULT/S[37]                          Rise  2.1120 0.0000                                                                                       | 
|    M64/c[37]                                 Rise  2.1120 0.0000                                                                                       | 
|    outReg/D[37]                              Rise  2.1120 0.0000                                                                                       | 
|    outReg/i_0_39/A2            AND2_X1       Rise  2.1120 0.0000 0.0160                      0.97463                                                   | 
|    outReg/i_0_39/ZN            AND2_X1       Rise  2.1440 0.0320 0.0080             0.21201  1.14029  1.3523            1       100                    | 
|    outReg/Q_reg[37]/D          DFF_X1        Rise  2.1440 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[37]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[37]/CK         DFF_X1        Rise  0.3230 0.0200 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0320 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.1440        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1500        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[44]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_107/B1     AOI21_X1      Fall  1.9530 0.0000 0.0230                      1.44682                                                   | 
|    M64/RESULT/i_0/i_107/ZN     AOI21_X1      Rise  1.9990 0.0460 0.0350             0.675472 3.80404  4.47951           2       100                    | 
|    M64/RESULT/i_0/i_106/B2     OAI21_X1      Rise  1.9990 0.0000 0.0350                      1.57189                                                   | 
|    M64/RESULT/i_0/i_106/ZN     OAI21_X1      Fall  2.0220 0.0230 0.0140             0.176549 1.70023  1.87678           1       100                    | 
|    M64/RESULT/i_0/i_105/A      INV_X1        Fall  2.0220 0.0000 0.0140                      1.54936                                                   | 
|    M64/RESULT/i_0/i_105/ZN     INV_X1        Rise  2.0450 0.0230 0.0140             0.922328 3.80404  4.72637           2       100                    | 
|    M64/RESULT/i_0/i_100/A      XOR2_X1       Rise  2.0460 0.0010 0.0140    0.0010            2.23214                                                   | 
|    M64/RESULT/i_0/i_100/Z      XOR2_X1       Rise  2.0910 0.0450 0.0190             0.213222 0.97463  1.18785           1       100                    | 
|    M64/RESULT/i_0/sum[44]                    Rise  2.0910 0.0000                                                                                       | 
|    M64/RESULT/S[44]                          Rise  2.0910 0.0000                                                                                       | 
|    M64/c[44]                                 Rise  2.0910 0.0000                                                                                       | 
|    outReg/D[44]                              Rise  2.0910 0.0000                                                                                       | 
|    outReg/i_0_46/A2            AND2_X1       Rise  2.0910 0.0000 0.0190                      0.97463                                                   | 
|    outReg/i_0_46/ZN            AND2_X1       Rise  2.1260 0.0350 0.0090             0.681723 1.14029  1.82201           1       100                    | 
|    outReg/Q_reg[44]/D          DFF_X1        Rise  2.1260 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[44]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[44]/CK         DFF_X1        Rise  0.3080 0.0050 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3080 2.3080 | 
| library setup check                      | -0.0320 2.2760 | 
| data required time                       |  2.2760        | 
|                                          |                | 
| data required time                       |  2.2760        | 
| data arrival time                        | -2.1260        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1530        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[36]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230 0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                           | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                           | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230          6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250 35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500          1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420 1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                           | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420          2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250 0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250          2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420 1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420          2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250 0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250          2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410 0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410          2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240 0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240          2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410 0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410          2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250 0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410 0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240 0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240          2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280 0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                           | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                           | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280          2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310 0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310          2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320 0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320          2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330 0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330          2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400 0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400          1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140 0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140          1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420 0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420          3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190 0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190          5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110 1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110          3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210 2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210          1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610 0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610          6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180 1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540 1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540          3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180 0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Fall  1.7060 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Rise  1.7960 0.0900 0.0600 0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Rise  1.7960 0.0000 0.0600          6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Fall  1.8200 0.0240 0.0190 1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_96/B1      OAI21_X1      Fall  1.8200 0.0000 0.0190          1.45983                                                   | 
|    M64/RESULT/i_0/i_96/ZN      OAI21_X1      Rise  1.8750 0.0550 0.0400 0.195629 6.25843  6.45405           1       100                    | 
|    M64/RESULT/i_0/i_95/A       INV_X4        Rise  1.8750 0.0000 0.0400          6.25843                                                   | 
|    M64/RESULT/i_0/i_95/ZN      INV_X4        Fall  1.8980 0.0230 0.0180 30.4516  5.48089  35.9325           3       100                    | 
|    M64/RESULT/i_0/i_94/B2      OAI21_X1      Fall  1.9090 0.0110 0.0200          1.55833                                                   | 
|    M64/RESULT/i_0/i_94/ZN      OAI21_X1      Rise  1.9470 0.0380 0.0200 0.335142 1.70023  2.03537           1       100                    | 
|    M64/RESULT/i_0/i_93/A       INV_X1        Rise  1.9470 0.0000 0.0200          1.70023                                                   | 
|    M64/RESULT/i_0/i_93/ZN      INV_X1        Fall  1.9650 0.0180 0.0100 0.864228 5.48089  6.34512           3       100                    | 
|    M64/RESULT/i_0/i_77/B2      AOI21_X1      Fall  1.9650 0.0000 0.0100          1.40993                                                   | 
|    M64/RESULT/i_0/i_77/ZN      AOI21_X1      Rise  2.0130 0.0480 0.0370 1.16351  3.80404  4.96754           2       100                    | 
|    M64/RESULT/i_0/i_76/B2      OAI21_X1      Rise  2.0130 0.0000 0.0370          1.57189                                                   | 
|    M64/RESULT/i_0/i_76/ZN      OAI21_X1      Fall  2.0380 0.0250 0.0150 0.584989 1.70023  2.28522           1       100                    | 
|    M64/RESULT/i_0/i_75/A       INV_X1        Fall  2.0380 0.0000 0.0150          1.54936                                                   | 
|    M64/RESULT/i_0/i_75/ZN      INV_X1        Rise  2.0600 0.0220 0.0120 0.285427 3.80404  4.08946           2       100                    | 
|    M64/RESULT/i_0/i_70/A       XOR2_X1       Rise  2.0600 0.0000 0.0120          2.23214                                                   | 
|    M64/RESULT/i_0/i_70/Z       XOR2_X1       Rise  2.1050 0.0450 0.0190 0.264229 0.97463  1.23886           1       100                    | 
|    M64/RESULT/i_0/sum[36]                    Rise  2.1050 0.0000                                                                           | 
|    M64/RESULT/S[36]                          Rise  2.1050 0.0000                                                                           | 
|    M64/c[36]                                 Rise  2.1050 0.0000                                                                           | 
|    outReg/D[36]                              Rise  2.1050 0.0000                                                                           | 
|    outReg/i_0_38/A2            AND2_X1       Rise  2.1050 0.0000 0.0190          0.97463                                                   | 
|    outReg/i_0_38/ZN            AND2_X1       Rise  2.1390 0.0340 0.0090 0.468505 1.14029  1.60879           1       100                    | 
|    outReg/Q_reg[36]/D          DFF_X1        Rise  2.1390 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[36]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[36]/CK         DFF_X1        Rise  0.3230 0.0200 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0320 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.1390        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1550        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[58]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_343/B1     OAI21_X4      Fall  1.9530 0.0000 0.0230                      5.55605                                                   | 
|    M64/RESULT/i_0/i_343/ZN     OAI21_X4      Rise  2.0060 0.0530 0.0420             21.2928  3.29401  24.5868           2       100                    | 
|    M64/RESULT/i_0/i_341/B1     AOI21_X1      Rise  2.0140 0.0080 0.0420    0.0010            1.647                                                     | 
|    M64/RESULT/i_0/i_341/ZN     AOI21_X1      Fall  2.0430 0.0290 0.0180             0.593433 3.89419  4.48763           2       100                    | 
|    M64/RESULT/i_0/i_338/A      XOR2_X1       Fall  2.0430 0.0000 0.0180                      2.18123                                                   | 
|    M64/RESULT/i_0/i_338/Z      XOR2_X1       Fall  2.0960 0.0530 0.0130             0.585848 0.97463  1.56048           1       100                    | 
|    M64/RESULT/i_0/sum[58]                    Fall  2.0960 0.0000                                                                                       | 
|    M64/RESULT/S[58]                          Fall  2.0960 0.0000                                                                                       | 
|    M64/c[58]                                 Fall  2.0960 0.0000                                                                                       | 
|    outReg/D[58]                              Fall  2.0960 0.0000                                                                                       | 
|    outReg/i_0_60/A2            AND2_X1       Fall  2.0960 0.0000 0.0130                      0.894119                                                  | 
|    outReg/i_0_60/ZN            AND2_X1       Fall  2.1290 0.0330 0.0060             0.486978 1.14029  1.62727           1       100                    | 
|    outReg/Q_reg[58]/D          DFF_X1        Fall  2.1290 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[58]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[58]/CK         DFF_X1        Rise  0.3180 0.0150 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0210 2.2970 | 
| data required time                       |  2.2970        | 
|                                          |                | 
| data required time                       |  2.2970        | 
| data arrival time                        | -2.1290        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1710        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[46]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_224/A1     NOR2_X1       Fall  1.9530 0.0000 0.0230                      1.41309                                                   | 
|    M64/RESULT/i_0/i_224/ZN     NOR2_X1       Rise  2.0100 0.0570 0.0400             0.348629 6.68337  7.03199           1       100                    | 
|    M64/RESULT/i_0/i_223/A2     NOR2_X4       Rise  2.0100 0.0000 0.0400                      6.68337                                                   | 
|    M64/RESULT/i_0/i_223/ZN     NOR2_X4       Fall  2.0310 0.0210 0.0240             15.119   7.05278  22.1718           4       100                    | 
|    M64/RESULT/i_0/i_110/A      XOR2_X1       Fall  2.0370 0.0060 0.0250                      2.18123                                                   | 
|    M64/RESULT/i_0/i_110/Z      XOR2_X1       Fall  2.0930 0.0560 0.0130             0.310555 0.97463  1.28518           1       100                    | 
|    M64/RESULT/i_0/sum[46]                    Fall  2.0930 0.0000                                                                                       | 
|    M64/RESULT/S[46]                          Fall  2.0930 0.0000                                                                                       | 
|    M64/c[46]                                 Fall  2.0930 0.0000                                                                                       | 
|    outReg/D[46]                              Fall  2.0930 0.0000                                                                                       | 
|    outReg/i_0_48/A2            AND2_X1       Fall  2.0930 0.0000 0.0130                      0.894119                                                  | 
|    outReg/i_0_48/ZN            AND2_X1       Fall  2.1250 0.0320 0.0060             0.221292 1.14029  1.36158           1       100                    | 
|    outReg/Q_reg[46]/D          DFF_X1        Fall  2.1250 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[46]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[46]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0210 2.2990 | 
| data required time                       |  2.2990        | 
|                                          |                | 
| data required time                       |  2.2990        | 
| data arrival time                        | -2.1250        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1770        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[38]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230 0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                           | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                           | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230          6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250 35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500          1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420 1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                           | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420          2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250 0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250          2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420 1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420          2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250 0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250          2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410 0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410          2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240 0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240          2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410 0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410          2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250 0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410 0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240 0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240          2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280 0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                           | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                           | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280          2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310 0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310          2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320 0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320          2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330 0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330          2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400 0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400          1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140 0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140          1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420 0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420          3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190 0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190          5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110 1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110          3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210 2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210          1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610 0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610          6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180 1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540 1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540          3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180 0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Fall  1.7060 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Rise  1.7960 0.0900 0.0600 0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Rise  1.7960 0.0000 0.0600          6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Fall  1.8200 0.0240 0.0190 1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_96/B1      OAI21_X1      Fall  1.8200 0.0000 0.0190          1.45983                                                   | 
|    M64/RESULT/i_0/i_96/ZN      OAI21_X1      Rise  1.8750 0.0550 0.0400 0.195629 6.25843  6.45405           1       100                    | 
|    M64/RESULT/i_0/i_95/A       INV_X4        Rise  1.8750 0.0000 0.0400          6.25843                                                   | 
|    M64/RESULT/i_0/i_95/ZN      INV_X4        Fall  1.8980 0.0230 0.0180 30.4516  5.48089  35.9325           3       100                    | 
|    M64/RESULT/i_0/i_94/B2      OAI21_X1      Fall  1.9090 0.0110 0.0200          1.55833                                                   | 
|    M64/RESULT/i_0/i_94/ZN      OAI21_X1      Rise  1.9470 0.0380 0.0200 0.335142 1.70023  2.03537           1       100                    | 
|    M64/RESULT/i_0/i_93/A       INV_X1        Rise  1.9470 0.0000 0.0200          1.70023                                                   | 
|    M64/RESULT/i_0/i_93/ZN      INV_X1        Fall  1.9650 0.0180 0.0100 0.864228 5.48089  6.34512           3       100                    | 
|    M64/RESULT/i_0/i_92/B2      OAI21_X1      Fall  1.9650 0.0000 0.0100          1.55833                                                   | 
|    M64/RESULT/i_0/i_92/ZN      OAI21_X1      Rise  2.0200 0.0550 0.0390 0.568945 5.5659   6.13484           2       100                    | 
|    M64/RESULT/i_0/i_80/A       XNOR2_X1      Rise  2.0200 0.0000 0.0390          2.23275                                                   | 
|    M64/RESULT/i_0/i_80/ZN      XNOR2_X1      Rise  2.0660 0.0460 0.0180 0.560506 0.97463  1.53514           1       100                    | 
|    M64/RESULT/i_0/sum[38]                    Rise  2.0660 0.0000                                                                           | 
|    M64/RESULT/S[38]                          Rise  2.0660 0.0000                                                                           | 
|    M64/c[38]                                 Rise  2.0660 0.0000                                                                           | 
|    outReg/D[38]                              Rise  2.0660 0.0000                                                                           | 
|    outReg/i_0_40/A2            AND2_X1       Rise  2.0660 0.0000 0.0180          0.97463                                                   | 
|    outReg/i_0_40/ZN            AND2_X1       Rise  2.1010 0.0350 0.0090 0.899518 1.14029  2.03981           1       100                    | 
|    outReg/Q_reg[38]/D          DFF_X1        Rise  2.1010 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[38]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[38]/CK         DFF_X1        Rise  0.3230 0.0200 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0320 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.1010        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1930        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[33]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[5]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q           DFF_X1        Rise  0.4130 0.1190 0.0240             1.46668  7.90977  9.37645           2       100      F             | 
|    inRegA/Q[5]                               Rise  0.4130 0.0000                                                                                       | 
|    M64/a[5]                                  Rise  0.4130 0.0000                                                                                       | 
|    M64/i_0_0_11/A              INV_X4        Rise  0.4130 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_11/ZN             INV_X4        Fall  0.4540 0.0410 0.0260             39.7887  51.1917  90.9803           31      100                    | 
|    M64/i_0_0_203/A2            NOR2_X1       Fall  0.4990 0.0450 0.0570                      1.56385                                                   | 
|    M64/i_0_0_203/ZN            NOR2_X1       Rise  0.5710 0.0720 0.0410             1.21139  5.49384  6.70522           3       100                    | 
|    M64/A1_2/in3[10]                          Rise  0.5710 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A          XNOR2_X1      Rise  0.5710 0.0000 0.0410                      2.23275                                                   | 
|    M64/A1_2/i_0_108/ZN         XNOR2_X1      Rise  0.6210 0.0500 0.0250             0.367175 2.57361  2.94078           1       100                    | 
|    M64/A1_2/i_0_107/B          XNOR2_X1      Rise  0.6210 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_107/ZN         XNOR2_X1      Rise  0.6750 0.0540 0.0400             0.693412 5.49384  6.18725           3       100                    | 
|    M64/A1_2/sum[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A          XNOR2_X1      Rise  0.6750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN         XNOR2_X1      Rise  0.7250 0.0500 0.0240             0.305833 2.57361  2.87944           1       100                    | 
|    M64/A2_1/i_0_114/B          XNOR2_X1      Rise  0.7250 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN         XNOR2_X1      Rise  0.7790 0.0540 0.0400             0.531207 5.8097   6.34091           3       100                    | 
|    M64/A2_1/sum[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B          XNOR2_X1      Rise  0.7790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN         XNOR2_X1      Rise  0.8280 0.0490 0.0250             0.440291 2.57361  3.0139            1       100                    | 
|    M64/A3_1/i_0_116/B          XNOR2_X1      Rise  0.8280 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN         XNOR2_X1      Rise  0.8820 0.0540 0.0400             0.525385 5.8097   6.33509           3       100                    | 
|    M64/A3_1/sum[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B          XNOR2_X1      Rise  0.8820 0.0000 0.0400                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN         XNOR2_X1      Rise  0.9310 0.0490 0.0250             0.246334 2.57361  2.81994           1       100                    | 
|    M64/A4_1/i_0_122/B          XNOR2_X1      Rise  0.9310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN         XNOR2_X1      Rise  0.9860 0.0550 0.0430             1.03314  5.8097   6.84284           3       100                    | 
|    M64/A4_1/sum[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B          XNOR2_X1      Rise  0.9860 0.0000 0.0430                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN         XNOR2_X1      Fall  1.0140 0.0280 0.0180             0.326413 2.57361  2.90002           1       100                    | 
|    M64/A5_1/i_0_132/B          XNOR2_X1      Fall  1.0140 0.0000 0.0180                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN         XNOR2_X1      Fall  1.0620 0.0480 0.0150             0.655324 3.38608  4.04141           2       100                    | 
|    M64/A5_1/sum[10]                          Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/in1[10]                            Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/i_0_145/B            XOR2_X1       Fall  1.0620 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z            XOR2_X1       Fall  1.1240 0.0620 0.0140             0.464345 3.38608  3.85043           2       100                    | 
|    M64/A6/sum[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/in1[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/i_0_141/B            XOR2_X1       Fall  1.1240 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z            XOR2_X1       Fall  1.1860 0.0620 0.0140             0.723208 3.38608  4.10929           2       100                    | 
|    M64/A7/sum[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/in1[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/i_0_121/B            XOR2_X1       Fall  1.1860 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z            XOR2_X1       Fall  1.2470 0.0610 0.0140             0.452252 3.38608  3.83834           2       100                    | 
|    M64/A8/sum[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/in1[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/i_0_57/B             XOR2_X1       Fall  1.2470 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z             XOR2_X1       Fall  1.3080 0.0610 0.0130             0.326061 3.23609  3.56215           2       100                    | 
|    M64/A9/sum[10]                            Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/a[10]                          Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                      Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2     NAND2_X1      Fall  1.3080 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN     NAND2_X1      Rise  1.3390 0.0310 0.0200             1.07694  5.54986  6.6268            3       100                    | 
|    M64/RESULT/i_0/i_207/B1     AOI21_X1      Rise  1.3390 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Fall  1.3660 0.0270 0.0160             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Fall  1.3660 0.0000 0.0160                      2.88084                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Rise  1.3930 0.0270 0.0260             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Rise  1.3930 0.0000 0.0260                      6.20185                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Fall  1.4100 0.0170 0.0100             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Fall  1.4100 0.0000 0.0100                      3.20412                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Rise  1.4640 0.0540 0.0400             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Rise  1.4640 0.0000 0.0400                      1.6163                                                    | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Fall  1.4910 0.0270 0.0170             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Fall  1.4910 0.0000 0.0170                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Rise  1.5750 0.0840 0.0430             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Rise  1.5750 0.0000 0.0430                      1.6163                                                    | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Fall  1.6010 0.0260 0.0170             1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Fall  1.6010 0.0000 0.0170                      3.49679                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Rise  1.6970 0.0960 0.0560             0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Rise  1.6970 0.0000 0.0560                      1.6163                                                    | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Fall  1.7260 0.0290 0.0210             0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Fall  1.7260 0.0000 0.0210                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Rise  1.8260 0.1000 0.0560             1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_96/B1      OAI21_X1      Rise  1.8260 0.0000 0.0560                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN      OAI21_X1      Fall  1.8630 0.0370 0.0240             0.195629 6.25843  6.45405           1       100                    | 
|    M64/RESULT/i_0/i_95/A       INV_X4        Fall  1.8630 0.0000 0.0240                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN      INV_X4        Rise  1.8970 0.0340 0.0260             30.4516  5.48089  35.9325           3       100                    | 
|    M64/RESULT/i_0/i_65/B2      AOI21_X1      Rise  1.9090 0.0120 0.0270    0.0010            1.67685                                                   | 
|    M64/RESULT/i_0/i_65/ZN      AOI21_X1      Fall  1.9350 0.0260 0.0140             1.14327  3.80404  4.9473            2       100                    | 
|    M64/RESULT/i_0/i_64/B2      OAI21_X1      Fall  1.9350 0.0000 0.0140                      1.55833                                                   | 
|    M64/RESULT/i_0/i_64/ZN      OAI21_X1      Rise  1.9700 0.0350 0.0190             0.227902 1.70023  1.92813           1       100                    | 
|    M64/RESULT/i_0/i_63/A       INV_X1        Rise  1.9700 0.0000 0.0190                      1.70023                                                   | 
|    M64/RESULT/i_0/i_63/ZN      INV_X1        Fall  1.9840 0.0140 0.0080             0.396718 3.80404  4.20076           2       100                    | 
|    M64/RESULT/i_0/i_61/B2      OAI21_X1      Fall  1.9840 0.0000 0.0080                      1.55833                                                   | 
|    M64/RESULT/i_0/i_61/ZN      OAI21_X1      Rise  2.0210 0.0370 0.0240             0.257278 2.57361  2.83089           1       100                    | 
|    M64/RESULT/i_0/i_60/B       XNOR2_X1      Rise  2.0210 0.0000 0.0240                      2.57361                                                   | 
|    M64/RESULT/i_0/i_60/ZN      XNOR2_X1      Rise  2.0630 0.0420 0.0180             0.568046 0.97463  1.54268           1       100                    | 
|    M64/RESULT/i_0/sum[33]                    Rise  2.0630 0.0000                                                                                       | 
|    M64/RESULT/S[33]                          Rise  2.0630 0.0000                                                                                       | 
|    M64/c[33]                                 Rise  2.0630 0.0000                                                                                       | 
|    outReg/D[33]                              Rise  2.0630 0.0000                                                                                       | 
|    outReg/i_0_35/A2            AND2_X1       Rise  2.0630 0.0000 0.0180                      0.97463                                                   | 
|    outReg/i_0_35/ZN            AND2_X1       Rise  2.0970 0.0340 0.0080             0.433026 1.14029  1.57332           1       100                    | 
|    outReg/Q_reg[33]/D          DFF_X1        Rise  2.0970 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[33]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[33]/CK         DFF_X1        Rise  0.3230 0.0200 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0320 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.0970        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1970        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[35]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230 0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                           | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                           | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230          6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250 35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500          1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420 1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                           | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420          2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250 0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250          2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420 1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420          2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250 0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250          2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410 0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410          2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240 0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240          2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410 0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410          2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250 0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410 0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240 0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240          2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280 0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                           | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                           | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280          2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310 0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310          2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320 0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320          2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330 0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330          2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400 0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400          1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140 0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140          1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420 0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420          3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190 0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190          5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110 1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110          3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210 2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210          1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610 0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610          6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180 1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540 1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540          3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180 0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Fall  1.7060 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Rise  1.7960 0.0900 0.0600 0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Rise  1.7960 0.0000 0.0600          6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Fall  1.8200 0.0240 0.0190 1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_96/B1      OAI21_X1      Fall  1.8200 0.0000 0.0190          1.45983                                                   | 
|    M64/RESULT/i_0/i_96/ZN      OAI21_X1      Rise  1.8750 0.0550 0.0400 0.195629 6.25843  6.45405           1       100                    | 
|    M64/RESULT/i_0/i_95/A       INV_X4        Rise  1.8750 0.0000 0.0400          6.25843                                                   | 
|    M64/RESULT/i_0/i_95/ZN      INV_X4        Fall  1.8980 0.0230 0.0180 30.4516  5.48089  35.9325           3       100                    | 
|    M64/RESULT/i_0/i_94/B2      OAI21_X1      Fall  1.9090 0.0110 0.0200          1.55833                                                   | 
|    M64/RESULT/i_0/i_94/ZN      OAI21_X1      Rise  1.9470 0.0380 0.0200 0.335142 1.70023  2.03537           1       100                    | 
|    M64/RESULT/i_0/i_93/A       INV_X1        Rise  1.9470 0.0000 0.0200          1.70023                                                   | 
|    M64/RESULT/i_0/i_93/ZN      INV_X1        Fall  1.9650 0.0180 0.0100 0.864228 5.48089  6.34512           3       100                    | 
|    M64/RESULT/i_0/i_77/B2      AOI21_X1      Fall  1.9650 0.0000 0.0100          1.40993                                                   | 
|    M64/RESULT/i_0/i_77/ZN      AOI21_X1      Rise  2.0130 0.0480 0.0370 1.16351  3.80404  4.96754           2       100                    | 
|    M64/RESULT/i_0/i_69/A       XOR2_X1       Rise  2.0130 0.0000 0.0370          2.23214                                                   | 
|    M64/RESULT/i_0/i_69/Z       XOR2_X1       Rise  2.0640 0.0510 0.0200 0.487244 0.97463  1.46187           1       100                    | 
|    M64/RESULT/i_0/sum[35]                    Rise  2.0640 0.0000                                                                           | 
|    M64/RESULT/S[35]                          Rise  2.0640 0.0000                                                                           | 
|    M64/c[35]                                 Rise  2.0640 0.0000                                                                           | 
|    outReg/D[35]                              Rise  2.0640 0.0000                                                                           | 
|    outReg/i_0_37/A2            AND2_X1       Rise  2.0640 0.0000 0.0200          0.97463                                                   | 
|    outReg/i_0_37/ZN            AND2_X1       Rise  2.0970 0.0330 0.0080 0.269617 1.14029  1.40991           1       100                    | 
|    outReg/Q_reg[35]/D          DFF_X1        Rise  2.0970 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[35]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[35]/CK         DFF_X1        Rise  0.3230 0.0200 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0320 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.0970        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1970        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[27]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230             0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                                       | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                                       | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230                      6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250             35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500                      1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420             1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420                      2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250             0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420             1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250             0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410             0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240             0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410             0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250             0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410             0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240             0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280             0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310             0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320             0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330             0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330                      2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400             0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140             0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420                      3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190                      5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110                      3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210                      1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610                      6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180                      1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540             1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540                      3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180             0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Fall  1.7060 0.0000 0.0180                      1.55272                                                   | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Rise  1.7960 0.0900 0.0600             0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Rise  1.7960 0.0000 0.0600                      6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Fall  1.8200 0.0240 0.0190             1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_53/B1      AOI21_X2      Fall  1.8200 0.0000 0.0190                      2.72585                                                   | 
|    M64/RESULT/i_0/i_53/ZN      AOI21_X2      Rise  1.9110 0.0910 0.0810             24.2001  3.80404  28.0041           2       100                    | 
|    M64/RESULT/i_0/i_45/A       XOR2_X1       Rise  1.9440 0.0330 0.0810    0.0280            2.23214                                                   | 
|    M64/RESULT/i_0/i_45/Z       XOR2_X1       Rise  2.0170 0.0730 0.0380             4.21497  0.97463  5.1896            1       100                    | 
|    M64/RESULT/i_0/sum[27]                    Rise  2.0170 0.0000                                                                                       | 
|    M64/RESULT/S[27]                          Rise  2.0170 0.0000                                                                                       | 
|    M64/c[27]                                 Rise  2.0170 0.0000                                                                                       | 
|    outReg/D[27]                              Rise  2.0170 0.0000                                                                                       | 
|    outReg/i_0_29/A2            AND2_X1       Rise  2.0410 0.0240 0.0380    0.0240            0.97463                                                   | 
|    outReg/i_0_29/ZN            AND2_X1       Rise  2.0880 0.0470 0.0150             3.68603  1.14029  4.82632           1       100                    | 
|    outReg/Q_reg[27]/D          DFF_X1        Rise  2.0900 0.0020 0.0150    0.0020            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[27]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0330 2.2870 | 
| data required time                       |  2.2870        | 
|                                          |                | 
| data required time                       |  2.2870        | 
| data arrival time                        | -2.0900        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2000        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[28]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230             0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                                       | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                                       | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230                      6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250             35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500                      1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420             1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420                      2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250             0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420             1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250             0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410             0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240             0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410             0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250             0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410             0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240             0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280             0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310             0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320             0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330             0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330                      2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400             0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140             0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420                      3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190                      5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110                      3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210                      1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610                      6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180                      1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540             1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540                      3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180             0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Fall  1.7060 0.0000 0.0180                      1.55272                                                   | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Rise  1.7960 0.0900 0.0600             0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Rise  1.7960 0.0000 0.0600                      6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Fall  1.8200 0.0240 0.0190             1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_53/B1      AOI21_X2      Fall  1.8200 0.0000 0.0190                      2.72585                                                   | 
|    M64/RESULT/i_0/i_53/ZN      AOI21_X2      Rise  1.9110 0.0910 0.0810             24.2001  3.80404  28.0041           2       100                    | 
|    M64/RESULT/i_0/i_52/B2      OAI21_X1      Rise  1.9440 0.0330 0.0810    0.0280            1.57189                                                   | 
|    M64/RESULT/i_0/i_52/ZN      OAI21_X1      Fall  1.9720 0.0280 0.0230             0.245149 1.70023  1.94538           1       100                    | 
|    M64/RESULT/i_0/i_51/A       INV_X1        Fall  1.9720 0.0000 0.0230                      1.54936                                                   | 
|    M64/RESULT/i_0/i_51/ZN      INV_X1        Rise  1.9990 0.0270 0.0150             1.04376  3.80404  4.84779           2       100                    | 
|    M64/RESULT/i_0/i_46/A       XOR2_X1       Rise  1.9990 0.0000 0.0150                      2.23214                                                   | 
|    M64/RESULT/i_0/i_46/Z       XOR2_X1       Rise  2.0470 0.0480 0.0210             0.596451 0.97463  1.57108           1       100                    | 
|    M64/RESULT/i_0/sum[28]                    Rise  2.0470 0.0000                                                                                       | 
|    M64/RESULT/S[28]                          Rise  2.0470 0.0000                                                                                       | 
|    M64/c[28]                                 Rise  2.0470 0.0000                                                                                       | 
|    outReg/D[28]                              Rise  2.0470 0.0000                                                                                       | 
|    outReg/i_0_30/A2            AND2_X1       Rise  2.0470 0.0000 0.0210                      0.97463                                                   | 
|    outReg/i_0_30/ZN            AND2_X1       Rise  2.0850 0.0380 0.0110             1.62202  1.14029  2.76231           1       100                    | 
|    outReg/Q_reg[28]/D          DFF_X1        Rise  2.0860 0.0010 0.0110    0.0010            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[28]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0330 2.2870 | 
| data required time                       |  2.2870        | 
|                                          |                | 
| data required time                       |  2.2870        | 
| data arrival time                        | -2.0860        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2040        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[43]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_107/B1     AOI21_X1      Fall  1.9530 0.0000 0.0230                      1.44682                                                   | 
|    M64/RESULT/i_0/i_107/ZN     AOI21_X1      Rise  1.9990 0.0460 0.0350             0.675472 3.80404  4.47951           2       100                    | 
|    M64/RESULT/i_0/i_99/A       XOR2_X1       Rise  1.9990 0.0000 0.0350                      2.23214                                                   | 
|    M64/RESULT/i_0/i_99/Z       XOR2_X1       Rise  2.0490 0.0500 0.0200             0.423299 0.97463  1.39793           1       100                    | 
|    M64/RESULT/i_0/sum[43]                    Rise  2.0490 0.0000                                                                                       | 
|    M64/RESULT/S[43]                          Rise  2.0490 0.0000                                                                                       | 
|    M64/c[43]                                 Rise  2.0490 0.0000                                                                                       | 
|    outReg/D[43]                              Rise  2.0490 0.0000                                                                                       | 
|    outReg/i_0_45/A2            AND2_X1       Rise  2.0490 0.0000 0.0200                      0.97463                                                   | 
|    outReg/i_0_45/ZN            AND2_X1       Rise  2.0850 0.0360 0.0100             1.19854  1.14029  2.33883           1       100                    | 
|    outReg/Q_reg[43]/D          DFF_X1        Rise  2.0850 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[43]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[43]/CK         DFF_X1        Rise  0.3180 0.0150 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0320 2.2860 | 
| data required time                       |  2.2860        | 
|                                          |                | 
| data required time                       |  2.2860        | 
| data arrival time                        | -2.0850        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2040        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[29]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230             0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                                       | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                                       | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230                      6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250             35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500                      1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420             1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420                      2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250             0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420             1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250             0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410             0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240             0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410             0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250             0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410             0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240             0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280             0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310             0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320             0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330             0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330                      2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400             0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140             0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420                      3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190                      5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110                      3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210                      1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610                      6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180                      1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540             1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540                      3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180             0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Fall  1.7060 0.0000 0.0180                      1.55272                                                   | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Rise  1.7960 0.0900 0.0600             0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Rise  1.7960 0.0000 0.0600                      6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Fall  1.8200 0.0240 0.0190             1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_53/B1      AOI21_X2      Fall  1.8200 0.0000 0.0190                      2.72585                                                   | 
|    M64/RESULT/i_0/i_53/ZN      AOI21_X2      Rise  1.9110 0.0910 0.0810             24.2001  3.80404  28.0041           2       100                    | 
|    M64/RESULT/i_0/i_52/B2      OAI21_X1      Rise  1.9440 0.0330 0.0810    0.0280            1.57189                                                   | 
|    M64/RESULT/i_0/i_52/ZN      OAI21_X1      Fall  1.9720 0.0280 0.0230             0.245149 1.70023  1.94538           1       100                    | 
|    M64/RESULT/i_0/i_51/A       INV_X1        Fall  1.9720 0.0000 0.0230                      1.54936                                                   | 
|    M64/RESULT/i_0/i_51/ZN      INV_X1        Rise  1.9990 0.0270 0.0150             1.04376  3.80404  4.84779           2       100                    | 
|    M64/RESULT/i_0/i_49/B2      OAI21_X1      Rise  1.9990 0.0000 0.0150                      1.57189                                                   | 
|    M64/RESULT/i_0/i_49/ZN      OAI21_X1      Fall  2.0200 0.0210 0.0130             0.238498 2.57361  2.81211           1       100                    | 
|    M64/RESULT/i_0/i_48/B       XNOR2_X1      Fall  2.0200 0.0000 0.0130                      2.36817                                                   | 
|    M64/RESULT/i_0/i_48/ZN      XNOR2_X1      Rise  2.0510 0.0310 0.0170             0.252176 0.97463  1.22681           1       100                    | 
|    M64/RESULT/i_0/sum[29]                    Rise  2.0510 0.0000                                                                                       | 
|    M64/RESULT/S[29]                          Rise  2.0510 0.0000                                                                                       | 
|    M64/c[29]                                 Rise  2.0510 0.0000                                                                                       | 
|    outReg/D[29]                              Rise  2.0510 0.0000                                                                                       | 
|    outReg/i_0_31/A2            AND2_X1       Rise  2.0510 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_31/ZN            AND2_X1       Rise  2.0860 0.0350 0.0090             0.906225 1.14029  2.04652           1       100                    | 
|    outReg/Q_reg[29]/D          DFF_X1        Rise  2.0860 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[29]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0320 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -2.0860        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2050        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[32]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230 0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                           | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                           | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230          6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250 35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500          1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420 1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                           | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420          2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250 0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250          2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420 1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420          2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250 0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250          2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410 0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410          2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240 0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240          2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410 0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410          2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250 0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410 0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240 0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240          2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280 0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                           | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                           | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280          2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310 0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310          2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320 0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320          2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330 0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330          2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400 0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400          1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140 0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140          1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420 0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420          3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190 0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190          5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110 1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110          3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210 2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210          1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610 0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610          6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180 1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540 1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540          3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180 0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Fall  1.7060 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Rise  1.7960 0.0900 0.0600 0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Rise  1.7960 0.0000 0.0600          6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Fall  1.8200 0.0240 0.0190 1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_96/B1      OAI21_X1      Fall  1.8200 0.0000 0.0190          1.45983                                                   | 
|    M64/RESULT/i_0/i_96/ZN      OAI21_X1      Rise  1.8750 0.0550 0.0400 0.195629 6.25843  6.45405           1       100                    | 
|    M64/RESULT/i_0/i_95/A       INV_X4        Rise  1.8750 0.0000 0.0400          6.25843                                                   | 
|    M64/RESULT/i_0/i_95/ZN      INV_X4        Fall  1.8980 0.0230 0.0180 30.4516  5.48089  35.9325           3       100                    | 
|    M64/RESULT/i_0/i_65/B2      AOI21_X1      Fall  1.9090 0.0110 0.0200          1.40993                                                   | 
|    M64/RESULT/i_0/i_65/ZN      AOI21_X1      Rise  1.9610 0.0520 0.0370 1.14327  3.80404  4.9473            2       100                    | 
|    M64/RESULT/i_0/i_64/B2      OAI21_X1      Rise  1.9610 0.0000 0.0370          1.57189                                                   | 
|    M64/RESULT/i_0/i_64/ZN      OAI21_X1      Fall  1.9850 0.0240 0.0150 0.227902 1.70023  1.92813           1       100                    | 
|    M64/RESULT/i_0/i_63/A       INV_X1        Fall  1.9850 0.0000 0.0150          1.54936                                                   | 
|    M64/RESULT/i_0/i_63/ZN      INV_X1        Rise  2.0070 0.0220 0.0130 0.396718 3.80404  4.20076           2       100                    | 
|    M64/RESULT/i_0/i_58/A       XOR2_X1       Rise  2.0070 0.0000 0.0130          2.23214                                                   | 
|    M64/RESULT/i_0/i_58/Z       XOR2_X1       Rise  2.0520 0.0450 0.0200 0.284573 0.97463  1.2592            1       100                    | 
|    M64/RESULT/i_0/sum[32]                    Rise  2.0520 0.0000                                                                           | 
|    M64/RESULT/S[32]                          Rise  2.0520 0.0000                                                                           | 
|    M64/c[32]                                 Rise  2.0520 0.0000                                                                           | 
|    outReg/D[32]                              Rise  2.0520 0.0000                                                                           | 
|    outReg/i_0_34/A2            AND2_X1       Rise  2.0520 0.0000 0.0200          0.97463                                                   | 
|    outReg/i_0_34/ZN            AND2_X1       Rise  2.0870 0.0350 0.0090 0.713941 1.14029  1.85423           1       100                    | 
|    outReg/Q_reg[32]/D          DFF_X1        Rise  2.0870 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[32]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[32]/CK         DFF_X1        Rise  0.3230 0.0200 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0320 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.0870        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2070        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[31]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230 0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                           | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                           | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230          6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250 35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500          1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420 1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                           | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420          2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250 0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250          2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420 1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420          2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250 0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250          2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410 0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410          2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240 0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240          2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410 0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410          2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250 0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410 0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240 0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240          2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280 0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                           | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                           | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280          2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310 0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310          2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320 0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320          2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330 0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330          2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400 0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400          1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140 0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140          1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420 0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420          3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190 0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190          5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110 1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110          3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210 2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210          1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610 0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610          6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180 1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540 1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540          3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180 0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Fall  1.7060 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Rise  1.7960 0.0900 0.0600 0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Rise  1.7960 0.0000 0.0600          6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Fall  1.8200 0.0240 0.0190 1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_96/B1      OAI21_X1      Fall  1.8200 0.0000 0.0190          1.45983                                                   | 
|    M64/RESULT/i_0/i_96/ZN      OAI21_X1      Rise  1.8750 0.0550 0.0400 0.195629 6.25843  6.45405           1       100                    | 
|    M64/RESULT/i_0/i_95/A       INV_X4        Rise  1.8750 0.0000 0.0400          6.25843                                                   | 
|    M64/RESULT/i_0/i_95/ZN      INV_X4        Fall  1.8980 0.0230 0.0180 30.4516  5.48089  35.9325           3       100                    | 
|    M64/RESULT/i_0/i_65/B2      AOI21_X1      Fall  1.9090 0.0110 0.0200          1.40993                                                   | 
|    M64/RESULT/i_0/i_65/ZN      AOI21_X1      Rise  1.9610 0.0520 0.0370 1.14327  3.80404  4.9473            2       100                    | 
|    M64/RESULT/i_0/i_57/A       XOR2_X1       Rise  1.9610 0.0000 0.0370          2.23214                                                   | 
|    M64/RESULT/i_0/i_57/Z       XOR2_X1       Rise  2.0110 0.0500 0.0200 0.351425 0.97463  1.32606           1       100                    | 
|    M64/RESULT/i_0/sum[31]                    Rise  2.0110 0.0000                                                                           | 
|    M64/RESULT/S[31]                          Rise  2.0110 0.0000                                                                           | 
|    M64/c[31]                                 Rise  2.0110 0.0000                                                                           | 
|    outReg/D[31]                              Rise  2.0110 0.0000                                                                           | 
|    outReg/i_0_33/A2            AND2_X1       Rise  2.0110 0.0000 0.0200          0.97463                                                   | 
|    outReg/i_0_33/ZN            AND2_X1       Rise  2.0450 0.0340 0.0090 0.459784 1.14029  1.60007           1       100                    | 
|    outReg/Q_reg[31]/D          DFF_X1        Rise  2.0450 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[31]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0320 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -2.0450        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2460        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[42]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q          DFF_X1        Rise  0.4160 0.1220 0.0270             0.93984  9.79588  10.7357           4       100      F             | 
|    inRegA/Q[31]                              Rise  0.4160 0.0000                                                                                       | 
|    M64/a[31]                                 Rise  0.4160 0.0000                                                                                       | 
|    M64/i_0_0_63/A              INV_X2        Rise  0.4160 0.0000 0.0270                      3.25089                                                   | 
|    M64/i_0_0_63/ZN             INV_X2        Fall  0.4690 0.0530 0.0350             13.3816  49.5846  62.9662           29      100                    | 
|    M64/i_0_0_163/A2            NOR2_X1       Fall  0.4710 0.0020 0.0350                      1.56385                                                   | 
|    M64/i_0_0_163/ZN            NOR2_X1       Rise  0.5860 0.1150 0.0850             2.68632  14.0973  16.7836           8       100                    | 
|    M64/A1_2/in1[63]                          Rise  0.5860 0.0000                                                                                       | 
|    M64/A1_2/i_0_164/A1         NAND2_X1      Rise  0.5870 0.0010 0.0850                      1.59903                                                   | 
|    M64/A1_2/i_0_164/ZN         NAND2_X1      Fall  0.6240 0.0370 0.0290             0.703176 4.99143  5.69461           3       100                    | 
|    M64/A1_2/i_0_162/A3         NAND3_X1      Fall  0.6240 0.0000 0.0290                      1.48627                                                   | 
|    M64/A1_2/i_0_162/ZN         NAND3_X1      Rise  0.6540 0.0300 0.0150             0.367341 1.70023  2.06757           1       100                    | 
|    M64/A1_2/i_0_161/A          INV_X1        Rise  0.6540 0.0000 0.0150                      1.70023                                                   | 
|    M64/A1_2/i_0_161/ZN         INV_X1        Fall  0.6630 0.0090 0.0060             0.209212 1.71447  1.92368           1       100                    | 
|    M64/A1_2/i_0_160/A1         NOR2_X1       Fall  0.6630 0.0000 0.0060                      1.41309                                                   | 
|    M64/A1_2/i_0_160/ZN         NOR2_X1       Rise  0.6860 0.0230 0.0170             0.269012 1.70023  1.96924           1       100                    | 
|    M64/A1_2/sum[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/in3[63]                          Rise  0.6860 0.0000                                                                                       | 
|    M64/A2_1/i_0_168/A          INV_X1        Rise  0.6860 0.0000 0.0170                      1.70023                                                   | 
|    M64/A2_1/i_0_168/ZN         INV_X1        Fall  0.7010 0.0150 0.0090             0.982077 3.90961  4.89168           2       100                    | 
|    M64/A2_1/i_0_164/A          XNOR2_X1      Fall  0.7010 0.0000 0.0090                      2.12585                                                   | 
|    M64/A2_1/i_0_164/ZN         XNOR2_X1      Rise  0.7860 0.0850 0.0710             1.52385  11.5367  13.0605           6       100                    | 
|    M64/A2_1/sum[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/in1[63]                          Rise  0.7860 0.0000                                                                                       | 
|    M64/A3_1/i_0_174/B          XOR2_X1       Rise  0.7860 0.0000 0.0710                      2.36355                                                   | 
|    M64/A3_1/i_0_174/Z          XOR2_X1       Rise  0.8890 0.1030 0.0650             0.676442 10.2944  10.9709           4       100                    | 
|    M64/A3_1/i_0_173/B          XNOR2_X1      Rise  0.8890 0.0000 0.0650                      2.57361                                                   | 
|    M64/A3_1/i_0_173/ZN         XNOR2_X1      Rise  0.9720 0.0830 0.0810             1.62247  13.6262  15.2486           6       100                    | 
|    M64/A3_1/sum[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/in1[63]                          Rise  0.9720 0.0000                                                                                       | 
|    M64/A4_1/i_0_190/B          XOR2_X2       Rise  0.9720 0.0000 0.0810                      4.39563                                                   | 
|    M64/A4_1/i_0_190/Z          XOR2_X2       Rise  1.0730 0.1010 0.0620             5.12896  15.4416  20.5706           6       100                    | 
|    M64/A4_1/i_0_184/B          XNOR2_X1      Rise  1.0730 0.0000 0.0620                      2.57361                                                   | 
|    M64/A4_1/i_0_184/ZN         XNOR2_X1      Rise  1.1340 0.0610 0.0410             0.753559 5.8097   6.56326           3       100                    | 
|    M64/A4_1/sum[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/in1[41]                          Rise  1.1340 0.0000                                                                                       | 
|    M64/A5_1/i_0_195/B          XNOR2_X1      Rise  1.1340 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_195/ZN         XNOR2_X1      Rise  1.1840 0.0500 0.0270             0.782629 2.57361  3.35624           1       100                    | 
|    M64/A5_1/i_0_194/B          XNOR2_X1      Rise  1.1840 0.0000 0.0270                      2.57361                                                   | 
|    M64/A5_1/i_0_194/ZN         XNOR2_X1      Rise  1.2400 0.0560 0.0430             1.05485  5.8097   6.86455           3       100                    | 
|    M64/A5_1/sum[41]                          Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/in1[41]                            Rise  1.2400 0.0000                                                                                       | 
|    M64/A6/i_0_203/B            XNOR2_X1      Rise  1.2400 0.0000 0.0430                      2.57361                                                   | 
|    M64/A6/i_0_203/ZN           XNOR2_X1      Rise  1.2900 0.0500 0.0260             0.508638 2.57361  3.08225           1       100                    | 
|    M64/A6/i_0_202/B            XNOR2_X1      Rise  1.2900 0.0000 0.0260                      2.57361                                                   | 
|    M64/A6/i_0_202/ZN           XNOR2_X1      Rise  1.3470 0.0570 0.0450             1.561    5.8097   7.3707            3       100                    | 
|    M64/A6/sum[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/in1[41]                            Rise  1.3470 0.0000                                                                                       | 
|    M64/A7/i_0_192/B            XNOR2_X1      Rise  1.3470 0.0000 0.0450                      2.57361                                                   | 
|    M64/A7/i_0_192/ZN           XNOR2_X1      Rise  1.3970 0.0500 0.0250             0.455086 2.57361  3.02869           1       100                    | 
|    M64/A7/i_0_191/B            XNOR2_X1      Rise  1.3970 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_191/ZN           XNOR2_X1      Rise  1.4530 0.0560 0.0440             1.29284  5.8097   7.10254           3       100                    | 
|    M64/A7/sum[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/in1[41]                            Rise  1.4530 0.0000                                                                                       | 
|    M64/A8/i_0_163/B            XNOR2_X1      Rise  1.4530 0.0000 0.0440                      2.57361                                                   | 
|    M64/A8/i_0_163/ZN           XNOR2_X1      Rise  1.5020 0.0490 0.0290             0.252245 2.57361  2.82585           1       100                    | 
|    M64/A8/i_0_162/B            XNOR2_X1      Rise  1.5020 0.0000 0.0290                      2.57361                                                   | 
|    M64/A8/i_0_162/ZN           XNOR2_X1      Rise  1.5510 0.0490 0.0290             0.484725 3.38608  3.87081           2       100                    | 
|    M64/A8/sum[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/in1[41]                            Rise  1.5510 0.0000                                                                                       | 
|    M64/A9/i_0_89/B             XOR2_X1       Rise  1.5510 0.0000 0.0290                      2.36355                                                   | 
|    M64/A9/i_0_89/Z             XOR2_X1       Rise  1.6280 0.0770 0.0470             2.0984   5.00505  7.10345           3       100                    | 
|    M64/A9/sum[41]                            Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/a[41]                          Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[41]                      Rise  1.6280 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_276/A2     NOR2_X1       Rise  1.6290 0.0010 0.0470    0.0010            1.65135                                                   | 
|    M64/RESULT/i_0/i_276/ZN     NOR2_X1       Fall  1.6540 0.0250 0.0170             0.682634 5.05197  5.73461           3       100                    | 
|    M64/RESULT/i_0/i_161/A1     NOR3_X1       Fall  1.6540 0.0000 0.0170                      1.4005                                                    | 
|    M64/RESULT/i_0/i_161/ZN     NOR3_X1       Rise  1.7080 0.0540 0.0420             0.536566 3.34143  3.878             2       100                    | 
|    M64/RESULT/i_0/i_250/A      OAI21_X1      Rise  1.7080 0.0000 0.0420                      1.67072                                                   | 
|    M64/RESULT/i_0/i_250/ZN     OAI21_X1      Fall  1.7420 0.0340 0.0240             0.551804 4.06664  4.61844           2       100                    | 
|    M64/RESULT/i_0/i_249/A2     OR2_X1        Fall  1.7420 0.0000 0.0240                      0.895446                                                  | 
|    M64/RESULT/i_0/i_249/ZN     OR2_X1        Fall  1.8100 0.0680 0.0150             0.780938 6.69987  7.4808            2       100                    | 
|    M64/RESULT/i_0/i_248/A2     OR2_X4        Fall  1.8100 0.0000 0.0150                      3.22572                                                   | 
|    M64/RESULT/i_0/i_248/ZN     OR2_X4        Fall  1.8660 0.0560 0.0140             21.0488  5.0818   26.1306           2       100                    | 
|    M64/RESULT/i_0/i_242/A2     NOR3_X2       Fall  1.8720 0.0060 0.0150                      3.04029                                                   | 
|    M64/RESULT/i_0/i_242/ZN     NOR3_X2       Rise  1.9320 0.0600 0.0380             0.248053 6.10536  6.35341           1       100                    | 
|    M64/RESULT/i_0/i_241/A3     NOR3_X4       Rise  1.9320 0.0000 0.0380                      6.10536                                                   | 
|    M64/RESULT/i_0/i_241/ZN     NOR3_X4       Fall  1.9530 0.0210 0.0230             0.952242 11.9452  12.8974           4       100                    | 
|    M64/RESULT/i_0/i_98/A       XOR2_X1       Fall  1.9530 0.0000 0.0230                      2.18123                                                   | 
|    M64/RESULT/i_0/i_98/Z       XOR2_X1       Fall  2.0090 0.0560 0.0140             0.64412  0.97463  1.61875           1       100                    | 
|    M64/RESULT/i_0/sum[42]                    Fall  2.0090 0.0000                                                                                       | 
|    M64/RESULT/S[42]                          Fall  2.0090 0.0000                                                                                       | 
|    M64/c[42]                                 Fall  2.0090 0.0000                                                                                       | 
|    outReg/D[42]                              Fall  2.0090 0.0000                                                                                       | 
|    outReg/i_0_44/A2            AND2_X1       Fall  2.0100 0.0010 0.0140    0.0010            0.894119                                                  | 
|    outReg/i_0_44/ZN            AND2_X1       Fall  2.0480 0.0380 0.0080             2.89122  1.14029  4.03151           1       100                    | 
|    outReg/Q_reg[42]/D          DFF_X1        Fall  2.0480 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[42]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[42]/CK         DFF_X1        Rise  0.3180 0.0150 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0220 2.2960 | 
| data required time                       |  2.2960        | 
|                                          |                | 
| data required time                       |  2.2960        | 
| data arrival time                        | -2.0480        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2510        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[34]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[5]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q           DFF_X1        Rise  0.4130 0.1190 0.0240             1.46668  7.90977  9.37645           2       100      F             | 
|    inRegA/Q[5]                               Rise  0.4130 0.0000                                                                                       | 
|    M64/a[5]                                  Rise  0.4130 0.0000                                                                                       | 
|    M64/i_0_0_11/A              INV_X4        Rise  0.4130 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_11/ZN             INV_X4        Fall  0.4540 0.0410 0.0260             39.7887  51.1917  90.9803           31      100                    | 
|    M64/i_0_0_203/A2            NOR2_X1       Fall  0.4990 0.0450 0.0570                      1.56385                                                   | 
|    M64/i_0_0_203/ZN            NOR2_X1       Rise  0.5710 0.0720 0.0410             1.21139  5.49384  6.70522           3       100                    | 
|    M64/A1_2/in3[10]                          Rise  0.5710 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A          XNOR2_X1      Rise  0.5710 0.0000 0.0410                      2.23275                                                   | 
|    M64/A1_2/i_0_108/ZN         XNOR2_X1      Rise  0.6210 0.0500 0.0250             0.367175 2.57361  2.94078           1       100                    | 
|    M64/A1_2/i_0_107/B          XNOR2_X1      Rise  0.6210 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_107/ZN         XNOR2_X1      Rise  0.6750 0.0540 0.0400             0.693412 5.49384  6.18725           3       100                    | 
|    M64/A1_2/sum[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A          XNOR2_X1      Rise  0.6750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN         XNOR2_X1      Rise  0.7250 0.0500 0.0240             0.305833 2.57361  2.87944           1       100                    | 
|    M64/A2_1/i_0_114/B          XNOR2_X1      Rise  0.7250 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN         XNOR2_X1      Rise  0.7790 0.0540 0.0400             0.531207 5.8097   6.34091           3       100                    | 
|    M64/A2_1/sum[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B          XNOR2_X1      Rise  0.7790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN         XNOR2_X1      Rise  0.8280 0.0490 0.0250             0.440291 2.57361  3.0139            1       100                    | 
|    M64/A3_1/i_0_116/B          XNOR2_X1      Rise  0.8280 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN         XNOR2_X1      Rise  0.8820 0.0540 0.0400             0.525385 5.8097   6.33509           3       100                    | 
|    M64/A3_1/sum[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B          XNOR2_X1      Rise  0.8820 0.0000 0.0400                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN         XNOR2_X1      Rise  0.9310 0.0490 0.0250             0.246334 2.57361  2.81994           1       100                    | 
|    M64/A4_1/i_0_122/B          XNOR2_X1      Rise  0.9310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN         XNOR2_X1      Rise  0.9860 0.0550 0.0430             1.03314  5.8097   6.84284           3       100                    | 
|    M64/A4_1/sum[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B          XNOR2_X1      Rise  0.9860 0.0000 0.0430                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN         XNOR2_X1      Fall  1.0140 0.0280 0.0180             0.326413 2.57361  2.90002           1       100                    | 
|    M64/A5_1/i_0_132/B          XNOR2_X1      Fall  1.0140 0.0000 0.0180                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN         XNOR2_X1      Fall  1.0620 0.0480 0.0150             0.655324 3.38608  4.04141           2       100                    | 
|    M64/A5_1/sum[10]                          Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/in1[10]                            Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/i_0_145/B            XOR2_X1       Fall  1.0620 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z            XOR2_X1       Fall  1.1240 0.0620 0.0140             0.464345 3.38608  3.85043           2       100                    | 
|    M64/A6/sum[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/in1[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/i_0_141/B            XOR2_X1       Fall  1.1240 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z            XOR2_X1       Fall  1.1860 0.0620 0.0140             0.723208 3.38608  4.10929           2       100                    | 
|    M64/A7/sum[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/in1[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/i_0_121/B            XOR2_X1       Fall  1.1860 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z            XOR2_X1       Fall  1.2470 0.0610 0.0140             0.452252 3.38608  3.83834           2       100                    | 
|    M64/A8/sum[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/in1[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/i_0_57/B             XOR2_X1       Fall  1.2470 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z             XOR2_X1       Fall  1.3080 0.0610 0.0130             0.326061 3.23609  3.56215           2       100                    | 
|    M64/A9/sum[10]                            Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/a[10]                          Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                      Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2     NAND2_X1      Fall  1.3080 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN     NAND2_X1      Rise  1.3390 0.0310 0.0200             1.07694  5.54986  6.6268            3       100                    | 
|    M64/RESULT/i_0/i_207/B1     AOI21_X1      Rise  1.3390 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Fall  1.3660 0.0270 0.0160             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Fall  1.3660 0.0000 0.0160                      2.88084                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Rise  1.3930 0.0270 0.0260             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Rise  1.3930 0.0000 0.0260                      6.20185                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Fall  1.4100 0.0170 0.0100             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Fall  1.4100 0.0000 0.0100                      3.20412                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Rise  1.4640 0.0540 0.0400             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Rise  1.4640 0.0000 0.0400                      1.6163                                                    | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Fall  1.4910 0.0270 0.0170             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Fall  1.4910 0.0000 0.0170                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Rise  1.5750 0.0840 0.0430             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Rise  1.5750 0.0000 0.0430                      1.6163                                                    | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Fall  1.6010 0.0260 0.0170             1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Fall  1.6010 0.0000 0.0170                      3.49679                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Rise  1.6970 0.0960 0.0560             0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Rise  1.6970 0.0000 0.0560                      1.6163                                                    | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Fall  1.7260 0.0290 0.0210             0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Fall  1.7260 0.0000 0.0210                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Rise  1.8260 0.1000 0.0560             1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_96/B1      OAI21_X1      Rise  1.8260 0.0000 0.0560                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN      OAI21_X1      Fall  1.8630 0.0370 0.0240             0.195629 6.25843  6.45405           1       100                    | 
|    M64/RESULT/i_0/i_95/A       INV_X4        Fall  1.8630 0.0000 0.0240                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN      INV_X4        Rise  1.8970 0.0340 0.0260             30.4516  5.48089  35.9325           3       100                    | 
|    M64/RESULT/i_0/i_94/B2      OAI21_X1      Rise  1.9090 0.0120 0.0270    0.0010            1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN      OAI21_X1      Fall  1.9310 0.0220 0.0160             0.335142 1.70023  2.03537           1       100                    | 
|    M64/RESULT/i_0/i_93/A       INV_X1        Fall  1.9310 0.0000 0.0160                      1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN      INV_X1        Rise  1.9590 0.0280 0.0170             0.864228 5.48089  6.34512           3       100                    | 
|    M64/RESULT/i_0/i_68/A       XOR2_X1       Rise  1.9590 0.0000 0.0170                      2.23214                                                   | 
|    M64/RESULT/i_0/i_68/Z       XOR2_X1       Rise  2.0060 0.0470 0.0200             0.433795 0.97463  1.40842           1       100                    | 
|    M64/RESULT/i_0/sum[34]                    Rise  2.0060 0.0000                                                                                       | 
|    M64/RESULT/S[34]                          Rise  2.0060 0.0000                                                                                       | 
|    M64/c[34]                                 Rise  2.0060 0.0000                                                                                       | 
|    outReg/D[34]                              Rise  2.0060 0.0000                                                                                       | 
|    outReg/i_0_36/A2            AND2_X1       Rise  2.0060 0.0000 0.0200                      0.97463                                                   | 
|    outReg/i_0_36/ZN            AND2_X1       Rise  2.0400 0.0340 0.0080             0.374716 1.14029  1.51501           1       100                    | 
|    outReg/Q_reg[34]/D          DFF_X1        Rise  2.0400 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[34]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[34]/CK         DFF_X1        Rise  0.3230 0.0200 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3230 2.3230 | 
| library setup check                      | -0.0320 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.0400        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2540        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[26]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[5]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q           DFF_X1        Rise  0.4130 0.1190 0.0240             1.46668  7.90977  9.37645           2       100      F             | 
|    inRegA/Q[5]                               Rise  0.4130 0.0000                                                                                       | 
|    M64/a[5]                                  Rise  0.4130 0.0000                                                                                       | 
|    M64/i_0_0_11/A              INV_X4        Rise  0.4130 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_11/ZN             INV_X4        Fall  0.4540 0.0410 0.0260             39.7887  51.1917  90.9803           31      100                    | 
|    M64/i_0_0_203/A2            NOR2_X1       Fall  0.4990 0.0450 0.0570                      1.56385                                                   | 
|    M64/i_0_0_203/ZN            NOR2_X1       Rise  0.5710 0.0720 0.0410             1.21139  5.49384  6.70522           3       100                    | 
|    M64/A1_2/in3[10]                          Rise  0.5710 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A          XNOR2_X1      Rise  0.5710 0.0000 0.0410                      2.23275                                                   | 
|    M64/A1_2/i_0_108/ZN         XNOR2_X1      Rise  0.6210 0.0500 0.0250             0.367175 2.57361  2.94078           1       100                    | 
|    M64/A1_2/i_0_107/B          XNOR2_X1      Rise  0.6210 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_107/ZN         XNOR2_X1      Rise  0.6750 0.0540 0.0400             0.693412 5.49384  6.18725           3       100                    | 
|    M64/A1_2/sum[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A          XNOR2_X1      Rise  0.6750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN         XNOR2_X1      Rise  0.7250 0.0500 0.0240             0.305833 2.57361  2.87944           1       100                    | 
|    M64/A2_1/i_0_114/B          XNOR2_X1      Rise  0.7250 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN         XNOR2_X1      Rise  0.7790 0.0540 0.0400             0.531207 5.8097   6.34091           3       100                    | 
|    M64/A2_1/sum[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B          XNOR2_X1      Rise  0.7790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN         XNOR2_X1      Rise  0.8280 0.0490 0.0250             0.440291 2.57361  3.0139            1       100                    | 
|    M64/A3_1/i_0_116/B          XNOR2_X1      Rise  0.8280 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN         XNOR2_X1      Rise  0.8820 0.0540 0.0400             0.525385 5.8097   6.33509           3       100                    | 
|    M64/A3_1/sum[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B          XNOR2_X1      Rise  0.8820 0.0000 0.0400                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN         XNOR2_X1      Rise  0.9310 0.0490 0.0250             0.246334 2.57361  2.81994           1       100                    | 
|    M64/A4_1/i_0_122/B          XNOR2_X1      Rise  0.9310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN         XNOR2_X1      Rise  0.9860 0.0550 0.0430             1.03314  5.8097   6.84284           3       100                    | 
|    M64/A4_1/sum[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B          XNOR2_X1      Rise  0.9860 0.0000 0.0430                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN         XNOR2_X1      Fall  1.0140 0.0280 0.0180             0.326413 2.57361  2.90002           1       100                    | 
|    M64/A5_1/i_0_132/B          XNOR2_X1      Fall  1.0140 0.0000 0.0180                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN         XNOR2_X1      Fall  1.0620 0.0480 0.0150             0.655324 3.38608  4.04141           2       100                    | 
|    M64/A5_1/sum[10]                          Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/in1[10]                            Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/i_0_145/B            XOR2_X1       Fall  1.0620 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z            XOR2_X1       Fall  1.1240 0.0620 0.0140             0.464345 3.38608  3.85043           2       100                    | 
|    M64/A6/sum[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/in1[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/i_0_141/B            XOR2_X1       Fall  1.1240 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z            XOR2_X1       Fall  1.1860 0.0620 0.0140             0.723208 3.38608  4.10929           2       100                    | 
|    M64/A7/sum[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/in1[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/i_0_121/B            XOR2_X1       Fall  1.1860 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z            XOR2_X1       Fall  1.2470 0.0610 0.0140             0.452252 3.38608  3.83834           2       100                    | 
|    M64/A8/sum[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/in1[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/i_0_57/B             XOR2_X1       Fall  1.2470 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z             XOR2_X1       Fall  1.3080 0.0610 0.0130             0.326061 3.23609  3.56215           2       100                    | 
|    M64/A9/sum[10]                            Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/a[10]                          Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                      Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2     NAND2_X1      Fall  1.3080 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN     NAND2_X1      Rise  1.3390 0.0310 0.0200             1.07694  5.54986  6.6268            3       100                    | 
|    M64/RESULT/i_0/i_207/B1     AOI21_X1      Rise  1.3390 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Fall  1.3660 0.0270 0.0160             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Fall  1.3660 0.0000 0.0160                      2.88084                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Rise  1.3930 0.0270 0.0260             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Rise  1.3930 0.0000 0.0260                      6.20185                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Fall  1.4100 0.0170 0.0100             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Fall  1.4100 0.0000 0.0100                      3.20412                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Rise  1.4640 0.0540 0.0400             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Rise  1.4640 0.0000 0.0400                      1.6163                                                    | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Fall  1.4910 0.0270 0.0170             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Fall  1.4910 0.0000 0.0170                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Rise  1.5750 0.0840 0.0430             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Rise  1.5750 0.0000 0.0430                      1.6163                                                    | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Fall  1.6010 0.0260 0.0170             1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Fall  1.6010 0.0000 0.0170                      3.49679                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Rise  1.6970 0.0960 0.0560             0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Rise  1.6970 0.0000 0.0560                      1.6163                                                    | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Fall  1.7260 0.0290 0.0210             0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Fall  1.7260 0.0000 0.0210                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Rise  1.8260 0.1000 0.0560             1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_44/A       XOR2_X1       Rise  1.8260 0.0000 0.0560                      2.23214                                                   | 
|    M64/RESULT/i_0/i_44/Z       XOR2_X1       Rise  1.9330 0.1070 0.0720             11.2945  0.97463  12.2691           1       100                    | 
|    M64/RESULT/i_0/sum[26]                    Rise  1.9330 0.0000                                                                                       | 
|    M64/RESULT/S[26]                          Rise  1.9330 0.0000                                                                                       | 
|    M64/c[26]                                 Rise  1.9330 0.0000                                                                                       | 
|    outReg/D[26]                              Rise  1.9330 0.0000                                                                                       | 
|    outReg/i_0_28/A2            AND2_X1       Rise  1.9440 0.0110 0.0720    0.0090            0.97463                                                   | 
|    outReg/i_0_28/ZN            AND2_X1       Rise  2.0120 0.0680 0.0290             9.95892  1.14029  11.0992           1       100                    | 
|    outReg/Q_reg[26]/D          DFF_X1        Rise  2.0120 0.0000 0.0290                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[26]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0360 2.2840 | 
| data required time                       |  2.2840        | 
|                                          |                | 
| data required time                       |  2.2840        | 
| data arrival time                        | -2.0120        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2750        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[30]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[5]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q           DFF_X1        Rise  0.4130 0.1190 0.0240             1.46668  7.90977  9.37645           2       100      F             | 
|    inRegA/Q[5]                               Rise  0.4130 0.0000                                                                                       | 
|    M64/a[5]                                  Rise  0.4130 0.0000                                                                                       | 
|    M64/i_0_0_11/A              INV_X4        Rise  0.4130 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_11/ZN             INV_X4        Fall  0.4540 0.0410 0.0260             39.7887  51.1917  90.9803           31      100                    | 
|    M64/i_0_0_203/A2            NOR2_X1       Fall  0.4990 0.0450 0.0570                      1.56385                                                   | 
|    M64/i_0_0_203/ZN            NOR2_X1       Rise  0.5710 0.0720 0.0410             1.21139  5.49384  6.70522           3       100                    | 
|    M64/A1_2/in3[10]                          Rise  0.5710 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A          XNOR2_X1      Rise  0.5710 0.0000 0.0410                      2.23275                                                   | 
|    M64/A1_2/i_0_108/ZN         XNOR2_X1      Rise  0.6210 0.0500 0.0250             0.367175 2.57361  2.94078           1       100                    | 
|    M64/A1_2/i_0_107/B          XNOR2_X1      Rise  0.6210 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_107/ZN         XNOR2_X1      Rise  0.6750 0.0540 0.0400             0.693412 5.49384  6.18725           3       100                    | 
|    M64/A1_2/sum[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A          XNOR2_X1      Rise  0.6750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN         XNOR2_X1      Rise  0.7250 0.0500 0.0240             0.305833 2.57361  2.87944           1       100                    | 
|    M64/A2_1/i_0_114/B          XNOR2_X1      Rise  0.7250 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN         XNOR2_X1      Rise  0.7790 0.0540 0.0400             0.531207 5.8097   6.34091           3       100                    | 
|    M64/A2_1/sum[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B          XNOR2_X1      Rise  0.7790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN         XNOR2_X1      Rise  0.8280 0.0490 0.0250             0.440291 2.57361  3.0139            1       100                    | 
|    M64/A3_1/i_0_116/B          XNOR2_X1      Rise  0.8280 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN         XNOR2_X1      Rise  0.8820 0.0540 0.0400             0.525385 5.8097   6.33509           3       100                    | 
|    M64/A3_1/sum[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B          XNOR2_X1      Rise  0.8820 0.0000 0.0400                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN         XNOR2_X1      Rise  0.9310 0.0490 0.0250             0.246334 2.57361  2.81994           1       100                    | 
|    M64/A4_1/i_0_122/B          XNOR2_X1      Rise  0.9310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN         XNOR2_X1      Rise  0.9860 0.0550 0.0430             1.03314  5.8097   6.84284           3       100                    | 
|    M64/A4_1/sum[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B          XNOR2_X1      Rise  0.9860 0.0000 0.0430                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN         XNOR2_X1      Fall  1.0140 0.0280 0.0180             0.326413 2.57361  2.90002           1       100                    | 
|    M64/A5_1/i_0_132/B          XNOR2_X1      Fall  1.0140 0.0000 0.0180                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN         XNOR2_X1      Fall  1.0620 0.0480 0.0150             0.655324 3.38608  4.04141           2       100                    | 
|    M64/A5_1/sum[10]                          Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/in1[10]                            Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/i_0_145/B            XOR2_X1       Fall  1.0620 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z            XOR2_X1       Fall  1.1240 0.0620 0.0140             0.464345 3.38608  3.85043           2       100                    | 
|    M64/A6/sum[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/in1[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/i_0_141/B            XOR2_X1       Fall  1.1240 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z            XOR2_X1       Fall  1.1860 0.0620 0.0140             0.723208 3.38608  4.10929           2       100                    | 
|    M64/A7/sum[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/in1[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/i_0_121/B            XOR2_X1       Fall  1.1860 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z            XOR2_X1       Fall  1.2470 0.0610 0.0140             0.452252 3.38608  3.83834           2       100                    | 
|    M64/A8/sum[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/in1[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/i_0_57/B             XOR2_X1       Fall  1.2470 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z             XOR2_X1       Fall  1.3080 0.0610 0.0130             0.326061 3.23609  3.56215           2       100                    | 
|    M64/A9/sum[10]                            Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/a[10]                          Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                      Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2     NAND2_X1      Fall  1.3080 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN     NAND2_X1      Rise  1.3390 0.0310 0.0200             1.07694  5.54986  6.6268            3       100                    | 
|    M64/RESULT/i_0/i_207/B1     AOI21_X1      Rise  1.3390 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Fall  1.3660 0.0270 0.0160             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Fall  1.3660 0.0000 0.0160                      2.88084                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Rise  1.3930 0.0270 0.0260             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Rise  1.3930 0.0000 0.0260                      6.20185                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Fall  1.4100 0.0170 0.0100             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Fall  1.4100 0.0000 0.0100                      3.20412                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Rise  1.4640 0.0540 0.0400             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Rise  1.4640 0.0000 0.0400                      1.6163                                                    | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Fall  1.4910 0.0270 0.0170             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Fall  1.4910 0.0000 0.0170                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Rise  1.5750 0.0840 0.0430             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Rise  1.5750 0.0000 0.0430                      1.6163                                                    | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Fall  1.6010 0.0260 0.0170             1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Fall  1.6010 0.0000 0.0170                      3.49679                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Rise  1.6970 0.0960 0.0560             0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_254/A3     NOR3_X1       Rise  1.6970 0.0000 0.0560                      1.6163                                                    | 
|    M64/RESULT/i_0/i_254/ZN     NOR3_X1       Fall  1.7260 0.0290 0.0210             0.44862  6.02656  6.47518           1       100                    | 
|    M64/RESULT/i_0/i_251/A4     NOR4_X4       Fall  1.7260 0.0000 0.0210                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN     NOR4_X4       Rise  1.8260 0.1000 0.0560             1.49211  10.4667  11.9589           4       100                    | 
|    M64/RESULT/i_0/i_96/B1      OAI21_X1      Rise  1.8260 0.0000 0.0560                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN      OAI21_X1      Fall  1.8630 0.0370 0.0240             0.195629 6.25843  6.45405           1       100                    | 
|    M64/RESULT/i_0/i_95/A       INV_X4        Fall  1.8630 0.0000 0.0240                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN      INV_X4        Rise  1.8970 0.0340 0.0260             30.4516  5.48089  35.9325           3       100                    | 
|    M64/RESULT/i_0/i_56/A       XOR2_X1       Rise  1.9090 0.0120 0.0270    0.0010            2.23214                                                   | 
|    M64/RESULT/i_0/i_56/Z       XOR2_X1       Rise  1.9620 0.0530 0.0250             1.31747  0.97463  2.2921            1       100                    | 
|    M64/RESULT/i_0/sum[30]                    Rise  1.9620 0.0000                                                                                       | 
|    M64/RESULT/S[30]                          Rise  1.9620 0.0000                                                                                       | 
|    M64/c[30]                                 Rise  1.9620 0.0000                                                                                       | 
|    outReg/D[30]                              Rise  1.9620 0.0000                                                                                       | 
|    outReg/i_0_32/A2            AND2_X1       Rise  1.9710 0.0090 0.0250    0.0090            0.97463                                                   | 
|    outReg/i_0_32/ZN            AND2_X1       Rise  2.0060 0.0350 0.0080             0.293756 1.14029  1.43405           1       100                    | 
|    outReg/Q_reg[30]/D          DFF_X1        Rise  2.0060 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[30]/CK         DFF_X1        Rise  0.3200 0.0170 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3200 2.3200 | 
| library setup check                      | -0.0320 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -2.0060        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2850        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[25]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230 0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                           | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                           | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230          6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250 35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500          1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420 1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                           | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420          2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250 0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250          2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420 1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                           | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420          2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250 0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250          2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410 0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                           | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410          2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240 0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240          2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410 0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                           | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410          2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250 0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250          2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410 0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                           | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410          2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240 0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240          2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280 0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                           | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                           | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280          2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310 0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                           | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310          2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320 0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                           | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320          2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330 0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                           | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330          2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400 0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                           | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400          1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140 0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140          1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420 0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420          3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190 0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190          5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110 1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110          3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210 2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210          1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610 0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610          6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180 1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180          1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540 1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540          3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180 0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_41/B1      AOI21_X1      Fall  1.7060 0.0000 0.0180          1.44682                                                   | 
|    M64/RESULT/i_0/i_41/ZN      AOI21_X1      Rise  1.7620 0.0560 0.0450 2.8464   3.93237  6.77877           2       100                    | 
|    M64/RESULT/i_0/i_40/A       INV_X1        Rise  1.7620 0.0000 0.0450          1.70023                                                   | 
|    M64/RESULT/i_0/i_40/ZN      INV_X1        Fall  1.7730 0.0110 0.0110 0.219546 1.67685  1.8964            1       100                    | 
|    M64/RESULT/i_0/i_39/B2      AOI21_X1      Fall  1.7730 0.0000 0.0110          1.40993                                                   | 
|    M64/RESULT/i_0/i_39/ZN      AOI21_X1      Rise  1.8240 0.0510 0.0390 1.63678  3.84775  5.48453           2       100                    | 
|    M64/RESULT/i_0/i_37/B2      OAI22_X1      Rise  1.8240 0.0000 0.0390          1.61561                                                   | 
|    M64/RESULT/i_0/i_37/ZN      OAI22_X1      Fall  1.8570 0.0330 0.0180 0.516878 2.57361  3.09049           1       100                    | 
|    M64/RESULT/i_0/i_36/B       XNOR2_X1      Fall  1.8570 0.0000 0.0180          2.36817                                                   | 
|    M64/RESULT/i_0/i_36/ZN      XNOR2_X1      Rise  1.9080 0.0510 0.0330 3.8019   0.97463  4.77653           1       100                    | 
|    M64/RESULT/i_0/sum[25]                    Rise  1.9080 0.0000                                                                           | 
|    M64/RESULT/S[25]                          Rise  1.9080 0.0000                                                                           | 
|    M64/c[25]                                 Rise  1.9080 0.0000                                                                           | 
|    outReg/D[25]                              Rise  1.9080 0.0000                                                                           | 
|    outReg/i_0_27/A2            AND2_X1       Rise  1.9080 0.0000 0.0330          0.97463                                                   | 
|    outReg/i_0_27/ZN            AND2_X1       Rise  1.9550 0.0470 0.0160 4.14986  1.14029  5.29015           1       100                    | 
|    outReg/Q_reg[25]/D          DFF_X1        Rise  1.9550 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[25]/CK         DFF_X1        Rise  0.3180 0.0150 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3180 2.3180 | 
| library setup check                      | -0.0340 2.2840 | 
| data required time                       |  2.2840        | 
|                                          |                | 
| data required time                       |  2.2840        | 
| data arrival time                        | -1.9550        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3320        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[24]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230             0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                                       | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                                       | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230                      6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250             35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500                      1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420             1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420                      2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250             0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420             1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250             0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410             0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240             0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410             0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250             0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410             0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240             0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280             0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310             0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320             0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330             0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330                      2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400             0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140             0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420                      3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190                      5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110                      3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210                      1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610                      6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180                      1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540             1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540                      3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180             0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_41/B1      AOI21_X1      Fall  1.7060 0.0000 0.0180                      1.44682                                                   | 
|    M64/RESULT/i_0/i_41/ZN      AOI21_X1      Rise  1.7620 0.0560 0.0450             2.8464   3.93237  6.77877           2       100                    | 
|    M64/RESULT/i_0/i_40/A       INV_X1        Rise  1.7620 0.0000 0.0450                      1.70023                                                   | 
|    M64/RESULT/i_0/i_40/ZN      INV_X1        Fall  1.7730 0.0110 0.0110             0.219546 1.67685  1.8964            1       100                    | 
|    M64/RESULT/i_0/i_39/B2      AOI21_X1      Fall  1.7730 0.0000 0.0110                      1.40993                                                   | 
|    M64/RESULT/i_0/i_39/ZN      AOI21_X1      Rise  1.8240 0.0510 0.0390             1.63678  3.84775  5.48453           2       100                    | 
|    M64/RESULT/i_0/i_34/A       XOR2_X1       Rise  1.8240 0.0000 0.0390                      2.23214                                                   | 
|    M64/RESULT/i_0/i_34/Z       XOR2_X1       Rise  1.8810 0.0570 0.0260             1.60388  0.97463  2.57851           1       100                    | 
|    M64/RESULT/i_0/sum[24]                    Rise  1.8810 0.0000                                                                                       | 
|    M64/RESULT/S[24]                          Rise  1.8810 0.0000                                                                                       | 
|    M64/c[24]                                 Rise  1.8810 0.0000                                                                                       | 
|    outReg/D[24]                              Rise  1.8810 0.0000                                                                                       | 
|    outReg/i_0_26/A2            AND2_X1       Rise  1.8810 0.0000 0.0260                      0.97463                                                   | 
|    outReg/i_0_26/ZN            AND2_X1       Rise  1.9280 0.0470 0.0170             4.67061  1.14029  5.8109            1       100                    | 
|    outReg/Q_reg[24]/D          DFF_X1        Rise  1.9290 0.0010 0.0170    0.0010            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[24]/CK         DFF_X1        Rise  0.3170 0.0140 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3170 2.3170 | 
| library setup check                      | -0.0340 2.2830 | 
| data required time                       |  2.2830        | 
|                                          |                | 
| data required time                       |  2.2830        | 
| data arrival time                        | -1.9290        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3570        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[23]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230             0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                                       | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                                       | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230                      6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250             35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500                      1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420             1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420                      2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250             0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420             1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250             0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410             0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240             0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410             0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250             0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410             0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240             0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280             0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310             0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320             0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330             0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330                      2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400             0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140             0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420                      3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190                      5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110                      3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210                      1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610                      6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Fall  1.6000 0.0000 0.0180                      1.55272                                                   | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Rise  1.6830 0.0830 0.0540             1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Rise  1.6830 0.0000 0.0540                      3.61496                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Fall  1.7060 0.0230 0.0180             0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_41/B1      AOI21_X1      Fall  1.7060 0.0000 0.0180                      1.44682                                                   | 
|    M64/RESULT/i_0/i_41/ZN      AOI21_X1      Rise  1.7620 0.0560 0.0450             2.8464   3.93237  6.77877           2       100                    | 
|    M64/RESULT/i_0/i_33/A       XOR2_X1       Rise  1.7620 0.0000 0.0450                      2.23214                                                   | 
|    M64/RESULT/i_0/i_33/Z       XOR2_X1       Rise  1.8230 0.0610 0.0290             2.27011  0.97463  3.24474           1       100                    | 
|    M64/RESULT/i_0/sum[23]                    Rise  1.8230 0.0000                                                                                       | 
|    M64/RESULT/S[23]                          Rise  1.8230 0.0000                                                                                       | 
|    M64/c[23]                                 Rise  1.8230 0.0000                                                                                       | 
|    outReg/D[23]                              Rise  1.8230 0.0000                                                                                       | 
|    outReg/i_0_25/A2            AND2_X1       Rise  1.8260 0.0030 0.0290    0.0030            0.97463                                                   | 
|    outReg/i_0_25/ZN            AND2_X1       Rise  1.8630 0.0370 0.0090             0.730545 1.14029  1.87083           1       100                    | 
|    outReg/Q_reg[23]/D          DFF_X1        Rise  1.8630 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[23]/CK         DFF_X1        Rise  0.3170 0.0140 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3170 2.3170 | 
| library setup check                      | -0.0320 2.2850 | 
| data required time                       |  2.2850        | 
|                                          |                | 
| data required time                       |  2.2850        | 
| data arrival time                        | -1.8630        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4250        | 
-------------------------------------------------------------


 Timing Path to c[40] 
  
 Path Start Point : outReg/Q_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[40] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[40]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[40]/Q          DFF_X1        Rise  0.5170 0.1840 0.0970             27.9922  10       37.9922           1       100      F             | 
|    outReg/Q[40]                              Rise  0.5170 0.0000                                                                                       | 
|    c[40]                                     Rise  0.5500 0.0330 0.0960    0.0200            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.5500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4500        | 
-------------------------------------------------------------


 Timing Path to c[28] 
  
 Path Start Point : outReg/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[28] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[28]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[28]/Q          DFF_X1        Rise  0.5200 0.1910 0.0990             30.0428  10       40.0428           1       100      F             | 
|    outReg/Q[28]                              Rise  0.5200 0.0000                                                                                       | 
|    c[28]                                     Rise  0.5470 0.0270 0.0980    0.0190            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.5470        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4530        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[22]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[5]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q           DFF_X1        Rise  0.4130 0.1190 0.0240             1.46668  7.90977  9.37645           2       100      F             | 
|    inRegA/Q[5]                               Rise  0.4130 0.0000                                                                                       | 
|    M64/a[5]                                  Rise  0.4130 0.0000                                                                                       | 
|    M64/i_0_0_11/A              INV_X4        Rise  0.4130 0.0000 0.0240                      6.25843                                                   | 
|    M64/i_0_0_11/ZN             INV_X4        Fall  0.4540 0.0410 0.0260             39.7887  51.1917  90.9803           31      100                    | 
|    M64/i_0_0_203/A2            NOR2_X1       Fall  0.4990 0.0450 0.0570                      1.56385                                                   | 
|    M64/i_0_0_203/ZN            NOR2_X1       Rise  0.5710 0.0720 0.0410             1.21139  5.49384  6.70522           3       100                    | 
|    M64/A1_2/in3[10]                          Rise  0.5710 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A          XNOR2_X1      Rise  0.5710 0.0000 0.0410                      2.23275                                                   | 
|    M64/A1_2/i_0_108/ZN         XNOR2_X1      Rise  0.6210 0.0500 0.0250             0.367175 2.57361  2.94078           1       100                    | 
|    M64/A1_2/i_0_107/B          XNOR2_X1      Rise  0.6210 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_107/ZN         XNOR2_X1      Rise  0.6750 0.0540 0.0400             0.693412 5.49384  6.18725           3       100                    | 
|    M64/A1_2/sum[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                          Rise  0.6750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A          XNOR2_X1      Rise  0.6750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN         XNOR2_X1      Rise  0.7250 0.0500 0.0240             0.305833 2.57361  2.87944           1       100                    | 
|    M64/A2_1/i_0_114/B          XNOR2_X1      Rise  0.7250 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN         XNOR2_X1      Rise  0.7790 0.0540 0.0400             0.531207 5.8097   6.34091           3       100                    | 
|    M64/A2_1/sum[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                          Rise  0.7790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B          XNOR2_X1      Rise  0.7790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN         XNOR2_X1      Rise  0.8280 0.0490 0.0250             0.440291 2.57361  3.0139            1       100                    | 
|    M64/A3_1/i_0_116/B          XNOR2_X1      Rise  0.8280 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN         XNOR2_X1      Rise  0.8820 0.0540 0.0400             0.525385 5.8097   6.33509           3       100                    | 
|    M64/A3_1/sum[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                          Rise  0.8820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B          XNOR2_X1      Rise  0.8820 0.0000 0.0400                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN         XNOR2_X1      Rise  0.9310 0.0490 0.0250             0.246334 2.57361  2.81994           1       100                    | 
|    M64/A4_1/i_0_122/B          XNOR2_X1      Rise  0.9310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN         XNOR2_X1      Rise  0.9860 0.0550 0.0430             1.03314  5.8097   6.84284           3       100                    | 
|    M64/A4_1/sum[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                          Rise  0.9860 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B          XNOR2_X1      Rise  0.9860 0.0000 0.0430                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN         XNOR2_X1      Fall  1.0140 0.0280 0.0180             0.326413 2.57361  2.90002           1       100                    | 
|    M64/A5_1/i_0_132/B          XNOR2_X1      Fall  1.0140 0.0000 0.0180                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN         XNOR2_X1      Fall  1.0620 0.0480 0.0150             0.655324 3.38608  4.04141           2       100                    | 
|    M64/A5_1/sum[10]                          Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/in1[10]                            Fall  1.0620 0.0000                                                                                       | 
|    M64/A6/i_0_145/B            XOR2_X1       Fall  1.0620 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z            XOR2_X1       Fall  1.1240 0.0620 0.0140             0.464345 3.38608  3.85043           2       100                    | 
|    M64/A6/sum[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/in1[10]                            Fall  1.1240 0.0000                                                                                       | 
|    M64/A7/i_0_141/B            XOR2_X1       Fall  1.1240 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z            XOR2_X1       Fall  1.1860 0.0620 0.0140             0.723208 3.38608  4.10929           2       100                    | 
|    M64/A7/sum[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/in1[10]                            Fall  1.1860 0.0000                                                                                       | 
|    M64/A8/i_0_121/B            XOR2_X1       Fall  1.1860 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z            XOR2_X1       Fall  1.2470 0.0610 0.0140             0.452252 3.38608  3.83834           2       100                    | 
|    M64/A8/sum[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/in1[10]                            Fall  1.2470 0.0000                                                                                       | 
|    M64/A9/i_0_57/B             XOR2_X1       Fall  1.2470 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z             XOR2_X1       Fall  1.3080 0.0610 0.0130             0.326061 3.23609  3.56215           2       100                    | 
|    M64/A9/sum[10]                            Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/a[10]                          Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                      Fall  1.3080 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2     NAND2_X1      Fall  1.3080 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN     NAND2_X1      Rise  1.3390 0.0310 0.0200             1.07694  5.54986  6.6268            3       100                    | 
|    M64/RESULT/i_0/i_207/B1     AOI21_X1      Rise  1.3390 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Fall  1.3660 0.0270 0.0160             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Fall  1.3660 0.0000 0.0160                      2.88084                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Rise  1.3930 0.0270 0.0260             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Rise  1.3930 0.0000 0.0260                      6.20185                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Fall  1.4100 0.0170 0.0100             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Fall  1.4100 0.0000 0.0100                      3.20412                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Rise  1.4640 0.0540 0.0400             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Rise  1.4640 0.0000 0.0400                      1.6163                                                    | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Fall  1.4910 0.0270 0.0170             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Fall  1.4910 0.0000 0.0170                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Rise  1.5750 0.0840 0.0430             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_181/A3     NOR3_X1       Rise  1.5750 0.0000 0.0430                      1.6163                                                    | 
|    M64/RESULT/i_0/i_181/ZN     NOR3_X1       Fall  1.6010 0.0260 0.0170             1.99996  3.61496  5.61492           1       100                    | 
|    M64/RESULT/i_0/i_256/A4     NOR4_X2       Fall  1.6010 0.0000 0.0170                      3.49679                                                   | 
|    M64/RESULT/i_0/i_256/ZN     NOR4_X2       Rise  1.6970 0.0960 0.0560             0.670228 5.49545  6.16567           3       100                    | 
|    M64/RESULT/i_0/i_32/A       XOR2_X1       Rise  1.6970 0.0000 0.0560                      2.23214                                                   | 
|    M64/RESULT/i_0/i_32/Z       XOR2_X1       Rise  1.7760 0.0790 0.0450             5.70836  0.97463  6.68299           1       100                    | 
|    M64/RESULT/i_0/sum[22]                    Rise  1.7760 0.0000                                                                                       | 
|    M64/RESULT/S[22]                          Rise  1.7760 0.0000                                                                                       | 
|    M64/c[22]                                 Rise  1.7760 0.0000                                                                                       | 
|    outReg/D[22]                              Rise  1.7760 0.0000                                                                                       | 
|    outReg/i_0_24/A2            AND2_X1       Rise  1.7890 0.0130 0.0450    0.0130            0.97463                                                   | 
|    outReg/i_0_24/ZN            AND2_X1       Rise  1.8300 0.0410 0.0090             0.754142 1.14029  1.89443           1       100                    | 
|    outReg/Q_reg[22]/D          DFF_X1        Rise  1.8300 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[22]/CK         DFF_X1        Rise  0.3150 0.0120 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3150 2.3150 | 
| library setup check                      | -0.0320 2.2830 | 
| data required time                       |  2.2830        | 
|                                          |                | 
| data required time                       |  2.2830        | 
| data arrival time                        | -1.8300        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4560        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[21]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230             0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                                       | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                                       | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230                      6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250             35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500                      1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420             1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420                      2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250             0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420             1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250             0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410             0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240             0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410             0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250             0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410             0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240             0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280             0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310             0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320             0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330             0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330                      2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400             0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140             0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420                      3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190                      5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110                      3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210                      1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610                      6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_29/B1      AOI21_X1      Fall  1.6000 0.0000 0.0180                      1.44682                                                   | 
|    M64/RESULT/i_0/i_29/ZN      AOI21_X1      Rise  1.6610 0.0610 0.0500             3.82999  3.93237  7.76237           2       100                    | 
|    M64/RESULT/i_0/i_28/A       INV_X1        Rise  1.6650 0.0040 0.0500    0.0040            1.70023                                                   | 
|    M64/RESULT/i_0/i_28/ZN      INV_X1        Fall  1.6760 0.0110 0.0120             0.425406 1.67685  2.10226           1       100                    | 
|    M64/RESULT/i_0/i_27/B2      AOI21_X1      Fall  1.6760 0.0000 0.0120                      1.40993                                                   | 
|    M64/RESULT/i_0/i_27/ZN      AOI21_X1      Rise  1.7250 0.0490 0.0370             1.1609   3.84775  5.00866           2       100                    | 
|    M64/RESULT/i_0/i_25/B2      OAI22_X1      Rise  1.7300 0.0050 0.0370    0.0050            1.61561                                                   | 
|    M64/RESULT/i_0/i_25/ZN      OAI22_X1      Fall  1.7620 0.0320 0.0180             0.293631 2.57361  2.86724           1       100                    | 
|    M64/RESULT/i_0/i_24/B       XNOR2_X1      Fall  1.7620 0.0000 0.0180                      2.36817                                                   | 
|    M64/RESULT/i_0/i_24/ZN      XNOR2_X1      Rise  1.7970 0.0350 0.0180             0.577752 0.97463  1.55238           1       100                    | 
|    M64/RESULT/i_0/sum[21]                    Rise  1.7970 0.0000                                                                                       | 
|    M64/RESULT/S[21]                          Rise  1.7970 0.0000                                                                                       | 
|    M64/c[21]                                 Rise  1.7970 0.0000                                                                                       | 
|    outReg/D[21]                              Rise  1.7970 0.0000                                                                                       | 
|    outReg/i_0_23/A2            AND2_X1       Rise  1.7970 0.0000 0.0180                      0.97463                                                   | 
|    outReg/i_0_23/ZN            AND2_X1       Rise  1.8300 0.0330 0.0110             0.269059 1.14029  1.40935           1       100                    | 
|    outReg/Q_reg[21]/D          DFF_X1        Rise  1.8300 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[21]/CK         DFF_X1        Rise  0.3170 0.0140 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3170 2.3170 | 
| library setup check                      | -0.0330 2.2840 | 
| data required time                       |  2.2840        | 
|                                          |                | 
| data required time                       |  2.2840        | 
| data arrival time                        | -1.8300        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4570        | 
-------------------------------------------------------------


 Timing Path to c[42] 
  
 Path Start Point : outReg/Q_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[42] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[42]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[42]/Q          DFF_X1        Rise  0.5080 0.1810 0.0880             25.6176  10       35.6176           1       100      F             | 
|    outReg/Q[42]                              Rise  0.5080 0.0000                                                                                       | 
|    c[42]                                     Rise  0.5370 0.0290 0.0880    0.0210            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.5370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4630        | 
-------------------------------------------------------------


 Timing Path to c[38] 
  
 Path Start Point : outReg/Q_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[38] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[38]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[38]/Q          DFF_X1        Rise  0.5220 0.1890 0.0890             27.6297  10       37.6297           1       100      F             | 
|    outReg/Q[38]                              Rise  0.5220 0.0000                                                                                       | 
|    c[38]                                     Rise  0.5370 0.0150 0.0890    0.0100            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.5370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4630        | 
-------------------------------------------------------------


 Timing Path to c[39] 
  
 Path Start Point : outReg/Q_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[39] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[39]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[39]/Q          DFF_X1        Rise  0.5110 0.1780 0.0880             24.915   10       34.915            1       100      F             | 
|    outReg/Q[39]                              Rise  0.5110 0.0000                                                                                       | 
|    c[39]                                     Rise  0.5330 0.0220 0.0870    0.0120            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.5330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4670        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[20]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230             0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                                       | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                                       | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230                      6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250             35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500                      1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420             1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420                      2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250             0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420             1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250             0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410             0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240             0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410             0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250             0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410             0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240             0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280             0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310             0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320             0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330             0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330                      2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400             0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140             0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420                      3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190                      5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110                      3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210                      1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610                      6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_29/B1      AOI21_X1      Fall  1.6000 0.0000 0.0180                      1.44682                                                   | 
|    M64/RESULT/i_0/i_29/ZN      AOI21_X1      Rise  1.6610 0.0610 0.0500             3.82999  3.93237  7.76237           2       100                    | 
|    M64/RESULT/i_0/i_28/A       INV_X1        Rise  1.6650 0.0040 0.0500    0.0040            1.70023                                                   | 
|    M64/RESULT/i_0/i_28/ZN      INV_X1        Fall  1.6760 0.0110 0.0120             0.425406 1.67685  2.10226           1       100                    | 
|    M64/RESULT/i_0/i_27/B2      AOI21_X1      Fall  1.6760 0.0000 0.0120                      1.40993                                                   | 
|    M64/RESULT/i_0/i_27/ZN      AOI21_X1      Rise  1.7250 0.0490 0.0370             1.1609   3.84775  5.00866           2       100                    | 
|    M64/RESULT/i_0/i_22/A       XOR2_X1       Rise  1.7300 0.0050 0.0370    0.0050            2.23214                                                   | 
|    M64/RESULT/i_0/i_22/Z       XOR2_X1       Rise  1.7820 0.0520 0.0220             0.785253 0.97463  1.75988           1       100                    | 
|    M64/RESULT/i_0/sum[20]                    Rise  1.7820 0.0000                                                                                       | 
|    M64/RESULT/S[20]                          Rise  1.7820 0.0000                                                                                       | 
|    M64/c[20]                                 Rise  1.7820 0.0000                                                                                       | 
|    outReg/D[20]                              Rise  1.7820 0.0000                                                                                       | 
|    outReg/i_0_22/A2            AND2_X1       Rise  1.7820 0.0000 0.0220                      0.97463                                                   | 
|    outReg/i_0_22/ZN            AND2_X1       Rise  1.8160 0.0340 0.0110             0.195445 1.14029  1.33573           1       100                    | 
|    outReg/Q_reg[20]/D          DFF_X1        Rise  1.8160 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[20]/CK         DFF_X1        Rise  0.3170 0.0140 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3170 2.3170 | 
| library setup check                      | -0.0330 2.2840 | 
| data required time                       |  2.2840        | 
|                                          |                | 
| data required time                       |  2.2840        | 
| data arrival time                        | -1.8160        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.4710        | 
-------------------------------------------------------------


 Timing Path to c[41] 
  
 Path Start Point : outReg/Q_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[41] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[41]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[41]/Q          DFF_X1        Rise  0.4960 0.1630 0.0740             18.8448  10       28.8448           1       100      F             | 
|    outReg/Q[41]                              Rise  0.4960 0.0000                                                                                       | 
|    c[41]                                     Rise  0.5290 0.0330 0.0730    0.0190            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.5290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4710        | 
-------------------------------------------------------------


 Timing Path to c[35] 
  
 Path Start Point : outReg/Q_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[35] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[35]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[35]/Q          DFF_X1        Rise  0.4930 0.1600 0.0690             17.0754  10       27.0754           1       100      F             | 
|    outReg/Q[35]                              Rise  0.4930 0.0000                                                                                       | 
|    c[35]                                     Rise  0.5260 0.0330 0.0690    0.0220            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.5260        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4740        | 
-------------------------------------------------------------


 Timing Path to c[36] 
  
 Path Start Point : outReg/Q_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[36] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[36]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[36]/Q          DFF_X1        Rise  0.4970 0.1640 0.0700             18.1007  10       28.1007           1       100      F             | 
|    outReg/Q[36]                              Rise  0.4970 0.0000                                                                                       | 
|    c[36]                                     Rise  0.5170 0.0200 0.0700    0.0140            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.5170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4830        | 
-------------------------------------------------------------


 Timing Path to c[32] 
  
 Path Start Point : outReg/Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[32] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[32]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[32]/Q          DFF_X1        Rise  0.4980 0.1650 0.0730             18.8196  10       28.8196           1       100      F             | 
|    outReg/Q[32]                              Rise  0.4980 0.0000                                                                                       | 
|    c[32]                                     Rise  0.5070 0.0090 0.0720    0.0020            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.5070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4930        | 
-------------------------------------------------------------


 Timing Path to c[33] 
  
 Path Start Point : outReg/Q_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[33] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[33]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[33]/Q          DFF_X1        Rise  0.4990 0.1660 0.0670             18.1771  10       28.1771           1       100      F             | 
|    outReg/Q[33]                              Rise  0.4990 0.0000                                                                                       | 
|    c[33]                                     Rise  0.5040 0.0050 0.0670    0.0020            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.5040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4960        | 
-------------------------------------------------------------


 Timing Path to c[34] 
  
 Path Start Point : outReg/Q_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[34] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[34]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[34]/Q          DFF_X1        Rise  0.4840 0.1510 0.0620             13.772   10       23.772            1       100      F             | 
|    outReg/Q[34]                              Rise  0.4840 0.0000                                                                                       | 
|    c[34]                                     Rise  0.4970 0.0130 0.0620    0.0020            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5030        | 
-------------------------------------------------------------


 Timing Path to c[44] 
  
 Path Start Point : outReg/Q_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[44] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[44]/CK         DFF_X1        Rise  0.3160 0.0060 0.1160                      0.949653                                    F             | 
|    outReg/Q_reg[44]/Q          DFF_X1        Rise  0.4850 0.1690 0.0700             19.3556  10       29.3556           1       100      F             | 
|    outReg/Q[44]                              Rise  0.4850 0.0000                                                                                       | 
|    c[44]                                     Rise  0.4930 0.0080 0.0700    0.0040            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5070        | 
-------------------------------------------------------------


 Timing Path to c[49] 
  
 Path Start Point : outReg/Q_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[49] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[49]/CK         DFF_X1        Rise  0.3300 0.0200 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[49]/Q          DFF_X1        Rise  0.4860 0.1560 0.0570             14.0047  10       24.0047           1       100      F             | 
|    outReg/Q[49]                              Rise  0.4860 0.0000                                                                                       | 
|    c[49]                                     Rise  0.4920 0.0060 0.0570    0.0030            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5080        | 
-------------------------------------------------------------


 Timing Path to c[54] 
  
 Path Start Point : outReg/Q_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[54] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[54]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[54]/Q          DFF_X1        Rise  0.4790 0.1500 0.0590             12.8974  10       22.8974           1       100      F             | 
|    outReg/Q[54]                              Rise  0.4790 0.0000                                                                                       | 
|    c[54]                                     Rise  0.4900 0.0110 0.0590    0.0030            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5100        | 
-------------------------------------------------------------


 Timing Path to c[47] 
  
 Path Start Point : outReg/Q_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[47] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[47]/CK         DFF_X1        Rise  0.3300 0.0200 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[47]/Q          DFF_X1        Rise  0.4840 0.1540 0.0550             12.9116  10       22.9116           1       100      F             | 
|    outReg/Q[47]                              Rise  0.4840 0.0000                                                                                       | 
|    c[47]                                     Rise  0.4900 0.0060 0.0550    0.0030            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5100        | 
-------------------------------------------------------------


 Timing Path to c[48] 
  
 Path Start Point : outReg/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[48] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[48]/CK         DFF_X1        Rise  0.3300 0.0200 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[48]/Q          DFF_X1        Rise  0.4830 0.1530 0.0540             12.6127  10       22.6127           1       100      F             | 
|    outReg/Q[48]                              Rise  0.4830 0.0000                                                                                       | 
|    c[48]                                     Rise  0.4890 0.0060 0.0540    0.0030            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5110        | 
-------------------------------------------------------------


 Timing Path to c[46] 
  
 Path Start Point : outReg/Q_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[46] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[46]/CK         DFF_X1        Rise  0.3300 0.0200 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[46]/Q          DFF_X1        Rise  0.4760 0.1460 0.0550             11.0312  10       21.0312           1       100      F             | 
|    outReg/Q[46]                              Rise  0.4760 0.0000                                                                                       | 
|    c[46]                                     Rise  0.4890 0.0130 0.0550    0.0040            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5110        | 
-------------------------------------------------------------


 Timing Path to c[45] 
  
 Path Start Point : outReg/Q_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[45] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[45]/CK         DFF_X1        Rise  0.3160 0.0060 0.1160          0.949653                                    F             | 
|    outReg/Q_reg[45]/Q          DFF_X1        Rise  0.4830 0.1670 0.0670 18.3681  10       28.3681           1       100      F             | 
|    outReg/Q[45]                              Rise  0.4830 0.0000                                                                           | 
|    c[45]                                     Rise  0.4870 0.0040 0.0670          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5130        | 
-------------------------------------------------------------


 Timing Path to c[29] 
  
 Path Start Point : outReg/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[29] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[29]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[29]/Q          DFF_X1        Rise  0.4790 0.1500 0.0510             11.3246  10       21.3246           1       100      F             | 
|    outReg/Q[29]                              Rise  0.4790 0.0000                                                                                       | 
|    c[29]                                     Rise  0.4860 0.0070 0.0510    0.0050            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5140        | 
-------------------------------------------------------------


 Timing Path to c[37] 
  
 Path Start Point : outReg/Q_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[37] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[37]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[37]/Q          DFF_X1        Rise  0.4800 0.1470 0.0490 10.0949  10       20.0949           1       100      F             | 
|    outReg/Q[37]                              Rise  0.4800 0.0000                                                                           | 
|    c[37]                                     Rise  0.4830 0.0030 0.0490          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5170        | 
-------------------------------------------------------------


 Timing Path to c[43] 
  
 Path Start Point : outReg/Q_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[43] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[43]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[43]/Q          DFF_X1        Rise  0.4720 0.1450 0.0470             9.21635  10       19.2164           1       100      F             | 
|    outReg/Q[43]                              Rise  0.4720 0.0000                                                                                       | 
|    c[43]                                     Rise  0.4820 0.0100 0.0470    0.0070            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5180        | 
-------------------------------------------------------------


 Timing Path to c[50] 
  
 Path Start Point : outReg/Q_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[50] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[50]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[50]/Q          DFF_X1        Rise  0.4710 0.1420 0.0500             9.17722  10       19.1772           1       100      F             | 
|    outReg/Q[50]                              Rise  0.4710 0.0000                                                                                       | 
|    c[50]                                     Rise  0.4800 0.0090 0.0500    0.0020            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5200        | 
-------------------------------------------------------------


 Timing Path to c[63] 
  
 Path Start Point : outReg/Q_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[63] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[63]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[63]/Q          DFF_X1        Rise  0.4670 0.1400 0.0460             7.80523  10       17.8052           1       100      F             | 
|    outReg/Q[63]                              Rise  0.4670 0.0000                                                                                       | 
|    c[63]                                     Rise  0.4750 0.0080 0.0460    0.0040            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5250        | 
-------------------------------------------------------------


 Timing Path to c[57] 
  
 Path Start Point : outReg/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[57] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[57]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[57]/Q          DFF_X1        Rise  0.4650 0.1360 0.0380             5.38992  10       15.3899           1       100      F             | 
|    outReg/Q[57]                              Rise  0.4650 0.0000                                                                                       | 
|    c[57]                                     Rise  0.4700 0.0050 0.0380    0.0030            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5300        | 
-------------------------------------------------------------


 Timing Path to c[62] 
  
 Path Start Point : outReg/Q_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[62] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[62]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[62]/Q          DFF_X1        Rise  0.4650 0.1380 0.0400             6.2788   10       16.2788           1       100      F             | 
|    outReg/Q[62]                              Rise  0.4650 0.0000                                                                                       | 
|    c[62]                                     Rise  0.4690 0.0040 0.0400    0.0020            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5310        | 
-------------------------------------------------------------


 Timing Path to c[30] 
  
 Path Start Point : outReg/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[30] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[30]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[30]/Q          DFF_X1        Rise  0.4650 0.1360 0.0420 6.23503  10       16.235            1       100      F             | 
|    outReg/Q[30]                              Rise  0.4650 0.0000                                                                           | 
|    c[30]                                     Rise  0.4690 0.0040 0.0420          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5310        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[19]/D 
  
 Path Start Point : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120             23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760             56.1985  30.3889  86.5874           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750                      0.949653                                    F             | 
|    inRegA/Q_reg[8]/Q           DFF_X1        Rise  0.4120 0.1180 0.0230             0.68205  7.90977  8.59182           2       100      F             | 
|    inRegA/Q[8]                               Rise  0.4120 0.0000                                                                                       | 
|    M64/a[8]                                  Rise  0.4120 0.0000                                                                                       | 
|    M64/i_0_0_17/A              INV_X4        Rise  0.4120 0.0000 0.0230                      6.25843                                                   | 
|    M64/i_0_0_17/ZN             INV_X4        Fall  0.4520 0.0400 0.0250             35.4484  52.8873  88.3356           31      100                    | 
|    M64/i_0_0_140/A2            NOR2_X1       Fall  0.4910 0.0390 0.0500                      1.56385                                                   | 
|    M64/i_0_0_140/ZN            NOR2_X1       Rise  0.5630 0.0720 0.0420             1.33961  5.8097   7.14931           3       100                    | 
|    M64/A1_2/in1[11]                          Rise  0.5630 0.0000                                                                                       | 
|    M64/A1_2/i_0_110/B          XNOR2_X1      Rise  0.5630 0.0000 0.0420                      2.57361                                                   | 
|    M64/A1_2/i_0_110/ZN         XNOR2_X1      Rise  0.6120 0.0490 0.0250             0.336696 2.57361  2.9103            1       100                    | 
|    M64/A1_2/i_0_109/B          XNOR2_X1      Rise  0.6120 0.0000 0.0250                      2.57361                                                   | 
|    M64/A1_2/i_0_109/ZN         XNOR2_X1      Rise  0.6670 0.0550 0.0420             1.21118  5.49384  6.70501           3       100                    | 
|    M64/A1_2/sum[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/in3[11]                          Rise  0.6670 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/A          XNOR2_X1      Rise  0.6670 0.0000 0.0420                      2.23275                                                   | 
|    M64/A2_1/i_0_117/ZN         XNOR2_X1      Rise  0.7170 0.0500 0.0250             0.339038 2.57361  2.91265           1       100                    | 
|    M64/A2_1/i_0_116/B          XNOR2_X1      Rise  0.7170 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_116/ZN         XNOR2_X1      Rise  0.7720 0.0550 0.0410             0.794847 5.8097   6.60455           3       100                    | 
|    M64/A2_1/sum[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                          Rise  0.7720 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B          XNOR2_X1      Rise  0.7720 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN         XNOR2_X1      Rise  0.8210 0.0490 0.0240             0.148683 2.57361  2.72229           1       100                    | 
|    M64/A3_1/i_0_118/B          XNOR2_X1      Rise  0.8210 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_118/ZN         XNOR2_X1      Rise  0.8750 0.0540 0.0410             0.732778 5.8097   6.54248           3       100                    | 
|    M64/A3_1/sum[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                          Rise  0.8750 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B          XNOR2_X1      Rise  0.8750 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN         XNOR2_X1      Rise  0.9240 0.0490 0.0250             0.321601 2.57361  2.89521           1       100                    | 
|    M64/A4_1/i_0_124/B          XNOR2_X1      Rise  0.9240 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN         XNOR2_X1      Rise  0.9780 0.0540 0.0410             0.652439 5.8097   6.46214           3       100                    | 
|    M64/A4_1/sum[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                          Rise  0.9780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B          XNOR2_X1      Rise  0.9780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN         XNOR2_X1      Rise  1.0270 0.0490 0.0240             0.358698 2.57361  2.93231           1       100                    | 
|    M64/A5_1/i_0_134/B          XNOR2_X1      Rise  1.0270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN         XNOR2_X1      Rise  1.0740 0.0470 0.0280             0.374658 3.38608  3.76074           2       100                    | 
|    M64/A5_1/sum[11]                          Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/in1[11]                            Rise  1.0740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B            XOR2_X1       Rise  1.0740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z            XOR2_X1       Rise  1.1340 0.0600 0.0310             0.373795 3.38608  3.75988           2       100                    | 
|    M64/A6/sum[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/in1[11]                            Rise  1.1340 0.0000                                                                                       | 
|    M64/A7/i_0_142/B            XOR2_X1       Rise  1.1340 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_142/Z            XOR2_X1       Rise  1.1950 0.0610 0.0320             0.440813 3.38608  3.8269            2       100                    | 
|    M64/A7/sum[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/in1[11]                            Rise  1.1950 0.0000                                                                                       | 
|    M64/A8/i_0_122/B            XOR2_X1       Rise  1.1950 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_122/Z            XOR2_X1       Rise  1.2580 0.0630 0.0330             0.698621 3.38608  4.0847            2       100                    | 
|    M64/A8/sum[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/in1[11]                            Rise  1.2580 0.0000                                                                                       | 
|    M64/A9/i_0_58/B             XOR2_X1       Rise  1.2580 0.0000 0.0330                      2.36355                                                   | 
|    M64/A9/i_0_58/Z             XOR2_X1       Rise  1.3290 0.0710 0.0400             0.777399 4.88744  5.66484           3       100                    | 
|    M64/A9/sum[11]                            Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/a[11]                          Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                      Rise  1.3290 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2     NAND2_X1      Rise  1.3290 0.0000 0.0400                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN     NAND2_X1      Fall  1.3550 0.0260 0.0140             0.552305 3.34757  3.89987           2       100                    | 
|    M64/RESULT/i_0/i_207/B2     AOI21_X1      Fall  1.3550 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN     AOI21_X1      Rise  1.4100 0.0550 0.0420             0.596626 5.41347  6.0101            2       100                    | 
|    M64/RESULT/i_0/i_206/A      OAI21_X2      Rise  1.4100 0.0000 0.0420                      3.18072                                                   | 
|    M64/RESULT/i_0/i_206/ZN     OAI21_X2      Fall  1.4400 0.0300 0.0190             0.348616 6.20185  6.55047           1       100                    | 
|    M64/RESULT/i_0/i_205/A2     NAND2_X4      Fall  1.4400 0.0000 0.0190                      5.61536                                                   | 
|    M64/RESULT/i_0/i_205/ZN     NAND2_X4      Rise  1.4620 0.0220 0.0110             1.31544  5.56529  6.88073           2       100                    | 
|    M64/RESULT/i_0/i_204/B2     OAI22_X2      Rise  1.4620 0.0000 0.0110                      3.33315                                                   | 
|    M64/RESULT/i_0/i_204/ZN     OAI22_X2      Fall  1.4880 0.0260 0.0210             2.10176  5.49545  7.5972            3       100                    | 
|    M64/RESULT/i_0/i_196/A3     NOR3_X1       Fall  1.4880 0.0000 0.0210                      1.55272                                                   | 
|    M64/RESULT/i_0/i_196/ZN     NOR3_X1       Rise  1.5800 0.0920 0.0610             0.576487 6.02656  6.60305           1       100                    | 
|    M64/RESULT/i_0/i_188/A4     NOR4_X4       Rise  1.5800 0.0000 0.0610                      6.02656                                                   | 
|    M64/RESULT/i_0/i_188/ZN     NOR4_X4       Fall  1.6000 0.0200 0.0180             1.14289  5.49606  6.63895           3       100                    | 
|    M64/RESULT/i_0/i_29/B1      AOI21_X1      Fall  1.6000 0.0000 0.0180                      1.44682                                                   | 
|    M64/RESULT/i_0/i_29/ZN      AOI21_X1      Rise  1.6610 0.0610 0.0500             3.82999  3.93237  7.76237           2       100                    | 
|    M64/RESULT/i_0/i_21/A       XOR2_X1       Rise  1.6650 0.0040 0.0500    0.0040            2.23214                                                   | 
|    M64/RESULT/i_0/i_21/Z       XOR2_X1       Rise  1.7190 0.0540 0.0220             0.871413 0.97463  1.84604           1       100                    | 
|    M64/RESULT/i_0/sum[19]                    Rise  1.7190 0.0000                                                                                       | 
|    M64/RESULT/S[19]                          Rise  1.7190 0.0000                                                                                       | 
|    M64/c[19]                                 Rise  1.7190 0.0000                                                                                       | 
|    outReg/D[19]                              Rise  1.7190 0.0000                                                                                       | 
|    outReg/i_0_21/A2            AND2_X1       Rise  1.7190 0.0000 0.0220                      0.97463                                                   | 
|    outReg/i_0_21/ZN            AND2_X1       Rise  1.7550 0.0360 0.0120             0.877225 1.14029  2.01751           1       100                    | 
|    outReg/Q_reg[19]/D          DFF_X1        Rise  1.7550 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1800 0.0350 0.0090 11.6516  1.24879  12.9004           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1810 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3030 0.1220 0.1120 73.8664  54.8122  128.679           64      100      F    K        | 
|    outReg/Q_reg[19]/CK         DFF_X1        Rise  0.3170 0.0140 0.1120          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3170 2.3170 | 
| library setup check                      | -0.0330 2.2840 | 
| data required time                       |  2.2840        | 
|                                          |                | 
| data required time                       |  2.2840        | 
| data arrival time                        | -1.7550        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.5320        | 
-------------------------------------------------------------


 Timing Path to c[16] 
  
 Path Start Point : outReg/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[16]/CK         DFF_X1        Rise  0.3260 0.0160 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[16]/Q          DFF_X1        Rise  0.4650 0.1390 0.0400             6.54649  10       16.5465           1       100      F             | 
|    outReg/Q[16]                              Rise  0.4650 0.0000                                                                                       | 
|    c[16]                                     Rise  0.4680 0.0030 0.0400    0.0020            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5320        | 
-------------------------------------------------------------


 Timing Path to c[59] 
  
 Path Start Point : outReg/Q_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[59] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[59]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[59]/Q          DFF_X1        Rise  0.4630 0.1360 0.0380             5.38741  10       15.3874           1       100      F             | 
|    outReg/Q[59]                              Rise  0.4630 0.0000                                                                                       | 
|    c[59]                                     Rise  0.4680 0.0050 0.0380    0.0040            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5320        | 
-------------------------------------------------------------


 Timing Path to c[31] 
  
 Path Start Point : outReg/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[31]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[31]/Q          DFF_X1        Rise  0.4640 0.1350 0.0410 5.80246  10       15.8025           1       100      F             | 
|    outReg/Q[31]                              Rise  0.4640 0.0000                                                                           | 
|    c[31]                                     Rise  0.4680 0.0040 0.0410          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5320        | 
-------------------------------------------------------------


 Timing Path to c[58] 
  
 Path Start Point : outReg/Q_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[58] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[58]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[58]/Q          DFF_X1        Rise  0.4630 0.1360 0.0370 5.23725  10       15.2372           1       100      F             | 
|    outReg/Q[58]                              Rise  0.4630 0.0000                                                                           | 
|    c[58]                                     Rise  0.4650 0.0020 0.0370          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5350        | 
-------------------------------------------------------------


 Timing Path to c[27] 
  
 Path Start Point : outReg/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[27]/CK         DFF_X1        Rise  0.3300 0.0200 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[27]/Q          DFF_X1        Rise  0.4620 0.1320 0.0340             3.62309  10       13.6231           1       100      F             | 
|    outReg/Q[27]                              Rise  0.4620 0.0000                                                                                       | 
|    c[27]                                     Rise  0.4650 0.0030 0.0340    0.0010            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5350        | 
-------------------------------------------------------------


 Timing Path to c[26] 
  
 Path Start Point : outReg/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[26] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470             3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090             11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090                      1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170             73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    outReg/Q_reg[26]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150                      0.949653                                    F             | 
|    outReg/Q_reg[26]/Q          DFF_X1        Rise  0.4620 0.1330 0.0350             4.28821  10       14.2882           1       100      F             | 
|    outReg/Q[26]                              Rise  0.4620 0.0000                                                                                       | 
|    c[26]                                     Rise  0.4640 0.0020 0.0350    0.0020            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5360        | 
-------------------------------------------------------------


 Timing Path to c[55] 
  
 Path Start Point : outReg/Q_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[55] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[55]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[55]/Q          DFF_X1        Rise  0.4610 0.1320 0.0340 3.7013   10       13.7013           1       100      F             | 
|    outReg/Q[55]                              Rise  0.4610 0.0000                                                                           | 
|    c[55]                                     Rise  0.4620 0.0010 0.0340          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5380        | 
-------------------------------------------------------------


 Timing Path to c[61] 
  
 Path Start Point : outReg/Q_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[61] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[61]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[61]/Q          DFF_X1        Rise  0.4570 0.1300 0.0350 3.37197  10       13.372            1       100      F             | 
|    outReg/Q[61]                              Rise  0.4570 0.0000                                                                           | 
|    c[61]                                     Rise  0.4600 0.0030 0.0350          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to c[60] 
  
 Path Start Point : outReg/Q_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[60] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[60]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[60]/Q          DFF_X1        Rise  0.4570 0.1300 0.0320 2.85573  10       12.8557           1       100      F             | 
|    outReg/Q[60]                              Rise  0.4570 0.0000                                                                           | 
|    c[60]                                     Rise  0.4590 0.0020 0.0320          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[56] 
  
 Path Start Point : outReg/Q_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[56] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[56]/CK         DFF_X1        Rise  0.3280 0.0180 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[56]/Q          DFF_X1        Rise  0.4580 0.1300 0.0320 2.88661  10       12.8866           1       100      F             | 
|    outReg/Q[56]                              Rise  0.4580 0.0000                                                                           | 
|    c[56]                                     Rise  0.4590 0.0010 0.0320          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5410        | 
-------------------------------------------------------------


 Timing Path to c[13] 
  
 Path Start Point : outReg/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[13]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[13]/Q          DFF_X1        Rise  0.4560 0.1290 0.0310 2.19707  10       12.1971           1       100      F             | 
|    outReg/Q[13]                              Rise  0.4560 0.0000                                                                           | 
|    c[13]                                     Rise  0.4570 0.0010 0.0310          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5430        | 
-------------------------------------------------------------


 Timing Path to c[22] 
  
 Path Start Point : outReg/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[22]/CK         DFF_X1        Rise  0.3240 0.0140 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[22]/Q          DFF_X1        Rise  0.4550 0.1310 0.0330 3.13911  10       13.1391           1       100      F             | 
|    outReg/Q[22]                              Rise  0.4550 0.0000                                                                           | 
|    c[22]                                     Rise  0.4560 0.0010 0.0330          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5440        | 
-------------------------------------------------------------


 Timing Path to c[23] 
  
 Path Start Point : outReg/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[23] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[23]/CK         DFF_X1        Rise  0.3260 0.0160 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[23]/Q          DFF_X1        Rise  0.4550 0.1290 0.0310 2.27295  10       12.2729           1       100      F             | 
|    outReg/Q[23]                              Rise  0.4550 0.0000                                                                           | 
|    c[23]                                     Rise  0.4560 0.0010 0.0310          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5440        | 
-------------------------------------------------------------


 Timing Path to c[52] 
  
 Path Start Point : outReg/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[52] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[52]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[52]/Q          DFF_X1        Rise  0.4550 0.1280 0.0300 1.9317   10       11.9317           1       100      F             | 
|    outReg/Q[52]                              Rise  0.4550 0.0000                                                                           | 
|    c[52]                                     Rise  0.4560 0.0010 0.0300          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5440        | 
-------------------------------------------------------------


 Timing Path to c[53] 
  
 Path Start Point : outReg/Q_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[53] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[53]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[53]/Q          DFF_X1        Rise  0.4540 0.1270 0.0300 1.73372  10       11.7337           1       100      F             | 
|    outReg/Q[53]                              Rise  0.4540 0.0000                                                                           | 
|    c[53]                                     Rise  0.4550 0.0010 0.0300          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5450        | 
-------------------------------------------------------------


 Timing Path to c[51] 
  
 Path Start Point : outReg/Q_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[51] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[51]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[51]/Q          DFF_X1        Rise  0.4540 0.1270 0.0290 1.45911  10       11.4591           1       100      F             | 
|    outReg/Q[51]                              Rise  0.4540 0.0000                                                                           | 
|    c[51]                                     Rise  0.4550 0.0010 0.0290          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5450        | 
-------------------------------------------------------------


 Timing Path to c[14] 
  
 Path Start Point : outReg/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[14]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[14]/Q          DFF_X1        Rise  0.4540 0.1270 0.0290 1.38611  10       11.3861           1       100      F             | 
|    outReg/Q[14]                              Rise  0.4540 0.0000                                                                           | 
|    c[14]                                     Rise  0.4550 0.0010 0.0290          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5450        | 
-------------------------------------------------------------


 Timing Path to c[11] 
  
 Path Start Point : outReg/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[11]/CK         DFF_X1        Rise  0.3260 0.0160 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[11]/Q          DFF_X1        Rise  0.4530 0.1270 0.0290 1.31148  10       11.3115           1       100      F             | 
|    outReg/Q[11]                              Rise  0.4530 0.0000                                                                           | 
|    c[11]                                     Rise  0.4530 0.0000 0.0290          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5470        | 
-------------------------------------------------------------


 Timing Path to c[7] 
  
 Path Start Point : outReg/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[7]/CK          DFF_X1        Rise  0.3260 0.0160 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[7]/Q           DFF_X1        Rise  0.4520 0.1260 0.0280 1.2417   10       11.2417           1       100      F             | 
|    outReg/Q[7]                               Rise  0.4520 0.0000                                                                           | 
|    c[7]                                      Rise  0.4530 0.0010 0.0280          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5470        | 
-------------------------------------------------------------


 Timing Path to c[15] 
  
 Path Start Point : outReg/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[15]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[15]/Q          DFF_X1        Rise  0.4530 0.1260 0.0280 0.869769 10       10.8698           1       100      F             | 
|    outReg/Q[15]                              Rise  0.4530 0.0000                                                                           | 
|    c[15]                                     Rise  0.4530 0.0000 0.0280          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5470        | 
-------------------------------------------------------------


 Timing Path to c[2] 
  
 Path Start Point : outReg/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[2]/CK          DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[2]/Q           DFF_X1        Rise  0.4530 0.1260 0.0280 1.10605  10       11.106            1       100      F             | 
|    outReg/Q[2]                               Rise  0.4530 0.0000                                                                           | 
|    c[2]                                      Rise  0.4530 0.0000 0.0280          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5470        | 
-------------------------------------------------------------


 Timing Path to c[24] 
  
 Path Start Point : outReg/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[24] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[24]/CK         DFF_X1        Rise  0.3260 0.0160 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[24]/Q          DFF_X1        Rise  0.4520 0.1260 0.0280 1.06812  10       11.0681           1       100      F             | 
|    outReg/Q[24]                              Rise  0.4520 0.0000                                                                           | 
|    c[24]                                     Rise  0.4520 0.0000 0.0280          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5480        | 
-------------------------------------------------------------


 Timing Path to c[17] 
  
 Path Start Point : outReg/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[17]/CK         DFF_X1        Rise  0.3260 0.0160 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[17]/Q          DFF_X1        Rise  0.4520 0.1260 0.0280 1.1034   10       11.1034           1       100      F             | 
|    outReg/Q[17]                              Rise  0.4520 0.0000                                                                           | 
|    c[17]                                     Rise  0.4520 0.0000 0.0280          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5480        | 
-------------------------------------------------------------


 Timing Path to c[12] 
  
 Path Start Point : outReg/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[12]/CK         DFF_X1        Rise  0.3260 0.0160 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[12]/Q          DFF_X1        Rise  0.4520 0.1260 0.0280 1.2427   10       11.2427           1       100      F             | 
|    outReg/Q[12]                              Rise  0.4520 0.0000                                                                           | 
|    c[12]                                     Rise  0.4520 0.0000 0.0280          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5480        | 
-------------------------------------------------------------


 Timing Path to c[9] 
  
 Path Start Point : outReg/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[9]/CK          DFF_X1        Rise  0.3260 0.0160 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[9]/Q           DFF_X1        Rise  0.4520 0.1260 0.0280 1.21073  10       11.2107           1       100      F             | 
|    outReg/Q[9]                               Rise  0.4520 0.0000                                                                           | 
|    c[9]                                      Rise  0.4520 0.0000 0.0280          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5480        | 
-------------------------------------------------------------


 Timing Path to c[8] 
  
 Path Start Point : outReg/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[8]/CK          DFF_X1        Rise  0.3260 0.0160 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[8]/Q           DFF_X1        Rise  0.4520 0.1260 0.0280 0.92357  10       10.9236           1       100      F             | 
|    outReg/Q[8]                               Rise  0.4520 0.0000                                                                           | 
|    c[8]                                      Rise  0.4520 0.0000 0.0280          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5480        | 
-------------------------------------------------------------


 Timing Path to c[18] 
  
 Path Start Point : outReg/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[18]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[18]/Q          DFF_X1        Rise  0.4520 0.1250 0.0270 0.618254 10       10.6183           1       100      F             | 
|    outReg/Q[18]                              Rise  0.4520 0.0000                                                                           | 
|    c[18]                                     Rise  0.4520 0.0000 0.0270          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5480        | 
-------------------------------------------------------------


 Timing Path to c[10] 
  
 Path Start Point : outReg/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[10]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[10]/Q          DFF_X1        Rise  0.4520 0.1250 0.0270 0.594692 10       10.5947           1       100      F             | 
|    outReg/Q[10]                              Rise  0.4520 0.0000                                                                           | 
|    c[10]                                     Rise  0.4520 0.0000 0.0270          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5480        | 
-------------------------------------------------------------


 Timing Path to c[0] 
  
 Path Start Point : outReg/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    outReg/Q_reg[0]/CK          DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
|    outReg/Q_reg[0]/Q           DFF_X1        Rise  0.4520 0.1250 0.0270 0.559718 10       10.5597           1       100      F             | 
|    outReg/Q[0]                               Rise  0.4520 0.0000                                                                           | 
|    c[0]                                      Rise  0.4520 0.0000 0.0270          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.7070 0.250223 1.23817 1.48839           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -1.0000 1.0000 | 
| data required time                       |  1.0000        | 
|                                          |                | 
| data required time                       |  1.0000        | 
| data arrival time                        | -0.4520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5480        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 567M, CVMEM - 2144M, PVMEM - 2986M)
