<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_vip_0_1_synth_1" LaunchDir="/home/nasm/Projects/fpga_ip/fpga_experiments/fpga_experiments.runs/design_1_axi_vip_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_sha256_scannable_0_0_synth_1" LaunchDir="/home/nasm/Projects/fpga_ip/fpga_experiments/fpga_experiments.runs/design_1_sha256_scannable_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fast_ip_scanner_0_0_synth_1" LaunchDir="/home/nasm/Projects/fpga_ip/fpga_experiments/fpga_experiments.runs/design_1_fast_ip_scanner_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vip_0_2_synth_1" LaunchDir="/home/nasm/Projects/fpga_ip/fpga_experiments/fpga_experiments.runs/design_1_axi_vip_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vip_0_0_synth_1" LaunchDir="/home/nasm/Projects/fpga_ip/fpga_experiments/fpga_experiments.runs/design_1_axi_vip_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_vip_0_1_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="/home/nasm/Projects/fpga_ip/fpga_experiments/fpga_experiments.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_vip_0_1_synth_1"/>
		<Parent Id="design_1_sha256_scannable_0_0_synth_1"/>
		<Parent Id="design_1_fast_ip_scanner_0_0_synth_1"/>
		<Parent Id="design_1_axi_vip_0_2_synth_1"/>
		<Parent Id="design_1_axi_vip_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

