$date
	Thu Sep 12 18:14:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CBTestBench $end
$var wire 1 ! prog_out $end
$var wire 4 " out4 [3:0] $end
$var wire 4 # out3 [3:0] $end
$var wire 4 $ out2 [3:0] $end
$var wire 4 % out1 [3:0] $end
$var wire 4 & exp_out4 [3:0] $end
$var wire 4 ' exp_out3 [3:0] $end
$var wire 4 ( exp_out2 [3:0] $end
$var wire 4 ) exp_out1 [3:0] $end
$var reg 1 * clb_clk $end
$var reg 4 + in1 [3:0] $end
$var reg 4 , in2 [3:0] $end
$var reg 4 - in3 [3:0] $end
$var reg 4 . in4 [3:0] $end
$var reg 69 / prog [68:0] $end
$var reg 1 0 prog_clk $end
$var reg 1 1 prog_en $end
$var reg 1 2 prog_in $end
$scope module uut $end
$var wire 1 * clb_clk $end
$var wire 4 3 in1 [3:0] $end
$var wire 4 4 in2 [3:0] $end
$var wire 4 5 in3 [3:0] $end
$var wire 4 6 in4 [3:0] $end
$var wire 1 0 prog_clk $end
$var wire 1 1 prog_en $end
$var wire 1 2 prog_in $end
$var wire 1 7 sb_prog_out $end
$var wire 1 8 sb_prog_in $end
$var wire 4 9 sb_out4 [3:0] $end
$var wire 4 : sb_in4 [3:0] $end
$var wire 1 ! prog_out $end
$var wire 4 ; out4 [3:0] $end
$var wire 2 < out3_mux [1:0] $end
$var wire 4 = out3 [3:0] $end
$var wire 2 > out2_mux [1:0] $end
$var wire 4 ? out2 [3:0] $end
$var wire 2 @ out1_mux [1:0] $end
$var wire 4 A out1 [3:0] $end
$var wire 2 B out0_mux [1:0] $end
$var wire 2 C in3_mux [1:0] $end
$var wire 2 D in2_mux [1:0] $end
$var wire 2 E in1_mux [1:0] $end
$var wire 2 F in0_mux [1:0] $end
$var wire 1 G clb_out $end
$var wire 8 H clb_in_mux [7:0] $end
$var wire 4 I clb_in [3:0] $end
$var reg 20 J shift_reg [19:0] $end
$scope module clb $end
$var wire 1 * clb_clk $end
$var wire 4 K clb_input [3:0] $end
$var wire 1 G clb_output $end
$var wire 1 0 prog_clk $end
$var wire 1 1 prog_en $end
$var wire 1 2 prog_in $end
$var wire 1 8 prog_out $end
$var wire 1 L mux_out $end
$var wire 2 M mux_in [1:0] $end
$var wire 1 N lut_out $end
$var wire 1 O ff_out $end
$var reg 17 P shift_reg [16:0] $end
$scope module d $end
$var wire 1 * clk $end
$var wire 1 N d $end
$var reg 1 O q $end
$upscope $end
$scope module lut16to1 $end
$var wire 16 Q LUT_input [15:0] $end
$var wire 4 R LUT_sel [3:0] $end
$var wire 1 N LUT_output $end
$upscope $end
$scope module mux2to1 $end
$var wire 2 S MUX_in [1:0] $end
$var wire 1 T MUX_sel $end
$var wire 1 L MUX_out $end
$upscope $end
$upscope $end
$scope module mux_clb_in0 $end
$var wire 8 U MUX_in [7:0] $end
$var wire 3 V MUX_sel [2:0] $end
$var wire 1 W MUX_out $end
$upscope $end
$scope module mux_clb_in1 $end
$var wire 8 X MUX_in [7:0] $end
$var wire 3 Y MUX_sel [2:0] $end
$var wire 1 Z MUX_out $end
$upscope $end
$scope module mux_clb_in2 $end
$var wire 8 [ MUX_in [7:0] $end
$var wire 3 \ MUX_sel [2:0] $end
$var wire 1 ] MUX_out $end
$upscope $end
$scope module mux_clb_in3 $end
$var wire 8 ^ MUX_in [7:0] $end
$var wire 3 _ MUX_sel [2:0] $end
$var wire 1 ` MUX_out $end
$upscope $end
$scope module mux_in0 $end
$var wire 2 a MUX_in [1:0] $end
$var wire 1 b MUX_sel $end
$var wire 1 c MUX_out $end
$upscope $end
$scope module mux_in1 $end
$var wire 2 d MUX_in [1:0] $end
$var wire 1 e MUX_sel $end
$var wire 1 f MUX_out $end
$upscope $end
$scope module mux_in2 $end
$var wire 2 g MUX_in [1:0] $end
$var wire 1 h MUX_sel $end
$var wire 1 i MUX_out $end
$upscope $end
$scope module mux_in3 $end
$var wire 2 j MUX_in [1:0] $end
$var wire 1 k MUX_sel $end
$var wire 1 l MUX_out $end
$upscope $end
$scope module mux_out0 $end
$var wire 2 m MUX_in [1:0] $end
$var wire 1 n MUX_sel $end
$var wire 1 o MUX_out $end
$upscope $end
$scope module mux_out1 $end
$var wire 2 p MUX_in [1:0] $end
$var wire 1 q MUX_sel $end
$var wire 1 r MUX_out $end
$upscope $end
$scope module mux_out2 $end
$var wire 2 s MUX_in [1:0] $end
$var wire 1 t MUX_sel $end
$var wire 1 u MUX_out $end
$upscope $end
$scope module mux_out3 $end
$var wire 2 v MUX_in [1:0] $end
$var wire 1 w MUX_sel $end
$var wire 1 x MUX_out $end
$upscope $end
$scope module sb $end
$var wire 4 y in1 [3:0] $end
$var wire 4 z in2 [3:0] $end
$var wire 4 { in3 [3:0] $end
$var wire 4 | in4 [3:0] $end
$var wire 1 0 prog_clk $end
$var wire 1 1 prog_en $end
$var wire 1 8 prog_in $end
$var wire 1 7 prog_out $end
$var wire 4 } out4 [3:0] $end
$var wire 4 ~ out3 [3:0] $end
$var wire 4 !" out2 [3:0] $end
$var wire 4 "" out1 [3:0] $end
$var reg 32 #" shift_reg [31:0] $end
$scope module mux1_0 $end
$var wire 4 $" MUX_in [3:0] $end
$var wire 2 %" MUX_sel [1:0] $end
$var wire 1 &" MUX_out $end
$upscope $end
$scope module mux1_1 $end
$var wire 4 '" MUX_in [3:0] $end
$var wire 2 (" MUX_sel [1:0] $end
$var wire 1 )" MUX_out $end
$upscope $end
$scope module mux1_2 $end
$var wire 4 *" MUX_in [3:0] $end
$var wire 2 +" MUX_sel [1:0] $end
$var wire 1 ," MUX_out $end
$upscope $end
$scope module mux1_3 $end
$var wire 4 -" MUX_in [3:0] $end
$var wire 2 ." MUX_sel [1:0] $end
$var wire 1 /" MUX_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 4 0" MUX_in [3:0] $end
$var wire 2 1" MUX_sel [1:0] $end
$var wire 1 2" MUX_out $end
$upscope $end
$scope module mux2_1 $end
$var wire 4 3" MUX_in [3:0] $end
$var wire 2 4" MUX_sel [1:0] $end
$var wire 1 5" MUX_out $end
$upscope $end
$scope module mux2_2 $end
$var wire 4 6" MUX_in [3:0] $end
$var wire 2 7" MUX_sel [1:0] $end
$var wire 1 8" MUX_out $end
$upscope $end
$scope module mux2_3 $end
$var wire 4 9" MUX_in [3:0] $end
$var wire 2 :" MUX_sel [1:0] $end
$var wire 1 ;" MUX_out $end
$upscope $end
$scope module mux3_0 $end
$var wire 4 <" MUX_in [3:0] $end
$var wire 2 =" MUX_sel [1:0] $end
$var wire 1 >" MUX_out $end
$upscope $end
$scope module mux3_1 $end
$var wire 4 ?" MUX_in [3:0] $end
$var wire 2 @" MUX_sel [1:0] $end
$var wire 1 A" MUX_out $end
$upscope $end
$scope module mux3_2 $end
$var wire 4 B" MUX_in [3:0] $end
$var wire 2 C" MUX_sel [1:0] $end
$var wire 1 D" MUX_out $end
$upscope $end
$scope module mux3_3 $end
$var wire 4 E" MUX_in [3:0] $end
$var wire 2 F" MUX_sel [1:0] $end
$var wire 1 G" MUX_out $end
$upscope $end
$scope module mux4_0 $end
$var wire 4 H" MUX_in [3:0] $end
$var wire 2 I" MUX_sel [1:0] $end
$var wire 1 J" MUX_out $end
$upscope $end
$scope module mux4_1 $end
$var wire 4 K" MUX_in [3:0] $end
$var wire 2 L" MUX_sel [1:0] $end
$var wire 1 M" MUX_out $end
$upscope $end
$scope module mux4_2 $end
$var wire 4 N" MUX_in [3:0] $end
$var wire 2 O" MUX_sel [1:0] $end
$var wire 1 P" MUX_out $end
$upscope $end
$scope module mux4_3 $end
$var wire 4 Q" MUX_in [3:0] $end
$var wire 2 R" MUX_sel [1:0] $end
$var wire 1 S" MUX_out $end
$upscope $end
$upscope $end
$upscope $end
$scope module uut1 $end
$var wire 1 * clb_clk $end
$var wire 4 T" in1 [3:0] $end
$var wire 4 U" in2 [3:0] $end
$var wire 4 V" in3 [3:0] $end
$var wire 4 W" in4 [3:0] $end
$var wire 69 X" prog [68:0] $end
$var wire 12 Y" sel_index [11:0] $end
$var wire 8 Z" sel_in_out [7:0] $end
$var wire 32 [" sb_prog [31:0] $end
$var wire 4 \" sb_out4 [3:0] $end
$var wire 4 ]" sb_in4 [3:0] $end
$var wire 4 ^" out4 [3:0] $end
$var wire 2 _" out3_mux [1:0] $end
$var wire 4 `" out3 [3:0] $end
$var wire 2 a" out2_mux [1:0] $end
$var wire 4 b" out2 [3:0] $end
$var wire 2 c" out1_mux [1:0] $end
$var wire 4 d" out1 [3:0] $end
$var wire 2 e" out0_mux [1:0] $end
$var wire 17 f" lut_prog [16:0] $end
$var wire 8 g" in_out [7:0] $end
$var wire 2 h" in3_mux [1:0] $end
$var wire 2 i" in2_mux [1:0] $end
$var wire 2 j" in1_mux [1:0] $end
$var wire 2 k" in0_mux [1:0] $end
$var wire 1 l" clb_output $end
$var wire 4 m" clb_input [3:0] $end
$scope module clb_sel0 $end
$var wire 8 n" MUX_in [7:0] $end
$var wire 3 o" MUX_sel [2:0] $end
$var wire 1 p" MUX_out $end
$upscope $end
$scope module clb_sel1 $end
$var wire 8 q" MUX_in [7:0] $end
$var wire 3 r" MUX_sel [2:0] $end
$var wire 1 s" MUX_out $end
$upscope $end
$scope module clb_sel2 $end
$var wire 8 t" MUX_in [7:0] $end
$var wire 3 u" MUX_sel [2:0] $end
$var wire 1 v" MUX_out $end
$upscope $end
$scope module clb_sel3 $end
$var wire 8 w" MUX_in [7:0] $end
$var wire 3 x" MUX_sel [2:0] $end
$var wire 1 y" MUX_out $end
$upscope $end
$scope module clb_test $end
$var wire 1 * clb_clk $end
$var wire 4 z" clb_input [3:0] $end
$var wire 1 l" clb_output $end
$var wire 17 {" prog [16:0] $end
$var wire 1 |" mux_out $end
$var wire 2 }" mux_in [1:0] $end
$var wire 1 ~" lut_out $end
$var wire 1 !# ff_out $end
$scope module d $end
$var wire 1 * clk $end
$var wire 1 ~" d $end
$var reg 1 !# q $end
$upscope $end
$scope module lut16to1 $end
$var wire 16 "# LUT_input [15:0] $end
$var wire 4 ## LUT_sel [3:0] $end
$var wire 1 ~" LUT_output $end
$upscope $end
$scope module mux2to1 $end
$var wire 2 $# MUX_in [1:0] $end
$var wire 1 %# MUX_sel $end
$var wire 1 |" MUX_out $end
$upscope $end
$upscope $end
$scope module mux_in0 $end
$var wire 2 &# MUX_in [1:0] $end
$var wire 1 '# MUX_sel $end
$var wire 1 (# MUX_out $end
$upscope $end
$scope module mux_in1 $end
$var wire 2 )# MUX_in [1:0] $end
$var wire 1 *# MUX_sel $end
$var wire 1 +# MUX_out $end
$upscope $end
$scope module mux_in2 $end
$var wire 2 ,# MUX_in [1:0] $end
$var wire 1 -# MUX_sel $end
$var wire 1 .# MUX_out $end
$upscope $end
$scope module mux_in3 $end
$var wire 2 /# MUX_in [1:0] $end
$var wire 1 0# MUX_sel $end
$var wire 1 1# MUX_out $end
$upscope $end
$scope module mux_out0 $end
$var wire 2 2# MUX_in [1:0] $end
$var wire 1 3# MUX_sel $end
$var wire 1 4# MUX_out $end
$upscope $end
$scope module mux_out1 $end
$var wire 2 5# MUX_in [1:0] $end
$var wire 1 6# MUX_sel $end
$var wire 1 7# MUX_out $end
$upscope $end
$scope module mux_out2 $end
$var wire 2 8# MUX_in [1:0] $end
$var wire 1 9# MUX_sel $end
$var wire 1 :# MUX_out $end
$upscope $end
$scope module mux_out3 $end
$var wire 2 ;# MUX_in [1:0] $end
$var wire 1 <# MUX_sel $end
$var wire 1 =# MUX_out $end
$upscope $end
$scope module sb_test $end
$var wire 4 ># in1 [3:0] $end
$var wire 4 ?# in2 [3:0] $end
$var wire 4 @# in3 [3:0] $end
$var wire 4 A# in4 [3:0] $end
$var wire 32 B# prog [31:0] $end
$var wire 4 C# out4 [3:0] $end
$var wire 4 D# out3 [3:0] $end
$var wire 4 E# out2 [3:0] $end
$var wire 4 F# out1 [3:0] $end
$scope module mux1_0 $end
$var wire 4 G# MUX_in [3:0] $end
$var wire 2 H# MUX_sel [1:0] $end
$var wire 1 I# MUX_out $end
$upscope $end
$scope module mux1_1 $end
$var wire 4 J# MUX_in [3:0] $end
$var wire 2 K# MUX_sel [1:0] $end
$var wire 1 L# MUX_out $end
$upscope $end
$scope module mux1_2 $end
$var wire 4 M# MUX_in [3:0] $end
$var wire 2 N# MUX_sel [1:0] $end
$var wire 1 O# MUX_out $end
$upscope $end
$scope module mux1_3 $end
$var wire 4 P# MUX_in [3:0] $end
$var wire 2 Q# MUX_sel [1:0] $end
$var wire 1 R# MUX_out $end
$upscope $end
$scope module mux2_0 $end
$var wire 4 S# MUX_in [3:0] $end
$var wire 2 T# MUX_sel [1:0] $end
$var wire 1 U# MUX_out $end
$upscope $end
$scope module mux2_1 $end
$var wire 4 V# MUX_in [3:0] $end
$var wire 2 W# MUX_sel [1:0] $end
$var wire 1 X# MUX_out $end
$upscope $end
$scope module mux2_2 $end
$var wire 4 Y# MUX_in [3:0] $end
$var wire 2 Z# MUX_sel [1:0] $end
$var wire 1 [# MUX_out $end
$upscope $end
$scope module mux2_3 $end
$var wire 4 \# MUX_in [3:0] $end
$var wire 2 ]# MUX_sel [1:0] $end
$var wire 1 ^# MUX_out $end
$upscope $end
$scope module mux3_0 $end
$var wire 4 _# MUX_in [3:0] $end
$var wire 2 `# MUX_sel [1:0] $end
$var wire 1 a# MUX_out $end
$upscope $end
$scope module mux3_1 $end
$var wire 4 b# MUX_in [3:0] $end
$var wire 2 c# MUX_sel [1:0] $end
$var wire 1 d# MUX_out $end
$upscope $end
$scope module mux3_2 $end
$var wire 4 e# MUX_in [3:0] $end
$var wire 2 f# MUX_sel [1:0] $end
$var wire 1 g# MUX_out $end
$upscope $end
$scope module mux3_3 $end
$var wire 4 h# MUX_in [3:0] $end
$var wire 2 i# MUX_sel [1:0] $end
$var wire 1 j# MUX_out $end
$upscope $end
$scope module mux4_0 $end
$var wire 4 k# MUX_in [3:0] $end
$var wire 2 l# MUX_sel [1:0] $end
$var wire 1 m# MUX_out $end
$upscope $end
$scope module mux4_1 $end
$var wire 4 n# MUX_in [3:0] $end
$var wire 2 o# MUX_sel [1:0] $end
$var wire 1 p# MUX_out $end
$upscope $end
$scope module mux4_2 $end
$var wire 4 q# MUX_in [3:0] $end
$var wire 2 r# MUX_sel [1:0] $end
$var wire 1 s# MUX_out $end
$upscope $end
$scope module mux4_3 $end
$var wire 4 t# MUX_in [3:0] $end
$var wire 2 u# MUX_sel [1:0] $end
$var wire 1 v# MUX_out $end
$upscope $end
$upscope $end
$upscope $end
$scope task program_cb $end
$var reg 69 w# bitstream [68:0] $end
$var integer 32 x# i [31:0] $end
$upscope $end
$scope task test_cb $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx x#
bx w#
xv#
b1 u#
bx t#
xs#
b0 r#
bx q#
xp#
b1 o#
bx n#
xm#
b1 l#
bx k#
xj#
b11 i#
bx h#
xg#
b0 f#
bx e#
xd#
b11 c#
bx b#
xa#
b1 `#
bx _#
x^#
b0 ]#
bx \#
x[#
b1 Z#
bx Y#
xX#
b1 W#
bx V#
xU#
b1 T#
bx S#
xR#
b0 Q#
bx P#
xO#
b1 N#
bx M#
xL#
b10 K#
bx J#
xI#
b1 H#
bx G#
bx F#
bx E#
bx D#
bx C#
b1100100010101000111001101010001 B#
bx A#
bx @#
bx ?#
bx >#
x=#
0<#
bx ;#
x:#
09#
bx 8#
x7#
06#
bx 5#
x4#
03#
bx 2#
x1#
00#
bx /#
x.#
0-#
bx ,#
x+#
0*#
bx )#
x(#
0'#
bx &#
0%#
bx $#
bx ##
b1110111011101110 "#
x!#
x~"
bx }"
x|"
b11101110111011100 {"
bx z"
xy"
b0 x"
bx w"
xv"
b0 u"
bx t"
xs"
b0 r"
bx q"
xp"
b0 o"
bx n"
bx m"
xl"
bx k"
bx j"
bx i"
bx h"
bx g"
b11101110111011100 f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
b1100100010101000111001101010001 ["
b0 Z"
b0 Y"
b111011101110111000110010001010100011100110101000100000000000000000000 X"
bx W"
bx V"
bx U"
bx T"
xS"
b0 R"
bx Q"
xP"
b0 O"
bx N"
xM"
b0 L"
bx K"
xJ"
b0 I"
bx H"
xG"
b0 F"
bx E"
xD"
b0 C"
bx B"
xA"
b0 @"
bx ?"
x>"
b0 ="
bx <"
x;"
b0 :"
bx 9"
x8"
b0 7"
bx 6"
x5"
b0 4"
bx 3"
x2"
b0 1"
bx 0"
x/"
b0 ."
bx -"
x,"
b0 +"
bx *"
x)"
b0 ("
bx '"
x&"
b0 %"
bx $"
b0 #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
xx
0w
bx v
xu
0t
bx s
xr
0q
bx p
xo
0n
bx m
xl
0k
bx j
xi
0h
bx g
xf
0e
bx d
xc
0b
bx a
x`
b0 _
bx ^
x]
b0 \
bx [
xZ
b0 Y
bx X
xW
b0 V
bx U
0T
bx S
bx R
b0 Q
b0 P
xO
xN
bx M
xL
bx K
b0 J
bx I
bx H
xG
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
08
07
bx 6
bx 5
bx 4
bx 3
02
01
00
b111011101110111000110010001010100011100110101000100000000000000000000 /
bx .
bx -
bx ,
bx +
0*
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
0!
$end
#5000
b0 x#
11
b111011101110111000110010001010100011100110101000100000000000000000000 w#
10
1*
#10000
00
0*
#15000
b1 x#
10
1*
#20000
00
0*
#25000
b10 x#
10
1*
#30000
00
0*
#35000
b11 x#
10
1*
#40000
00
0*
#45000
b100 x#
10
1*
#50000
00
0*
#55000
b101 x#
10
1*
#60000
00
0*
#65000
b110 x#
10
1*
#70000
00
0*
#75000
b111 x#
10
1*
#80000
00
0*
#85000
b1000 x#
10
1*
#90000
00
0*
#95000
b1001 x#
10
1*
#100000
00
0*
#105000
b1010 x#
10
1*
#110000
00
0*
#115000
b1011 x#
10
1*
#120000
00
0*
#125000
b1100 x#
10
1*
#130000
00
0*
#135000
b1101 x#
10
1*
#140000
00
0*
#145000
b1110 x#
10
1*
#150000
00
0*
#155000
b1111 x#
10
1*
#160000
00
0*
#165000
b10000 x#
10
1*
#170000
00
0*
#175000
b10001 x#
10
1*
#180000
00
0*
#185000
b10010 x#
10
1*
#190000
00
0*
#195000
b10011 x#
10
1*
#200000
00
0*
#205000
12
b10100 x#
10
1*
#210000
00
0*
#215000
02
b10101 x#
10
1*
#220000
00
0*
#225000
b10110 x#
10
1*
#230000
00
0*
#235000
b10111 x#
10
1*
#240000
00
0*
#245000
12
b11000 x#
10
1*
#250000
00
0*
#255000
02
b11001 x#
10
1*
#260000
00
0*
#265000
12
b11010 x#
10
1*
#270000
00
0*
#275000
02
b11011 x#
10
1*
#280000
00
0*
#285000
12
b11100 x#
10
1*
#290000
00
0*
#295000
b1000000000000000 Q
b10000000000000000 P
b11101 x#
10
1*
#300000
00
0*
#305000
b1100000000000000 Q
b11000000000000000 P
02
b11110 x#
10
1*
#310000
00
0*
#315000
b110000000000000 Q
b1100000000000000 P
b11111 x#
10
1*
#320000
00
0*
#325000
b11000000000000 Q
b110000000000000 P
12
b100000 x#
10
1*
#330000
00
0*
#335000
b1001100000000000 Q
b10011000000000000 P
b100001 x#
10
1*
#340000
00
0*
#345000
b1100110000000000 Q
b11001100000000000 P
b100010 x#
10
1*
#350000
00
0*
#355000
b110011000000000 Q
b1100110000000000 P
02
b100011 x#
10
1*
#360000
00
0*
#365000
b11001100000000 Q
b110011000000000 P
b100100 x#
10
1*
#370000
00
0*
#375000
b1100110000000 Q
b11001100000000 P
b100101 x#
10
1*
#380000
00
0*
#385000
b110011000000 Q
b1100110000000 P
12
b100110 x#
10
1*
#390000
00
0*
#395000
b11001100000 Q
b110011000000 P
02
b100111 x#
10
1*
#400000
00
0*
#405000
b1100110000 Q
b11001100000 P
12
b101000 x#
10
1*
#410000
00
0*
#415000
b110011000 Q
b1100110000 P
02
b101001 x#
10
1*
#420000
00
0*
#425000
b11001100 Q
b110011000 P
12
b101010 x#
10
1*
#430000
00
0*
#435000
b1100110 Q
b11001100 P
02
b101011 x#
10
1*
#440000
00
0*
#445000
b110011 Q
b1100110 P
b101100 x#
10
1*
#450000
00
0*
#455000
b11001 Q
1T
18
b110011 P
b101101 x#
10
1*
#460000
00
0*
#465000
b1100 Q
b10 %"
b11001 P
b10000000000000000000000000000000 #"
12
b101110 x#
10
1*
#470000
00
0*
#475000
b11 %"
b110 Q
0T
08
b11000000000000000000000000000000 #"
b1100 P
02
b101111 x#
10
1*
#480000
00
0*
#485000
b11 Q
b1 %"
b10 ("
b110 P
b1100000000000000000000000000000 #"
b110000 x#
10
1*
#490000
00
0*
#495000
b0 %"
b11 ("
b1000000000000001 Q
1T
18
b110000000000000000000000000000 #"
b10000000000000011 P
12
b110001 x#
10
1*
#500000
00
0*
#505000
b1100000000000000 Q
b10 %"
b1 ("
b10 +"
b11000000000000001 P
b10011000000000000000000000000000 #"
b110010 x#
10
1*
#510000
00
0*
#515000
b11 %"
b0 ("
b11 +"
b110000000000000 Q
0T
08
b11001100000000000000000000000000 #"
b1100000000000000 P
02
b110011 x#
10
1*
#520000
00
0*
#525000
b11000000000000 Q
b1 %"
b10 ("
b1 +"
b10 ."
b110000000000000 P
b1100110000000000000000000000000 #"
b110100 x#
10
1*
#530000
00
0*
#535000
b0 %"
b11 ("
b0 +"
b11 ."
b1100000000000 Q
b110011000000000000000000000000 #"
b11000000000000 P
b110101 x#
10
1*
#540000
00
0*
#545000
b110000000000 Q
b1 ("
b10 +"
b1 ."
b10 1"
b1100000000000 P
b11001100000000000000000000000 #"
12
b110110 x#
10
1*
#550000
00
0*
#555000
b0 ("
b11 +"
b0 ."
b11 1"
b1000011000000000 Q
b1100110000000000000000000000 #"
b10000110000000000 P
b110111 x#
10
1*
#560000
00
0*
#565000
b1100001100000000 Q
b1 +"
b10 ."
b1 1"
b10 4"
b11000011000000000 P
b110011000000000000000000000 #"
b111000 x#
10
1*
#570000
00
0*
#575000
b0 +"
b11 ."
b0 1"
b11 4"
b110000110000000 Q
b11001100000000000000000000 #"
b1100001100000000 P
02
b111001 x#
10
1*
#580000
00
0*
#585000
b11000011000000 Q
b1 ."
b10 1"
b1 4"
b10 7"
b110000110000000 P
b1100110000000000000000000 #"
12
b111010 x#
10
1*
#590000
00
0*
#595000
b0 ."
b11 1"
b0 4"
b11 7"
b1001100001100000 Q
b110011000000000000000000 #"
b10011000011000000 P
b111011 x#
10
1*
#600000
00
0*
#605000
b1100110000110000 Q
b1 1"
b10 4"
b1 7"
b10 :"
b11001100001100000 P
b11001100000000000000000 #"
b111100 x#
10
1*
#610000
00
0*
#615000
b0 1"
b11 4"
b0 7"
b11 :"
b110011000011000 Q
b1100110000000000000000 #"
b1100110000110000 P
02
b111101 x#
10
1*
#620000
00
0*
#625000
b11001100001100 Q
b1 4"
b10 7"
b1 :"
b10 ="
b110011000011000 P
b110011000000000000000 #"
12
b111110 x#
10
1*
#630000
00
0*
#635000
b0 4"
b11 7"
b0 :"
b11 ="
b1001100110000110 Q
b11001100000000000000 #"
b10011001100001100 P
b111111 x#
10
1*
#640000
00
0*
#645000
b1100110011000011 Q
b1 7"
b10 :"
b1 ="
b10 @"
b11001100110000110 P
b1100110000000000000 #"
b1000000 x#
10
1*
#650000
00
0*
#655000
b0 7"
b11 :"
b0 ="
b11 @"
b110011001100001 Q
1T
18
b110011000000000000 #"
b1100110011000011 P
02
b1000001 x#
10
1*
#660000
00
0*
#665000
b11001100110000 Q
b10 %"
b1 :"
b10 ="
b1 @"
b10 C"
b110011001100001 P
b10000000000000011001100000000000 #"
12
b1000010 x#
10
1*
#670000
00
0*
#675000
b11 %"
b0 :"
b11 ="
b0 @"
b11 C"
b1001100110011000 Q
0T
08
b11000000000000001100110000000000 #"
b10011001100110000 P
b1000011 x#
10
1*
#680000
00
0*
#685000
b1100110011001100 Q
b1 %"
b10 ("
b1 ="
b10 @"
b1 C"
b10 F"
b11001100110011000 P
b1100000000000000110011000000000 #"
b1000100 x#
10
1*
#690000
00
0*
#695000
1l"
1|"
bx1 }"
bx1 $#
1~"
1p"
1s"
1v"
b1111 m"
b1111 z"
b1111 ##
1y"
0/"
0;"
0,"
08"
0D"
15"
1&"
b11 $
b11 ?
b11 !"
12"
1>"
0R#
0^#
0O#
0[#
0g#
1X#
1I#
b11 (
b11 b"
b11 E#
1U#
1a#
1o
0r
0u
b1001 "
b1001 ;
1x
14#
b11 e"
b11 2#
07#
b10 c"
b10 5#
0:#
b10 a"
b10 8#
b1001 &
b1001 ^"
1=#
b11 _"
b11 ;#
0l
0i
1f
b11 :
b11 |
1c
01#
b10 h"
b10 /#
0.#
b10 i"
b10 ,#
1+#
b11 j"
b11 )#
b11 ]"
b11 A#
1(#
b11 k"
b11 &#
b1 %
b1 A
b1 ""
0)"
1J"
0M"
0P"
b1001 9
b1001 }
1S"
b1 )
b1 d"
b1 F#
0L#
1m#
0p#
0s#
b1001 \"
b1001 C#
1v#
b1111 $"
b11 '"
b0 *"
b100 -"
0A"
b1 #
b1 =
b1 ~
0G"
b1111 G#
b11 J#
b0 M#
b100 P#
b1 F
b1 a
b1 B
b1 m
b1 E
b1 d
b0 @
b0 p
b0 D
b0 g
b0 >
b0 s
b0 C
b0 j
b1 <
b1 v
0G
0L
bx0 M
bx0 S
0N
0W
0Z
0]
b0 I
b0 K
b0 R
0`
b10010 H
b10010 U
b10010 X
b10010 [
b10010 ^
b111 0"
b11 3"
b1000 6"
b100 9"
b111 <"
b11 ?"
b1000 B"
b0 E"
b111 H"
b0 K"
b1000 N"
b11 Q"
b100001 g"
b100001 n"
b100001 q"
b100001 t"
b100001 w"
b111 S#
b11 V#
b1000 Y#
b100 \#
b111 _#
0d#
b11 b#
b1000 e#
b1 '
b1 `"
b1 D#
0j#
b0 h#
b111 k#
b0 n#
b1000 q#
b11 t#
b11 .
b11 6
b11 W"
b1001 -
b1001 5
b1001 {
b1001 V"
b1001 @#
b1 ,
b1 4
b1 z
b1 U"
b1 ?#
b100 +
b100 3
b100 y
b100 T"
b100 >#
01
b1000101 x#
10
1*
#700000
00
0*
#705000
b0 M
b0 S
0O
b11 }"
b11 $#
1!#
10
1*
#710000
00
0*
#715000
10
1*
#720000
00
0*
#725000
10
1*
#730000
00
0*
#735000
10
1*
#740000
00
0*
#745000
10
1*
#750000
00
0*
#755000
10
1*
#760000
00
0*
#765000
10
1*
#770000
00
0*
#775000
10
1*
#780000
00
0*
#785000
10
1*
#790000
00
0*
#795000
10
1*
#800000
00
0*
#805000
10
1*
#810000
00
0*
#815000
10
1*
