
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.040262                       # Number of seconds simulated
sim_ticks                                2040262059500                       # Number of ticks simulated
final_tick                               2040262059500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295088                       # Simulator instruction rate (inst/s)
host_op_rate                                   517179                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1204112773                       # Simulator tick rate (ticks/s)
host_mem_usage                                 600008                       # Number of bytes of host memory used
host_seconds                                  1694.41                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           37088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       319675968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          319713056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        37088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39441472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39441472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          9989874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9991033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1232546                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1232546                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          156683778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             156701956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19331572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19331572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19331572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         156683778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            176033528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9991033                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1232546                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9991033                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1232546                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              639112000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  314112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74941056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               319713056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39441472                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4908                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61564                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            640669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            621091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            622525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            633056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            610962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            615808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            619696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            611553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            620118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            615415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           615124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           623726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           632605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           637663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           631507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           634607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             79543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75226                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2040244216500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               9991033                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1232546                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9986125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5557846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.476582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.007175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.136380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1745709     31.41%     31.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3576885     64.36%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        97497      1.75%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26535      0.48%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14955      0.27%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12427      0.22%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10733      0.19%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8194      0.15%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64911      1.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5557846                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     140.956313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.459320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    192.019579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        70727     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          117      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70845                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.528393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.506139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51595     72.83%     72.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1072      1.51%     74.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18172     25.65%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70845                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 235362653500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            422602497250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                49930625000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23568.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42318.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       313.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    156.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5062972                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  536261                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     181781.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19739051220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10491554535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35524070400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3065685120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         153014013360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         123790044690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4923793440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    604112703360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     80288915520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      62458845255                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1097430907470                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            537.887228                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1755921000750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5695346500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   64830834000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 222026535000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 209085469750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  213811635500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1324812238750                       # Time in different power states
system.mem_ctrls_1.actEnergy              19943969220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10600471035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             35776862100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3046694760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         153088999440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         124477360950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5094282720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    603332416110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     80272680000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      62470942845                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1098135847620                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            538.232742                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1753941289250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5797366000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   64863670000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 221808887750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 209043281000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  215650407000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1323098447750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4080524119                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4080524119                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          19305761                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.880516                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           274505064                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19306785                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.218062                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         769059500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.880516                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         606930483                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        606930483                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    203251062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       203251062                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71254002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71254002                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     274505064                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        274505064                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    274505064                       # number of overall hits
system.cpu.dcache.overall_hits::total       274505064                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     18082228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18082228                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1224557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1224557                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     19306785                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       19306785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     19306785                       # number of overall misses
system.cpu.dcache.overall_misses::total      19306785                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1024170477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1024170477500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  53390767500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  53390767500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1077561245000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1077561245000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1077561245000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1077561245000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.081697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081697                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.016895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016895                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065711                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065711                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.065711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065711                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56639.617502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56639.617502                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43600.067208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43600.067208                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55812.567706                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55812.567706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55812.567706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55812.567706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      6110528                       # number of writebacks
system.cpu.dcache.writebacks::total           6110528                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     18082228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     18082228                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1224557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1224557                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     19306785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     19306785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     19306785                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     19306785                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1006088249500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1006088249500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  52166210500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  52166210500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1058254460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1058254460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1058254460000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1058254460000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.081697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.081697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.016895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.065711                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065711                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.065711                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.065711                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55639.617502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55639.617502                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42600.067208                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42600.067208                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54812.567706                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54812.567706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54812.567706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54812.567706                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            901335                       # number of replacements
system.cpu.icache.tags.tagsinuse           500.074038                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676416104                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            901840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            750.040034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   500.074038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.976707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.976707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1355537728                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1355537728                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    676416104                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676416104                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676416104                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676416104                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676416104                       # number of overall hits
system.cpu.icache.overall_hits::total       676416104                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       901840                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        901840                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       901840                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         901840                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       901840                       # number of overall misses
system.cpu.icache.overall_misses::total        901840                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  11812861500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11812861500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  11812861500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11812861500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  11812861500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11812861500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001331                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001331                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001331                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001331                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001331                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001331                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13098.622261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13098.622261                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13098.622261                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13098.622261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13098.622261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13098.622261                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       901335                       # number of writebacks
system.cpu.icache.writebacks::total            901335                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       901840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       901840                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       901840                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       901840                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       901840                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       901840                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  10911021500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10911021500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  10911021500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10911021500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  10911021500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10911021500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001331                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001331                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001331                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001331                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12098.622261                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12098.622261                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12098.622261                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12098.622261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12098.622261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12098.622261                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   9959155                       # number of replacements
system.l2.tags.tagsinuse                 32666.953428                       # Cycle average of tags in use
system.l2.tags.total_refs                    30423699                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9991923                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.044829                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               17129365000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        7.364203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.718269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32650.870956                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.996426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996916                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          549                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9642                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 171654803                       # Number of tag accesses
system.l2.tags.data_accesses                171654803                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      6110528                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6110528                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       901334                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           901334                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             783326                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                783326                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          900681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             900681                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        8533585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8533585                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                900681                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               9316911                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10217592                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               900681                       # number of overall hits
system.l2.overall_hits::cpu.data              9316911                       # number of overall hits
system.l2.overall_hits::total                10217592                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           441231                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              441231                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1159                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9548643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9548643                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1159                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             9989874                       # number of demand (read+write) misses
system.l2.demand_misses::total                9991033                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1159                       # number of overall misses
system.l2.overall_misses::cpu.data            9989874                       # number of overall misses
system.l2.overall_misses::total               9991033                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  42104452000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   42104452000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    101110000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    101110000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 889362196000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 889362196000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     101110000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  931466648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     931567758000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    101110000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 931466648000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    931567758000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      6110528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6110528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       901334                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       901334                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1224557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1224557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       901840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         901840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     18082228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      18082228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            901840                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          19306785                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             20208625                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           901840                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         19306785                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            20208625                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.360319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.360319                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001285                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.528068                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.528068                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001285                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.517428                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.494394                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001285                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.517428                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.494394                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95424.963341                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95424.963341                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87238.999137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87238.999137                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93140.166200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93140.166200                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87238.999137                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93241.080718                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93240.384453                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87238.999137                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93241.080718                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93240.384453                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1232546                       # number of writebacks
system.l2.writebacks::total                   1232546                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            98                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       441231                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         441231                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1159                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9548643                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9548643                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        9989874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9991033                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       9989874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9991033                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  37692142000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37692142000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     89520000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89520000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 793875766000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 793875766000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     89520000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 831567908000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 831657428000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     89520000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 831567908000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 831657428000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.360319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.360319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.528068                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.528068                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.517428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.494394                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.517428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.494394                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85424.963341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85424.963341                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77238.999137                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77238.999137                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83140.166200                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83140.166200                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77238.999137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83241.080718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83240.384453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77238.999137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83241.080718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83240.384453                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      19948792                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      9957759                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9549802                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1232546                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8725213                       # Transaction distribution
system.membus.trans_dist::ReadExReq            441231                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441231                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9549802                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29939825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     29939825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29939825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    359154528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    359154528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               359154528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9991033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9991033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9991033                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22427554000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34426506750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     40415721                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     20207096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1494                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1494                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2040262059500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          18984068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7343074                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       901335                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21921842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1224557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1224557                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        901840                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     18082228                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2705015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     57919331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              60624346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     57701600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    813354016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              871055616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9959155                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39441472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30167780                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000050                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007039                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30166285    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1495      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30167780                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23713792000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         901840000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19306785000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
