<!doctype html>
<html lang="zh"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta name="robots" content="noindex"><meta><title>Kategorie: FPGA - Sawen_Blog</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Sawen_Blog"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Sawen_Blog"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta property="og:type" content="blog"><meta property="og:title" content="Sawen_Blog"><meta property="og:url" content="https://moerjie.github.io/"><meta property="og:site_name" content="Sawen_Blog"><meta property="og:locale" content="zh"><meta property="og:image" content="https://moerjie.github.io/img/og_image.png"><meta property="article:author" content="Sawen Moerjie"><meta property="article:tag" content="FPGA Verilog MATLAB Coding"><meta property="twitter:card" content="summary"><meta property="twitter:image:src" content="https://moerjie.github.io/img/og_image.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"https://moerjie.github.io"},"headline":"Sawen_Blog","image":["https://moerjie.github.io/img/og_image.png"],"author":{"@type":"Person","name":"Sawen Moerjie"},"publisher":{"@type":"Organization","name":"Sawen_Blog","logo":{"@type":"ImageObject","url":"https://moerjie.github.io/img/banner.png"}},"description":""}</script><link rel="stylesheet" href="https://use.fontawesome.com/releases/v6.0.0/css/all.css"><link data-pjax rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@11.7.0/styles/atom-one-light.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link data-pjax rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><!--!--><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/css/justifiedGallery.min.css"><!--!--><!--!--><!--!--><style>.pace{-webkit-pointer-events:none;pointer-events:none;-webkit-user-select:none;-moz-user-select:none;user-select:none}.pace-inactive{display:none}.pace .pace-progress{background:#3273dc;position:fixed;z-index:2000;top:0;right:100%;width:100%;height:2px}</style><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js"></script><!--!--><!--!--><!-- hexo injector head_end start --><script>
  (function () {
      function switchTab() {
          if (!location.hash) {
            return;
          }

          const id = '#' + CSS.escape(location.hash.substring(1));
          const $tabMenu = document.querySelector(`.tabs a[href="${id}"]`);
          if (!$tabMenu) {
            return;
          }

          const $tabMenuContainer = $tabMenu.parentElement.parentElement;
          Array.from($tabMenuContainer.children).forEach($menu => $menu.classList.remove('is-active'));
          Array.from($tabMenuContainer.querySelectorAll('a'))
              .map($menu => document.getElementById($menu.getAttribute("href").substring(1)))
              .forEach($content => $content.classList.add('is-hidden'));

          if ($tabMenu) {
              $tabMenu.parentElement.classList.add('is-active');
          }
          const $activeTab = document.querySelector(id);
          if ($activeTab) {
              $activeTab.classList.remove('is-hidden');
          }
      }
      switchTab();
      window.addEventListener('hashchange', switchTab, false);
  })();
  </script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 7.3.0"></head><body class="is-2-column"><nav class="navbar navbar-main"><div class="container navbar-container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img src="/img/banner.png" alt="Sawen_Blog" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">Home</a><a class="navbar-item" href="/archives">Archives</a><a class="navbar-item" href="/categories">Categories</a><a class="navbar-item" href="/tags">Tags</a><a class="navbar-item" href="/about">About</a></div><div class="navbar-end"><a class="navbar-item" target="_blank" rel="noopener" title="GitHub" href="https://github.com/moerjie"><i class="fab fa-github"></i></a><a class="navbar-item search" title="Suche" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-8-widescreen"><div class="card"><div class="card-content"><nav class="breadcrumb" aria-label="breadcrumbs"><ul><li><a href="/categories/">Kategorien</a></li><li class="is-active"><a href="#" aria-current="page">FPGA</a></li></ul></nav></div></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2025-01-18T16:00:00.000Z" title="2025/1/19 00:00:00">2025-01-19</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T03:18:10.328Z" title="2025/1/20 11:18:10">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">a minute lesen (Über 152 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2025/01/19/%E9%BB%91%E9%87%91Alinx%20xc7z020%20%E5%8E%9F%E7%90%86%E5%9B%BE/">黑金Alinx xc7z020 原理图</a></p><div class="content"><h1 id="时钟引脚"><a href="#时钟引脚" class="headerlink" title="时钟引脚"></a>时钟引脚</h1><h2 id="CLK：U18"><a href="#CLK：U18" class="headerlink" title="CLK：U18"></a>CLK：U18</h2><h1 id="复位"><a href="#复位" class="headerlink" title="复位"></a>复位</h1><h2 id="RST：N15"><a href="#RST：N15" class="headerlink" title="RST：N15"></a>RST：N15</h2><h1 id="扩展接口"><a href="#扩展接口" class="headerlink" title="扩展接口"></a>扩展接口</h1><h2 id="J10"><a href="#J10" class="headerlink" title="J10"></a>J10</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1715858667344.png" srcset="/img/banner.png" lazyload alt="1715858667344.png|400"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1715858711730.png" srcset="/img/banner.png" lazyload alt="1715858711730.png|400"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1715858778817.png" srcset="/img/banner.png" lazyload alt="1715858778817.png|400"></p>
<h2 id="J11"><a href="#J11" class="headerlink" title="J11"></a>J11</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1715858828182.png" srcset="/img/banner.png" lazyload alt="1715858828182.png|400"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1715858880857.png" srcset="/img/banner.png" lazyload alt="1715858880857.png|400"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1715859009851.png" srcset="/img/banner.png" lazyload alt="1715859009851.png|400"></p>
<h1 id="PL-LED"><a href="#PL-LED" class="headerlink" title="PL LED"></a>PL LED</h1><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1715859045637.png" srcset="/img/banner.png" lazyload alt="1715859045637.png|400"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1736475075441.png" srcset="/img/banner.png" lazyload alt="1736475075441.png|400"></p>
<h1 id="PL-KEY"><a href="#PL-KEY" class="headerlink" title="PL KEY"></a>PL KEY</h1><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1736475179705.png" srcset="/img/banner.png" lazyload alt="1736475179705.png|400"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1736475192537.png" srcset="/img/banner.png" lazyload alt="1736475192537.png|400"></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2025-01-14T16:00:00.000Z" title="2025/1/15 00:00:00">2025-01-15</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T02:38:28.110Z" title="2025/1/20 10:38:28">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">a few seconds lesen (Über 49 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2025/01/15/Vitis%E5%BC%80%E5%8F%91%E8%BF%87%E7%A8%8B%E4%B8%AD%E9%81%87%E5%88%B0%E7%9A%84%E9%94%99%E8%AF%AF/">Vitis开发过程中遇到的错误</a></p><div class="content"><h1 id="Error-while-launching-program-Memory-write-error-at-0-x-105000-MMU-section-translation-fault"><a href="#Error-while-launching-program-Memory-write-error-at-0-x-105000-MMU-section-translation-fault" class="headerlink" title="Error while launching program: Memory write error at 0 x 105000. MMU section translation fault"></a>Error while launching program: Memory write error at 0 x 105000. MMU section translation fault</h1><p>没找到具体原因。<br>先生成 boot. Bin 文件烧录到内存卡后再启动 zynq 就不会出现这个报错。</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2025-01-09T16:00:00.000Z" title="2025/1/10 00:00:00">2025-01-10</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T03:53:07.510Z" title="2025/1/20 11:53:07">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">2 minutes lesen (Über 313 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2025/01/10/ZYNQ%E4%B8%AD%E7%9A%84GPIO/">ZYNQ中的GPIO</a></p><div class="content"><h1 id="GPIO-原理"><a href="#GPIO-原理" class="headerlink" title="GPIO 原理"></a>GPIO 原理</h1><p>GPIO 通过 MIO 提供 54 路接口，其中 16 路位于 bank 500，剩余位于 bank 501。还通过 EMIO 接口提供从 PL 来的 64 路输入和 128 路输出。GPIO 控制和状态寄存器内存映射在基址 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.345ex;" xmlns="http://www.w3.org/2000/svg" width="12.329ex" height="1.884ex" role="img" focusable="false" viewBox="0 -680 5449.3 832.7"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z"></path></g><g data-mml-node="mi" transform="translate(500,0)"><path data-c="1D465" d="M52 289Q59 331 106 386T222 442Q257 442 286 424T329 379Q371 442 430 442Q467 442 494 420T522 361Q522 332 508 314T481 292T458 288Q439 288 427 299T415 328Q415 374 465 391Q454 404 425 404Q412 404 406 402Q368 386 350 336Q290 115 290 78Q290 50 306 38T341 26Q378 26 414 59T463 140Q466 150 469 151T485 153H489Q504 153 504 145Q504 144 502 134Q486 77 440 33T333 -11Q263 -11 227 52Q186 -10 133 -10H127Q78 -10 57 16T35 71Q35 103 54 123T99 143Q142 143 142 101Q142 81 130 66T107 46T94 41L91 40Q91 39 97 36T113 29T132 26Q168 26 194 71Q203 87 217 139T245 247T261 313Q266 340 266 352Q266 380 251 392T217 404Q177 404 142 372T93 290Q91 281 88 280T72 278H58Q52 284 52 289Z"></path></g><g data-mml-node="mi" transform="translate(1072,0)"><path data-c="1D438" d="M492 213Q472 213 472 226Q472 230 477 250T482 285Q482 316 461 323T364 330H312Q311 328 277 192T243 52Q243 48 254 48T334 46Q428 46 458 48T518 61Q567 77 599 117T670 248Q680 270 683 272Q690 274 698 274Q718 274 718 261Q613 7 608 2Q605 0 322 0H133Q31 0 31 11Q31 13 34 25Q38 41 42 43T65 46Q92 46 125 49Q139 52 144 61Q146 66 215 342T285 622Q285 629 281 629Q273 632 228 634H197Q191 640 191 642T193 659Q197 676 203 680H757Q764 676 764 669Q764 664 751 557T737 447Q735 440 717 440H705Q698 445 698 453L701 476Q704 500 704 528Q704 558 697 578T678 609T643 625T596 632T532 634H485Q397 633 392 631Q388 629 386 622Q385 619 355 499T324 377Q347 376 372 376H398Q464 376 489 391T534 472Q538 488 540 490T557 493Q562 493 565 493T570 492T572 491T574 487T577 483L544 351Q511 218 508 216Q505 213 492 213Z"></path></g><g data-mml-node="msub" transform="translate(1836,0)"><g data-mml-node="mn"><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z"></path><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(500,0)"></path><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(1000,0)"></path></g><g data-mml-node="mi" transform="translate(1533,-152.7) scale(0.707)"><path data-c="1D434" d="M208 74Q208 50 254 46Q272 46 272 35Q272 34 270 22Q267 8 264 4T251 0Q249 0 239 0T205 1T141 2Q70 2 50 0H42Q35 7 35 11Q37 38 48 46H62Q132 49 164 96Q170 102 345 401T523 704Q530 716 547 716H555H572Q578 707 578 706L606 383Q634 60 636 57Q641 46 701 46Q726 46 726 36Q726 34 723 22Q720 7 718 4T704 0Q701 0 690 0T651 1T578 2Q484 2 455 0H443Q437 6 437 9T439 27Q443 40 445 43L449 46H469Q523 49 533 63L521 213H283L249 155Q208 86 208 74ZM516 260Q516 271 504 416T490 562L463 519Q447 492 400 412L310 260L413 259Q516 259 516 260Z"></path></g></g><g data-mml-node="mn" transform="translate(3949.3,0)"><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z"></path><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(500,0)"></path><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(1000,0)"></path></g></g></g></svg></mjx-container>。<br><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1736500884874.png" srcset="/img/banner.png" lazyload alt="500"></p>
<h2 id="GPIO-内部结构"><a href="#GPIO-内部结构" class="headerlink" title="GPIO 内部结构"></a>GPIO 内部结构</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202501101733911.png" srcset="/img/banner.png" lazyload alt="|400"></p>
<h3 id="器件引脚的-GPIO-控制"><a href="#器件引脚的-GPIO-控制" class="headerlink" title="器件引脚的 GPIO 控制"></a>器件引脚的 GPIO 控制</h3><ol>
<li>DATA_RO：总是读取 GPIO 引脚的状态，不考虑 GPIO 是输入还是输出，忽略对该寄存器的写操作。<blockquote>
<p>[!note]+<br>如果没有将 MIO 配置为 GPIO，则 DATA_RO 的内容不可读。</p>
</blockquote>
</li>
<li>DATA：当把 GPIO 配置为输出时，该寄存器用于控制给输出的值，一次性对这 32 位寄存器进行写操作。当读取该寄存器时，返回上次写到 DATA 或 MASK_DATA_[LSW, MSW]的值，不返回当前引脚的值。</li>
<li>DIRM：方向模式，控制 I/O 引脚是输入还是输出，<mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.186ex;" xmlns="http://www.w3.org/2000/svg" width="13.017ex" height="1.731ex" role="img" focusable="false" viewBox="0 -683 5753.6 765"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D437" d="M287 628Q287 635 230 637Q207 637 200 638T193 647Q193 655 197 667T204 682Q206 683 403 683Q570 682 590 682T630 676Q702 659 752 597T803 431Q803 275 696 151T444 3L430 1L236 0H125H72Q48 0 41 2T33 11Q33 13 36 25Q40 41 44 43T67 46Q94 46 127 49Q141 52 146 61Q149 65 218 339T287 628ZM703 469Q703 507 692 537T666 584T629 613T590 629T555 636Q553 636 541 636T512 636T479 637H436Q392 637 386 627Q384 623 313 339T242 52Q242 48 253 48T330 47Q335 47 349 47T373 46Q499 46 581 128Q617 164 640 212T683 339T703 469Z"></path></g><g data-mml-node="mi" transform="translate(828,0)"><path data-c="1D43C" d="M43 1Q26 1 26 10Q26 12 29 24Q34 43 39 45Q42 46 54 46H60Q120 46 136 53Q137 53 138 54Q143 56 149 77T198 273Q210 318 216 344Q286 624 286 626Q284 630 284 631Q274 637 213 637H193Q184 643 189 662Q193 677 195 680T209 683H213Q285 681 359 681Q481 681 487 683H497Q504 676 504 672T501 655T494 639Q491 637 471 637Q440 637 407 634Q393 631 388 623Q381 609 337 432Q326 385 315 341Q245 65 245 59Q245 52 255 50T307 46H339Q345 38 345 37T342 19Q338 6 332 0H316Q279 2 179 2Q143 2 113 2T65 2T43 1Z"></path></g><g data-mml-node="mi" transform="translate(1332,0)"><path data-c="1D445" d="M230 637Q203 637 198 638T193 649Q193 676 204 682Q206 683 378 683Q550 682 564 680Q620 672 658 652T712 606T733 563T739 529Q739 484 710 445T643 385T576 351T538 338L545 333Q612 295 612 223Q612 212 607 162T602 80V71Q602 53 603 43T614 25T640 16Q668 16 686 38T712 85Q717 99 720 102T735 105Q755 105 755 93Q755 75 731 36Q693 -21 641 -21H632Q571 -21 531 4T487 82Q487 109 502 166T517 239Q517 290 474 313Q459 320 449 321T378 323H309L277 193Q244 61 244 59Q244 55 245 54T252 50T269 48T302 46H333Q339 38 339 37T336 19Q332 6 326 0H311Q275 2 180 2Q146 2 117 2T71 2T50 1Q33 1 33 10Q33 12 36 24Q41 43 46 45Q50 46 61 46H67Q94 46 127 49Q141 52 146 61Q149 65 218 339T287 628Q287 635 230 637ZM630 554Q630 586 609 608T523 636Q521 636 500 636T462 637H440Q393 637 386 627Q385 624 352 494T319 361Q319 360 388 360Q466 361 492 367Q556 377 592 426Q608 449 619 486T630 554Z"></path></g><g data-mml-node="mi" transform="translate(2091,0)"><path data-c="1D440" d="M289 629Q289 635 232 637Q208 637 201 638T194 648Q194 649 196 659Q197 662 198 666T199 671T201 676T203 679T207 681T212 683T220 683T232 684Q238 684 262 684T307 683Q386 683 398 683T414 678Q415 674 451 396L487 117L510 154Q534 190 574 254T662 394Q837 673 839 675Q840 676 842 678T846 681L852 683H948Q965 683 988 683T1017 684Q1051 684 1051 673Q1051 668 1048 656T1045 643Q1041 637 1008 637Q968 636 957 634T939 623Q936 618 867 340T797 59Q797 55 798 54T805 50T822 48T855 46H886Q892 37 892 35Q892 19 885 5Q880 0 869 0Q864 0 828 1T736 2Q675 2 644 2T609 1Q592 1 592 11Q592 13 594 25Q598 41 602 43T625 46Q652 46 685 49Q699 52 704 61Q706 65 742 207T813 490T848 631L654 322Q458 10 453 5Q451 4 449 3Q444 0 433 0Q418 0 415 7Q413 11 374 317L335 624L267 354Q200 88 200 79Q206 46 272 46H282Q288 41 289 37T286 19Q282 3 278 1Q274 0 267 0Q265 0 255 0T221 1T157 2Q127 2 95 1T58 0Q43 0 39 2T35 11Q35 13 38 25T43 40Q45 46 65 46Q135 46 154 86Q158 92 223 354T289 629Z"></path></g><g data-mml-node="mo" transform="translate(3419.8,0)"><g data-mml-node="text"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="text" transform="translate(778,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g></g><g data-mml-node="mn" transform="translate(5253.6,0)"><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z"></path></g></g></g></svg></mjx-container> 时禁止输出驱动器。</li>
<li>OEN：输出使能，当 I/O 配置为输出时，控制使能/禁止输出。当 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.186ex;" xmlns="http://www.w3.org/2000/svg" width="11.372ex" height="1.778ex" role="img" focusable="false" viewBox="0 -704 5026.6 786"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D442" d="M740 435Q740 320 676 213T511 42T304 -22Q207 -22 138 35T51 201Q50 209 50 244Q50 346 98 438T227 601Q351 704 476 704Q514 704 524 703Q621 689 680 617T740 435ZM637 476Q637 565 591 615T476 665Q396 665 322 605Q242 542 200 428T157 216Q157 126 200 73T314 19Q404 19 485 98T608 313Q637 408 637 476Z"></path></g><g data-mml-node="mi" transform="translate(763,0)"><path data-c="1D438" d="M492 213Q472 213 472 226Q472 230 477 250T482 285Q482 316 461 323T364 330H312Q311 328 277 192T243 52Q243 48 254 48T334 46Q428 46 458 48T518 61Q567 77 599 117T670 248Q680 270 683 272Q690 274 698 274Q718 274 718 261Q613 7 608 2Q605 0 322 0H133Q31 0 31 11Q31 13 34 25Q38 41 42 43T65 46Q92 46 125 49Q139 52 144 61Q146 66 215 342T285 622Q285 629 281 629Q273 632 228 634H197Q191 640 191 642T193 659Q197 676 203 680H757Q764 676 764 669Q764 664 751 557T737 447Q735 440 717 440H705Q698 445 698 453L701 476Q704 500 704 528Q704 558 697 578T678 609T643 625T596 632T532 634H485Q397 633 392 631Q388 629 386 622Q385 619 355 499T324 377Q347 376 372 376H398Q464 376 489 391T534 472Q538 488 540 490T557 493Q562 493 565 493T570 492T572 491T574 487T577 483L544 351Q511 218 508 216Q505 213 492 213Z"></path></g><g data-mml-node="mi" transform="translate(1527,0)"><path data-c="1D441" d="M234 637Q231 637 226 637Q201 637 196 638T191 649Q191 676 202 682Q204 683 299 683Q376 683 387 683T401 677Q612 181 616 168L670 381Q723 592 723 606Q723 633 659 637Q635 637 635 648Q635 650 637 660Q641 676 643 679T653 683Q656 683 684 682T767 680Q817 680 843 681T873 682Q888 682 888 672Q888 650 880 642Q878 637 858 637Q787 633 769 597L620 7Q618 0 599 0Q585 0 582 2Q579 5 453 305L326 604L261 344Q196 88 196 79Q201 46 268 46H278Q284 41 284 38T282 19Q278 6 272 0H259Q228 2 151 2Q123 2 100 2T63 2T46 1Q31 1 31 10Q31 14 34 26T39 40Q41 46 62 46Q130 49 150 85Q154 91 221 362L289 634Q287 635 234 637Z"></path></g><g data-mml-node="mo" transform="translate(2692.8,0)"><g data-mml-node="text"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="text" transform="translate(778,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g></g><g data-mml-node="mn" transform="translate(4526.6,0)"><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z"></path></g></g></g></svg></mjx-container> 时禁用输出驱动器，禁止时引脚为三态。</li>
</ol>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2024-12-28T16:00:00.000Z" title="2024/12/29 00:00:00">2024-12-29</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T02:46:48.748Z" title="2025/1/20 10:46:48">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">5 minutes lesen (Über 755 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/12/29/FIR%E6%BB%A4%E6%B3%A2%E5%99%A8%E7%9A%84%E6%9E%B6%E6%9E%84/">FIR滤波器的架构</a></p><div class="content"><h1 id="数学基础"><a href="#数学基础" class="headerlink" title="数学基础"></a>数学基础</h1><p>有限脉冲响应滤波器，其突出特点为单位取样响应 $h(n)$ 是一个 N 点长的有限序列，滤波器的输出 $y(n)$ 表示为输入序列 $x(n)$ 和 $h(n)$ 的线性卷积<br>$$<br>y(n)&#x3D;\sum_{k&#x3D;0}^{N-1}x(k)h(n-k)&#x3D;x(n)*h(n)<br>$$<br>系统函数为<br>$$<br>H(z)&#x3D;\sum_{n&#x3D;0}^{N-1}h(n)z^{-n}&#x3D;h(0)+h(1)z^{-1}+\cdots+h(N-1)z^{-(N-1)}<br>$$<br>由此可见 FIR 只在原点上存在极点，具有全局稳定性<br>不同阶数的 FIR 滤波器特性</p>
<table>
<thead>
<tr>
<th>单位取样响应特征</th>
<th>滤波器种类</th>
</tr>
</thead>
<tbody><tr>
<td>系数偶对称，阶数为偶数</td>
<td>适合各种滤波器</td>
</tr>
<tr>
<td>系数偶对称，阶数为奇数</td>
<td>不适合高通和带阻滤波器</td>
</tr>
<tr>
<td>系数奇对称，阶数为偶数</td>
<td>只适合带通滤波器</td>
</tr>
<tr>
<td>系数奇对称，阶数为奇数</td>
<td>适合高通和带通滤波器</td>
</tr>
</tbody></table>
<h2 id="系数量化"><a href="#系数量化" class="headerlink" title="系数量化"></a>系数量化</h2><p>将一组数据先进行归一化处理，再乘上一个整数因子，最后进行四舍五入截尾处理即可</p>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><code class="hljs matlab">h = <span class="hljs-built_in">round</span>(h/<span class="hljs-built_in">max</span>(<span class="hljs-built_in">abs</span>(h))*(<span class="hljs-number">2</span>^N<span class="hljs-number">-1</span>)) //N为量化位数<br></code></pre></td></tr></table></figure>
<h1 id="Fully-Parallel-Systolic-Architecture（全并行脉动结构）"><a href="#Fully-Parallel-Systolic-Architecture（全并行脉动结构）" class="headerlink" title="Fully Parallel Systolic Architecture（全并行脉动结构）"></a>Fully Parallel Systolic Architecture（全并行脉动结构）</h1><p>全并行脉动滤波器对对称系数、反对称系数和零值系数进行了优化。滤波器的时延受到滤波器系数的对称性影响。<br>当对称系数绝对相等时，它们共享同一个 DSP block。这种配对共享允许在实现的过程中使用 Xilinx 和 Altera 的 dsp block 中的 pre-adder。<br>对称的滤波器如果不适用对称系数优化架构的话，结构如下图的上半部分，优化后为下半部分：<br><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202412292142810.png" srcset="/img/banner.png" lazyload alt="fir_arch_systolic_sym.png|500"></p>
<h1 id="Fully-Parallel-Transposed-Architecture（全并行转置结构）"><a href="#Fully-Parallel-Transposed-Architecture（全并行转置结构）" class="headerlink" title="Fully Parallel Transposed Architecture（全并行转置结构）"></a>Fully Parallel Transposed Architecture（全并行转置结构）</h1><p>Fully Parallel Transposed Architecture 通过为任意的绝对相等的系数共享乘法器，同时移除零值系数所需的乘法器。此结构的滤波器时延为固定的 6 个 clk。<br>下图的上半部分是没有优化的部分对称滤波器，下半部分为优化后的结构：<br><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202412292146523.png" srcset="/img/banner.png" lazyload alt="fir_arch_transposed_sym.png|500"></p>
<h1 id="Partly-Serial-Systolic-Architecture-1"><a href="#Partly-Serial-Systolic-Architecture-1" class="headerlink" title="Partly Serial Systolic Architecture (1 &lt; N &lt; L)"></a>Partly Serial Systolic Architecture (1 &lt; N &lt; L)</h1><p>其中 N 为延时长度，L 为滤波器阶数。<br>部分串行滤波器需要 <code>M=ceil(L/N)</code> 个脉动单元，结构如下：<br><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202412292149737.png" srcset="/img/banner.png" lazyload alt="fir_arch_systolic_partly_serial.png|500"><br>滤波器的时延为 <code>M+ceil(L/M)+5</code>。<br>如果一个乘法器对应的查找表里面的系数为 0 或者 2 的幂次，则实现过程不包含乘法器，通过移位来实现幂次的变化。</p>
<h1 id="Fully-Serial-Systolic-Architecture-N-≥-L"><a href="#Fully-Serial-Systolic-Architecture-N-≥-L" class="headerlink" title="Fully Serial Systolic Architecture (N ≥ L)"></a>Fully Serial Systolic Architecture (N ≥ L)</h1><p>如果延时的长度大于滤波器的阶数，此时滤波器为全串行结构。滤波器延时为 $L+5$。<br><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202412292156578.png" srcset="/img/banner.png" lazyload alt="fir_arch_systolic_fully_serial.png|500"></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2024-12-27T16:00:00.000Z" title="2024/12/28 00:00:00">2024-12-28</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T02:39:01.050Z" title="2025/1/20 10:39:01">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">a few seconds lesen (Über 102 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/12/28/Quartus%E6%8A%A5%E9%94%99%E8%AE%B0%E5%BD%95/">Quartus报错记录</a></p><div class="content"><h1 id="Error-176310-Can’t-place-multiple-pins-assigned-to-pin-location-Pin-F-16-IOPAD-X-34-Y-18-N-21"><a href="#Error-176310-Can’t-place-multiple-pins-assigned-to-pin-location-Pin-F-16-IOPAD-X-34-Y-18-N-21" class="headerlink" title="Error (176310): Can’t place multiple pins assigned to pin location Pin_F 16 (IOPAD_X 34_Y 18_N 21)"></a>Error (176310): Can’t place multiple pins assigned to pin location Pin_F 16 (IOPAD_X 34_Y 18_N 21)</h1><p>报错如下<br><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202412282018135.png" srcset="/img/banner.png" lazyload><br>可以看到 Pin_F 16 既被用于 DAC_DATA，又被用于 nCEO 引脚，因此才会报错不能将多个引脚赋到 Pin_F 16 上。</p>
<h2 id="Solution"><a href="#Solution" class="headerlink" title="Solution"></a>Solution</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202412282020011.png" srcset="/img/banner.png" lazyload><br>将nCEO 的 value 设置为 Use as regual I&#x2F;O 即可解决问题。</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2024-09-26T16:00:00.000Z" title="2024/9/27 00:00:00">2024-09-27</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T02:36:40.029Z" title="2025/1/20 10:36:40">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">16 minutes lesen (Über 2342 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/09/27/ZYNQ/">ZYNQ</a></p><div class="content"><h1 id="ZYNQ体系结构"><a href="#ZYNQ体系结构" class="headerlink" title="ZYNQ体系结构"></a>ZYNQ体系结构</h1><p>Zynq的总体架构包含两个部分：PS（处理器系统）和PL（可编程逻辑）。这两部分的供电电路上相互独立的，因此PS和PL可以单独使用，不被使用的部分可以断电以降低功耗。不过Zynq最有价值的模式上两个组成部分结合起来使用。</p>
<h1 id="PS（处理器系统）"><a href="#PS（处理器系统）" class="headerlink" title="PS（处理器系统）"></a>PS（处理器系统）</h1><p>作为处理器系统的基础，所有芯片都包含一颗双核的ARM Cortex- A9芯片。这是一颗硬处理器，是芯片上专门且优化过的硅片元件。</p>
<p>除了“硬”处理器，还有另外一种方案，像是MicroBlaze这样的“软”处理器，这是由PL端端单元组合成的，即和PL端的IP是等价的。相比之下，“硬”处理器可以获得相对较高的性能，“软”处理器的数量和精确实现是灵活的。</p>
<p>值得一提的是，可以在zynq的PL端分配一个或多个MicroBlaze软处理器，用于和硬核协同工作。比如可以让软核负责协调特定的底层功能和系统之间的配合，将要求不高的任务从硬核上脱离出来，提高整体性能。</p>
<p><img src="https://s2.loli.net/2024/10/15/b5KAyTow21a3NXv.png" srcset="/img/banner.png" lazyload alt="b5KAyTow21a3NXv.png"></p>
<p>zynq的PS端里面并非只有ARM处理器，还有一组相关的处理资源，构成一个应用处理器单元（Application Processing Uint，APU），另外还有扩展外设接口、cache存储器、存储器接口、互联接口和时钟发生电路。</p>
<p><img src="https://s2.loli.net/2024/10/15/U2hAxkw1QgKJD7t.png" srcset="/img/banner.png" lazyload alt="U2hAxkw1QgKJD7t.png"></p>
<h1 id="PL（可编程逻辑）"><a href="#PL（可编程逻辑）" class="headerlink" title="PL（可编程逻辑）"></a>PL（可编程逻辑）</h1><p>zynq中的逻辑部分是基于Artix7和Kintex7的fpga组件。</p>
<h1 id="逻辑部分"><a href="#逻辑部分" class="headerlink" title="逻辑部分"></a>逻辑部分</h1><p><img src="https://s2.loli.net/2024/10/15/yNq72JCTcwIVxbX.png" srcset="/img/banner.png" lazyload alt="yNq72JCTcwIVxbX.png"></p>
<ul>
<li>可配置逻辑块（CLB）—— CLB是逻辑单元的小规模、普通编组，在PL中排列为一个二维阵列，通过可编程互联连接到其他类似的资源。每个CLB内都含有两个逻辑片，并紧邻一个开关矩阵。</li>
<li>片（Slice）—— CLB里的子单元，里面有实现组合和时序逻辑电路的资源。</li>
</ul>
<p><img src="https://s2.loli.net/2024/10/15/EaAknYzH7fUXWRl.png" srcset="/img/banner.png" lazyload alt="EaAknYzH7fUXWRl.png"></p>
<ul>
<li><p>查找表（Lookup Table，LUT）—— 一个灵活的资源，可以实现</p>
<ol>
<li>至多6个输入的逻辑函数</li>
<li>一小片只读存储器（ROM）</li>
<li>一小片随机访问存储器（RAM）</li>
<li>一个移位寄存器</li>
</ol>
<p>  LUT可以按需组合形成一个更大的逻辑函数、存储器或移位寄存器。</p>
</li>
<li><p>触发器（Flip-flop，FF）—— 一个实现一位寄存的时序电路，带有复位功能。其中一个用处是实现锁存。</p>
</li>
<li><p>开关矩阵（Switch Matrix）—— 每个CLB旁边都有一个开关矩阵，实现灵活的布线功能来连接CLB内的单元，或把CLB与PL内的其他资源连接起来。</p>
</li>
<li><p>进位逻辑（Carry Logic）—— 算术电路需要在相邻的片之间传递信号，这就是通过进位逻辑来实现的。</p>
</li>
<li><p>输入&#x2F;输出块（IOB）—— IOB实现了PL逻辑资源之间的对接，并提供物理设备“焊盘”来连接外部电路。每个IOB可以处理一位的输入或输出信号，IOB一般位于芯片的周边。</p>
</li>
</ul>
<h1 id="特殊资源：DSP48E1和BRAM"><a href="#特殊资源：DSP48E1和BRAM" class="headerlink" title="特殊资源：DSP48E1和BRAM"></a>特殊资源：DSP48E1和BRAM</h1><p>这两个资源都按列排列集成在逻辑阵列中，嵌入在逻辑部分中，而且彼此靠近，原因是密集计算和给内存中存储数据往往是紧密联系的运算。</p>
<p><img src="https://s2.loli.net/2024/10/15/4rAX3bdykQPplz1.png" srcset="/img/banner.png" lazyload alt="4rAX3bdykQPplz1.png"></p>
<h2 id="BRAM"><a href="#BRAM" class="headerlink" title="BRAM"></a>BRAM</h2><p>zynq-7000的BRAM和其他Xilinx 7系列FPGA里的BRAM是相同的，都可以实现RAM、ROM、FIFO，同时还支持纠错编码。</p>
<p>每个BRAM里最多可以存储36KB的信息，可以被配置为一个36KB的RAM或者两个独立的18KB的RAM。还可以被“重塑”来包含更多的更小的单元，或者组合起来组成更大容量大RAM。</p>
<p>使用BRAM意味着能在芯片内部优化的专用存储单元内，用很小的物理空间存储大量的数据。另一种方法是分布式RAM（Distributed RAM），DRAM是用逻辑部分里的LUT来搭建的，想要构成和BRAM大小相当的的存储器，需要用到大量的LUT，而且实现的结果还受到剧增的逻辑和布线延迟所造成的时序性能受限的影响。另一方面，用DRAM实现小存储器是有优势的，这样资源利用率高，并且布局更灵活。BRAM往往能工作在芯片支持的最高时钟频率下。</p>
<h2 id="DSP48E1"><a href="#DSP48E1" class="headerlink" title="DSP48E1"></a>DSP48E1</h2><p>逻辑部分的LUT可以用来实现任意长度的算术运算，但由于长字长的算术电路会在逻辑片内占据较大的空间，这样的布局和布线会导致时钟频率是次优的，因此最好拿LUT做短字长的运算。</p>
<p>DSP48E1是专门用于实现对长字长信号的高速算术运算的逻辑片，是专用的硅片资源，并且在逻辑单元内部包含了预加法器&#x2F;减法器、乘法器和后加法器&#x2F;减法器。</p>
<p><img src="https://s2.loli.net/2024/10/15/vCgbeN8i9Xtq7Eo.png" srcset="/img/banner.png" lazyload alt="vCgbeN8i9Xtq7Eo.png"></p>
<p>后加法器还可以用作逻辑单元，此时它可以做逻辑运算，支持所有的基础布尔运算。</p>
<p>如果需要更大字长的运算，可以将多个DSP组合起来做扩展。</p>
<h1 id="通用输入-输出"><a href="#通用输入-输出" class="headerlink" title="通用输入&#x2F;输出"></a>通用输入&#x2F;输出</h1><p>zynq上的通用输入&#x2F;输出功能合起来被成为SelectIO资源，它们被组成50个IOB一组，每个IOB都有一个焊盘，与外部世界连接。</p>
<p>I&#x2F;O组分为高性能（High Preformance，HP）或高范围（High Range，HR）。HP接口的电压最高为1.8V，通常用作连接存储器和其他芯片的高速接口；HR接口允许3.3V的电压，适合做各种IO标准的连接。两种接口都支持单端和差分信号。</p>
<p>每个IOB还包含一个IOSERDES资源，可以做并行和串行的可编程转换，数据位宽是2～8位。</p>
<h1 id="通信接口"><a href="#通信接口" class="headerlink" title="通信接口"></a>通信接口</h1><p>zynq内部含有嵌入在逻辑部分里的GTX收发器和高速通信接口块。</p>
<h1 id="其他可编程逻辑扩展接口"><a href="#其他可编程逻辑扩展接口" class="headerlink" title="其他可编程逻辑扩展接口"></a>其他可编程逻辑扩展接口</h1><ul>
<li>ADC—— XADC，具有两个独立的12位ADC，每个采样率为1Msps。</li>
<li>时钟—— PL接收来自PS的四个独立的时钟输入，另外还能产生和分发它自己的与PS无关的时钟。</li>
<li>JTAG调试接口</li>
</ul>
<h1 id="PS与PL之间的接口"><a href="#PS与PL之间的接口" class="headerlink" title="PS与PL之间的接口"></a>PS与PL之间的接口</h1><p>如前所述，Zynq 的表现不仅仅依赖于它的两个组成部分 PS 和 PL 的特性，还在于能把两者协同起来形成完整、集成的系统的能力。这其中起关键作用的，是一组高度定制的 AXI 互联和接口用来在两个部分之间形成桥梁。另外，在 PS 和 PL 之间还有一些其他类型的连接，特别是 EMIO。</p>
<h2 id="AXI"><a href="#AXI" class="headerlink" title="AXI"></a>AXI</h2><p>高级可扩展接口（Advanced eXtensible Interface）。当前版本为第四代AXI4 。</p>
<h3 id="AXI4"><a href="#AXI4" class="headerlink" title="AXI4"></a>AXI4</h3><p>用于存储映射连接，支持最高的性能，通过一簇高达256个数据字的传输来给定一个地址。</p>
<h3 id="AXI4-Lite"><a href="#AXI4-Lite" class="headerlink" title="AXI4-Lite"></a>AXI4-Lite</h3><p>简化的连接，只支持每次传输一个数据。AXI4Lite也是存储映射的，每次传输一个地址和单个数据。</p>
<h3 id="AXI4-Stream"><a href="#AXI4-Stream" class="headerlink" title="AXI4-Stream"></a>AXI4-Stream</h3><p>用于高速流式数据，支持批量传输无线大小的数据。没有地址机制，适合源与目的之间的直接数据流。</p>
<h2 id="EMIO接口"><a href="#EMIO接口" class="headerlink" title="EMIO接口"></a>EMIO接口</h2><p>EMIO涉及两个域之间的传输，是由一组简单的导线连接实现的。</p>
<p><img src="https://s2.loli.net/2024/10/15/s318l2SCX6zYIqE.png" srcset="/img/banner.png" lazyload alt="s318l2SCX6zYIqE.png"></p>
<h2 id="EBAZ4205矿板资料汇总"><a href="#EBAZ4205矿板资料汇总" class="headerlink" title="EBAZ4205矿板资料汇总"></a>EBAZ4205矿板资料汇总</h2><h1 id="扩展版"><a href="#扩展版" class="headerlink" title="扩展版"></a>扩展版</h1><p><a target="_blank" rel="noopener" href="https://oshwhub.com/zefff/ebaz4205-ta-zhan-ban">ebaz4205拓展板 - 立创开源硬件平台 (oshwhub.com)</a></p>
<h1 id="开发板补全"><a href="#开发板补全" class="headerlink" title="开发板补全"></a>开发板补全</h1><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/Turix/article/details/109738107">从零开始的ZYNQ学习（基于矿卡EBAZ4205）（一）-CSDN博客</a></p>
<h1 id="原理图相关"><a href="#原理图相关" class="headerlink" title="原理图相关"></a>原理图相关</h1><p>矿板原理图</p>
<p><a target="_blank" rel="noopener" href="https://github.com/Elrori/EBAZ4205">Elrori&#x2F;EBAZ4205: EBAZ4205 BOARD (github.com)</a></p>
<p>PCB</p>
<p><a target="_blank" rel="noopener" href="https://prod-files-secure.s3.us-west-2.amazonaws.com/628159ee-386f-4c0d-9380-ce0eb31c8e54/3fc2ec3c-dfeb-4b1b-92ac-f2f7b591cefe/EBAZ4205-master.zip?X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Content-Sha256=UNSIGNED-PAYLOAD&X-Amz-Credential=AKIAT73L2G45GO43JXI4/20241118/us-west-2/s3/aws4_request&X-Amz-Date=20241118T065723Z&X-Amz-Expires=3600&X-Amz-Signature=77cdf20c2d653988a00ad61644e5762dc52cebbc934cf509509ae43b5ad7c2fc&X-Amz-SignedHeaders=host&x-id=GetObject">EBAZ4205-master.zip</a></p>
<p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/627427014">bookmark</a></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2024-09-20T16:00:00.000Z" title="2024/9/21 00:00:00">2024-09-21</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-19T14:18:34.611Z" title="2025/1/19 22:18:34">2025-01-19</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">9 minutes lesen (Über 1361 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/09/21/HDL%20coder%E4%BD%BF%E7%94%A8%E6%89%8B%E5%86%8C/">HDL coder使用手册</a></p><div class="content"><blockquote>
<p>💡 由于本科毕设女朋友准备使用FPGA完成，因此写这篇文章帮助她快速上手HDL coder的使用，降低前期入门的难度。</p>
</blockquote>
<h1 id="支持生成HDL代码的simulink库"><a href="#支持生成HDL代码的simulink库" class="headerlink" title="支持生成HDL代码的simulink库"></a>支持生成HDL代码的simulink库</h1><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211041121.png" srcset="/img/banner.png" lazyload alt="2024after4202409211041121.png"></p>
<p>名字中含有HDL的库中的模块一般都可以用来生成HDL代码。直接搜索模块名称，比如搜索fir，</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211050982.png" srcset="/img/banner.png" lazyload alt="2024after4202409211050982.png"></p>
<p>可以看到旁边会显示位于哪个库中，模块有可能位于多个库，只要有一个库的名字里面有HDL，就代表这个模块可以用来生成HDL代码。</p>
<h1 id="一些常用操作"><a href="#一些常用操作" class="headerlink" title="一些常用操作"></a>一些常用操作</h1><h2 id="创建子系统"><a href="#创建子系统" class="headerlink" title="创建子系统"></a>创建子系统</h2><p>将库中的模块拖到主界面组合好后，可能会占据很大的空间，如果工程较大，模块越连越多就特别臃肿，因此当我们完成某个功能以后，就可以将这部分的模块全部选中，此时右下角会出现三个点，将鼠标移到上面后会展开，出现很多不同的功能。下图是一个AM调制的过程，可以看到选中所有相关的模块后点击创建子系统，即可得到右图的子系统。刚生成的子系统的命名为subsystem，可以将命名改为更清晰易懂的名字。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211056583.png" srcset="/img/banner.png" lazyload alt="2024after4202409211056583.png"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726887497741.png" srcset="/img/banner.png" lazyload alt="1726887497741.png"></p>
<h2 id="观察节点的信号波形"><a href="#观察节点的信号波形" class="headerlink" title="观察节点的信号波形"></a>观察节点的信号波形</h2><p>当选中某根连线时，同样会出现三个点，鼠标移动到上面后会展开，选择WiFi形状的选项即可记录该连线上的信号。运行仿真后再次点击WiFi图标即可打开逻辑分析仪，即可查看该连线上的信号。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726888515922.png" srcset="/img/banner.png" lazyload alt="1726888515922.png"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726889009858.png" srcset="/img/banner.png" lazyload alt="1726889009858.png"></p>
<p>逻辑分析仪内部选中某个信号后即可在波形中调节数制、高度等设置。</p>
<blockquote>
<p>也可以使用scope模板看节点信号。</p>
</blockquote>
<h2 id="频谱分析"><a href="#频谱分析" class="headerlink" title="频谱分析"></a>频谱分析</h2><p>使用Spectrum Analyzer模块进行频谱分析。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211127829.png" srcset="/img/banner.png" lazyload alt="2024after4202409211127829.png"></p>
<p>当样点比较少的时候可以将估计方法改为welch。</p>
<h2 id="信号数据格式显示"><a href="#信号数据格式显示" class="headerlink" title="信号数据格式显示"></a>信号数据格式显示</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211131120.png" srcset="/img/banner.png" lazyload alt="2024after4202409211131120.png"></p>
<p>可以显示模块输入输出信号的数据类型和小数位数。</p>
<blockquote>
<p>采样时间一栏中的时间图例选中以后，会用不同的颜色显示不同采样速率的模块，在多速率系统设计中有很大的用处。</p>
</blockquote>
<h1 id="生成HDL代码"><a href="#生成HDL代码" class="headerlink" title="生成HDL代码"></a>生成HDL代码</h1><h2 id="前期准备"><a href="#前期准备" class="headerlink" title="前期准备"></a>前期准备</h2><h3 id="设置诊断类型"><a href="#设置诊断类型" class="headerlink" title="设置诊断类型"></a>设置诊断类型</h3><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211138607.png" srcset="/img/banner.png" lazyload alt="2024after4202409211138607.png"></p>
<p>模型设置中选择诊断&#x2F;采样时间</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211139629.png" srcset="/img/banner.png" lazyload alt="2024after4202409211139629.png"></p>
<p>单任务和多任务数据传输必须设置成错误。</p>
<h3 id="兼容性检测"><a href="#兼容性检测" class="headerlink" title="兼容性检测"></a>兼容性检测</h3><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211145908.png" srcset="/img/banner.png" lazyload alt="2024after4202409211145908.png"></p>
<p>选择代码生成的目标文件夹，运行兼容性检查器，如果工程没有问题的话会出现如下界面</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726890374067.png" srcset="/img/banner.png" lazyload alt="1726890374067.png"></p>
<h3 id="目标平台选择"><a href="#目标平台选择" class="headerlink" title="目标平台选择"></a>目标平台选择</h3><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211148557.png" srcset="/img/banner.png" lazyload alt="2024after4202409211148557.png"></p>
<p>根据使用的FPGA选择综合工具和FPGA的系列。</p>
<h3 id="模块设置"><a href="#模块设置" class="headerlink" title="模块设置"></a>模块设置</h3><p>在要生成代码的子系统上右键，选择HDL模块属性：</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211151201.png" srcset="/img/banner.png" lazyload alt="2024after4202409211151201.png"></p>
<p>可以对流水线、乘法器等参数进行设置</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726890814415.png" srcset="/img/banner.png" lazyload alt="1726890814415.png"></p>
<blockquote>
<p>如果生成的代码在EDA工具中编译以后无法满足时序约束，可以加输入和输出的流水线</p>
</blockquote>
<blockquote>
<p>💡 如果模块的输出对前面的模块有反馈信号的话不能添加流水线，详细见<br><a target="_blank" rel="noopener" href="https://blog.sawenmoerjie.top/article/ec96aebc-b5a5-4059-bbef-02f0003e7a45">bookmark</a></p>
</blockquote>
<pre><code class="hljs">[bookmark](https://blog.sawenmoerjie.top/article/ec96aebc-b5a5-4059-bbef-02f0003e7a45)
</code></pre>
<h2 id="代码生成"><a href="#代码生成" class="headerlink" title="代码生成"></a>代码生成</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211154140.png" srcset="/img/banner.png" lazyload alt="2024after4202409211154140.png"></p>
<p>点击为子系统生成HDL代码后会自动进行一次编译，命令行窗口会出现如下信息</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726891451673.png" srcset="/img/banner.png" lazyload alt="1726891451673.png"></p>
<p>同时会生成一个report</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211206344.png" srcset="/img/banner.png" lazyload alt="2024after4202409211206344.png"></p>
<p>没有报错的话即可在上面选择的文件夹里面看到生成的Verilog代码文件</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211207218.png" srcset="/img/banner.png" lazyload alt="2024after4202409211207218.png"></p>
<p>将这些文件导入到EDA工具中即可直接例化使用。</p>
<blockquote>
<p>💡 所有文件都要导入，不能只导入需要的某个名字的模块！</p>
</blockquote>
<blockquote>
<p>💡 一定要看EDA软件编译后的报告，尤其是大型设计，很容易不满足时序要求，这个时候就要回去simulink里面优化设计，如果时序报告里面是A模块的某个地方时序满足不了要求，那么就要在simulink中在A模块中添加流水线。（注：Quartus中我没有遇见过时序报错的，可能是没有在Quartus中开发大工程）</p>
</blockquote>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2024-06-12T16:00:00.000Z" title="2024/6/13 00:00:00">2024-06-13</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T02:42:51.295Z" title="2025/1/20 10:42:51">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">a minute lesen (Über 207 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/06/13/MATLAB%E4%B8%AD%E4%BD%BF%E7%94%A8HDL%20Coder%E7%94%9F%E6%88%90HDL%E4%BB%A3%E7%A0%81%E6%97%B6%E7%9A%84%E6%8A%A5%E9%94%99%E9%9B%86%E5%90%88/">MATLAB中使用HDL Coder生成HDL代码时的报错集合</a></p><div class="content"><h1 id="Delay-balancing-unsuccessful-because-an-extra-4-cycles-of-latency-introduced-by-optimizations-in-the-feedback-loop-cannot-be-offset-using-design-delays-for-the-loop-latency-budget"><a href="#Delay-balancing-unsuccessful-because-an-extra-4-cycles-of-latency-introduced-by-optimizations-in-the-feedback-loop-cannot-be-offset-using-design-delays-for-the-loop-latency-budget" class="headerlink" title="Delay balancing unsuccessful because an extra 4 cycles of latency introduced by optimizations in the feedback loop cannot be offset using design delays for the loop latency budget."></a>Delay balancing unsuccessful because an extra 4 cycles of latency introduced by optimizations in the feedback loop cannot be offset using design delays for the loop latency budget.</h1><h2 id="产生原因"><a href="#产生原因" class="headerlink" title="产生原因"></a>产生原因</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406132008890.png" srcset="/img/banner.png" lazyload alt="2024after4202406132008890.png"></p>
<p>由于时序考虑，在每个模块的输出端添加了1到2级的输入输出流水线，但是在这种带反馈的结构上添加输入输出流水线后，会产生如下的报错</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1718280602962.png" srcset="/img/banner.png" lazyload alt="1718280602962.png"></p>
<p>可以看出加入的输入输出流水线会导致额外的时钟延时，使得延时平衡失败。</p>
<h2 id="解决方法"><a href="#解决方法" class="headerlink" title="解决方法"></a>解决方法</h2><p>在保证时序的前提下将带有反馈回路的模块输入输出流水线设置为0，也可以在同级输出端口加入delay手动添加流水线。</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2024-06-08T16:00:00.000Z" title="2024/6/9 00:00:00">2024-06-09</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T02:41:52.767Z" title="2025/1/20 10:41:52">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">2 minutes lesen (Über 249 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/06/09/Modelsim%E4%B8%AD%E4%BD%BF%E7%94%A8tcl%E5%91%BD%E4%BB%A4%E5%AF%BC%E5%87%BA%E4%BB%BF%E7%9C%9F%E6%95%B0%E6%8D%AE%E5%88%B0txt%E6%96%87%E4%BB%B6/">Modelsim中使用tcl命令导出仿真数据到txt文件</a></p><div class="content"><p>参考下面的CSDN博客</p>
<p><a target="_blank" rel="noopener" href="https://blog.csdn.net/lum250/article/details/121237146">bookmark</a></p>
<h1 id="Tcl命令"><a href="#Tcl命令" class="headerlink" title="Tcl命令"></a>Tcl命令</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><code class="hljs verilog">proc write_sim_data &#123;env name radix cycle file&#125; &#123;<br>    set fid [open $file w]<br>    <span class="hljs-keyword">for</span> &#123;set i <span class="hljs-number">0</span>&#125; &#123;$i &lt;= $::now&#125; &#123;incr i [expr $cycle * <span class="hljs-number">1000</span>]&#125; &#123;<br>        set str [exa -env $env -radix $radix -<span class="hljs-keyword">time</span> $&#123;i&#125;ps &#123;*&#125;$name]<br>        puts $fid $str<br>    &#125;<br>    close $fid <br>&#125;  <br><br><br></code></pre></td></tr></table></figure>

<ul>
<li><p>Line1：定义一个名为write_sim_data的过程，参数列表为：{env name radix cycle file}</p>
<p>  env：指定查找对象名称的路径。如top_tb&#x2F;top_u<br>  name：需要导出的变量列表。如{I_reset_n R_data_cnt}<br>  radix：进制。可选：ascii,binary, decimal,hexadecimal,unsigned等<br>  cycle：时钟周期，单位ns<br>  file：输出文件。如.&#x2F;1.txt</p>
</li>
<li><p>Line2：打开一个文档，返回文件描述符</p>
</li>
<li><p>Line3：分别获得从0到仿真结尾时间，按时钟周期间隔对数据进行取样输出</p>
</li>
<li><p>Line4：获得具体数据</p>
</li>
<li><p>Line5：将数据写入文件</p>
</li>
<li><p>Line7：关闭文件</p>
</li>
</ul>
<p>示例：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><code class="hljs verilog">write_sim_data sim:/top_tb/u_top_wrapper/top_i/RS_Enc_0 &#123;RS_Out Trigger&#125; <span class="hljs-keyword">unsigned</span> <span class="hljs-number">1000</span> data<span class="hljs-variable">.txt</span><br></code></pre></td></tr></table></figure>

</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2024-05-28T16:00:00.000Z" title="2024/5/29 00:00:00">2024-05-29</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T02:37:22.046Z" title="2025/1/20 10:37:22">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">4 minutes lesen (Über 557 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/05/29/Xilinx%20FPGA%E4%B8%AD%E7%9A%84BUFFER/">Xilinx FPGA中的BUFFER</a></p><div class="content"><p>FPGA大型设计中推荐使用同步时序电路，同步时序电路基于时钟触发沿设计，对时钟的周期、占空比、延时和抖动有更高的要求。为满足时序的要求，一般采用全局时钟资源驱动设计的主时钟，FPGA的主时钟一般使用全铜层工艺实现，并设计了专用时钟缓冲与驱动结构。</p>
<h1 id="缓冲和驱动"><a href="#缓冲和驱动" class="headerlink" title="缓冲和驱动"></a>缓冲和驱动</h1><h2 id="缓冲"><a href="#缓冲" class="headerlink" title="缓冲"></a>缓冲</h2><p>输入输出缓冲，主要用于片外输入时钟或者片外差分输入的信号。</p>
<p>差分信号和差分时钟进入片内后如果不经过IBUFGDS、IBUFDS缓冲就无法直接处理</p>
<h2 id="驱动"><a href="#驱动" class="headerlink" title="驱动"></a>驱动</h2><p>当信号扇出过大时可以通过加BUFG增加信号稳定性</p>
<p>过一次BUFG有10ns左右的延时，但是通过BUFG后输出到片上所有单元的延时都可以忽略不记</p>
<h1 id="Buffer的类别和作用"><a href="#Buffer的类别和作用" class="headerlink" title="Buffer的类别和作用"></a>Buffer的类别和作用</h1><h2 id="BUFG"><a href="#BUFG" class="headerlink" title="BUFG"></a>BUFG</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1716954745330.png" srcset="/img/banner.png" lazyload alt="1716954745330.png"></p>
<p>BUFG是一个高扇出缓冲器，将信号连接到全局布线资源上，使得信号的延时和抖动最小</p>
<p>通常用于时钟网络以及其他高扇出网络，比如复位和使能信号</p>
<h2 id="BUFGCE"><a href="#BUFGCE" class="headerlink" title="BUFGCE"></a>BUFGCE</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1716954943324.png" srcset="/img/banner.png" lazyload alt="1716954943324.png"></p>
<p>BUFGCE具有单门控输入的全局时钟缓冲器，CE高电平有效</p>
<p>当CE为低电平时 O 端口输出0</p>
<h2 id="BUFH"><a href="#BUFH" class="headerlink" title="BUFH"></a>BUFH</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1716962343955.png" srcset="/img/banner.png" lazyload alt="1716962343955.png"></p>
<p>BUFH原语允许直接访问BUFG的时钟区域入口，允许访问全局时钟网络中未使用的部分，作为高速低偏移的本地路由资源（单时钟区域）</p>
<h2 id="IBUFDS"><a href="#IBUFDS" class="headerlink" title="IBUFDS"></a>IBUFDS</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1716963068218.png" srcset="/img/banner.png" lazyload alt="1716963068218.png"></p>
<p>支持低压差分信号输入的缓冲器，有两个输入的端口，一个为主端口一个为从端口，输入的信号相位相反</p>
<h2 id="IBUFDS-GTE2"><a href="#IBUFDS-GTE2" class="headerlink" title="IBUFDS_GTE2"></a>IBUFDS_GTE2</h2><p>7系列器件中的Gbit 收发器输入缓冲，REFCLK应连接到串行收发器的专用参考时钟输入引脚</p>
<h2 id="OBUFDS"><a href="#OBUFDS" class="headerlink" title="OBUFDS"></a>OBUFDS</h2><p>差分信号输出缓冲器</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2024-04-30T16:00:00.000Z" title="2024/5/1 00:00:00">2024-05-01</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T02:38:11.296Z" title="2025/1/20 10:38:11">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">4 minutes lesen (Über 548 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/05/01/Vivado%E6%8A%A5%E9%94%99%E9%9B%86%E5%90%88/">Vivado报错集合</a></p><div class="content"><h1 id="Synth-8-5535"><a href="#Synth-8-5535" class="headerlink" title="Synth 8-5535"></a><strong>Synth 8-5535</strong></h1><p>报错代码</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><code class="hljs verilog">[Synth <span class="hljs-number">8</span>-<span class="hljs-number">5535</span>] port &lt;clk_0&gt; has illegal connections. It is illegal to have a port connected to an <span class="hljs-keyword">input</span> buffer <span class="hljs-keyword">and</span> other components. The following are the port connections :<br>Input Buffer:<br>	Port I of <span class="hljs-keyword">instance</span> clkin1_ibufg(IBUF) in <span class="hljs-keyword">module</span> &lt;top_clk_wiz_0_1_clk_wiz&gt;<br>Other Components:<br><br></code></pre></td></tr></table></figure>


<h2 id="原因"><a href="#原因" class="headerlink" title="原因"></a>原因</h2><p>普通IO输入的时钟信号必须要经过buffer才能驱动PLL</p>
<h2 id="解决方法"><a href="#解决方法" class="headerlink" title="解决方法"></a>解决方法</h2><p>将clocking wizard中的输入信号配置为 No Buffer</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202405011507953.png" srcset="/img/banner.png" lazyload alt="2024after4202405011507953.png"></p>
<h1 id="Warning：filegmt-56-199"><a href="#Warning：filegmt-56-199" class="headerlink" title="Warning：filegmt 56-199"></a>Warning：filegmt 56-199</h1><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1715671392034.png" srcset="/img/banner.png" lazyload alt="1715671392034.png"></p>
<h2 id="解决方法-1"><a href="#解决方法-1" class="headerlink" title="解决方法"></a>解决方法</h2><p>在Sources栏右键选择refresh hierarchy即可</p>
<h1 id="Warning：CRITICAL-WARNING-filemgmt-56-176-Module-references-are-not-supported-in-manual-compile-order-mode-and-will-be-ignored"><a href="#Warning：CRITICAL-WARNING-filemgmt-56-176-Module-references-are-not-supported-in-manual-compile-order-mode-and-will-be-ignored" class="headerlink" title="Warning：CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored."></a>Warning：CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.</h1><h2 id="解决方法-2"><a href="#解决方法-2" class="headerlink" title="解决方法"></a>解决方法</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202405152050816.png" srcset="/img/banner.png" lazyload alt="2024after4202405152050816.png"></p>
<p>将刷新层次结构的模式设置为自动更新和编译即可</p>
<h1 id="BD-41-237-Bus-Interface-property-FREQ-HZ-does-not-match-between-M-AXIS-DATA-0-100000000-and-dds-compiler-0-M-AXIS-DATA-200000000"><a href="#BD-41-237-Bus-Interface-property-FREQ-HZ-does-not-match-between-M-AXIS-DATA-0-100000000-and-dds-compiler-0-M-AXIS-DATA-200000000" class="headerlink" title="[BD 41-237] Bus Interface property FREQ_HZ does not match between &#x2F;M_AXIS_DATA_0(100000000) and &#x2F;dds_compiler_0&#x2F;M_AXIS_DATA(200000000)"></a>[BD 41-237] Bus Interface property FREQ_HZ does not match between &#x2F;M_AXIS_DATA_0(100000000) and &#x2F;dds_compiler_0&#x2F;M_AXIS_DATA(200000000)</h1><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1716115542445.png" srcset="/img/banner.png" lazyload alt="1716115542445.png"></p>
<p>引发这个报错的原因是IP核的时钟频率为200M，但是AXI4s的端口的频率为100M，因此将端口的频率设置为和IP核匹配的频率即可</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202405191846838.png" srcset="/img/banner.png" lazyload alt="2024after4202405191846838.png"></p>
<h1 id="vivado的各种设置无法保存"><a href="#vivado的各种设置无法保存" class="headerlink" title="vivado的各种设置无法保存"></a>vivado的各种设置无法保存</h1><h2 id="原因-1"><a href="#原因-1" class="headerlink" title="原因"></a>原因</h2><p>“C:\Users\31651\AppData\Roaming\Xilinx\Vivado\2023.2\vivado.xml”这个文件里面存放了vivado的设置，例如最近打开的文件等</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1716627301329.png" srcset="/img/banner.png" lazyload alt="1716627301329.png"></p>
<p>如果这些路径中有中文字符或其他vivado无法识别的字符，那么每次启动时vivado无法正常读取这些配置，就会重置这个文件，表现为重启vivado后所有配置全部丢失</p>
<h2 id="解决方法-3"><a href="#解决方法-3" class="headerlink" title="解决方法"></a>解决方法</h2><p>将含有中文字符的文件路径删除或者改成英语命名</p>
<h1 id="Common-17-180-Spawn-failed-No-error"><a href="#Common-17-180-Spawn-failed-No-error" class="headerlink" title="[Common 17-180] Spawn failed: No error"></a>[Common 17-180] Spawn failed: No error</h1><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1736078187552.png" srcset="/img/banner.png" lazyload alt="1736078187552.png"></p>
<h2 id="导致原因"><a href="#导致原因" class="headerlink" title="导致原因"></a>导致原因</h2><p>在 Vivado 中，报错信息 <strong>“[Common 17-180] Spawn failed: No error”</strong> 表示 Vivado 无法成功启动或创建某个进程，尽管没有明确的错误信息。这个错误通常发生在 Vivado 尝试启动外部进程或执行某些操作时，比如编译、生成比特流或启动仿真工具等。</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2024-04-24T16:00:00.000Z" title="2024/4/25 00:00:00">2024-04-25</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T02:43:30.253Z" title="2025/1/20 10:43:30">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">3 minutes lesen (Über 486 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/04/25/Matlab%E7%94%9F%E6%88%90txt%E6%96%87%E4%BB%B6%E5%AF%BC%E5%85%A5%E5%88%B0Vivado%E4%BB%BF%E7%9C%9F/">Matlab生成txt文件导入到Vivado仿真</a></p><div class="content"><h1 id="Matlab处理数据并将其写入txt文件"><a href="#Matlab处理数据并将其写入txt文件" class="headerlink" title="Matlab处理数据并将其写入txt文件"></a>Matlab处理数据并将其写入txt文件</h1><figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><code class="hljs matlab"><span class="hljs-comment">%% Txt Generate</span><br>pre_RS_data=dec2bin(simDataIn,<span class="hljs-number">8</span>);       <span class="hljs-comment">%将数据转化为8bit的二进制</span><br>fid=fopen(<span class="hljs-string">&quot;F:\FPGA\Xilinx_vivado\project\dvbstestbench\dbvs\matlab\pre_RS_data.txt&quot;</span>,<span class="hljs-string">&quot;wt&quot;</span>);<br><span class="hljs-keyword">for</span> <span class="hljs-built_in">i</span>=<span class="hljs-number">1</span>:n*nMessages         <span class="hljs-comment">%数据长度</span><br>    fprintf(fid,<span class="hljs-string">&quot;%s\n&quot;</span>,pre_RS_data(<span class="hljs-built_in">i</span>,<span class="hljs-number">1</span>:<span class="hljs-number">8</span>));  <span class="hljs-comment">%由于二进制数据为8位，因此是1:8</span><br><span class="hljs-keyword">end</span><br>fclose(fid);<br></code></pre></td></tr></table></figure>


<p>使用fopen函数获取文件id，fopen的语法如下</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1714036628457.png" srcset="/img/banner.png" lazyload alt="1714036628457.png"></p>
<p>其中permisson为文件访问类型，有以下几种权限</p>
<table>
<thead>
<tr>
<th><code>&#39;r&#39;</code></th>
<th>打开要读取的文件。</th>
</tr>
</thead>
<tbody><tr>
<td><code>&#39;w&#39;</code></td>
<td>打开或创建要写入的新文件。放弃现有内容（如果有）。</td>
</tr>
<tr>
<td><code>&#39;a&#39;</code></td>
<td>打开或创建要写入的新文件。追加数据到文件末尾。</td>
</tr>
<tr>
<td><code>&#39;r+&#39;</code></td>
<td>打开要读写的文件。</td>
</tr>
<tr>
<td><code>&#39;w+&#39;</code></td>
<td>打开或创建要读写的新文件。放弃现有内容（如果有）。</td>
</tr>
<tr>
<td><code>&#39;a+&#39;</code></td>
<td>打开或创建要读写的新文件。追加数据到文件末尾。</td>
</tr>
<tr>
<td><code>&#39;A&#39;</code></td>
<td>打开文件以追加（但不自动刷新）当前输出缓冲区。</td>
</tr>
<tr>
<td><code>&#39;W&#39;</code></td>
<td>打开文件以写入（但不自动刷新）当前输出缓冲区。</td>
</tr>
</tbody></table>
<blockquote>
<p>💡 要以文本模式打开的话，要附加’t’</p>
</blockquote>
<h1 id="Vivado中testbench写法"><a href="#Vivado中testbench写法" class="headerlink" title="Vivado中testbench写法"></a>Vivado中testbench写法</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-meta">`<span class="hljs-keyword">timescale</span> 1ns/1ps</span><br><br><span class="hljs-keyword">module</span> top_tb();<br><br><span class="hljs-keyword">reg</span> clk;<br><span class="hljs-keyword">reg</span> rst_n;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>]SEQ_IN_0;<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] data_mem[<span class="hljs-number">1</span>:<span class="hljs-number">1020</span>];<br><span class="hljs-keyword">reg</span> [<span class="hljs-number">31</span>:<span class="hljs-number">0</span>] i;<br><span class="hljs-keyword">wire</span> BIN_OUT;<br><span class="hljs-keyword">wire</span> ce_out;<br><span class="hljs-keyword">wire</span> locked;<br><br><span class="hljs-comment">//clk &amp; rst_n gen</span><br><span class="hljs-keyword">initial</span> <span class="hljs-keyword">begin</span><br>    clk=<span class="hljs-number">1&#x27;b0</span>;<br>    rst_n=<span class="hljs-number">1&#x27;b0</span>;<br>    #<span class="hljs-number">100</span><br>    rst_n=<span class="hljs-number">1&#x27;b1</span>;  <br><span class="hljs-keyword">end</span><br><span class="hljs-keyword">always</span> #<span class="hljs-number">5</span> clk=~clk;<br><br><span class="hljs-comment">//data read</span><br><span class="hljs-keyword">initial</span> <span class="hljs-keyword">begin</span><br>    <span class="hljs-built_in">$readmemb</span>(<span class="hljs-string">&quot;F:/FPGA/Xilinx_vivado/project/dvbstestbench/dbvs/matlab/pre_RS_data.txt&quot;</span>,data_mem);<br>  <br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">initial</span> <span class="hljs-keyword">begin</span><br>    i=<span class="hljs-number">1</span>;<br>    <span class="hljs-keyword">forever</span> @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span><br>        <span class="hljs-keyword">if</span>(i&lt;<span class="hljs-number">1020</span>)  <span class="hljs-keyword">begin</span><br>            i=i+<span class="hljs-number">1</span>;<br>        <span class="hljs-keyword">end</span><br>        <span class="hljs-keyword">else</span> <br>            i=<span class="hljs-number">1</span>;<br>    <span class="hljs-keyword">end</span><br>    <span class="hljs-built_in">$display</span>(<span class="hljs-string">&quot;%s&quot;</span>,data_mem[i]);<br><span class="hljs-keyword">end</span><br><br><span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span><br>    SEQ_IN_0&lt;=data_mem[i];<br><span class="hljs-keyword">end</span><br><br>top_wrapper top_wrapper_u0(<br>    <span class="hljs-variable">.clk_0</span>    (clk),<br>    <span class="hljs-variable">.rst_n_0</span>  (rst_n),<br>    <span class="hljs-variable">.SEQ_IN_0</span>(SEQ_IN_0),<br>    <span class="hljs-variable">.BIN_OUT_0</span>  (BIN_OUT),<br>    <span class="hljs-variable">.ce_out_0</span>   (ce_out),<br>    <span class="hljs-variable">.locked_0</span>   (locked)<br>);<br><br><span class="hljs-keyword">endmodule</span><br></code></pre></td></tr></table></figure>


<blockquote>
<p>💡 直接在文件夹内部复制的文件路径是\，但是testbench中要将所有反斜杠改为&#x2F;，否则无法读取txt文件</p>
</blockquote>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2024-03-22T16:00:00.000Z" title="2024/3/23 00:00:00">2024-03-23</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T03:13:09.340Z" title="2025/1/20 11:13:09">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">a minute lesen (Über 205 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/03/23/8bit%E6%95%B0%E6%8D%AE%E8%BD%AC1bit%E9%80%90%E4%BD%8D%E8%BE%93%E5%87%BA%E7%94%B5%E8%B7%AF%E4%BB%BF%E7%9C%9F/">8bit数据转1bit逐位输出电路仿真</a></p><div class="content"><p>在DVB-S系统中，TS流在经过RS编码后，会变成uint8类型的数据，在后续QPSK星座映射时又需要二进制码流，因此在进行了RS编码后要将8个bit的数据转化成1个bit逐位输出</p>
<h1 id="实现思路"><a href="#实现思路" class="headerlink" title="实现思路"></a>实现思路</h1><p>首先使用BitwiseOperator模块按位与操作，分别将8位二进制数据提取出来，然后使用一个计数器产生0~7的计数信号作为mux模块的使能，在8个时钟周期内分别输出提取出来的8位数据</p>
<h1 id="结构框图"><a href="#结构框图" class="headerlink" title="结构框图"></a>结构框图</h1><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1713153777444.png" srcset="/img/banner.png" lazyload alt="1713153777444.png"></p>
<h1 id="仿真结果"><a href="#仿真结果" class="headerlink" title="仿真结果"></a>仿真结果</h1><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1713153816902.png" srcset="/img/banner.png" lazyload alt="1713153816902.png"></p>
<p>输入的数据是133，二进制为10000101，可以看到输出的结果符合需求</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Gepostet vor&nbsp;<time dateTime="2024-03-19T16:00:00.000Z" title="2024/3/20 00:00:00">2024-03-20</time></span><span class="level-item">Aktualisiert vor&nbsp;<time dateTime="2025-01-20T02:50:44.709Z" title="2025/1/20 10:50:44">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">2 minutes lesen (Über 331 Wörter)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/03/20/AXI-STREAM%E7%AE%80%E4%BB%8B/">AXI-STREAM简介</a></p><div class="content"><h1 id="AXI-STREAM简介"><a href="#AXI-STREAM简介" class="headerlink" title="AXI-STREAM简介"></a>AXI-STREAM简介</h1><h2 id="概念"><a href="#概念" class="headerlink" title="概念"></a>概念</h2><p>AXI-Stream总线是一种高效、简单的数据传输协议，主要用于高吞吐量的数据流传输场景。相比于传统的AXI总线，AXI-Stream总线更加简单和轻量级，它通过无需地址的方式，将数据从一个模块传输到另一个模块，适用于需要高速数据传输的应用场景。</p>
<h2 id="部分术语"><a href="#部分术语" class="headerlink" title="部分术语"></a>部分术语</h2><ul>
<li>Transfer：基于<strong>TVALID</strong>和<strong>TREADY</strong>握手协议的传输</li>
<li>Packet：一组通过axi-stream传输的数据</li>
<li>Frame：最大的Byte组合，包含整数个Packet</li>
</ul>
<h2 id="接口信号"><a href="#接口信号" class="headerlink" title="接口信号"></a>接口信号</h2><table>
<thead>
<tr>
<th>信号</th>
<th>描述</th>
</tr>
</thead>
<tbody><tr>
<td>ACLK</td>
<td>全局时钟信号，上升沿有效</td>
</tr>
<tr>
<td>ARSTn</td>
<td>全局复位信号，低电平有效</td>
</tr>
<tr>
<td>TVALID</td>
<td>主机驱动有效数据</td>
</tr>
<tr>
<td>TREADY</td>
<td>从机可以接收数据</td>
</tr>
<tr>
<td>TDATA[(8n-1):0]</td>
<td>位宽为整数倍byte</td>
</tr>
<tr>
<td>TLAST</td>
<td>表示数据包的边界</td>
</tr>
<tr>
<td>TID</td>
<td>由主机发出，Identity标识符，在存在多个stream数据传输时起作用，用于识别不同的数据流</td>
</tr>
</tbody></table>
<p><img src="https://s11.ax1x.com/2023/12/22/pi7uxYV.png" srcset="/img/banner.png" lazyload alt="pi7uxYV.png"></p>
<p>当clk上升沿检测到TVALID和TREADY均为高电平时开始传输数据</p>
<p>由于AXI-STREAM不需要传输地址，仅进行简单的发送和接收，因此减小了传播时延</p>
</div></article></div></div><div class="column column-left is-4-tablet is-4-desktop is-4-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar is-rounded" src="/img/banner.png" alt="Sawen_Blog"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Sawen_Blog</p><p class="is-size-6 is-block">一个路过的工科牲</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>Beijing, China</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">Seiten</p><a href="/archives/"><p class="title">36</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">Kategorien</p><a href="/categories/"><p class="title">4</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">Tags</p><a href="/tags/"><p class="title">8</p></a></div></div></nav><div class="level"><a class="level-item button is-primary is-rounded" href="https://github.com/moerjie" target="_blank" rel="me noopener">Folgen</a></div><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Github" href="https://github.com/ppoffice"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Facebook" href="https://facebook.com"><i class="fab fa-facebook"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Twitter" href="https://twitter.com"><i class="fab fa-twitter"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Dribbble" href="https://dribbble.com"><i class="fab fa-dribbble"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="RSS" href="/"><i class="fas fa-rss"></i></a></div></div></div><!--!--><div class="card widget" data-type="links"><div class="card-content"><div class="menu"><h3 class="menu-label">Links</h3><ul class="menu-list"><li><a class="level is-mobile" href="https://hexo.io" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Hexo</span></span><span class="level-right"><span class="level-item tag">hexo.io</span></span></a></li><li><a class="level is-mobile" href="https://bulma.io" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Bulma</span></span><span class="level-right"><span class="level-item tag">bulma.io</span></span></a></li></ul></div></div></div><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">Kategorien</h3><ul class="menu-list"><li><a class="level is-mobile" href="/categories/FPGA/"><span class="level-start"><span class="level-item">FPGA</span></span><span class="level-end"><span class="level-item tag">14</span></span></a></li><li><a class="level is-mobile" href="/categories/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/"><span class="level-start"><span class="level-item">数字通信</span></span><span class="level-end"><span class="level-item tag">7</span></span></a></li><li><a class="level is-mobile" href="/categories/%E6%9D%82%E7%B1%BB/"><span class="level-start"><span class="level-item">杂类</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/categories/%E7%94%B5%E8%B7%AF/"><span class="level-start"><span class="level-item">电路</span></span><span class="level-end"><span class="level-item tag">5</span></span></a></li></ul></div></div></div><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">Letzte Einträge</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-19T13:52:42.408Z">2025-01-19</time></p><p class="title"><a href="/2025/01/19/template/blog_template/"> </a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-19T13:49:54.303Z">2025-01-19</time></p><p class="title"><a href="/2025/01/19/%E5%A4%9A%E9%80%9F%E7%8E%87%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86-CIC%E6%BB%A4%E6%B3%A2%E5%99%A8/">多速率信号处理-CIC滤波器</a></p><p class="categories"><a href="/categories/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/">数字通信</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-19T13:49:54.280Z">2025-01-19</time></p><p class="title"><a href="/2025/01/19/%E8%BF%90%E6%94%BE%E9%80%89%E5%9E%8B/">运放选型</a></p><p class="categories"><a href="/categories/%E7%94%B5%E8%B7%AF/">电路</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-19T13:11:17.810Z">2025-01-19</time></p><p class="title"><a href="/2025/01/19/%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E5%92%8C%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC/">阻塞赋值和非阻塞赋值</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-19T13:11:17.795Z">2025-01-19</time></p><p class="title"><a href="/2025/01/19/Testbench%E4%BB%BF%E7%9C%9F%E8%84%9A%E6%9C%AC%E7%BC%96%E5%86%99%E6%8C%87%E5%8C%97/">Testbench仿真脚本编写指北</a></p></div></article></div></div><div class="card widget" data-type="archives"><div class="card-content"><div class="menu"><h3 class="menu-label">Archive</h3><ul class="menu-list"><li><a class="level is-mobile" href="/archives/2025/01/"><span class="level-start"><span class="level-item">January 2025</span></span><span class="level-end"><span class="level-item tag">8</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/12/"><span class="level-start"><span class="level-item">December 2024</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/11/"><span class="level-start"><span class="level-item">November 2024</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/10/"><span class="level-start"><span class="level-item">October 2024</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/09/"><span class="level-start"><span class="level-item">September 2024</span></span><span class="level-end"><span class="level-item tag">7</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/08/"><span class="level-start"><span class="level-item">August 2024</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/06/"><span class="level-start"><span class="level-item">June 2024</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/05/"><span class="level-start"><span class="level-item">May 2024</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/04/"><span class="level-start"><span class="level-item">April 2024</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/03/"><span class="level-start"><span class="level-item">March 2024</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li></ul></div></div></div><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">Tags</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/FPGA/"><span class="tag">FPGA</span><span class="tag">17</span></a></div><div class="control"><a class="tags has-addons" href="/tags/MATLAB/"><span class="tag">MATLAB</span><span class="tag">7</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Report/"><span class="tag">Report</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/ZYNQ/"><span class="tag">ZYNQ</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/bug/"><span class="tag">bug</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/coding/"><span class="tag">coding</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/"><span class="tag">数字通信</span><span class="tag">11</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E7%94%B5%E8%B7%AF/"><span class="tag">电路</span><span class="tag">5</span></a></div></div></div></div></div><div class="card widget" data-type="subscribe-email"><div class="card-content"><div class="menu"><h3 class="menu-label">Abonnieren Sie Updates</h3><form action="https://feedburner.google.com/fb/a/mailverify" method="post" target="popupwindow" onsubmit="window.open(&#039;https://feedburner.google.com/fb/a/mailverify?uri=&#039;,&#039;popupwindow&#039;,&#039;scrollbars=yes,width=550,height=520&#039;);return true"><input type="hidden" value="" name="uri"><input type="hidden" name="loc" value="en_US"><div class="field has-addons"><div class="control has-icons-left is-expanded"><input class="input" name="email" type="email" placeholder="Email"><span class="icon is-small is-left"><i class="fas fa-envelope"></i></span></div><div class="control"><input class="button" type="submit" value="Abonnieren"></div></div></form></div></div></div><div class="card widget"><div class="card-content"><div class="notification is-danger">You need to set <code>client_id</code> and <code>slot_id</code> to show this AD unit. Please set it in <code>_config.yml</code>.</div></div></div><div class="card widget" data-type="subscribe-email"><div class="card-content"><div class="menu"><h3 class="menu-label">follow.it</h3><form action="" method="post" target="_blank"><div class="field has-addons"><div class="control has-icons-left is-expanded"><input class="input" name="email" type="email" placeholder="Email"><span class="icon is-small is-left"><i class="fas fa-envelope"></i></span></div><div class="control"><input class="button" type="submit" value="Abonnieren"></div></div></form></div></div></div></div><!--!--></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img src="/img/banner.png" alt="Sawen_Blog" height="28"></a><p class="is-size-7"><span>&copy; 2025 Sawen Moerjie</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/ppoffice/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a></p><p class="is-size-7">© 2023</p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Creative Commons" href="https://creativecommons.org/"><i class="fab fa-creative-commons"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Attribution 4.0 International" href="https://creativecommons.org/licenses/by/4.0/"><i class="fab fa-creative-commons-by"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/ppoffice/hexo-theme-icarus"><i class="fab fa-github"></i></a></p></div></div></div></div></footer><script src="https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/npm/moment@2.22.2/min/moment-with-locales.min.js"></script><script src="https://cdn.jsdelivr.net/npm/clipboard@2.0.4/dist/clipboard.min.js" defer></script><script>moment.locale("zh");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script data-pjax src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="Zurück nach oben" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script data-pjax src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><script src="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "Diese Website verwendet Cookies, um Ihre Erfahrung zu verbessern.",
          dismiss: "Verstanden!",
          allow: "Cookies zulassen",
          deny: "Ablehnen",
          link: "Mehr erfahren",
          policy: "Cookie-Richtlinie",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/js/lightgallery.min.js" defer></script><script src="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><script src="https://cdn.jsdelivr.net/npm/pjax@0.2.8/pjax.min.js"></script><script src="/js/pjax.js"></script><!--!--><!--!--><!--!--><script data-pjax src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="Tippen Sie etwas..."></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script data-pjax src="/js/insight.js" defer></script><script data-pjax>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"Tippen Sie etwas...","untitled":"(Ohne Titel)","posts":"Seiten","pages":"Pages","categories":"Kategorien","tags":"Tags"});
        });</script></body></html>