{
  "Top": "conv_via_tiling",
  "RtlTop": "conv_via_tiling",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv_via_tiling_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_ch": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_ch",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_ch": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_ch",
          "usage": "data",
          "direction": "in"
        }]
    },
    "H": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "H",
          "usage": "data",
          "direction": "in"
        }]
    },
    "W": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "W",
          "usage": "data",
          "direction": "in"
        }]
    },
    "input": {
      "index": "4",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weight": {
      "index": "5",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weight_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weight_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "bias": {
      "index": "6",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "7",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem2",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "stride": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "stride",
          "usage": "data",
          "direction": "in"
        }]
    },
    "pad": {
      "index": "9",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "pad",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv_via_tiling"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv_via_tiling",
    "Version": "1.0",
    "DisplayName": "Conv_via_tiling",
    "Revision": "2113993564",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv_via_tiling_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/merged_conv_top.cpp"],
    "TestBench": [
      "..\/..\/merged_conv_tb.cpp",
      "..\/..\/common.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/conv_via_tiling_control_s_axi.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_kernel.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.vhd",
      "impl\/vhdl\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.vhd",
      "impl\/vhdl\/conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/conv_via_tiling_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/conv_via_tiling_localOut_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv_via_tiling_localW_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv_via_tiling_mem1_m_axi.vhd",
      "impl\/vhdl\/conv_via_tiling_mem2_m_axi.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_3ns_32s_35_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_5ns_7ns_11_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_31ns_32s_32_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_31ns_32s_62_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_31ns_33ns_63_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_32ns_32ns_63_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_32ns_32ns_64_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_32ns_36ns_68_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_32ns_64ns_96_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_32s_34ns_65_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_33s_32s_62_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_mul_64ns_66ns_129_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_sdiv_32ns_32ns_32_36_1.vhd",
      "impl\/vhdl\/conv_via_tiling_sdiv_32ns_32s_32_36_seq_1.vhd",
      "impl\/vhdl\/conv_via_tiling_sparsemux_7_2_32_1_1.vhd",
      "impl\/vhdl\/conv_via_tiling_srem_32ns_32ns_32_36_1.vhd",
      "impl\/vhdl\/conv_via_tiling_urem_5ns_3ns_2_9_1.vhd",
      "impl\/vhdl\/conv_via_tiling_urem_31ns_3ns_2_35_1.vhd",
      "impl\/vhdl\/conv_via_tiling_urem_64s_3ns_2_68_1.vhd",
      "impl\/vhdl\/conv_via_tiling.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_via_tiling_control_s_axi.v",
      "impl\/verilog\/conv_via_tiling_conv_kernel.v",
      "impl\/verilog\/conv_via_tiling_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_26_3_VITIS_LOOP_27_4.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_162_21_VITIS_LOOP_164_22_VITIS_LOOP_166_23.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_190_27_VITIS_LOOP_191_28_VITIS_LOOP_192_29.v",
      "impl\/verilog\/conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29.v",
      "impl\/verilog\/conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/conv_via_tiling_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/conv_via_tiling_localOut_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv_via_tiling_localW_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv_via_tiling_mem1_m_axi.v",
      "impl\/verilog\/conv_via_tiling_mem2_m_axi.v",
      "impl\/verilog\/conv_via_tiling_mul_3ns_32s_35_1_1.v",
      "impl\/verilog\/conv_via_tiling_mul_5ns_7ns_11_1_1.v",
      "impl\/verilog\/conv_via_tiling_mul_31ns_32s_32_1_1.v",
      "impl\/verilog\/conv_via_tiling_mul_31ns_32s_62_1_1.v",
      "impl\/verilog\/conv_via_tiling_mul_31ns_33ns_63_1_1.v",
      "impl\/verilog\/conv_via_tiling_mul_32ns_32ns_63_1_1.v",
      "impl\/verilog\/conv_via_tiling_mul_32ns_32ns_64_1_1.v",
      "impl\/verilog\/conv_via_tiling_mul_32ns_36ns_68_1_1.v",
      "impl\/verilog\/conv_via_tiling_mul_32ns_64ns_96_1_1.v",
      "impl\/verilog\/conv_via_tiling_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/conv_via_tiling_mul_32s_34ns_65_1_1.v",
      "impl\/verilog\/conv_via_tiling_mul_33s_32s_62_1_1.v",
      "impl\/verilog\/conv_via_tiling_mul_64ns_66ns_129_1_1.v",
      "impl\/verilog\/conv_via_tiling_sdiv_32ns_32ns_32_36_1.v",
      "impl\/verilog\/conv_via_tiling_sdiv_32ns_32s_32_36_seq_1.v",
      "impl\/verilog\/conv_via_tiling_sparsemux_7_2_32_1_1.v",
      "impl\/verilog\/conv_via_tiling_srem_32ns_32ns_32_36_1.v",
      "impl\/verilog\/conv_via_tiling_urem_5ns_3ns_2_9_1.v",
      "impl\/verilog\/conv_via_tiling_urem_31ns_3ns_2_35_1.v",
      "impl\/verilog\/conv_via_tiling_urem_64s_3ns_2_68_1.v",
      "impl\/verilog\/conv_via_tiling.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv_via_tiling_v1_0\/data\/conv_via_tiling.mdd",
      "impl\/misc\/drivers\/conv_via_tiling_v1_0\/data\/conv_via_tiling.tcl",
      "impl\/misc\/drivers\/conv_via_tiling_v1_0\/data\/conv_via_tiling.yaml",
      "impl\/misc\/drivers\/conv_via_tiling_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/conv_via_tiling_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv_via_tiling_v1_0\/src\/xconv_via_tiling.c",
      "impl\/misc\/drivers\/conv_via_tiling_v1_0\/src\/xconv_via_tiling.h",
      "impl\/misc\/drivers\/conv_via_tiling_v1_0\/src\/xconv_via_tiling_hw.h",
      "impl\/misc\/drivers\/conv_via_tiling_v1_0\/src\/xconv_via_tiling_linux.c",
      "impl\/misc\/drivers\/conv_via_tiling_v1_0\/src\/xconv_via_tiling_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/conv_via_tiling.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_via_tiling_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_via_tiling_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "in_ch",
          "access": "W",
          "description": "Data signal of in_ch",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_ch",
              "access": "W",
              "description": "Bit 31 to 0 of in_ch"
            }]
        },
        {
          "offset": "0x18",
          "name": "out_ch",
          "access": "W",
          "description": "Data signal of out_ch",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_ch",
              "access": "W",
              "description": "Bit 31 to 0 of out_ch"
            }]
        },
        {
          "offset": "0x20",
          "name": "H",
          "access": "W",
          "description": "Data signal of H",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "H",
              "access": "W",
              "description": "Bit 31 to 0 of H"
            }]
        },
        {
          "offset": "0x28",
          "name": "W",
          "access": "W",
          "description": "Data signal of W",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W",
              "access": "W",
              "description": "Bit 31 to 0 of W"
            }]
        },
        {
          "offset": "0x30",
          "name": "input_r_1",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x34",
          "name": "input_r_2",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 63 to 32 of input_r"
            }]
        },
        {
          "offset": "0x3c",
          "name": "weight_1",
          "access": "W",
          "description": "Data signal of weight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight",
              "access": "W",
              "description": "Bit 31 to 0 of weight"
            }]
        },
        {
          "offset": "0x40",
          "name": "weight_2",
          "access": "W",
          "description": "Data signal of weight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight",
              "access": "W",
              "description": "Bit 63 to 32 of weight"
            }]
        },
        {
          "offset": "0x48",
          "name": "bias_1",
          "access": "W",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "description": "Bit 31 to 0 of bias"
            }]
        },
        {
          "offset": "0x4c",
          "name": "bias_2",
          "access": "W",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "description": "Bit 63 to 32 of bias"
            }]
        },
        {
          "offset": "0x54",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x58",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        },
        {
          "offset": "0x60",
          "name": "stride",
          "access": "W",
          "description": "Data signal of stride",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "stride",
              "access": "W",
              "description": "Bit 31 to 0 of stride"
            }]
        },
        {
          "offset": "0x68",
          "name": "pad",
          "access": "W",
          "description": "Data signal of pad",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pad",
              "access": "W",
              "description": "Bit 31 to 0 of pad"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in_ch"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "out_ch"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "H"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "W"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "weight"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "84",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "stride"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "104",
          "argName": "pad"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_mem1:m_axi_mem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_mem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_mem1_",
      "paramPrefix": "C_M_AXI_MEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_mem1_ARADDR",
        "m_axi_mem1_ARBURST",
        "m_axi_mem1_ARCACHE",
        "m_axi_mem1_ARID",
        "m_axi_mem1_ARLEN",
        "m_axi_mem1_ARLOCK",
        "m_axi_mem1_ARPROT",
        "m_axi_mem1_ARQOS",
        "m_axi_mem1_ARREADY",
        "m_axi_mem1_ARREGION",
        "m_axi_mem1_ARSIZE",
        "m_axi_mem1_ARUSER",
        "m_axi_mem1_ARVALID",
        "m_axi_mem1_AWADDR",
        "m_axi_mem1_AWBURST",
        "m_axi_mem1_AWCACHE",
        "m_axi_mem1_AWID",
        "m_axi_mem1_AWLEN",
        "m_axi_mem1_AWLOCK",
        "m_axi_mem1_AWPROT",
        "m_axi_mem1_AWQOS",
        "m_axi_mem1_AWREADY",
        "m_axi_mem1_AWREGION",
        "m_axi_mem1_AWSIZE",
        "m_axi_mem1_AWUSER",
        "m_axi_mem1_AWVALID",
        "m_axi_mem1_BID",
        "m_axi_mem1_BREADY",
        "m_axi_mem1_BRESP",
        "m_axi_mem1_BUSER",
        "m_axi_mem1_BVALID",
        "m_axi_mem1_RDATA",
        "m_axi_mem1_RID",
        "m_axi_mem1_RLAST",
        "m_axi_mem1_RREADY",
        "m_axi_mem1_RRESP",
        "m_axi_mem1_RUSER",
        "m_axi_mem1_RVALID",
        "m_axi_mem1_WDATA",
        "m_axi_mem1_WID",
        "m_axi_mem1_WLAST",
        "m_axi_mem1_WREADY",
        "m_axi_mem1_WSTRB",
        "m_axi_mem1_WUSER",
        "m_axi_mem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "weight"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "weight"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "bias"
        }
      ]
    },
    "m_axi_mem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_mem2_",
      "paramPrefix": "C_M_AXI_MEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_mem2_ARADDR",
        "m_axi_mem2_ARBURST",
        "m_axi_mem2_ARCACHE",
        "m_axi_mem2_ARID",
        "m_axi_mem2_ARLEN",
        "m_axi_mem2_ARLOCK",
        "m_axi_mem2_ARPROT",
        "m_axi_mem2_ARQOS",
        "m_axi_mem2_ARREADY",
        "m_axi_mem2_ARREGION",
        "m_axi_mem2_ARSIZE",
        "m_axi_mem2_ARUSER",
        "m_axi_mem2_ARVALID",
        "m_axi_mem2_AWADDR",
        "m_axi_mem2_AWBURST",
        "m_axi_mem2_AWCACHE",
        "m_axi_mem2_AWID",
        "m_axi_mem2_AWLEN",
        "m_axi_mem2_AWLOCK",
        "m_axi_mem2_AWPROT",
        "m_axi_mem2_AWQOS",
        "m_axi_mem2_AWREADY",
        "m_axi_mem2_AWREGION",
        "m_axi_mem2_AWSIZE",
        "m_axi_mem2_AWUSER",
        "m_axi_mem2_AWVALID",
        "m_axi_mem2_BID",
        "m_axi_mem2_BREADY",
        "m_axi_mem2_BRESP",
        "m_axi_mem2_BUSER",
        "m_axi_mem2_BVALID",
        "m_axi_mem2_RDATA",
        "m_axi_mem2_RID",
        "m_axi_mem2_RLAST",
        "m_axi_mem2_RREADY",
        "m_axi_mem2_RRESP",
        "m_axi_mem2_RUSER",
        "m_axi_mem2_RVALID",
        "m_axi_mem2_WDATA",
        "m_axi_mem2_WID",
        "m_axi_mem2_WLAST",
        "m_axi_mem2_WREADY",
        "m_axi_mem2_WSTRB",
        "m_axi_mem2_WUSER",
        "m_axi_mem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_mem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_mem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_mem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_mem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv_via_tiling",
      "BindInstances": "localOut_U localW_U localW_1_U localW_2_U localW_3_U localW_4_U localW_5_U localW_6_U localW_7_U localW_8_U localIn_U localIn_1_U localIn_2_U localIn_3_U localIn_4_U localIn_5_U localIn_6_U localIn_7_U localIn_8_U add_ln29_fu_613_p2 grp_fu_625_p0 sdiv_32ns_32s_32_36_seq_1_U225 out_h_fu_648_p2 grp_fu_637_p0 sdiv_32ns_32s_32_36_seq_1_U226 out_w_fu_654_p2 cmp366_fu_660_p2 cmp764_fu_666_p2 mul_32ns_32ns_63_1_1_U216 empty_fu_690_p3 empty_62_fu_697_p3 mul_32ns_32ns_64_1_1_U217 mul_32ns_64ns_96_1_1_U220 add_ln33_fu_717_p2 mul_32s_34ns_65_1_1_U223 sub_ln33_4_fu_727_p2 select_ln90_1_fu_761_p3 sub_ln90_3_fu_769_p2 add_ln33_1_fu_775_p2 mul_32s_34ns_65_1_1_U224 sub_ln33_5_fu_785_p2 select_ln90_2_fu_819_p3 sub_ln90_4_fu_827_p2 add_ln33_2_fu_833_p2 sub_ln33_fu_846_p2 sub_ln33_1_fu_865_p2 out_ch_tiles_fu_885_p3 add_ln33_3_fu_893_p2 sub_ln33_2_fu_906_p2 sub_ln33_3_fu_925_p2 in_ch_tiles_fu_945_p3 sub_ln90_fu_956_p2 sub_ln90_1_fu_961_p2 select_ln33_fu_966_p3 select_ln33_1_fu_974_p3 icmp_ln90_fu_989_p2 add_ln90_2_fu_994_p2 sub_ln90_5_fu_1012_p2 add_ln90_fu_1018_p2 icmp_ln90_1_fu_1026_p2 select_ln90_fu_1031_p3 xor_ln90_fu_1038_p2 sub_ln90_2_fu_1044_p2 mul_32s_32s_32_1_1_U221 add_ln90_1_fu_1051_p2 sub_ln90_6_fu_1068_p2 sub_ln94_fu_1074_p2 icmp_ln37_fu_1088_p2 tileH_fu_1094_p3 mul_32s_32s_32_1_1_U222 empty_64_fu_1102_p2 icmp_ln91_fu_1119_p2 add_ln91_2_fu_1124_p2 sub_ln91_1_fu_1142_p2 add_ln91_fu_1159_p2 icmp_ln91_1_fu_1164_p2 select_ln91_fu_1170_p3 xor_ln91_fu_1185_p2 sub_ln91_fu_1178_p2 mul_32s_32s_32_1_1_U221 add_ln91_1_fu_1190_p2 sub_ln95_fu_1196_p2 icmp_ln37_1_fu_1210_p2 tileW_fu_1216_p3 mul_32s_32s_32_1_1_U221 cmp29252_fu_1225_p2 mul_31ns_32s_32_1_1_U215 empty_66_fu_1231_p2 empty_67_fu_1236_p3 mul_32ns_32ns_64_1_1_U217 mul_32ns_32ns_64_1_1_U218 icmp_ln102_fu_1270_p2 add_ln102_fu_1275_p2 add_ln104_fu_1289_p2 icmp_ln104_fu_1299_p2 xor_ln104_fu_1304_p2 sub_ln104_fu_1310_p2 cur_out_ch_fu_1315_p3 mul_32ns_32ns_64_1_1_U217 icmp_ln129_fu_1334_p2 add_ln129_fu_1339_p2 add_ln131_fu_1353_p2 icmp_ln131_fu_1363_p2 xor_ln131_fu_1368_p2 sub_ln131_fu_1374_p2 cur_in_ch_fu_1379_p3 cmp16237_fu_1391_p2 mul_ln150_fu_1406_p2 empty_68_fu_1436_p2 empty_69_fu_1443_p3 add_ln131_1_fu_1459_p2 mul_32ns_36ns_68_1_1_U219 mul_32ns_64ns_96_1_1_U220 mul_32ns_64ns_96_1_1_U220 control_s_axi_U mem1_m_axi_U mem2_m_axi_U",
      "Instances": [
        {
          "ModuleName": "conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3",
          "InstanceName": "grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419",
          "BindInstances": "icmp_ln77_fu_257_p2 icmp_ln75_fu_262_p2 add_ln75_2_fu_267_p2 add_ln75_fu_279_p2 icmp_ln76_fu_285_p2 select_ln75_fu_290_p3 or_ln75_fu_298_p2 select_ln75_1_fu_304_p3 add_ln75_1_fu_324_p2 first_iter_1315_fu_339_p2 or_ln75_1_fu_345_p2 select_ln75_2_fu_351_p3 add_ln76_fu_358_p2 xor_ln76_fu_364_p2 or_ln76_fu_370_p2 first_iter_1_mid1_fu_376_p2 select_ln76_fu_382_p3 select_ln76_1_fu_390_p3 empty_41_fu_410_p2 add_ln77_fu_435_p2 select_ln77_fu_441_p3 select_ln77_1_fu_449_p3 icmp_ln77_1_fu_461_p2 add_ln76_1_fu_466_p2 icmp_ln76_1_fu_476_p2 add_ln76_2_fu_481_p2 select_ln76_2_fu_487_p3"
        },
        {
          "ModuleName": "conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9",
          "InstanceName": "grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435",
          "BindInstances": "icmp_ln109_fu_114_p2 add_ln109_1_fu_120_p2 add_ln109_fu_138_p2 icmp_ln111_fu_144_p2 select_ln109_fu_150_p3 xor_ln109_fu_158_p2 icmp_ln113_fu_164_p2 and_ln109_fu_170_p2 select_ln109_1_fu_176_p3 add_ln111_fu_184_p2 empty_fu_190_p2 block_out_w_i_mid2_fu_196_p3 select_ln111_fu_204_p3 add_ln113_fu_277_p2 add_ln111_1_fu_283_p2 select_ln111_1_fu_289_p3"
        },
        {
          "ModuleName": "conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11",
          "InstanceName": "grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440",
          "BindInstances": "icmp_ln120_fu_206_p2 icmp_ln119_fu_211_p2 add_ln119_1_fu_216_p2 add_ln119_fu_296_p2 select_ln119_fu_222_p3 select_ln119_1_fu_302_p3 empty_fu_335_p2 sdiv_32ns_32ns_32_36_1_U13 srem_32ns_32ns_32_36_1_U14 mul_ln124_fu_169_p0 mul_32s_32s_32_1_1_U12 add_ln120_fu_244_p2 i_3_fu_250_p3"
        },
        {
          "ModuleName": "conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V",
          "InstanceName": "grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455",
          "BindInstances": "icmp_ln136_fu_272_p2 add_ln136_1_fu_278_p2 add_ln136_fu_296_p2 icmp_ln138_fu_302_p2 select_ln136_fu_308_p3 xor_ln136_fu_316_p2 icmp_ln142_fu_322_p2 icmp_ln140_fu_328_p2 and_ln136_1_fu_334_p2 select_ln136_1_fu_340_p3 add_ln138_fu_352_p2 empty_fu_358_p2 k_i_mid277_fu_364_p3 exitcond_flatten72_not_fu_372_p2 not_exitcond_flatten72_mid2105_fu_378_p2 and_ln136_fu_384_p2 icmp_ln142_mid282_fu_390_p2 select_ln138_fu_396_p3 add_ln140_fu_404_p2 empty_58_fu_410_p2 empty_59_fu_416_p2 k_j_mid2_fu_422_p3 select_ln140_fu_430_p3 empty_60_fu_450_p2 add_ln142_fu_469_p2 add_ln140_1_fu_475_p2 select_ln140_1_fu_481_p3 add_ln138_1_fu_489_p2 select_ln138_1_fu_495_p3"
        },
        {
          "ModuleName": "conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23",
          "InstanceName": "grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468",
          "BindInstances": "icmp_ln164_fu_261_p2 add_ln164_1_fu_267_p2 add_ln164_fu_434_p2 icmp_ln166_fu_279_p2 select_ln164_fu_285_p3 xor_ln164_fu_293_p2 icmp_ln168_fu_299_p2 and_ln164_fu_305_p2 select_ln164_1_fu_440_p3 add_ln166_fu_311_p2 empty_fu_317_p2 block_in_w_k_mid2_fu_323_p3 select_ln166_fu_331_p3 mul_5ns_7ns_11_1_1_U53 add_ln170_fu_462_p2 urem_5ns_3ns_2_9_1_U54 mul_5ns_7ns_11_1_1_U55 add_ln170_1_fu_483_p2 urem_5ns_3ns_2_9_1_U56 add_ln168_fu_391_p2 add_ln166_1_fu_397_p2 select_ln166_1_fu_403_p3"
        },
        {
          "ModuleName": "conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V",
          "InstanceName": "grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481",
          "BindInstances": "icmp_ln150_fu_368_p2 add_ln150_1_fu_373_p2 add_ln150_fu_391_p2 icmp_ln151_fu_397_p2 select_ln150_fu_402_p3 first_iter_10343_fu_410_p2 or_ln150_fu_416_p2 first_iter_9346_fu_422_p2 or_ln150_1_fu_428_p2 xor_ln150_fu_434_p2 icmp_ln153_fu_440_p2 icmp_ln152_fu_446_p2 and_ln150_1_fu_452_p2 select_ln150_1_fu_458_p3 add_ln151_fu_470_p2 or_ln151_fu_476_p2 select_ln151_fu_482_p3 first_iter_10_mid1_fu_490_p2 select_ln151_1_fu_496_p3 or_ln151_1_fu_504_p2 xor_ln151_fu_510_p2 or_ln151_2_fu_516_p2 and_ln150_fu_522_p2 and_ln151_fu_528_p2 select_ln151_2_fu_534_p3 add_ln152_fu_542_p2 empty_53_fu_548_p2 empty_54_fu_554_p2 kc_mid2_fu_560_p3 first_iter_9_mid1_fu_568_p2 first_iter_9_mid2_fu_574_p3 select_ln152_fu_582_p3 first_iter_8_fu_590_p2 empty_55_fu_600_p2 empty_56_fu_629_p2 empty_50_fu_681_p2 add_ln153_fu_687_p2 add_ln152_1_fu_693_p2 select_ln152_1_fu_699_p3 add_ln151_1_fu_707_p2 select_ln151_3_fu_713_p3"
        },
        {
          "ModuleName": "conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26",
          "InstanceName": "grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502",
          "BindInstances": "icmp_ln176_fu_415_p2 icmp_ln174_fu_420_p2 add_ln174_1_fu_425_p2 add_ln174_fu_545_p2 icmp_ln175_fu_434_p2 select_ln174_fu_439_p3 select_ln174_1_fu_447_p3 icmp_ln176_1_fu_455_p2 select_ln174_2_fu_460_p3 select_ln174_3_fu_551_p3 add_ln175_fu_468_p2 select_ln175_fu_474_p3 select_ln175_1_fu_482_p3 empty_fu_574_p2 mul_31ns_33ns_63_1_1_U68 add_ln180_fu_608_p2 urem_31ns_3ns_2_35_1_U71 empty_46_fu_622_p2 mul_33s_32s_62_1_1_U70 rev378_fu_640_p2 notrhs_fu_646_p2 mul_31ns_33ns_63_1_1_U69 add_ln180_1_fu_668_p2 urem_31ns_3ns_2_35_1_U72 add_ln178_fu_674_p2 xor_ln179_fu_691_p2 icmp_ln179_fu_697_p2 and_ln179_2_fu_702_p2 and_ln179_fu_708_p2 and_ln179_1_fu_714_p2 add_ln181_fu_720_p2 add_ln176_fu_502_p2 add_ln175_1_fu_508_p2 select_ln175_2_fu_514_p3"
        },
        {
          "ModuleName": "conv_kernel",
          "InstanceName": "grp_conv_kernel_fu_364",
          "BindInstances": "mul_32ns_32ns_64_1_1_U176 icmp_ln25_fu_172_p2 add_ln25_fu_178_p2",
          "Instances": [{
              "ModuleName": "conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4",
              "InstanceName": "grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94",
              "BindInstances": "icmp_ln28_fu_1338_p2 icmp_ln26_fu_1343_p2 add_ln26_1_fu_1348_p2 add_ln26_fu_1363_p2 icmp_ln27_fu_1369_p2 select_ln26_fu_1374_p3 select_ln26_1_fu_1382_p3 icmp_ln28_1_fu_1390_p2 select_ln26_2_fu_1395_p3 select_ln26_3_fu_1403_p3 add_ln27_fu_1415_p2 select_ln27_fu_1421_p3 select_ln27_1_fu_1429_p3 mul_3ns_32s_35_1_1_U130 mul_64ns_66ns_129_1_1_U115 add_ln34_fu_1665_p2 select_ln28_1_fu_1583_p3 xor_ln28_fu_1591_p2 urem_64s_3ns_2_68_1_U131 sub_ln28_fu_1732_p2 select_ln28_fu_1738_p3 empty_70_fu_1670_p2 mul_64ns_66ns_129_1_1_U116 add_ln34_1_fu_1694_p2 empty_71_fu_1699_p2 mul_64ns_66ns_129_1_1_U117 add_ln34_2_fu_1723_p2 mul_3ns_32s_35_1_1_U132 mul_64ns_66ns_129_1_1_U118 add_ln34_3_fu_1849_p2 add_ln34_4_fu_1867_p2 add_ln34_5_fu_1885_p2 select_ln34_1_fu_1623_p3 xor_ln34_fu_1631_p2 urem_64s_3ns_2_68_1_U133 sub_ln34_fu_1767_p2 select_ln34_fu_1773_p3 sparsemux_7_2_32_1_1_U121 sparsemux_7_2_32_1_1_U122 sparsemux_7_2_32_1_1_U123 sparsemux_7_2_32_1_1_U134 fmul_32ns_32ns_32_3_max_dsp_1_U106 fadd_32ns_32ns_32_4_full_dsp_1_U96 add_ln33_fu_1780_p2 mul_64ns_66ns_129_1_1_U119 add_ln34_6_fu_1903_p2 add_ln34_7_fu_1921_p2 add_ln34_8_fu_1939_p2 sparsemux_7_2_32_1_1_U124 sparsemux_7_2_32_1_1_U125 sparsemux_7_2_32_1_1_U126 sparsemux_7_2_32_1_1_U135 fmul_32ns_32ns_32_3_max_dsp_1_U107 fadd_32ns_32ns_32_4_full_dsp_1_U97 add_ln33_4_fu_1804_p2 mul_64ns_66ns_129_1_1_U120 add_ln34_9_fu_1957_p2 add_ln34_10_fu_1975_p2 add_ln34_11_fu_1993_p2 sparsemux_7_2_32_1_1_U127 sparsemux_7_2_32_1_1_U128 sparsemux_7_2_32_1_1_U129 sparsemux_7_2_32_1_1_U136 fmul_32ns_32ns_32_3_max_dsp_1_U108 fadd_32ns_32ns_32_4_full_dsp_1_U98 sparsemux_7_2_32_1_1_U121 sparsemux_7_2_32_1_1_U122 sparsemux_7_2_32_1_1_U123 sparsemux_7_2_32_1_1_U137 fmul_32ns_32ns_32_3_max_dsp_1_U109 fadd_32ns_32ns_32_4_full_dsp_1_U99 sparsemux_7_2_32_1_1_U124 sparsemux_7_2_32_1_1_U125 sparsemux_7_2_32_1_1_U126 sparsemux_7_2_32_1_1_U138 fmul_32ns_32ns_32_3_max_dsp_1_U110 fadd_32ns_32ns_32_4_full_dsp_1_U100 sparsemux_7_2_32_1_1_U127 sparsemux_7_2_32_1_1_U128 sparsemux_7_2_32_1_1_U129 sparsemux_7_2_32_1_1_U139 fmul_32ns_32ns_32_3_max_dsp_1_U111 fadd_32ns_32ns_32_4_full_dsp_1_U101 sparsemux_7_2_32_1_1_U121 sparsemux_7_2_32_1_1_U122 sparsemux_7_2_32_1_1_U123 sparsemux_7_2_32_1_1_U140 fmul_32ns_32ns_32_3_max_dsp_1_U112 fadd_32ns_32ns_32_4_full_dsp_1_U102 sparsemux_7_2_32_1_1_U124 sparsemux_7_2_32_1_1_U125 sparsemux_7_2_32_1_1_U126 sparsemux_7_2_32_1_1_U141 fmul_32ns_32ns_32_3_max_dsp_1_U113 fadd_32ns_32ns_32_4_full_dsp_1_U103 sparsemux_7_2_32_1_1_U127 sparsemux_7_2_32_1_1_U128 sparsemux_7_2_32_1_1_U129 sparsemux_7_2_32_1_1_U142 fmul_32ns_32ns_32_3_max_dsp_1_U114 fadd_32ns_32ns_32_4_full_dsp_1_U104 fadd_32ns_32ns_32_4_full_dsp_1_U105 add_ln28_fu_1522_p2 add_ln27_1_fu_1528_p2 select_ln27_2_fu_1534_p3"
            }]
        },
        {
          "ModuleName": "conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29",
          "InstanceName": "grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527",
          "BindInstances": "empty_fu_424_p2 tmp_fu_444_p2 mul_31ns_32s_62_1_1_U200 grp_fu_224_p2 icmp_ln194_fu_290_p2 icmp_ln192_fu_295_p2 add_ln192_1_fu_300_p2 add_ln192_fu_473_p2 icmp_ln193_fu_306_p2 select_ln192_fu_311_p3 select_ln192_1_fu_319_p3 p_mid1245_fu_483_p2 select_ln192_2_fu_500_p3 mul_31ns_32s_62_1_1_U200 grp_fu_224_p2 icmp_ln194_1_fu_327_p2 select_ln192_3_fu_332_p3 select_ln192_4_fu_530_p3 add_ln193_fu_340_p2 select_ln193_fu_346_p3 tmp_mid1_fu_540_p2 mul_31ns_32s_62_1_1_U200 grp_fu_224_p2 select_ln192_5_fu_589_p3 select_ln193_1_fu_606_p3 select_ln193_2_fu_354_p3 first_iter_15_fu_362_p2 add_ln194_fu_368_p2 icmp_ln194_2_fu_378_p2 add_ln193_1_fu_383_p2 select_ln193_3_fu_389_p3"
        }
      ]
    },
    "Info": {
      "conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_via_tiling": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "16"
          }],
        "Area": {
          "FF": "704",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1304",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9": {
        "Latency": {
          "LatencyBest": "3138",
          "LatencyAvg": "3138",
          "LatencyWorst": "3138",
          "PipelineII": "3137",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.362"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9",
            "TripCount": "3136",
            "Latency": "3136",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "33",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "305",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_119_10_VITIS_LOOP_120_11",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "47"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "5142",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "4325",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V": {
        "Latency": {
          "LatencyBest": "36866",
          "LatencyAvg": "36866",
          "LatencyWorst": "36866",
          "PipelineII": "36865",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.337"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16",
            "TripCount": "36864",
            "Latency": "36864",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "52",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "322",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "608",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1084",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23": {
        "Latency": {
          "LatencyBest": "33865",
          "LatencyAvg": "33865",
          "LatencyWorst": "33865",
          "PipelineII": "33857",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.955"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23",
            "TripCount": "33856",
            "Latency": "33863",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "FF": "458",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "531",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "35"
          }],
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "5273",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "4774",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "3251",
          "PipelineIIMin": "1",
          "PipelineIIMax": "3137",
          "PipelineII": "1 ~ 3137",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "3249",
            "Latency": "0 ~ 3249",
            "PipelineII": "1",
            "PipelineDepth": "115"
          }],
        "Area": {
          "DSP": "143",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "5",
          "FF": "24113",
          "AVAIL_FF": "548160",
          "UTIL_FF": "4",
          "LUT": "19485",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_kernel": {
        "Latency": {
          "LatencyBest": "257",
          "LatencyAvg": "",
          "LatencyWorst": "208193",
          "PipelineIIMin": "257",
          "PipelineIIMax": "208193",
          "PipelineII": "257 ~ 208193",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1",
            "TripCount": "64",
            "LatencyMin": "256",
            "LatencyMax": "208192",
            "Latency": "256 ~ 208192",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "3253",
            "PipelineDepth": "4 ~ 3253"
          }],
        "Area": {
          "DSP": "147",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "5",
          "FF": "24264",
          "AVAIL_FF": "548160",
          "UTIL_FF": "4",
          "LUT": "19563",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "580",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1663",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_via_tiling": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_91_5",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_102_6",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [{
                        "Name": "VITIS_LOOP_129_12",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "",
                        "PipelineDepth": ""
                      }]
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "158",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "8",
          "DSP": "207",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "8",
          "FF": "42412",
          "AVAIL_FF": "548160",
          "UTIL_FF": "7",
          "LUT": "41635",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-13 13:04:05 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1.2"
  }
}
