Running in Lattice mode


Starting:    D:\FPGA\Lattice\diamond\3.8_x64\synpbase\bin64\mbin\synbatch.exe
Install:     D:\FPGA\Lattice\diamond\3.8_x64\synpbase
Hostname:    DESKTOP-LLVA2C9
Date:        Thu Feb 22 19:03:39 2018
Version:     L-2016.03L-1

Arguments:   -product synplify_pro -batch Parallel2CSI2_Parallel2CSI2_synplify.tcl
ProductType: synplify_pro





log file: "C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2.srr"

Running: Parallel2CSI2 in foreground



Running proj_1|Parallel2CSI2


Running: compile (Compile) on proj_1|Parallel2CSI2


Running: compile_flow (Compile Process) on proj_1|Parallel2CSI2


Running: compiler (Compile Input) on proj_1|Parallel2CSI2

Copied C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\synwork\Parallel2CSI2_Parallel2CSI2_comp.srs to C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|Parallel2CSI2


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\synwork\Parallel2CSI2_Parallel2CSI2_mult.srs to C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2.srs

Copied C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2.srr to C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2.srf

Complete: Compile Process on proj_1|Parallel2CSI2


Running: premap (Pre-mapping) on proj_1|Parallel2CSI2


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Compile on proj_1|Parallel2CSI2


Running: map (Map) on proj_1|Parallel2CSI2

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|Parallel2CSI2


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:02s

Complete: Map on proj_1|Parallel2CSI2

Copied C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2.srr to C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2.srf

Complete: Logic Synthesis on proj_1|Parallel2CSI2

TCL script complete: "Parallel2CSI2_Parallel2CSI2_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\proj_1.prj

batch mode default:no

